warning: In a derivation named 'neovim-unwrapped-0.9.5', 'structuredAttrs' disables the effect of the derivation attribute 'disallowedRequisites'; use 'outputChecks.<output>.disallowedRequisites' instead
[15:08:36] INFO     Using existing run at 'mult8_2bits_1op_e17683' with the 'Classic'     flow.py:578
                    flow.                                                                            
[15:08:36] VERBOSE  Using state at                                                        flow.py:617
                    '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/22-odb            
                    -addroutingobstructions/state_out.json'.                                         
[15:08:37] INFO     Starting…                                                       sequential.py:294
────────────────────────────────────────── Verilator Lint ───────────────────────────────────────────
[15:08:37] VERBOSE  Running 'Verilator.Lint' at                                          step.py:1122
                    'runs/mult8_2bits_1op_e17683/24-verilator-lint'…                                 
[15:08:38] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/24-verilator-lint/verilator-lint.log'…              
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)          
3 | module sky130_ef_sc_hd__decap_12(VPWR, VGND, VPB, VNB);                                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
... For warning description see https://verilator.org/warn/TIMESCALEMOD?v=5.018                      
... Use "/* verilator lint_off TIMESCALEMOD */" and lint_on around source to disable this message.   
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:14:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)         
14 | module sky130_ef_sc_hd__fill_12(VPWR, VGND, VPB, VNB);                                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:25:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)         
25 | module sky130_ef_sc_hd__fill_4(VPWR, VGND, VPB, VNB);                                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:36:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)         
36 | module sky130_ef_sc_hd__fill_8(VPWR, VGND, VPB, VNB);                                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:47:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)         
47 | module sky130_fd_sc_hd__a2111o_1(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:70:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)         
70 | module sky130_fd_sc_hd__a2111o_2(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:93:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)         
93 | module sky130_fd_sc_hd__a2111o_4(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:116:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
116 | module sky130_fd_sc_hd__a2111oi_0(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:139:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
139 | module sky130_fd_sc_hd__a2111oi_1(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:162:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
162 | module sky130_fd_sc_hd__a2111oi_2(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:185:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
185 | module sky130_fd_sc_hd__a2111oi_4(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:208:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
208 | module sky130_fd_sc_hd__a211o_1(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:229:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
229 | module sky130_fd_sc_hd__a211o_2(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:250:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
250 | module sky130_fd_sc_hd__a211o_4(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:271:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
271 | module sky130_fd_sc_hd__a211oi_1(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:292:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
292 | module sky130_fd_sc_hd__a211oi_2(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:313:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
313 | module sky130_fd_sc_hd__a211oi_4(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:334:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
334 | module sky130_fd_sc_hd__a21bo_1(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:353:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
353 | module sky130_fd_sc_hd__a21bo_2(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:372:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
372 | module sky130_fd_sc_hd__a21bo_4(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:391:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
391 | module sky130_fd_sc_hd__a21boi_0(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:410:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
410 | module sky130_fd_sc_hd__a21boi_1(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:429:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
429 | module sky130_fd_sc_hd__a21boi_2(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:448:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
448 | module sky130_fd_sc_hd__a21boi_4(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:467:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
467 | module sky130_fd_sc_hd__a21o_1(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:486:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
486 | module sky130_fd_sc_hd__a21o_2(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:505:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
505 | module sky130_fd_sc_hd__a21o_4(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:524:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
524 | module sky130_fd_sc_hd__a21oi_1(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:543:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
543 | module sky130_fd_sc_hd__a21oi_2(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:562:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
562 | module sky130_fd_sc_hd__a21oi_4(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:581:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
581 | module sky130_fd_sc_hd__a221o_1(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
604 | module sky130_fd_sc_hd__a221o_2(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:627:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
627 | module sky130_fd_sc_hd__a221o_4(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:650:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
650 | module sky130_fd_sc_hd__a221oi_1(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:673:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
673 | module sky130_fd_sc_hd__a221oi_2(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:696:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
696 | module sky130_fd_sc_hd__a221oi_4(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:719:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
719 | module sky130_fd_sc_hd__a222oi_1(Y, A1, A2, B1, B2, C1, C2, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:744:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
744 | module sky130_fd_sc_hd__a22o_1(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:765:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
765 | module sky130_fd_sc_hd__a22o_2(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:786:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
786 | module sky130_fd_sc_hd__a22o_4(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:807:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
807 | module sky130_fd_sc_hd__a22oi_1(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:828:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
828 | module sky130_fd_sc_hd__a22oi_2(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:849:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
849 | module sky130_fd_sc_hd__a22oi_4(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:870:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
870 | module sky130_fd_sc_hd__a2bb2o_1(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:891:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
891 | module sky130_fd_sc_hd__a2bb2o_2(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:912:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
912 | module sky130_fd_sc_hd__a2bb2o_4(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:933:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
933 | module sky130_fd_sc_hd__a2bb2oi_1(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:954:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
954 | module sky130_fd_sc_hd__a2bb2oi_2(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:975:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
975 | module sky130_fd_sc_hd__a2bb2oi_4(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:996:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)        
996 | module sky130_fd_sc_hd__a311o_1(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1019:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1019 | module sky130_fd_sc_hd__a311o_2(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1042:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1042 | module sky130_fd_sc_hd__a311o_4(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1065:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1065 | module sky130_fd_sc_hd__a311oi_1(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1088:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1088 | module sky130_fd_sc_hd__a311oi_2(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1111:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1111 | module sky130_fd_sc_hd__a311oi_4(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1134:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1134 | module sky130_fd_sc_hd__a31o_1(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1155:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1155 | module sky130_fd_sc_hd__a31o_2(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1176:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1176 | module sky130_fd_sc_hd__a31o_4(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1197:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1197 | module sky130_fd_sc_hd__a31oi_1(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1218:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1218 | module sky130_fd_sc_hd__a31oi_2(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1239:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1239 | module sky130_fd_sc_hd__a31oi_4(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1260:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1260 | module sky130_fd_sc_hd__a32o_1(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1283:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1283 | module sky130_fd_sc_hd__a32o_2(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1306:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1306 | module sky130_fd_sc_hd__a32o_4(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1329:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1329 | module sky130_fd_sc_hd__a32oi_1(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1352:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1352 | module sky130_fd_sc_hd__a32oi_2(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1375:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1375 | module sky130_fd_sc_hd__a32oi_4(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1398:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1398 | module sky130_fd_sc_hd__a41o_1(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1421:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1421 | module sky130_fd_sc_hd__a41o_2(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1444:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1444 | module sky130_fd_sc_hd__a41o_4(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1467:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1467 | module sky130_fd_sc_hd__a41oi_1(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1490:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1490 | module sky130_fd_sc_hd__a41oi_2(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1513:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1513 | module sky130_fd_sc_hd__a41oi_4(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1536:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1536 | module sky130_fd_sc_hd__and2_0(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1553:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1553 | module sky130_fd_sc_hd__and2_1(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1570:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1570 | module sky130_fd_sc_hd__and2_2(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1587:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1587 | module sky130_fd_sc_hd__and2_4(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1604 | module sky130_fd_sc_hd__and2b_1(X, A_N, B, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1621:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1621 | module sky130_fd_sc_hd__and2b_2(X, A_N, B, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1638:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1638 | module sky130_fd_sc_hd__and2b_4(X, A_N, B, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1655:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1655 | module sky130_fd_sc_hd__and3_1(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1674:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1674 | module sky130_fd_sc_hd__and3_2(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1693:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1693 | module sky130_fd_sc_hd__and3_4(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1712:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1712 | module sky130_fd_sc_hd__and3b_1(X, A_N, B, C, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1731:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1731 | module sky130_fd_sc_hd__and3b_2(X, A_N, B, C, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1750:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1750 | module sky130_fd_sc_hd__and3b_4(X, A_N, B, C, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1769:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1769 | module sky130_fd_sc_hd__and4_1(X, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1790:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1790 | module sky130_fd_sc_hd__and4_2(X, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1811:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1811 | module sky130_fd_sc_hd__and4_4(X, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1832:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1832 | module sky130_fd_sc_hd__and4b_1(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1853:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1853 | module sky130_fd_sc_hd__and4b_2(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1874:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1874 | module sky130_fd_sc_hd__and4b_4(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1895:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1895 | module sky130_fd_sc_hd__and4bb_1(X, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1916:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1916 | module sky130_fd_sc_hd__and4bb_2(X, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1937:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1937 | module sky130_fd_sc_hd__and4bb_4(X, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1958:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1958 | module sky130_fd_sc_hd__buf_1(X, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1973:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1973 | module sky130_fd_sc_hd__buf_12(X, A, VPWR, VGND, VPB, VNB);                                   
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:1988:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
1988 | module sky130_fd_sc_hd__buf_16(X, A, VPWR, VGND, VPB, VNB);                                   
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2003:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2003 | module sky130_fd_sc_hd__buf_2(X, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2018:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2018 | module sky130_fd_sc_hd__buf_4(X, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2033:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2033 | module sky130_fd_sc_hd__buf_6(X, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2048:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2048 | module sky130_fd_sc_hd__buf_8(X, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2063:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2063 | module sky130_fd_sc_hd__bufbuf_16(X, A, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2078:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2078 | module sky130_fd_sc_hd__bufbuf_8(X, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2093:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2093 | module sky130_fd_sc_hd__bufinv_16(Y, A, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2108:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2108 | module sky130_fd_sc_hd__bufinv_8(Y, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2123:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2123 | module sky130_fd_sc_hd__clkbuf_1(X, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2138:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2138 | module sky130_fd_sc_hd__clkbuf_16(X, A, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2153:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2153 | module sky130_fd_sc_hd__clkbuf_2(X, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2168:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2168 | module sky130_fd_sc_hd__clkbuf_4(X, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2183:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2183 | module sky130_fd_sc_hd__clkbuf_8(X, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2198:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2198 | module sky130_fd_sc_hd__clkdlybuf4s15_1(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2213:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2213 | module sky130_fd_sc_hd__clkdlybuf4s15_2(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2228:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2228 | module sky130_fd_sc_hd__clkdlybuf4s18_1(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2243:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2243 | module sky130_fd_sc_hd__clkdlybuf4s18_2(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2258:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2258 | module sky130_fd_sc_hd__clkdlybuf4s25_1(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2273:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2273 | module sky130_fd_sc_hd__clkdlybuf4s25_2(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2288:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2288 | module sky130_fd_sc_hd__clkdlybuf4s50_1(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2303:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2303 | module sky130_fd_sc_hd__clkdlybuf4s50_2(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2318:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2318 | module sky130_fd_sc_hd__clkinv_1(Y, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2333:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2333 | module sky130_fd_sc_hd__clkinv_16(Y, A, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2348:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2348 | module sky130_fd_sc_hd__clkinv_2(Y, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2363:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2363 | module sky130_fd_sc_hd__clkinv_4(Y, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2378:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2378 | module sky130_fd_sc_hd__clkinv_8(Y, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2393:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2393 | module sky130_fd_sc_hd__clkinvlp_2(Y, A, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                 
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2408:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2408 | module sky130_fd_sc_hd__clkinvlp_4(Y, A, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                 
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2423:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2423 | module sky130_fd_sc_hd__conb_1(HI, LO, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2438:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2438 | module sky130_fd_sc_hd__decap_12(VPWR, VGND, VPB, VNB);                                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2449:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2449 | module sky130_fd_sc_hd__decap_3(VPWR, VGND, VPB, VNB);                                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2460:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2460 | module sky130_fd_sc_hd__decap_4(VPWR, VGND, VPB, VNB);                                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2471:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2471 | module sky130_fd_sc_hd__decap_6(VPWR, VGND, VPB, VNB);                                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2482:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2482 | module sky130_fd_sc_hd__decap_8(VPWR, VGND, VPB, VNB);                                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2493:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2493 | module sky130_fd_sc_hd__dfbbn_1(Q, Q_N, D, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, VNB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2516:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2516 | module sky130_fd_sc_hd__dfbbn_2(Q, Q_N, D, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, VNB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2539:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2539 | module sky130_fd_sc_hd__dfbbp_1(Q, Q_N, D, CLK, SET_B, RESET_B, VPWR, VGND, VPB, VNB);        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2562:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2562 | module sky130_fd_sc_hd__dfrbp_1(Q, Q_N, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2583:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2583 | module sky130_fd_sc_hd__dfrbp_2(Q, Q_N, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2604 | module sky130_fd_sc_hd__dfrtn_1(Q, CLK_N, D, RESET_B, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2623:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2623 | module sky130_fd_sc_hd__dfrtp_1(Q, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2642:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2642 | module sky130_fd_sc_hd__dfrtp_2(Q, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2661:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2661 | module sky130_fd_sc_hd__dfrtp_4(Q, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2680:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2680 | module sky130_fd_sc_hd__dfsbp_1(Q, Q_N, CLK, D, SET_B, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2701:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2701 | module sky130_fd_sc_hd__dfsbp_2(Q, Q_N, CLK, D, SET_B, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2722:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2722 | module sky130_fd_sc_hd__dfstp_1(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2741:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2741 | module sky130_fd_sc_hd__dfstp_2(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2760:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2760 | module sky130_fd_sc_hd__dfstp_4(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2779:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2779 | module sky130_fd_sc_hd__dfxbp_1(Q, Q_N, CLK, D, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2798:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2798 | module sky130_fd_sc_hd__dfxbp_2(Q, Q_N, CLK, D, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2817:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2817 | module sky130_fd_sc_hd__dfxtp_1(Q, CLK, D, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2834:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2834 | module sky130_fd_sc_hd__dfxtp_2(Q, CLK, D, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2851:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2851 | module sky130_fd_sc_hd__dfxtp_4(Q, CLK, D, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2868:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2868 | module sky130_fd_sc_hd__diode_2(DIODE, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2881:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2881 | module sky130_fd_sc_hd__dlclkp_1(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2898:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2898 | module sky130_fd_sc_hd__dlclkp_2(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2915:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2915 | module sky130_fd_sc_hd__dlclkp_4(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2932:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2932 | module sky130_fd_sc_hd__dlrbn_1(Q, Q_N, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2953:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2953 | module sky130_fd_sc_hd__dlrbn_2(Q, Q_N, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2974:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2974 | module sky130_fd_sc_hd__dlrbp_1(Q, Q_N, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:2995:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
2995 | module sky130_fd_sc_hd__dlrbp_2(Q, Q_N, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3016:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3016 | module sky130_fd_sc_hd__dlrtn_1(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3035:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3035 | module sky130_fd_sc_hd__dlrtn_2(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3054:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3054 | module sky130_fd_sc_hd__dlrtn_4(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3073:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3073 | module sky130_fd_sc_hd__dlrtp_1(Q, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3092:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3092 | module sky130_fd_sc_hd__dlrtp_2(Q, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3111:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3111 | module sky130_fd_sc_hd__dlrtp_4(Q, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3130:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3130 | module sky130_fd_sc_hd__dlxbn_1(Q, Q_N, D, GATE_N, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3149:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3149 | module sky130_fd_sc_hd__dlxbn_2(Q, Q_N, D, GATE_N, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3168:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3168 | module sky130_fd_sc_hd__dlxbp_1(Q, Q_N, D, GATE, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3187:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3187 | module sky130_fd_sc_hd__dlxtn_1(Q, D, GATE_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3204:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3204 | module sky130_fd_sc_hd__dlxtn_2(Q, D, GATE_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3221:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3221 | module sky130_fd_sc_hd__dlxtn_4(Q, D, GATE_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3238:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3238 | module sky130_fd_sc_hd__dlxtp_1(Q, D, GATE, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3255:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3255 | module sky130_fd_sc_hd__dlygate4sd1_1(X, A, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                              
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3270:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3270 | module sky130_fd_sc_hd__dlygate4sd2_1(X, A, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                              
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3285:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3285 | module sky130_fd_sc_hd__dlygate4sd3_1(X, A, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                              
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3300:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3300 | module sky130_fd_sc_hd__dlymetal6s2s_1(X, A, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                             
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3315:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3315 | module sky130_fd_sc_hd__dlymetal6s4s_1(X, A, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                             
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3330:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3330 | module sky130_fd_sc_hd__dlymetal6s6s_1(X, A, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                             
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3345:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3345 | module sky130_fd_sc_hd__ebufn_1(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3362:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3362 | module sky130_fd_sc_hd__ebufn_2(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3379:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3379 | module sky130_fd_sc_hd__ebufn_4(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3396:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3396 | module sky130_fd_sc_hd__ebufn_8(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3413:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3413 | module sky130_fd_sc_hd__edfxbp_1(Q, Q_N, CLK, D, DE, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3434:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3434 | module sky130_fd_sc_hd__edfxtp_1(Q, CLK, D, DE, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3453:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3453 | module sky130_fd_sc_hd__einvn_0(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3470:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3470 | module sky130_fd_sc_hd__einvn_1(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3487:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3487 | module sky130_fd_sc_hd__einvn_2(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3504:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3504 | module sky130_fd_sc_hd__einvn_4(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3521:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3521 | module sky130_fd_sc_hd__einvn_8(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3538:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3538 | module sky130_fd_sc_hd__einvp_1(Z, A, TE, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3555:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3555 | module sky130_fd_sc_hd__einvp_2(Z, A, TE, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3572:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3572 | module sky130_fd_sc_hd__einvp_4(Z, A, TE, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3589:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3589 | module sky130_fd_sc_hd__einvp_8(Z, A, TE, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3606:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3606 | module sky130_fd_sc_hd__fa_1(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3627:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3627 | module sky130_fd_sc_hd__fa_2(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3648:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3648 | module sky130_fd_sc_hd__fa_4(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3669:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3669 | module sky130_fd_sc_hd__fah_1(COUT, SUM, A, B, CI, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3690:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3690 | module sky130_fd_sc_hd__fahcin_1(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3711:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3711 | module sky130_fd_sc_hd__fahcon_1(COUT_N, SUM, A, B, CI, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3732:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3732 | module sky130_fd_sc_hd__fill_1(VPWR, VGND, VPB, VNB);                                         
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3743:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3743 | module sky130_fd_sc_hd__fill_2(VPWR, VGND, VPB, VNB);                                         
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3754:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3754 | module sky130_fd_sc_hd__fill_4(VPWR, VGND, VPB, VNB);                                         
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3765:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3765 | module sky130_fd_sc_hd__fill_8(VPWR, VGND, VPB, VNB);                                         
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3776:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3776 | module sky130_fd_sc_hd__ha_1(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3795:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3795 | module sky130_fd_sc_hd__ha_2(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3814:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3814 | module sky130_fd_sc_hd__ha_4(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3833:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3833 | module sky130_fd_sc_hd__inv_1(Y, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3848:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3848 | module sky130_fd_sc_hd__inv_12(Y, A, VPWR, VGND, VPB, VNB);                                   
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3863:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3863 | module sky130_fd_sc_hd__inv_16(Y, A, VPWR, VGND, VPB, VNB);                                   
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3878:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3878 | module sky130_fd_sc_hd__inv_2(Y, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3893:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3893 | module sky130_fd_sc_hd__inv_4(Y, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3908:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3908 | module sky130_fd_sc_hd__inv_6(Y, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3923:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3923 | module sky130_fd_sc_hd__inv_8(Y, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3938:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3938 | module sky130_fd_sc_hd__lpflow_bleeder_1(SHORT, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                           
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3951:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3951 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_1(X, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3968:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3968 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_16(X, A, KAPWR, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:3985:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
3985 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_2(X, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4002:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4002 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_4(X, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4019:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4019 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_8(X, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4036:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4036 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_1(Y, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4053:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4053 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_16(Y, A, KAPWR, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4070:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4070 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_2(Y, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4087:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4087 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_4(Y, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4104:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4104 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_8(Y, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4121:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4121 | module sky130_fd_sc_hd__lpflow_decapkapwr_12(VPWR, KAPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4134:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4134 | module sky130_fd_sc_hd__lpflow_decapkapwr_3(VPWR, KAPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4147:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4147 | module sky130_fd_sc_hd__lpflow_decapkapwr_4(VPWR, KAPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4160:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4160 | module sky130_fd_sc_hd__lpflow_decapkapwr_6(VPWR, KAPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4173:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4173 | module sky130_fd_sc_hd__lpflow_decapkapwr_8(VPWR, KAPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4186:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4186 | module sky130_fd_sc_hd__lpflow_inputiso0n_1(X, A, SLEEP_B, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4203:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4203 | module sky130_fd_sc_hd__lpflow_inputiso0p_1(X, A, SLEEP, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4220:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4220 | module sky130_fd_sc_hd__lpflow_inputiso1n_1(X, A, SLEEP_B, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4237:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4237 | module sky130_fd_sc_hd__lpflow_inputiso1p_1(X, A, SLEEP, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4254:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4254 | module sky130_fd_sc_hd__lpflow_inputisolatch_1(Q, D, SLEEP_B, VPWR, VGND, VPB, VNB);          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4271:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4271 | module sky130_fd_sc_hd__lpflow_isobufsrc_1(X, SLEEP, A, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                         
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4288:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4288 | module sky130_fd_sc_hd__lpflow_isobufsrc_16(X, SLEEP, A, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4305:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4305 | module sky130_fd_sc_hd__lpflow_isobufsrc_2(X, SLEEP, A, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                         
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4322:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4322 | module sky130_fd_sc_hd__lpflow_isobufsrc_4(X, SLEEP, A, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                         
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4339:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4339 | module sky130_fd_sc_hd__lpflow_isobufsrc_8(X, SLEEP, A, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                         
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4356:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4356 | module sky130_fd_sc_hd__lpflow_isobufsrckapwr_16(X, SLEEP, A, KAPWR, VPWR, VGND, VPB, VNB);   
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4375:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4375 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1(X, A, VPWRIN, VPWR, VGND, VPB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                           
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4390:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4390 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2(X, A, VPWRIN, VPWR, VGND, VPB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                           
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4405:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4405 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4(X, A, VPWRIN, VPWR, VGND, VPB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                           
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4420:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4420 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4(X, A, LOWLVPWR, VPWR, VGND, VPB, VNB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4437:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4437 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1(X, A, LOWLVPWR, VPWR, VGND, VPB);       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                              
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4452:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4452 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2(X, A, LOWLVPWR, VPWR, VGND, VPB);       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                              
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4467:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4467 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4(X, A, LOWLVPWR, VPWR, VGND, VPB);       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                              
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4482:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4482 | module sky130_fd_sc_hd__macro_sparecell(LO, VGND, VNB, VPB, VPWR);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4495:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4495 | module sky130_fd_sc_hd__maj3_1(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4514:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4514 | module sky130_fd_sc_hd__maj3_2(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4533:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4533 | module sky130_fd_sc_hd__maj3_4(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4552:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4552 | module sky130_fd_sc_hd__mux2_1(X, A0, A1, S, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4571:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4571 | module sky130_fd_sc_hd__mux2_2(X, A0, A1, S, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4590:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4590 | module sky130_fd_sc_hd__mux2_4(X, A0, A1, S, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4609:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4609 | module sky130_fd_sc_hd__mux2_8(X, A0, A1, S, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4628:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4628 | module sky130_fd_sc_hd__mux2i_1(Y, A0, A1, S, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4647:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4647 | module sky130_fd_sc_hd__mux2i_2(Y, A0, A1, S, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4666:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4666 | module sky130_fd_sc_hd__mux2i_4(Y, A0, A1, S, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4685:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4685 | module sky130_fd_sc_hd__mux4_1(X, A0, A1, A2, A3, S0, S1, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4710:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4710 | module sky130_fd_sc_hd__mux4_2(X, A0, A1, A2, A3, S0, S1, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4735:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4735 | module sky130_fd_sc_hd__mux4_4(X, A0, A1, A2, A3, S0, S1, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4760:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4760 | module sky130_fd_sc_hd__nand2_1(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4777:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4777 | module sky130_fd_sc_hd__nand2_2(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4794:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4794 | module sky130_fd_sc_hd__nand2_4(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4811:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4811 | module sky130_fd_sc_hd__nand2_8(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4828:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4828 | module sky130_fd_sc_hd__nand2b_1(Y, A_N, B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4845:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4845 | module sky130_fd_sc_hd__nand2b_2(Y, A_N, B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4862:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4862 | module sky130_fd_sc_hd__nand2b_4(Y, A_N, B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4879:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4879 | module sky130_fd_sc_hd__nand3_1(Y, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4898:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4898 | module sky130_fd_sc_hd__nand3_2(Y, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4917:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4917 | module sky130_fd_sc_hd__nand3_4(Y, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4936:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4936 | module sky130_fd_sc_hd__nand3b_1(Y, A_N, B, C, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4955:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4955 | module sky130_fd_sc_hd__nand3b_2(Y, A_N, B, C, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4974:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4974 | module sky130_fd_sc_hd__nand3b_4(Y, A_N, B, C, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:4993:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
4993 | module sky130_fd_sc_hd__nand4_1(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5014:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5014 | module sky130_fd_sc_hd__nand4_2(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5035:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5035 | module sky130_fd_sc_hd__nand4_4(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5056:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5056 | module sky130_fd_sc_hd__nand4b_1(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5077:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5077 | module sky130_fd_sc_hd__nand4b_2(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5098:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5098 | module sky130_fd_sc_hd__nand4b_4(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5119:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5119 | module sky130_fd_sc_hd__nand4bb_1(Y, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5140:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5140 | module sky130_fd_sc_hd__nand4bb_2(Y, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5161:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5161 | module sky130_fd_sc_hd__nand4bb_4(Y, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5182:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5182 | module sky130_fd_sc_hd__nor2_1(Y, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5199:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5199 | module sky130_fd_sc_hd__nor2_2(Y, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5216:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5216 | module sky130_fd_sc_hd__nor2_4(Y, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5233:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5233 | module sky130_fd_sc_hd__nor2_8(Y, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5250:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5250 | module sky130_fd_sc_hd__nor2b_1(Y, A, B_N, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5267:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5267 | module sky130_fd_sc_hd__nor2b_2(Y, A, B_N, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5284:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5284 | module sky130_fd_sc_hd__nor2b_4(Y, A, B_N, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5301:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5301 | module sky130_fd_sc_hd__nor3_1(Y, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5320:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5320 | module sky130_fd_sc_hd__nor3_2(Y, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5339:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5339 | module sky130_fd_sc_hd__nor3_4(Y, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5358:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5358 | module sky130_fd_sc_hd__nor3b_1(Y, A, B, C_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5377:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5377 | module sky130_fd_sc_hd__nor3b_2(Y, A, B, C_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5396:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5396 | module sky130_fd_sc_hd__nor3b_4(Y, A, B, C_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5415:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5415 | module sky130_fd_sc_hd__nor4_1(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5436:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5436 | module sky130_fd_sc_hd__nor4_2(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5457:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5457 | module sky130_fd_sc_hd__nor4_4(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5478:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5478 | module sky130_fd_sc_hd__nor4b_1(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5499:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5499 | module sky130_fd_sc_hd__nor4b_2(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5520:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5520 | module sky130_fd_sc_hd__nor4b_4(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5541:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5541 | module sky130_fd_sc_hd__nor4bb_1(Y, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5562:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5562 | module sky130_fd_sc_hd__nor4bb_2(Y, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5583:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5583 | module sky130_fd_sc_hd__nor4bb_4(Y, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5604 | module sky130_fd_sc_hd__o2111a_1(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5627:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5627 | module sky130_fd_sc_hd__o2111a_2(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5650:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5650 | module sky130_fd_sc_hd__o2111a_4(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5673:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5673 | module sky130_fd_sc_hd__o2111ai_1(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5696:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5696 | module sky130_fd_sc_hd__o2111ai_2(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5719:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5719 | module sky130_fd_sc_hd__o2111ai_4(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5742:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5742 | module sky130_fd_sc_hd__o211a_1(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5763:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5763 | module sky130_fd_sc_hd__o211a_2(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5784:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5784 | module sky130_fd_sc_hd__o211a_4(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5805:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5805 | module sky130_fd_sc_hd__o211ai_1(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5826:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5826 | module sky130_fd_sc_hd__o211ai_2(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5847:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5847 | module sky130_fd_sc_hd__o211ai_4(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5868:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5868 | module sky130_fd_sc_hd__o21a_1(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5887:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5887 | module sky130_fd_sc_hd__o21a_2(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5906:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5906 | module sky130_fd_sc_hd__o21a_4(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5925:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5925 | module sky130_fd_sc_hd__o21ai_0(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5944:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5944 | module sky130_fd_sc_hd__o21ai_1(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5963:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5963 | module sky130_fd_sc_hd__o21ai_2(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:5982:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
5982 | module sky130_fd_sc_hd__o21ai_4(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6001:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6001 | module sky130_fd_sc_hd__o21ba_1(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6020:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6020 | module sky130_fd_sc_hd__o21ba_2(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6039:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6039 | module sky130_fd_sc_hd__o21ba_4(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6058:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6058 | module sky130_fd_sc_hd__o21bai_1(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6077:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6077 | module sky130_fd_sc_hd__o21bai_2(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6096:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6096 | module sky130_fd_sc_hd__o21bai_4(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6115:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6115 | module sky130_fd_sc_hd__o221a_1(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6138:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6138 | module sky130_fd_sc_hd__o221a_2(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6161:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6161 | module sky130_fd_sc_hd__o221a_4(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6184:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6184 | module sky130_fd_sc_hd__o221ai_1(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6207:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6207 | module sky130_fd_sc_hd__o221ai_2(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6230:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6230 | module sky130_fd_sc_hd__o221ai_4(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6253:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6253 | module sky130_fd_sc_hd__o22a_1(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6274:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6274 | module sky130_fd_sc_hd__o22a_2(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6295:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6295 | module sky130_fd_sc_hd__o22a_4(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6316:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6316 | module sky130_fd_sc_hd__o22ai_1(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6337:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6337 | module sky130_fd_sc_hd__o22ai_2(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6358:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6358 | module sky130_fd_sc_hd__o22ai_4(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6379:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6379 | module sky130_fd_sc_hd__o2bb2a_1(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6400:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6400 | module sky130_fd_sc_hd__o2bb2a_2(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6421:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6421 | module sky130_fd_sc_hd__o2bb2a_4(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6442:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6442 | module sky130_fd_sc_hd__o2bb2ai_1(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6463:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6463 | module sky130_fd_sc_hd__o2bb2ai_2(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6484:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6484 | module sky130_fd_sc_hd__o2bb2ai_4(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6505:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6505 | module sky130_fd_sc_hd__o311a_1(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6528:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6528 | module sky130_fd_sc_hd__o311a_2(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6551:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6551 | module sky130_fd_sc_hd__o311a_4(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6574:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6574 | module sky130_fd_sc_hd__o311ai_0(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6597:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6597 | module sky130_fd_sc_hd__o311ai_1(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6620:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6620 | module sky130_fd_sc_hd__o311ai_2(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6643:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6643 | module sky130_fd_sc_hd__o311ai_4(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6666:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6666 | module sky130_fd_sc_hd__o31a_1(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6687:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6687 | module sky130_fd_sc_hd__o31a_2(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6708:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6708 | module sky130_fd_sc_hd__o31a_4(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6729:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6729 | module sky130_fd_sc_hd__o31ai_1(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6750:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6750 | module sky130_fd_sc_hd__o31ai_2(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6771:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6771 | module sky130_fd_sc_hd__o31ai_4(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6792:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6792 | module sky130_fd_sc_hd__o32a_1(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6815:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6815 | module sky130_fd_sc_hd__o32a_2(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6838:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6838 | module sky130_fd_sc_hd__o32a_4(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6861:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6861 | module sky130_fd_sc_hd__o32ai_1(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6884:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6884 | module sky130_fd_sc_hd__o32ai_2(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6907:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6907 | module sky130_fd_sc_hd__o32ai_4(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6930:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6930 | module sky130_fd_sc_hd__o41a_1(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6953:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6953 | module sky130_fd_sc_hd__o41a_2(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6976:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6976 | module sky130_fd_sc_hd__o41a_4(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:6999:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
6999 | module sky130_fd_sc_hd__o41ai_1(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7022:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7022 | module sky130_fd_sc_hd__o41ai_2(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7045:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7045 | module sky130_fd_sc_hd__o41ai_4(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7068:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7068 | module sky130_fd_sc_hd__or2_0(X, A, B, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7085:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7085 | module sky130_fd_sc_hd__or2_1(X, A, B, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7102:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7102 | module sky130_fd_sc_hd__or2_2(X, A, B, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7119:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7119 | module sky130_fd_sc_hd__or2_4(X, A, B, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7136:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7136 | module sky130_fd_sc_hd__or2b_1(X, A, B_N, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7153:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7153 | module sky130_fd_sc_hd__or2b_2(X, A, B_N, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7170:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7170 | module sky130_fd_sc_hd__or2b_4(X, A, B_N, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7187:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7187 | module sky130_fd_sc_hd__or3_1(X, A, B, C, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7206:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7206 | module sky130_fd_sc_hd__or3_2(X, A, B, C, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7225:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7225 | module sky130_fd_sc_hd__or3_4(X, A, B, C, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7244:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7244 | module sky130_fd_sc_hd__or3b_1(X, A, B, C_N, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7263:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7263 | module sky130_fd_sc_hd__or3b_2(X, A, B, C_N, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7282:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7282 | module sky130_fd_sc_hd__or3b_4(X, A, B, C_N, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7301:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7301 | module sky130_fd_sc_hd__or4_1(X, A, B, C, D, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7322:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7322 | module sky130_fd_sc_hd__or4_2(X, A, B, C, D, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7343:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7343 | module sky130_fd_sc_hd__or4_4(X, A, B, C, D, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7364:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7364 | module sky130_fd_sc_hd__or4b_1(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7385:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7385 | module sky130_fd_sc_hd__or4b_2(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7406:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7406 | module sky130_fd_sc_hd__or4b_4(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7427:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7427 | module sky130_fd_sc_hd__or4bb_1(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7448:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7448 | module sky130_fd_sc_hd__or4bb_2(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7469:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7469 | module sky130_fd_sc_hd__or4bb_4(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7490:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7490 | module sky130_fd_sc_hd__probe_p_8(X, A, VGND, VNB, VPB, VPWR);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7505:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7505 | module sky130_fd_sc_hd__probec_p_8(X, A, VGND, VNB, VPB, VPWR);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                 
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7520:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7520 | module sky130_fd_sc_hd__sdfbbn_1(Q, Q_N, D, SCD, SCE, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, 
VNB);                                                                                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7547:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7547 | module sky130_fd_sc_hd__sdfbbn_2(Q, Q_N, D, SCD, SCE, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, 
VNB);                                                                                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7574:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7574 | module sky130_fd_sc_hd__sdfbbp_1(Q, Q_N, D, SCD, SCE, CLK, SET_B, RESET_B, VPWR, VGND, VPB,   
VNB);                                                                                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7601:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7601 | module sky130_fd_sc_hd__sdfrbp_1(Q, Q_N, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7626:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7626 | module sky130_fd_sc_hd__sdfrbp_2(Q, Q_N, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7651:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7651 | module sky130_fd_sc_hd__sdfrtn_1(Q, CLK_N, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7674:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7674 | module sky130_fd_sc_hd__sdfrtp_1(Q, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7697:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7697 | module sky130_fd_sc_hd__sdfrtp_2(Q, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7720:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7720 | module sky130_fd_sc_hd__sdfrtp_4(Q, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7743:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7743 | module sky130_fd_sc_hd__sdfsbp_1(Q, Q_N, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7768:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7768 | module sky130_fd_sc_hd__sdfsbp_2(Q, Q_N, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7793:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7793 | module sky130_fd_sc_hd__sdfstp_1(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7816:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7816 | module sky130_fd_sc_hd__sdfstp_2(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7839:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7839 | module sky130_fd_sc_hd__sdfstp_4(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7862:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7862 | module sky130_fd_sc_hd__sdfxbp_1(Q, Q_N, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7885:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7885 | module sky130_fd_sc_hd__sdfxbp_2(Q, Q_N, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7908:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7908 | module sky130_fd_sc_hd__sdfxtp_1(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7929:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7929 | module sky130_fd_sc_hd__sdfxtp_2(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7950:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7950 | module sky130_fd_sc_hd__sdfxtp_4(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7971:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7971 | module sky130_fd_sc_hd__sdlclkp_1(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:7990:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
7990 | module sky130_fd_sc_hd__sdlclkp_2(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8009:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8009 | module sky130_fd_sc_hd__sdlclkp_4(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8028:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8028 | module sky130_fd_sc_hd__sedfxbp_1(Q, Q_N, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);        
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8053:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8053 | module sky130_fd_sc_hd__sedfxbp_2(Q, Q_N, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);        
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8078:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8078 | module sky130_fd_sc_hd__sedfxtp_1(Q, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8101:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8101 | module sky130_fd_sc_hd__sedfxtp_2(Q, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8124:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8124 | module sky130_fd_sc_hd__sedfxtp_4(Q, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8147:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8147 | module sky130_fd_sc_hd__tap_1(VPWR, VGND, VPB, VNB);                                          
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8158:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8158 | module sky130_fd_sc_hd__tap_2(VPWR, VGND, VPB, VNB);                                          
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8169:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8169 | module sky130_fd_sc_hd__tapvgnd2_1(VPWR, VGND, VPB, VNB);                                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                 
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8180:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8180 | module sky130_fd_sc_hd__tapvgnd_1(VPWR, VGND, VPB, VNB);                                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8191:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8191 | module sky130_fd_sc_hd__tapvpwrvgnd_1(VPWR, VGND, VPB, VNB);                                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                              
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8202:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8202 | module sky130_fd_sc_hd__xnor2_1(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8219:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8219 | module sky130_fd_sc_hd__xnor2_2(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8236:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8236 | module sky130_fd_sc_hd__xnor2_4(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8253:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8253 | module sky130_fd_sc_hd__xnor3_1(X, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8272:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8272 | module sky130_fd_sc_hd__xnor3_2(X, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8291:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8291 | module sky130_fd_sc_hd__xnor3_4(X, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8310:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8310 | module sky130_fd_sc_hd__xor2_1(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8327:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8327 | module sky130_fd_sc_hd__xor2_2(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8344:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8344 | module sky130_fd_sc_hd__xor2_4(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8361:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8361 | module sky130_fd_sc_hd__xor3_1(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8380:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8380 | module sky130_fd_sc_hd__xor3_2(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v:8399:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)       
8399 | module sky130_fd_sc_hd__xor3_4(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of module with    
timescale                                                                                            
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:15:21: Operator ASSIGNW       
expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'pp0' generates 1 bits.                    
: ... note: In instance 'mult8_2bits_1op_e17683.mul_ll.mul_hl'                                       
15 | wire [1:0] columna3 = pp0;                                                                      
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:17:21: Operator ASSIGNW       
expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'pp1' generates 1 bits.                    
: ... note: In instance 'mult8_2bits_1op_e17683.mul_ll.mul_hl'                                       
17 | wire [1:0] columna1 = pp1;                                                                      
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18:22: Operator SHIFTL expects
4 bits on the LHS, but LHS's VARREF 'columna3' generates 2 bits.                                     
: ... note: In instance 'mult8_2bits_1op_e17683.mul_ll.mul_hl'                                       
18 | assign P = (columna3 << 2) + (columna2 << 1) + (columna1 << 0);                                 
|                      ^~                                                                            
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18:40: Operator SHIFTL expects
4 bits on the LHS, but LHS's VARREF 'columna2' generates 2 bits.                                     
: ... note: In instance 'mult8_2bits_1op_e17683.mul_ll.mul_hl'                                       
18 | assign P = (columna3 << 2) + (columna2 << 1) + (columna1 << 0);                                 
|                                        ^~                                                          
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18:58: Operator SHIFTL expects
4 bits on the LHS, but LHS's VARREF 'columna1' generates 2 bits.                                     
: ... note: In instance 'mult8_2bits_1op_e17683.mul_ll.mul_hl'                                       
18 | assign P = (columna3 << 2) + (columna2 << 1) + (columna1 << 0);                                 
|                                                          ^~                                        
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:14:21: Operator ASSIGNW     
expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'pp0' generates 1 bits.                    
: ... note: In instance 'mult8_2bits_1op_e17683.mul_hh.mul_hh'                                       
14 | wire [1:0] columna3 = pp0;                                                                      
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:15:21: Operator ASSIGNW     
expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'pp2' generates 1 bits.                    
: ... note: In instance 'mult8_2bits_1op_e17683.mul_hh.mul_hh'                                       
15 | wire [1:0] columna2 = pp2;                                                                      
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:16:21: Operator ASSIGNW     
expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'pp1' generates 1 bits.                    
: ... note: In instance 'mult8_2bits_1op_e17683.mul_hh.mul_hh'                                       
16 | wire [1:0] columna1 = pp1;                                                                      
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17:22: Operator SHIFTL      
expects 4 bits on the LHS, but LHS's VARREF 'columna3' generates 2 bits.                             
: ... note: In instance 'mult8_2bits_1op_e17683.mul_hh.mul_hh'                                       
17 | assign P = (columna3 << 2) + (columna2 << 1) + (columna1 << 0);                                 
|                      ^~                                                                            
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17:40: Operator SHIFTL      
expects 4 bits on the LHS, but LHS's VARREF 'columna2' generates 2 bits.                             
: ... note: In instance 'mult8_2bits_1op_e17683.mul_hh.mul_hh'                                       
17 | assign P = (columna3 << 2) + (columna2 << 1) + (columna1 << 0);                                 
|                                        ^~                                                          
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17:58: Operator SHIFTL      
expects 4 bits on the LHS, but LHS's VARREF 'columna1' generates 2 bits.                             
: ... note: In instance 'mult8_2bits_1op_e17683.mul_hh.mul_hh'                                       
17 | assign P = (columna3 << 2) + (columna2 << 1) + (columna1 << 0);                                 
|                                                          ^~                                        
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
:11:21: Operator ADD expects 8 bits on the LHS, but LHS's VARREF 'p_ll' generates 4 bits.            
: ... note: In instance 'mult8_2bits_1op_e17683.mul_hh'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                     ^                                                                              
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
:11:29: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_lh' generates 4 bits.         
: ... note: In instance 'mult8_2bits_1op_e17683.mul_hh'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                             ^~                                                                     
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
:11:43: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_hl' generates 4 bits.         
: ... note: In instance 'mult8_2bits_1op_e17683.mul_hh'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                                           ^~                                                       
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
:11:57: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_hh' generates 4 bits.         
: ... note: In instance 'mult8_2bits_1op_e17683.mul_hh'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                                                         ^~                                         
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v:1
1:21: Operator ADD expects 8 bits on the LHS, but LHS's VARREF 'p_ll' generates 4 bits.              
: ... note: In instance 'mult8_2bits_1op_e17683.mul_ll'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                     ^                                                                              
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v:1
1:29: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_lh' generates 4 bits.           
: ... note: In instance 'mult8_2bits_1op_e17683.mul_ll'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                             ^~                                                                     
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v:1
1:43: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_hl' generates 4 bits.           
: ... note: In instance 'mult8_2bits_1op_e17683.mul_ll'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                                           ^~                                                       
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v:1
1:57: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_hh' generates 4 bits.           
: ... note: In instance 'mult8_2bits_1op_e17683.mul_ll'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                                                         ^~                                         
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11:21: Operator ADD 
expects 16 bits on the LHS, but LHS's VARREF 'p_ll' generates 8 bits.                                
: ... note: In instance 'mult8_2bits_1op_e17683'                                                     
11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);                                  
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11:29: Operator     
SHIFTL expects 16 bits on the LHS, but LHS's VARREF 'p_lh' generates 8 bits.                         
: ... note: In instance 'mult8_2bits_1op_e17683'                                                     
11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);                                  
|                             ^~                                                                     
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11:43: Operator     
SHIFTL expects 16 bits on the LHS, but LHS's VARREF 'p_hl' generates 8 bits.                         
: ... note: In instance 'mult8_2bits_1op_e17683'                                                     
11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);                                  
|                                           ^~                                                       
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11:57: Operator     
SHIFTL expects 16 bits on the LHS, but LHS's VARREF 'p_hh' generates 8 bits.                         
: ... note: In instance 'mult8_2bits_1op_e17683'                                                     
11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);                                  
|                                                         ^~                                         
──────────────────────────────────── Lint Timing Errors Checker ─────────────────────────────────────
[15:08:42] VERBOSE  Running 'Checker.LintTimingConstructs' at                            step.py:1122
                    'runs/mult8_2bits_1op_e17683/25-checker-linttimingconstructs'…                   
[15:08:42] INFO     Check for Lint Timing Errors clear.                                checker.py:404
──────────────────────────────────────── Lint Errors Checker ────────────────────────────────────────
[15:08:42] VERBOSE  Running 'Checker.LintErrors' at                                      step.py:1122
                    'runs/mult8_2bits_1op_e17683/26-checker-linterrors'…                             
[15:08:42] INFO     Check for Lint errors clear.                                       checker.py:132
─────────────────────────────────────── Lint Warnings Checker ───────────────────────────────────────
[15:08:42] VERBOSE  Running 'Checker.LintWarnings' at                                    step.py:1122
                    'runs/mult8_2bits_1op_e17683/27-checker-lintwarnings'…                           
[15:08:42] WARNING  464 Lint warnings found.                                           checker.py:123
─────────────────────────────────────── Generate JSON Header ────────────────────────────────────────
[15:08:42] VERBOSE  Running 'Yosys.JsonHeader' at                                        step.py:1122
                    'runs/mult8_2bits_1op_e17683/28-yosys-jsonheader'…                               
[15:08:42] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/28-yosys-jsonheader/yosys-jsonheader.lo             
                    g'…                                                                              
                                                                                                     
/----------------------------------------------------------------------------\                       
|  yosys -- Yosys Open SYnthesis Suite                                       |                       
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |                       
|  Distributed under an ISC-like license, type "license" to see terms        |                       
\----------------------------------------------------------------------------/                       
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)             
Loaded SDC plugin                                                                                    
                                                                                                     
1. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.bb
.v                                                                                                   
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/671d74222c014c6e8067301df767779b.b
b.v' to AST representation.                                                                          
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.                             
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.                              
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.                               
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.                           
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.                           
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.                        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.                        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.                        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.                       
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.                       
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.                       
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.                     
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.                
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.                
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.               
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.                   
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.                   
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.                   
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.                   
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.             
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.     
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.     
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.     
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.                           
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.                           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.                        
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.                               
Successfully finished Verilog frontend.                                                              
                                                                                                     
2. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v 
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v'  
to AST representation.                                                                               
Storing AST representation for module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
3. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSANSTEPS_VENTAJA_e7.v       
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSANSTEPS_VENTAJA_e7.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\SARSANSTEPS_VENTAJA_e7'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
4. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_VENTAJA_e5.v       
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_VENTAJA_e5.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\SARSA_RUIDO_VENTAJA_e5'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
5. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v               
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v' to AST         
representation.                                                                                      
Storing AST representation for module `$abstract\SARSA_RUIDO_e9'.                                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
6. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_VENTAJA_e4.v             
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_VENTAJA_e4.v' to AST       
representation.                                                                                      
Storing AST representation for module `$abstract\SARSA_VENTAJA_e4'.                                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
7. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e8.v                
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e8.v' to AST          
representation.                                                                                      
Storing AST representation for module `$abstract\SARSA_WInd_e8'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
8. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e9.v                
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e9.v' to AST          
representation.                                                                                      
Storing AST representation for module `$abstract\SARSA_WInd_e9'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
9. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNStepsRuido_e9.v          
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNStepsRuido_e9.v' to AST    
representation.                                                                                      
Storing AST representation for module `$abstract\SarsaNStepsRuido_e9'.                               
Successfully finished Verilog frontend.                                                              
                                                                                                     
10. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e10.v               
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e10.v' to AST          
representation.                                                                                      
Storing AST representation for module `$abstract\SarsaNada_e10'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
11. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e10_1.v             
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e10_1.v' to AST        
representation.                                                                                      
Storing AST representation for module `$abstract\SarsaNada_e10_1'.                                   
Successfully finished Verilog frontend.                                                              
                                                                                                     
12. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v                
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v' to AST           
representation.                                                                                      
Storing AST representation for module `$abstract\SarsaNada_e6'.                                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
13. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e8.v                
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e8.v' to AST           
representation.                                                                                      
Storing AST representation for module `$abstract\SarsaNada_e8'.                                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
14. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/Sarsa_Ruido_e9_1.v            
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/Sarsa_Ruido_e9_1.v' to AST       
representation.                                                                                      
Storing AST representation for module `$abstract\Sarsa_Ruido_e9_1'.                                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
15. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsanStepsNada_e8_1.v        
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsanStepsNada_e8_1.v' to AST   
representation.                                                                                      
Storing AST representation for module `$abstract\SarsanStepsNada_e8_1'.                              
Successfully finished Verilog frontend.                                                              
                                                                                                     
16. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsanstepsNada_e8.v          
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsanstepsNada_e8.v' to AST     
representation.                                                                                      
Storing AST representation for module `$abstract\SarsanstepsNada_e8'.                                
Successfully finished Verilog frontend.                                                              
                                                                                                     
17. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/e7_SARSA_nSteps_INDEPENDIENTES.v                                   
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/e7_SARSA_nSteps_INDEPENDIENTES.v'
to AST representation.                                                                               
Storing AST representation for module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
18. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/e9_SARSA_nSteps_INDEPENDIENTES.v                                   
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/e9_SARSA_nSteps_INDEPENDIENTES.v'
to AST representation.                                                                               
Storing AST representation for module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
19. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v                                                                                       
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_S
ARSA_RUIDO_e9.v' to AST representation.                                                              
Storing AST representation for module                                                                
`$abstract\mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Successfully finished Verilog frontend.                                                              
                                                                                                     
20. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v                                                                                       
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_S
ARSA_RUIDO_e9.v' to AST representation.                                                              
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Successfully finished Verilog frontend.                                                              
                                                                                                     
21. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.
v' to AST representation.                                                                            
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                       
Successfully finished Verilog frontend.                                                              
                                                                                                     
22. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v'
to AST representation.                                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
23. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v'
to AST representation.                                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
24. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v 
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
' to AST representation.                                                                             
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                        
Successfully finished Verilog frontend.                                                              
                                                                                                     
25. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO
_e9.v                                                                                                
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9.v' to AST representation.                                                                       
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
26. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v 
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
' to AST representation.                                                                             
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                        
Successfully finished Verilog frontend.                                                              
                                                                                                     
27. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v'
to AST representation.                                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
28. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v'
to AST representation.                                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
29. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e16917.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e16917.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e16917'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
30. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17108.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17108.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17108'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
31. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17109.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17109.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17109'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
32. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17298.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17298.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17298'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
33. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17301.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17301.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17301'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
34. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17306.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17306.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17306'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
35. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17503.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17503.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17503'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
36. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17675.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17675.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17675'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
37. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17683'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
38. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17688.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17688.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17688'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
39. Executing HIERARCHY pass (managing design hierarchy).                                            
                                                                                                     
40. Executing AST frontend in derive mode using pre-parsed AST for module `\mult8_2bits_1op_e17683'. 
Generating RTLIL representation for module `\mult8_2bits_1op_e17683'.                                
                                                                                                     
40.1. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17683                                                                 
                                                                                                     
40.2. Executing AST frontend in derive mode using pre-parsed AST for module                          
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                
Generating RTLIL representation for module                                                           
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                
                                                                                                     
40.3. Executing AST frontend in derive mode using pre-parsed AST for module                          
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.                                  
Generating RTLIL representation for module                                                           
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.                                  
                                                                                                     
40.4. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17683                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9                    
                                                                                                     
40.5. Executing AST frontend in derive mode using pre-parsed AST for module `\SARSA_RUIDO_e9'.       
Generating RTLIL representation for module `\SARSA_RUIDO_e9'.                                        
                                                                                                     
40.6. Executing AST frontend in derive mode using pre-parsed AST for module `\SarsaNada_e6'.         
Generating RTLIL representation for module `\SarsaNada_e6'.                                          
                                                                                                     
40.7. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17683                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9                    
Used module:         \SarsaNada_e6                                                                   
                                                                                                     
40.8. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17683                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9                    
Used module:         \SarsaNada_e6                                                                   
Removing unused module `$abstract\mult8_2bits_1op_e17688'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17683'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17675'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17503'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17306'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17301'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17298'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17109'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17108'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e16917'.                                           
Removing unused module `$abstract\mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'. 
Removing unused module                                                                               
`$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                  
Removing unused module `$abstract\mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'. 
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module                                                                               
`$abstract\mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Removing unused module                                                                               
`$abstract\mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Removing unused module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.                                   
Removing unused module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.                                   
Removing unused module `$abstract\SarsanstepsNada_e8'.                                               
Removing unused module `$abstract\SarsanStepsNada_e8_1'.                                             
Removing unused module `$abstract\Sarsa_Ruido_e9_1'.                                                 
Removing unused module `$abstract\SarsaNada_e8'.                                                     
Removing unused module `$abstract\SarsaNada_e6'.                                                     
Removing unused module `$abstract\SarsaNada_e10_1'.                                                  
Removing unused module `$abstract\SarsaNada_e10'.                                                    
Removing unused module `$abstract\SarsaNStepsRuido_e9'.                                              
Removing unused module `$abstract\SARSA_WInd_e9'.                                                    
Removing unused module `$abstract\SARSA_WInd_e8'.                                                    
Removing unused module `$abstract\SARSA_VENTAJA_e4'.                                                 
Removing unused module `$abstract\SARSA_RUIDO_e9'.                                                   
Removing unused module `$abstract\SARSA_RUIDO_VENTAJA_e5'.                                           
Removing unused module `$abstract\SARSANSTEPS_VENTAJA_e7'.                                           
Removing unused module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.                                     
Removed 37 unused modules.                                                                           
Renaming module mult8_2bits_1op_e17683 to mult8_2bits_1op_e17683.                                    
                                                                                                     
41. Executing PROC pass (convert processes to netlists).                                             
                                                                                                     
41.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).                         
Cleaned up 0 empty switches.                                                                         
                                                                                                     
41.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                         
Removed a total of 0 dead cases.                                                                     
                                                                                                     
41.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).                         
Removed 0 redundant assignments.                                                                     
Promoted 0 assignments to connections.                                                               
                                                                                                     
41.4. Executing PROC_INIT pass (extract init attributes).                                            
                                                                                                     
41.5. Executing PROC_ARST pass (detect async resets in processes).                                   
                                                                                                     
41.6. Executing PROC_ROM pass (convert switches to ROMs).                                            
Converted 0 switches.                                                                                
                                                                                                     
41.7. Executing PROC_MUX pass (convert decision trees to multiplexers).                              
                                                                                                     
41.8. Executing PROC_DLATCH pass (convert process syncs to latches).                                 
                                                                                                     
41.9. Executing PROC_DFF pass (convert process syncs to FFs).                                        
                                                                                                     
41.10. Executing PROC_MEMWR pass (convert process memory writes to cells).                           
                                                                                                     
41.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).                        
Cleaned up 0 empty switches.                                                                         
                                                                                                     
41.12. Executing OPT_EXPR pass (perform const folding).                                              
Optimizing module mult8_2bits_1op_e17683.                                                            
<suppressed ~3 debug messages>                                                                       
Optimizing module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.                 
<suppressed ~3 debug messages>                                                                       
Optimizing module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.                   
<suppressed ~3 debug messages>                                                                       
Optimizing module SarsaNada_e6.                                                                      
<suppressed ~3 debug messages>                                                                       
Optimizing module SARSA_RUIDO_e9.                                                                    
<suppressed ~3 debug messages>                                                                       
                                                                                                     
42. Executing FLATTEN pass (flatten design).                                                         
Deleting now unused module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.        
Deleting now unused module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.          
Deleting now unused module SarsaNada_e6.                                                             
Deleting now unused module SARSA_RUIDO_e9.                                                           
<suppressed ~12 debug messages>                                                                      
                                                                                                     
43. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
Removed 20 unused cells and 261 unused wires.                                                        
<suppressed ~148 debug messages>                                                                     
───────────────────────────────────────────── Synthesis ─────────────────────────────────────────────
[15:08:43] VERBOSE  Running 'Yosys.Synthesis' at                                         step.py:1122
                    'runs/mult8_2bits_1op_e17683/29-yosys-synthesis'…                                
[15:08:43] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/29-yosys-synthesis/yosys-synthesis.log'             
                    …                                                                                
                                                                                                     
/----------------------------------------------------------------------------\                       
|  yosys -- Yosys Open SYnthesis Suite                                       |                       
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |                       
|  Distributed under an ISC-like license, type "license" to see terms        |                       
\----------------------------------------------------------------------------/                       
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)             
Loaded SDC plugin                                                                                    
                                                                                                     
1. Executing Liberty frontend:                                                                       
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib                                                 
Imported 428 cell types from liberty file.                                                           
[INFO] Using SDC file                                                                                
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/29-yosys-synthesis/synthesis.abc.sdc' 
for ABC…                                                                                             
                                                                                                     
2. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v 
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSANPASOS_VENTAJA_RUIDO_e8.v'  
to AST representation.                                                                               
Storing AST representation for module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
3. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSANSTEPS_VENTAJA_e7.v       
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSANSTEPS_VENTAJA_e7.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\SARSANSTEPS_VENTAJA_e7'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
4. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_VENTAJA_e5.v       
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_VENTAJA_e5.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\SARSA_RUIDO_VENTAJA_e5'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
5. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v               
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v' to AST         
representation.                                                                                      
Storing AST representation for module `$abstract\SARSA_RUIDO_e9'.                                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
6. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_VENTAJA_e4.v             
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_VENTAJA_e4.v' to AST       
representation.                                                                                      
Storing AST representation for module `$abstract\SARSA_VENTAJA_e4'.                                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
7. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e8.v                
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e8.v' to AST          
representation.                                                                                      
Storing AST representation for module `$abstract\SARSA_WInd_e8'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
8. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e9.v                
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SARSA_WInd_e9.v' to AST          
representation.                                                                                      
Storing AST representation for module `$abstract\SARSA_WInd_e9'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
9. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNStepsRuido_e9.v          
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNStepsRuido_e9.v' to AST    
representation.                                                                                      
Storing AST representation for module `$abstract\SarsaNStepsRuido_e9'.                               
Successfully finished Verilog frontend.                                                              
                                                                                                     
10. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e10.v               
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e10.v' to AST          
representation.                                                                                      
Storing AST representation for module `$abstract\SarsaNada_e10'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
11. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e10_1.v             
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e10_1.v' to AST        
representation.                                                                                      
Storing AST representation for module `$abstract\SarsaNada_e10_1'.                                   
Successfully finished Verilog frontend.                                                              
                                                                                                     
12. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v                
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v' to AST           
representation.                                                                                      
Storing AST representation for module `$abstract\SarsaNada_e6'.                                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
13. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsaNada_e8.v                
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsaNada_e8.v' to AST           
representation.                                                                                      
Storing AST representation for module `$abstract\SarsaNada_e8'.                                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
14. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/Sarsa_Ruido_e9_1.v            
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/Sarsa_Ruido_e9_1.v' to AST       
representation.                                                                                      
Storing AST representation for module `$abstract\Sarsa_Ruido_e9_1'.                                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
15. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsanStepsNada_e8_1.v        
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsanStepsNada_e8_1.v' to AST   
representation.                                                                                      
Storing AST representation for module `$abstract\SarsanStepsNada_e8_1'.                              
Successfully finished Verilog frontend.                                                              
                                                                                                     
16. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/SarsanstepsNada_e8.v          
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/SarsanstepsNada_e8.v' to AST     
representation.                                                                                      
Storing AST representation for module `$abstract\SarsanstepsNada_e8'.                                
Successfully finished Verilog frontend.                                                              
                                                                                                     
17. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/e7_SARSA_nSteps_INDEPENDIENTES.v                                   
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/e7_SARSA_nSteps_INDEPENDIENTES.v'
to AST representation.                                                                               
Storing AST representation for module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
18. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/e9_SARSA_nSteps_INDEPENDIENTES.v                                   
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/e9_SARSA_nSteps_INDEPENDIENTES.v'
to AST representation.                                                                               
Storing AST representation for module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
19. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v                                                                                       
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_S
ARSA_RUIDO_e9.v' to AST representation.                                                              
Storing AST representation for module                                                                
`$abstract\mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Successfully finished Verilog frontend.                                                              
                                                                                                     
20. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v                                                                                       
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_S
ARSA_RUIDO_e9.v' to AST representation.                                                              
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Successfully finished Verilog frontend.                                                              
                                                                                                     
21. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.
v' to AST representation.                                                                            
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                       
Successfully finished Verilog frontend.                                                              
                                                                                                     
22. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v'
to AST representation.                                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
23. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v'
to AST representation.                                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
24. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v 
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
' to AST representation.                                                                             
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                        
Successfully finished Verilog frontend.                                                              
                                                                                                     
25. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO
_e9.v                                                                                                
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9.v' to AST representation.                                                                       
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
26. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v 
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v
' to AST representation.                                                                             
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                        
Successfully finished Verilog frontend.                                                              
                                                                                                     
27. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v'
to AST representation.                                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
28. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/Sin_Corregir/mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v'
to AST representation.                                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
29. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e16917.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e16917.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e16917'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
30. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17108.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17108.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17108'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
31. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17109.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17109.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17109'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
32. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17298.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17298.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17298'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
33. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17301.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17301.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17301'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
34. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17306.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17306.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17306'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
35. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17503.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17503.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17503'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
36. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17675.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17675.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17675'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
37. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17683'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
38. Executing Verilog-2005 frontend: /home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17688.v      
Parsing SystemVerilog input from `/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17688.v' to AST 
representation.                                                                                      
Storing AST representation for module `$abstract\mult8_2bits_1op_e17688'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
39. Executing HIERARCHY pass (managing design hierarchy).                                            
                                                                                                     
40. Executing AST frontend in derive mode using pre-parsed AST for module `\mult8_2bits_1op_e17683'. 
Generating RTLIL representation for module `\mult8_2bits_1op_e17683'.                                
                                                                                                     
40.1. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17683                                                                 
                                                                                                     
40.2. Executing AST frontend in derive mode using pre-parsed AST for module                          
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                
Generating RTLIL representation for module                                                           
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                
                                                                                                     
40.3. Executing AST frontend in derive mode using pre-parsed AST for module                          
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.                                  
Generating RTLIL representation for module                                                           
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.                                  
                                                                                                     
40.4. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17683                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9                    
                                                                                                     
40.5. Executing AST frontend in derive mode using pre-parsed AST for module `\SARSA_RUIDO_e9'.       
Generating RTLIL representation for module `\SARSA_RUIDO_e9'.                                        
                                                                                                     
40.6. Executing AST frontend in derive mode using pre-parsed AST for module `\SarsaNada_e6'.         
Generating RTLIL representation for module `\SarsaNada_e6'.                                          
                                                                                                     
40.7. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17683                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9                    
Used module:         \SarsaNada_e6                                                                   
                                                                                                     
40.8. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17683                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9                    
Used module:         \SarsaNada_e6                                                                   
Removing unused module `$abstract\mult8_2bits_1op_e17688'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17683'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17675'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17503'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17306'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17301'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17298'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17109'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17108'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e16917'.                                           
Removing unused module `$abstract\mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'. 
Removing unused module                                                                               
`$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                  
Removing unused module `$abstract\mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'. 
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module                                                                               
`$abstract\mult4_SARSA_RUIDO_e9_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Removing unused module                                                                               
`$abstract\mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Removing unused module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.                                   
Removing unused module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.                                   
Removing unused module `$abstract\SarsanstepsNada_e8'.                                               
Removing unused module `$abstract\SarsanStepsNada_e8_1'.                                             
Removing unused module `$abstract\Sarsa_Ruido_e9_1'.                                                 
Removing unused module `$abstract\SarsaNada_e8'.                                                     
Removing unused module `$abstract\SarsaNada_e6'.                                                     
Removing unused module `$abstract\SarsaNada_e10_1'.                                                  
Removing unused module `$abstract\SarsaNada_e10'.                                                    
Removing unused module `$abstract\SarsaNStepsRuido_e9'.                                              
Removing unused module `$abstract\SARSA_WInd_e9'.                                                    
Removing unused module `$abstract\SARSA_WInd_e8'.                                                    
Removing unused module `$abstract\SARSA_VENTAJA_e4'.                                                 
Removing unused module `$abstract\SARSA_RUIDO_e9'.                                                   
Removing unused module `$abstract\SARSA_RUIDO_VENTAJA_e5'.                                           
Removing unused module `$abstract\SARSANSTEPS_VENTAJA_e7'.                                           
Removing unused module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.                                     
Removed 37 unused modules.                                                                           
Renaming module mult8_2bits_1op_e17683 to mult8_2bits_1op_e17683.                                    
                                                                                                     
41. Generating Graphviz representation of design.                                                    
Writing dot description to                                                                           
`/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/29-yosys-synthesis/hierarchy.dot'.    
Dumping module mult8_2bits_1op_e17683 to page 1.                                                     
                                                                                                     
42. Executing TRIBUF pass.                                                                           
                                                                                                     
43. Executing HIERARCHY pass (managing design hierarchy).                                            
                                                                                                     
43.1. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17683                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9                    
Used module:         \SarsaNada_e6                                                                   
                                                                                                     
43.2. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17683                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9                    
Used module:         \SarsaNada_e6                                                                   
Removed 0 unused modules.                                                                            
                                                                                                     
44. Executing PROC_CLEAN pass (remove empty switches from decision trees).                           
Cleaned up 0 empty switches.                                                                         
                                                                                                     
45. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                           
Removed a total of 0 dead cases.                                                                     
                                                                                                     
46. Executing PROC_PRUNE pass (remove redundant assignments in processes).                           
Removed 0 redundant assignments.                                                                     
Promoted 0 assignments to connections.                                                               
                                                                                                     
47. Executing PROC_INIT pass (extract init attributes).                                              
                                                                                                     
48. Executing PROC_ARST pass (detect async resets in processes).                                     
                                                                                                     
49. Executing PROC_ROM pass (convert switches to ROMs).                                              
Converted 0 switches.                                                                                
                                                                                                     
50. Executing PROC_MUX pass (convert decision trees to multiplexers).                                
                                                                                                     
51. Executing PROC_DLATCH pass (convert process syncs to latches).                                   
                                                                                                     
52. Executing PROC_DFF pass (convert process syncs to FFs).                                          
                                                                                                     
53. Executing PROC_MEMWR pass (convert process memory writes to cells).                              
                                                                                                     
54. Executing PROC_CLEAN pass (remove empty switches from decision trees).                           
Cleaned up 0 empty switches.                                                                         
                                                                                                     
55. Executing CHECK pass (checking for obvious problems).                                            
Checking module mult8_2bits_1op_e17683...                                                            
Checking module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9...                 
Checking module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9...                   
Checking module SarsaNada_e6...                                                                      
Checking module SARSA_RUIDO_e9...                                                                    
Found and reported 0 problems.                                                                       
                                                                                                     
56. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17683.                                                            
<suppressed ~3 debug messages>                                                                       
Optimizing module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.                 
<suppressed ~3 debug messages>                                                                       
Optimizing module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.                   
<suppressed ~3 debug messages>                                                                       
Optimizing module SarsaNada_e6.                                                                      
<suppressed ~3 debug messages>                                                                       
Optimizing module SARSA_RUIDO_e9.                                                                    
<suppressed ~3 debug messages>                                                                       
                                                                                                     
57. Executing FLATTEN pass (flatten design).                                                         
Deleting now unused module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.        
Deleting now unused module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.          
Deleting now unused module SarsaNada_e6.                                                             
Deleting now unused module SARSA_RUIDO_e9.                                                           
<suppressed ~12 debug messages>                                                                      
                                                                                                     
58. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
59. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
Removed 0 unused cells and 134 unused wires.                                                         
<suppressed ~1 debug messages>                                                                       
                                                                                                     
60. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
61. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                  
Running muxtree optimizer on module \mult8_2bits_1op_e17683..                                        
Creating internal representation of mux trees.                                                       
No muxes found in this module.                                                                       
Removed 0 multiplexer ports.                                                                         
                                                                                                     
63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                              
Optimizing cells in module \mult8_2bits_1op_e17683.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
64. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
65. Executing OPT_DFF pass (perform DFF optimizations).                                              
                                                                                                     
66. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
                                                                                                     
67. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
68. Executing FSM pass (extract and optimize FSM).                                                   
                                                                                                     
68.1. Executing FSM_DETECT pass (finding FSMs in design).                                            
                                                                                                     
68.2. Executing FSM_EXTRACT pass (extracting FSM from design).                                       
                                                                                                     
68.3. Executing FSM_OPT pass (simple optimizations of FSMs).                                         
                                                                                                     
68.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                      
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
                                                                                                     
68.5. Executing FSM_OPT pass (simple optimizations of FSMs).                                         
                                                                                                     
68.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).                                   
                                                                                                     
68.7. Executing FSM_INFO pass (dumping all available information on FSM cells).                      
                                                                                                     
68.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                                          
                                                                                                     
69. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
70. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                  
Running muxtree optimizer on module \mult8_2bits_1op_e17683..                                        
Creating internal representation of mux trees.                                                       
No muxes found in this module.                                                                       
Removed 0 multiplexer ports.                                                                         
                                                                                                     
72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                              
Optimizing cells in module \mult8_2bits_1op_e17683.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
73. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
74. Executing OPT_DFF pass (perform DFF optimizations).                                              
                                                                                                     
75. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
                                                                                                     
76. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
77. Executing WREDUCE pass (reducing word size of cells).                                            
Removed top 4 bits (of 16) from port B of cell                                                       
mult8_2bits_1op_e17683.$add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$2 ($add).  
Removed top 3 bits (of 16) from port Y of cell                                                       
mult8_2bits_1op_e17683.$add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$2 ($add).  
Removed top 3 bits (of 16) from port A of cell                                                       
mult8_2bits_1op_e17683.$add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$4 ($add).  
Removed top 4 bits (of 16) from port B of cell                                                       
mult8_2bits_1op_e17683.$add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$4 ($add).  
Removed top 2 bits (of 16) from port Y of cell                                                       
mult8_2bits_1op_e17683.$add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$4 ($add).  
Removed top 2 bits (of 16) from port A of cell                                                       
mult8_2bits_1op_e17683.$add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$6 ($add).  
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:
18$37 ($add).                                                                                        
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:
18$35 ($add).                                                                                        
Removed top 1 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:
18$35 ($add).                                                                                        
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v:11$16 ($add).                                             
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v:11$14 ($add).                                             
Removed top 1 bits (of 8) from port Y of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9.v:11$14 ($add).                                             
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 ($add).                                           
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                            
Removed top 1 bits (of 8) from port Y of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                            
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 ($add).                                           
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                            
Removed top 1 bits (of 8) from port Y of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                            
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$26 ($add).                                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.
v:17$24 ($add).                                                                                      
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 ($add).                                           
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                            
Removed top 1 bits (of 8) from port Y of cell                                                        
mult8_2bits_1op_e17683.$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                            
Removed top 3 bits (of 16) from wire                                                                 
mult8_2bits_1op_e17683.$add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$2_Y.       
Removed top 2 bits (of 16) from wire                                                                 
mult8_2bits_1op_e17683.$add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$4_Y.       
Removed top 1 bits (of 8) from wire                                                                  
mult8_2bits_1op_e17683.$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8_Y.                                                 
                                                                                                     
78. Executing PEEPOPT pass (run peephole optimizers).                                                
                                                                                                     
79. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
Removed 0 unused cells and 3 unused wires.                                                           
<suppressed ~1 debug messages>                                                                       
                                                                                                     
80. Executing ALUMACC pass (create $alu and $macc cells).                                            
Extracting $alu and $macc cells in module mult8_2bits_1op_e17683:                                    
creating $macc model for $add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$2 ($add).
creating $macc model for $add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$4 ($add).
creating $macc model for $add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$6 ($add).
creating $macc model for                                                                             
$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$10 ($add).                                                                  
creating $macc model for                                                                             
$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$12 ($add).                                                                  
creating $macc model for                                                                             
$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                                                   
creating $macc model for                                                                             
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$10 ($add).                                                                  
creating $macc model for                                                                             
$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$12 ($add).                                                                  
creating $macc model for                                                                             
$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                                                   
creating $macc model for                                                                             
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$10 ($add).                                                                  
creating $macc model for                                                                             
$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$12 ($add).                                                                  
creating $macc model for                                                                             
$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                                                   
creating $macc model for                                                                             
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_
e6_SARSA_RUIDO_e9.v:11$14 ($add).                                                                    
creating $macc model for                                                                             
$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_
e6_SARSA_RUIDO_e9.v:11$16 ($add).                                                                    
creating $macc model for                                                                             
$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_
e6_SARSA_RUIDO_e9.v:11$18 ($add).                                                                    
creating $macc model for                                                                             
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:16$32 ($add).          
creating $macc model for                                                                             
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$35 ($add).          
creating $macc model for                                                                             
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$37 ($add).          
creating $macc model for                                                                             
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
creating $macc model for                                                                             
$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 ($add).        
creating $macc model for                                                                             
$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 ($add).        
merging $macc model for                                                                              
$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$35 into             
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$37.                 
merging $macc model for                                                                              
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_
e6_SARSA_RUIDO_e9.v:11$16 into                                                                       
$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_
e6_SARSA_RUIDO_e9.v:11$18.                                                                           
merging $macc model for                                                                              
$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 into           
$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_
e6_SARSA_RUIDO_e9.v:11$14.                                                                           
merging $macc model for                                                                              
$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 into           
$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$8.                                                                          
merging $macc model for                                                                              
$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$10 into                                                                     
$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$12.                                                                         
merging $macc model for                                                                              
$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 into           
$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$8.                                                                          
merging $macc model for                                                                              
$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$10 into                                                                     
$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$12.                                                                         
merging $macc model for                                                                              
$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$24 into           
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
merging $macc model for                                                                              
$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26 into           
$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$8.                                                                          
merging $macc model for                                                                              
$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$10 into                                                                     
$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$12.                                                                         
merging $macc model for $add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$4 into    
$add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$6.                                
merging $macc model for $add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$2 into    
$add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$6.                                
creating $alu model for $macc                                                                        
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
creating $alu model for $macc                                                                        
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
creating $alu model for $macc                                                                        
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
creating $alu model for $macc                                                                        
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
creating $alu model for $macc                                                                        
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
creating $alu model for $macc                                                                        
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
creating $alu model for $macc                                                                        
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
creating $alu model for $macc                                                                        
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:16$32.                 
creating $alu model for $macc                                                                        
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
creating $alu model for $macc                                                                        
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
creating $alu model for $macc                                                                        
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$37.                 
creating $alu model for $macc                                                                        
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
creating $alu model for $macc                                                                        
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26.               
creating $macc cell for                                                                              
$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_
e6_SARSA_RUIDO_e9.v:11$18: $auto$alumacc.cc:365:replace_macc$53                                      
creating $macc cell for                                                                              
$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$12: $auto$alumacc.cc:365:replace_macc$54                                    
creating $macc cell for                                                                              
$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_
e6_SARSA_RUIDO_e9.v:11$14: $auto$alumacc.cc:365:replace_macc$55                                      
creating $macc cell for                                                                              
$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$8: $auto$alumacc.cc:365:replace_macc$56                                     
creating $macc cell for                                                                              
$flatten\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$12: $auto$alumacc.cc:365:replace_macc$57                                    
creating $macc cell for                                                                              
$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$8: $auto$alumacc.cc:365:replace_macc$58                                     
creating $macc cell for $add$/home/gmun/Downloads/Sin_Corregir/mult8_2bits_1op_e17683.v:11$6:        
$auto$alumacc.cc:365:replace_macc$59                                                                 
creating $macc cell for                                                                              
$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$12: $auto$alumacc.cc:365:replace_macc$60                                    
creating $macc cell for                                                                              
$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$8: $auto$alumacc.cc:365:replace_macc$61                                     
creating $alu cell for                                                                               
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26:               
$auto$alumacc.cc:485:replace_alu$62                                                                  
creating $alu cell for                                                                               
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26:               
$auto$alumacc.cc:485:replace_alu$65                                                                  
creating $alu cell for                                                                               
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:18$37:                 
$auto$alumacc.cc:485:replace_alu$68                                                                  
creating $alu cell for                                                                               
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26:               
$auto$alumacc.cc:485:replace_alu$71                                                                  
creating $alu cell for                                                                               
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26:               
$auto$alumacc.cc:485:replace_alu$74                                                                  
creating $alu cell for                                                                               
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SarsaNada_e6.v:16$32:                 
$auto$alumacc.cc:485:replace_alu$77                                                                  
creating $alu cell for                                                                               
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26:               
$auto$alumacc.cc:485:replace_alu$80                                                                  
creating $alu cell for                                                                               
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26:               
$auto$alumacc.cc:485:replace_alu$83                                                                  
creating $alu cell for                                                                               
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26:               
$auto$alumacc.cc:485:replace_alu$86                                                                  
creating $alu cell for                                                                               
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26:               
$auto$alumacc.cc:485:replace_alu$89                                                                  
creating $alu cell for                                                                               
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26:               
$auto$alumacc.cc:485:replace_alu$92                                                                  
creating $alu cell for                                                                               
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26:               
$auto$alumacc.cc:485:replace_alu$95                                                                  
creating $alu cell for                                                                               
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/Sin_Corregir/SARSA_RUIDO_e9.v:17$26:               
$auto$alumacc.cc:485:replace_alu$98                                                                  
created 13 $alu and 9 $macc cells.                                                                   
                                                                                                     
81. Executing SHARE pass (SAT-based resource sharing).                                               
                                                                                                     
82. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
83. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                  
Running muxtree optimizer on module \mult8_2bits_1op_e17683..                                        
Creating internal representation of mux trees.                                                       
No muxes found in this module.                                                                       
Removed 0 multiplexer ports.                                                                         
                                                                                                     
85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                              
Optimizing cells in module \mult8_2bits_1op_e17683.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
86. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
87. Executing OPT_DFF pass (perform DFF optimizations).                                              
                                                                                                     
88. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
Removed 26 unused cells and 30 unused wires.                                                         
<suppressed ~35 debug messages>                                                                      
                                                                                                     
89. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
90. Rerunning OPT passes. (Maybe there is more to do…)                                               
                                                                                                     
91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                  
Running muxtree optimizer on module \mult8_2bits_1op_e17683..                                        
Creating internal representation of mux trees.                                                       
No muxes found in this module.                                                                       
Removed 0 multiplexer ports.                                                                         
                                                                                                     
92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                              
Optimizing cells in module \mult8_2bits_1op_e17683.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
93. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
94. Executing OPT_DFF pass (perform DFF optimizations).                                              
                                                                                                     
95. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
                                                                                                     
96. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
97. Executing MEMORY pass.                                                                           
                                                                                                     
97.1. Executing OPT_MEM pass (optimize memories).                                                    
Performed a total of 0 transformations.                                                              
                                                                                                     
97.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).        
Performed a total of 0 transformations.                                                              
                                                                                                     
97.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).                 
                                                                                                     
97.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                                     
                                                                                                     
97.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                                      
                                                                                                     
97.6. Executing OPT_CLEAN pass (remove unused cells and wires).                                      
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
                                                                                                     
97.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).                               
                                                                                                     
97.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).                     
Performed a total of 0 transformations.                                                              
                                                                                                     
97.9. Executing OPT_CLEAN pass (remove unused cells and wires).                                      
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
                                                                                                     
97.10. Executing MEMORY_COLLECT pass (generating $mem cells).                                        
                                                                                                     
98. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
                                                                                                     
99. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17683.                                                            
<suppressed ~58 debug messages>                                                                      
                                                                                                     
100. Executing OPT_MERGE pass (detect identical cells).                                              
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
101. Executing OPT_DFF pass (perform DFF optimizations).                                             
                                                                                                     
102. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
Removed 0 unused cells and 22 unused wires.                                                          
<suppressed ~1 debug messages>                                                                       
                                                                                                     
103. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).                        
                                                                                                     
104. Executing OPT_EXPR pass (perform const folding).                                                
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
105. Executing OPT_MERGE pass (detect identical cells).                                              
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                 
Running muxtree optimizer on module \mult8_2bits_1op_e17683..                                        
Creating internal representation of mux trees.                                                       
No muxes found in this module.                                                                       
Removed 0 multiplexer ports.                                                                         
                                                                                                     
107. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                             
Optimizing cells in module \mult8_2bits_1op_e17683.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
108. Executing OPT_MERGE pass (detect identical cells).                                              
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
109. Executing OPT_SHARE pass.                                                                       
                                                                                                     
110. Executing OPT_DFF pass (perform DFF optimizations).                                             
                                                                                                     
111. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
                                                                                                     
112. Executing OPT_EXPR pass (perform const folding).                                                
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
113. Executing TECHMAP pass (map to technology primitives).                                          
                                                                                                     
113.1. Executing Verilog-2005 frontend:                                                              
/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v                       
Parsing Verilog input from                                                                           
`/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST              
representation.                                                                                      
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.                                
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.                              
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.                               
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.                             
Generating RTLIL representation for module `\_90_simplemap_various'.                                 
Generating RTLIL representation for module `\_90_simplemap_registers'.                               
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.                       
Generating RTLIL representation for module `\_90_shift_shiftx'.                                      
Generating RTLIL representation for module `\_90_fa'.                                                
Generating RTLIL representation for module `\_90_lcu_brent_kung'.                                    
Generating RTLIL representation for module `\_90_alu'.                                               
Generating RTLIL representation for module `\_90_macc'.                                              
Generating RTLIL representation for module `\_90_alumacc'.                                           
Generating RTLIL representation for module `\$__div_mod_u'.                                          
Generating RTLIL representation for module `\$__div_mod_trunc'.                                      
Generating RTLIL representation for module `\_90_div'.                                               
Generating RTLIL representation for module `\_90_mod'.                                               
Generating RTLIL representation for module `\$__div_mod_floor'.                                      
Generating RTLIL representation for module `\_90_divfloor'.                                          
Generating RTLIL representation for module `\_90_modfloor'.                                          
Generating RTLIL representation for module `\_90_pow'.                                               
Generating RTLIL representation for module `\_90_pmux'.                                              
Generating RTLIL representation for module `\_90_demux'.                                             
Generating RTLIL representation for module `\_90_lut'.                                               
Successfully finished Verilog frontend.                                                              
                                                                                                     
113.2. Continuing TECHMAP pass.                                                                      
Using extmapper maccmap for cells of type $macc.                                                     
add                                                                                                  
$flatten\mul_lh.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$8_Y [6:0] (7 bits, unsigned)                                                
add { 1'0 \mul_lh.mul_hh.pp0 \mul_lh.mul_hh.pp2 \mul_lh.mul_hh.P [0] 4'0000 } (8 bits, unsigned)     
add { 1'0 \mul_lh.mul_hl.pp0 \mul_lh.mul_hl.pp2 \mul_lh.mul_hl.P [0] 2'00 } (6 bits, unsigned)       
Using extmapper simplemap for cells of type $and.                                                    
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.     
Using extmapper simplemap for cells of type $not.                                                    
add { \mul_hh.mul_ll.pp0 2'00 } (3 bits, unsigned)                                                   
add { 1'0 \mul_hh.mul_lh.pp0 \mul_hh.mul_lh.pp2 \mul_hh.mul_lh.P [0] 2'00 } (6 bits, unsigned)       
add { \mul_hh.mul_ll.pp2 1'0 } (2 bits, unsigned)                                                    
add bits \mul_hh.mul_ll.pp1 (1 bits)                                                                 
add                                                                                                  
$flatten\mul_hl.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUID
O_e9_SARSA_RUIDO_e9.v:11$8_Y [6:0] (7 bits, unsigned)                                                
add { 1'0 \mul_hl.mul_hh.pp0 \mul_hl.mul_hh.pp2 \mul_hl.mul_hh.P [0] 4'0000 } (8 bits, unsigned)     
add { 1'0 \mul_hl.mul_hl.pp0 \mul_hl.mul_hl.pp2 \mul_hl.mul_hl.P [0] 2'00 } (6 bits, unsigned)       
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.     
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.     
add { \mul_lh.mul_ll.pp0 2'00 } (3 bits, unsigned)                                                   
add { 1'0 \mul_lh.mul_lh.pp0 \mul_lh.mul_lh.pp2 \mul_lh.mul_lh.P [0] 2'00 } (6 bits, unsigned)       
add { \mul_lh.mul_ll.pp2 1'0 } (2 bits, unsigned)                                                    
add bits \mul_lh.mul_ll.pp1 (1 bits)                                                                 
add \p_ll (8 bits, unsigned)                                                                         
add { \mul_hh.P 8'00000000 } (16 bits, unsigned)                                                     
add { \mul_hl.P 4'0000 } (12 bits, unsigned)                                                         
add { \mul_lh.P 4'0000 } (12 bits, unsigned)                                                         
add { \mul_ll.mul_ll.pp0 2'00 } (3 bits, unsigned)                                                   
add { 1'0 \mul_ll.mul_lh.pp0 \mul_ll.mul_lh.pp2 \mul_ll.mul_lh.P [0] 2'00 } (6 bits, unsigned)       
add { \mul_ll.mul_ll.pp2 1'0 } (2 bits, unsigned)                                                    
add bits \mul_ll.mul_ll.pp1 (1 bits)                                                                 
add                                                                                                  
$flatten\mul_ll.$add$/home/gmun/Downloads/Sin_Corregir/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_
e6_SARSA_RUIDO_e9.v:11$14_Y [6:0] (7 bits, unsigned)                                                 
add { 1'0 \mul_ll.mul_hh.pp0 \mul_ll.mul_hh.pp2 \mul_ll.mul_hh.P [0] 4'0000 } (8 bits, unsigned)     
add { \mul_ll.mul_hl.P [3:2] \mul_ll.mul_hl.columna2 [0] \mul_ll.mul_hl.P [0] 2'00 } (6 bits,        
unsigned)                                                                                            
add $auto$wreduce.cc:461:run$52 [6:0] (7 bits, unsigned)                                             
add { 1'0 \mul_hh.mul_hh.pp0 \mul_hh.mul_hh.pp2 \mul_hh.mul_hh.P [0] 4'0000 } (8 bits, unsigned)     
add { 1'0 \mul_hh.mul_hl.pp0 \mul_hh.mul_hl.pp2 \mul_hh.mul_hl.P [0] 2'00 } (6 bits, unsigned)       
add { \mul_hl.mul_ll.pp0 2'00 } (3 bits, unsigned)                                                   
add { 1'0 \mul_hl.mul_lh.pp0 \mul_hl.mul_lh.pp2 \mul_hl.mul_lh.P [0] 2'00 } (6 bits, unsigned)       
add { \mul_hl.mul_ll.pp2 1'0 } (2 bits, unsigned)                                                    
add bits \mul_hl.mul_ll.pp1 (1 bits)                                                                 
Using extmapper simplemap for cells of type $xor.                                                    
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of    
type $lcu.                                                                                           
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.     
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.      
Using extmapper simplemap for cells of type $pos.                                                    
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.     
Using extmapper simplemap for cells of type $mux.                                                    
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of    
type $lcu.                                                                                           
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.      
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.     
Using extmapper simplemap for cells of type $or.                                                     
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000111 for cells of    
type $lcu.                                                                                           
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of    
type $lcu.                                                                                           
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of    
type $lcu.                                                                                           
No more expansions possible.                                                                         
<suppressed ~1353 debug messages>                                                                    
                                                                                                     
114. Executing OPT_EXPR pass (perform const folding).                                                
Optimizing module mult8_2bits_1op_e17683.                                                            
<suppressed ~691 debug messages>                                                                     
                                                                                                     
115. Executing OPT_MERGE pass (detect identical cells).                                              
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
<suppressed ~3 debug messages>                                                                       
Removed a total of 1 cells.                                                                          
                                                                                                     
116. Executing OPT_DFF pass (perform DFF optimizations).                                             
                                                                                                     
117. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
Removed 48 unused cells and 796 unused wires.                                                        
<suppressed ~49 debug messages>                                                                      
                                                                                                     
118. Executing OPT_EXPR pass (perform const folding).                                                
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
119. Executing OPT_MERGE pass (detect identical cells).                                              
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
120. Executing OPT_DFF pass (perform DFF optimizations).                                             
                                                                                                     
121. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
                                                                                                     
122. Executing ABC pass (technology mapping using ABC).                                              
                                                                                                     
122.1. Extracting gate netlist of module `\mult8_2bits_1op_e17683' to `<abc-temp-dir>/input.blif'..  
Extracted 302 gates and 318 wires to a netlist network with 16 inputs and 16 outputs.                
                                                                                                     
122.1.1. Executing ABC.                                                                              
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
<abc-temp-dir>/abc.script 2>&1                                                                       
ABC: ABC command line: "source <abc-temp-dir>/abc.script".                                           
ABC:                                                                                                 
ABC: + read_blif <abc-temp-dir>/input.blif                                                           
ABC: + read_library <abc-temp-dir>/stdcells.genlib                                                   
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".                
ABC: + strash                                                                                        
ABC: + dretime                                                                                       
ABC: + map                                                                                           
ABC: + write_blif <abc-temp-dir>/output.blif                                                         
                                                                                                     
122.1.2. Re-integrating ABC results.                                                                 
ABC RESULTS:              NAND cells:       19                                                       
ABC RESULTS:             ORNOT cells:       14                                                       
ABC RESULTS:               NOT cells:       13                                                       
ABC RESULTS:            ANDNOT cells:       87                                                       
ABC RESULTS:                OR cells:       35                                                       
ABC RESULTS:               NOR cells:       10                                                       
ABC RESULTS:               AND cells:       39                                                       
ABC RESULTS:               XOR cells:       76                                                       
ABC RESULTS:              XNOR cells:       21                                                       
ABC RESULTS:        internal signals:      286                                                       
ABC RESULTS:           input signals:       16                                                       
ABC RESULTS:          output signals:       16                                                       
Removing temp directory.                                                                             
                                                                                                     
123. Executing OPT pass (performing simple optimizations).                                           
                                                                                                     
123.1. Executing OPT_EXPR pass (perform const folding).                                              
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
123.2. Executing OPT_MERGE pass (detect identical cells).                                            
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
123.3. Executing OPT_DFF pass (perform DFF optimizations).                                           
                                                                                                     
123.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                     
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
Removed 0 unused cells and 149 unused wires.                                                         
<suppressed ~19 debug messages>                                                                      
                                                                                                     
123.5. Finished fast OPT passes.                                                                     
                                                                                                     
124. Executing HIERARCHY pass (managing design hierarchy).                                           
                                                                                                     
124.1. Analyzing design hierarchy..                                                                  
Top module:  \mult8_2bits_1op_e17683                                                                 
                                                                                                     
124.2. Analyzing design hierarchy..                                                                  
Top module:  \mult8_2bits_1op_e17683                                                                 
Removed 0 unused modules.                                                                            
                                                                                                     
125. Executing CHECK pass (checking for obvious problems).                                           
Checking module mult8_2bits_1op_e17683...                                                            
Found and reported 0 problems.                                                                       
                                                                                                     
126. Printing statistics.                                                                            
                                                                                                     
=== mult8_2bits_1op_e17683 ===                                                                       
                                                                                                     
Number of wires:                472                                                                  
Number of wire bits:            712                                                                  
Number of public wires:         174                                                                  
Number of public wire bits:     414                                                                  
Number of ports:                  3                                                                  
Number of port bits:             32                                                                  
Number of memories:               0                                                                  
Number of memory bits:            0                                                                  
Number of processes:              0                                                                  
Number of cells:                334                                                                  
$_ANDNOT_                      87                                                                    
$_AND_                         39                                                                    
$_NAND_                        19                                                                    
$_NOR_                         10                                                                    
$_NOT_                         13                                                                    
$_ORNOT_                       14                                                                    
$_OR_                          35                                                                    
$_XNOR_                        21                                                                    
$_XOR_                         76                                                                    
$scopeinfo                     20                                                                    
                                                                                                     
127. Generating Graphviz representation of design.                                                   
Writing dot description to                                                                           
`/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/29-yosys-synthesis/primitive_techmap.d
ot'.                                                                                                 
Dumping module mult8_2bits_1op_e17683 to page 1.                                                     
                                                                                                     
128. Executing OPT pass (performing simple optimizations).                                           
                                                                                                     
128.1. Executing OPT_EXPR pass (perform const folding).                                              
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
128.2. Executing OPT_MERGE pass (detect identical cells).                                            
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
128.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                               
Running muxtree optimizer on module \mult8_2bits_1op_e17683..                                        
Creating internal representation of mux trees.                                                       
No muxes found in this module.                                                                       
Removed 0 multiplexer ports.                                                                         
                                                                                                     
128.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                           
Optimizing cells in module \mult8_2bits_1op_e17683.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
128.5. Executing OPT_MERGE pass (detect identical cells).                                            
Finding identical cells in module `\mult8_2bits_1op_e17683'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
128.6. Executing OPT_DFF pass (perform DFF optimizations).                                           
                                                                                                     
128.7. Executing OPT_CLEAN pass (remove unused cells and wires).                                     
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
                                                                                                     
128.8. Executing OPT_EXPR pass (perform const folding).                                              
Optimizing module mult8_2bits_1op_e17683.                                                            
                                                                                                     
128.9. Finished OPT passes. (There is nothing left to do.)                                           
                                                                                                     
129. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
Removed 20 unused cells and 169 unused wires.                                                        
<suppressed ~189 debug messages>                                                                     
{                                                                                                    
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC      
-O3)",                                                                                               
"invocation": "stat -json -liberty                                                                   
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/46adbc2b11314cda915c970166f36061.li
b ",                                                                                                 
"modules": {                                                                                         
"\\mult8_2bits_1op_e17683": {                                                                        
"num_wires":         303,                                                                            
"num_wire_bits":     332,                                                                            
"num_pub_wires":     5,                                                                              
"num_pub_wire_bits": 34,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         314,                                                                            
"num_cells_by_type": {                                                                               
"$_ANDNOT_": 87,                                                                                     
"$_AND_": 39,                                                                                        
"$_NAND_": 19,                                                                                       
"$_NOR_": 10,                                                                                        
"$_NOT_": 13,                                                                                        
"$_ORNOT_": 14,                                                                                      
"$_OR_": 35,                                                                                         
"$_XNOR_": 21,                                                                                       
"$_XOR_": 76                                                                                         
}                                                                                                    
}                                                                                                    
},                                                                                                   
"design": {                                                                                          
"num_wires":         303,                                                                            
"num_wire_bits":     332,                                                                            
"num_pub_wires":     5,                                                                              
"num_pub_wire_bits": 34,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         314,                                                                            
"num_cells_by_type": {                                                                               
"$_ANDNOT_": 87,                                                                                     
"$_AND_": 39,                                                                                        
"$_NAND_": 19,                                                                                       
"$_NOR_": 10,                                                                                        
"$_NOT_": 13,                                                                                        
"$_ORNOT_": 14,                                                                                      
"$_OR_": 35,                                                                                         
"$_XNOR_": 21,                                                                                       
"$_XOR_": 76                                                                                         
}                                                                                                    
}                                                                                                    
}                                                                                                    
                                                                                                     
130. Printing statistics.                                                                            
                                                                                                     
=== mult8_2bits_1op_e17683 ===                                                                       
                                                                                                     
Number of wires:                303                                                                  
Number of wire bits:            332                                                                  
Number of public wires:           5                                                                  
Number of public wire bits:      34                                                                  
Number of ports:                  3                                                                  
Number of port bits:             32                                                                  
Number of memories:               0                                                                  
Number of memory bits:            0                                                                  
Number of processes:              0                                                                  
Number of cells:                314                                                                  
$_ANDNOT_                      87                                                                    
$_AND_                         39                                                                    
$_NAND_                        19                                                                    
$_NOR_                         10                                                                    
$_NOT_                         13                                                                    
$_ORNOT_                       14                                                                    
$_OR_                          35                                                                    
$_XNOR_                        21                                                                    
$_XOR_                         76                                                                    
                                                                                                     
Area for cell type $_NOT_ is unknown!                                                                
Area for cell type $_AND_ is unknown!                                                                
Area for cell type $_NAND_ is unknown!                                                               
Area for cell type $_OR_ is unknown!                                                                 
Area for cell type $_NOR_ is unknown!                                                                
Area for cell type $_XOR_ is unknown!                                                                
Area for cell type $_XNOR_ is unknown!                                                               
Area for cell type $_ANDNOT_ is unknown!                                                             
Area for cell type $_ORNOT_ is unknown!                                                              
                                                                                                     
[INFO] Applying tri-state buffer mapping from                                                        
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech
/openlane/sky130_fd_sc_hd/tribuff_map.v'…                                                            
                                                                                                     
131. Executing TECHMAP pass (map to technology primitives).                                          
                                                                                                     
131.1. Executing Verilog-2005 frontend:                                                              
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
openlane/sky130_fd_sc_hd/tribuff_map.v                                                               
Parsing Verilog input from                                                                           
`/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech
/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.                                      
Generating RTLIL representation for module `\$_TBUF_'.                                               
Successfully finished Verilog frontend.                                                              
                                                                                                     
131.2. Continuing TECHMAP pass.                                                                      
No more expansions possible.                                                                         
<suppressed ~3 debug messages>                                                                       
                                                                                                     
132. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                 
[INFO] Applying latch mapping from                                                                   
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech
/openlane/sky130_fd_sc_hd/latch_map.v'…                                                              
                                                                                                     
133. Executing TECHMAP pass (map to technology primitives).                                          
                                                                                                     
133.1. Executing Verilog-2005 frontend:                                                              
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
openlane/sky130_fd_sc_hd/latch_map.v                                                                 
Parsing Verilog input from                                                                           
`/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech
/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.                                        
Generating RTLIL representation for module `\$_DLATCH_P_'.                                           
Generating RTLIL representation for module `\$_DLATCH_N_'.                                           
Successfully finished Verilog frontend.                                                              
                                                                                                     
133.2. Continuing TECHMAP pass.                                                                      
No more expansions possible.                                                                         
<suppressed ~4 debug messages>                                                                       
                                                                                                     
134. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                 
                                                                                                     
135. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).             
cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_. 
cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type           
$_DFF_PN0_.                                                                                          
cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type           
$_DFF_PN1_.                                                                                          
cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type           
$_DFFSR_NNN_.                                                                                        
final dff cell mappings:                                                                             
unmapped dff cell: $_DFF_N_                                                                          
\sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));                                        
unmapped dff cell: $_DFF_NN0_                                                                        
unmapped dff cell: $_DFF_NN1_                                                                        
unmapped dff cell: $_DFF_NP0_                                                                        
unmapped dff cell: $_DFF_NP1_                                                                        
\sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));                        
\sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));                          
unmapped dff cell: $_DFF_PP0_                                                                        
unmapped dff cell: $_DFF_PP1_                                                                        
\sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B(   
S));                                                                                                 
unmapped dff cell: $_DFFSR_NNP_                                                                      
unmapped dff cell: $_DFFSR_NPN_                                                                      
unmapped dff cell: $_DFFSR_NPP_                                                                      
unmapped dff cell: $_DFFSR_PNN_                                                                      
unmapped dff cell: $_DFFSR_PNP_                                                                      
unmapped dff cell: $_DFFSR_PPN_                                                                      
unmapped dff cell: $_DFFSR_PPP_                                                                      
                                                                                                     
135.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).                    
Mapping DFF cells in module `\mult8_2bits_1op_e17683':                                               
{                                                                                                    
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC      
-O3)",                                                                                               
"invocation": "stat -json -liberty                                                                   
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/46adbc2b11314cda915c970166f36061.li
b ",                                                                                                 
"modules": {                                                                                         
"\\mult8_2bits_1op_e17683": {                                                                        
"num_wires":         303,                                                                            
"num_wire_bits":     332,                                                                            
"num_pub_wires":     5,                                                                              
"num_pub_wire_bits": 34,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         314,                                                                            
"num_cells_by_type": {                                                                               
"$_ANDNOT_": 87,                                                                                     
"$_AND_": 39,                                                                                        
"$_NAND_": 19,                                                                                       
"$_NOR_": 10,                                                                                        
"$_NOT_": 13,                                                                                        
"$_ORNOT_": 14,                                                                                      
"$_OR_": 35,                                                                                         
"$_XNOR_": 21,                                                                                       
"$_XOR_": 76                                                                                         
}                                                                                                    
}                                                                                                    
},                                                                                                   
"design": {                                                                                          
"num_wires":         303,                                                                            
"num_wire_bits":     332,                                                                            
"num_pub_wires":     5,                                                                              
"num_pub_wire_bits": 34,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         314,                                                                            
"num_cells_by_type": {                                                                               
"$_ANDNOT_": 87,                                                                                     
"$_AND_": 39,                                                                                        
"$_NAND_": 19,                                                                                       
"$_NOR_": 10,                                                                                        
"$_NOT_": 13,                                                                                        
"$_ORNOT_": 14,                                                                                      
"$_OR_": 35,                                                                                         
"$_XNOR_": 21,                                                                                       
"$_XOR_": 76                                                                                         
}                                                                                                    
}                                                                                                    
}                                                                                                    
                                                                                                     
136. Printing statistics.                                                                            
                                                                                                     
=== mult8_2bits_1op_e17683 ===                                                                       
                                                                                                     
Number of wires:                303                                                                  
Number of wire bits:            332                                                                  
Number of public wires:           5                                                                  
Number of public wire bits:      34                                                                  
Number of ports:                  3                                                                  
Number of port bits:             32                                                                  
Number of memories:               0                                                                  
Number of memory bits:            0                                                                  
Number of processes:              0                                                                  
Number of cells:                314                                                                  
$_ANDNOT_                      87                                                                    
$_AND_                         39                                                                    
$_NAND_                        19                                                                    
$_NOR_                         10                                                                    
$_NOT_                         13                                                                    
$_ORNOT_                       14                                                                    
$_OR_                          35                                                                    
$_XNOR_                        21                                                                    
$_XOR_                         76                                                                    
                                                                                                     
Area for cell type $_NOT_ is unknown!                                                                
Area for cell type $_AND_ is unknown!                                                                
Area for cell type $_NAND_ is unknown!                                                               
Area for cell type $_OR_ is unknown!                                                                 
Area for cell type $_NOR_ is unknown!                                                                
Area for cell type $_XOR_ is unknown!                                                                
Area for cell type $_XNOR_ is unknown!                                                               
Area for cell type $_ANDNOT_ is unknown!                                                             
Area for cell type $_ORNOT_ is unknown!                                                              
                                                                                                     
[INFO] Using generated ABC script                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/29-yosys-synthesis/AREA_0.abc'…       
                                                                                                     
137. Executing ABC pass (technology mapping using ABC).                                              
                                                                                                     
137.1. Extracting gate netlist of module `\mult8_2bits_1op_e17683' to                                
`/tmp/yosys-abc-94iIuw/input.blif'..                                                                 
Extracted 314 gates and 330 wires to a netlist network with 16 inputs and 16 outputs.                
                                                                                                     
137.1.1. Executing ABC.                                                                              
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
/tmp/yosys-abc-94iIuw/abc.script 2>&1                                                                
ABC: ABC command line: "source /tmp/yosys-abc-94iIuw/abc.script".                                    
ABC:                                                                                                 
ABC: + read_blif /tmp/yosys-abc-94iIuw/input.blif                                                    
ABC: + read_lib -w                                                                                   
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/46adbc2b11314cda915c970166f36061.li
b                                                                                                    
ABC: Parsing finished successfully.  Parsing time =     0.10 sec                                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".                     
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".                    
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".                    
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".                    
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from                                                    
"/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/46adbc2b11314cda915c970166f36061.l
ib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.17 sec     
ABC: Memory =    9.54 MB. Time =     0.17 sec                                                        
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").                  
ABC: + read_constr -v                                                                                
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/29-yosys-synthesis/synthesis.abc.sdc   
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".                                          
ABC: Setting output load to be 33.442001.                                                            
ABC: + source                                                                                        
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/29-yosys-synthesis/AREA_0.abc          
ABC: Error: The network is combinational.                                                            
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.              
ABC: WireLoad = "none"  Gates =    245 (  1.6 %)   Cap = 11.5 ff (  0.8 %)   Area =     2451.10 (    
96.7 %)   Delay =  3844.76 ps  ( 18.0 %)                                                             
ABC: Path  0 --      12 : 0   19 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =     
0.0 ps  Cin =  0.0 ff  Cout =  56.2 ff  Cmax =   0.0 ff  G =    0                                    
ABC: Path  1 --      70 : 4    5 sky130_fd_sc_hd__and4_2   A =  10.01  Df = 259.8  -15.8 ps  S =     
111.3 ps  Cin =  1.5 ff  Cout =  15.2 ff  Cmax = 300.3 ff  G =  956                                  
ABC: Path  2 --     132 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df = 910.8 -517.1 ps  S =     
104.8 ps  Cin =  1.5 ff  Cout =   4.0 ff  Cmax = 310.4 ff  G =  260                                  
ABC: Path  3 --     135 : 5    2 sky130_fd_sc_hd__o2111a_2 A =  12.51  Df =1088.7 -466.4 ps  S =     
64.9 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 299.4 ff  G =  282                                   
ABC: Path  4 --     192 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =1150.4 -248.5 ps  S =     
55.8 ps  Cin =  4.4 ff  Cout =   6.2 ff  Cmax = 295.7 ff  G =  133                                   
ABC: Path  5 --     196 : 4    4 sky130_fd_sc_hd__a31oi_2  A =  12.51  Df =1246.8 -131.8 ps  S =     
164.1 ps  Cin =  4.4 ff  Cout =   6.7 ff  Cmax = 118.1 ff  G =  145                                  
ABC: Path  6 --     204 : 4    3 sky130_fd_sc_hd__or4bb_2  A =  12.51  Df =1905.6 -124.6 ps  S =     
112.9 ps  Cin =  1.5 ff  Cout =   7.5 ff  Cmax = 312.2 ff  G =  489                                  
ABC: Path  7 --     206 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2137.1 -171.8 ps  S =     
63.8 ps  Cin =  1.5 ff  Cout =   7.2 ff  Cmax = 309.5 ff  G =  454                                   
ABC: Path  8 --     208 : 4    4 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =2416.6 -274.6 ps  S =     
273.7 ps  Cin =  4.4 ff  Cout =  11.2 ff  Cmax =  88.8 ff  G =  243                                  
ABC: Path  9 --     250 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =3006.3 -180.4 ps  S =     
50.2 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 299.4 ff  G =   99                                   
ABC: Path 10 --     251 : 4    3 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =3254.1 -290.0 ps  S =     
104.4 ps  Cin =  2.4 ff  Cout =  15.5 ff  Cmax = 271.9 ff  G =  635                                  
ABC: Path 11 --     262 : 4    3 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =3535.8 -338.6 ps  S =     
114.9 ps  Cin =  2.4 ff  Cout =  16.6 ff  Cmax = 268.3 ff  G =  668                                  
ABC: Path 12 --     263 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =3844.8 -231.9 ps  S =     
373.5 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 141.9 ff  G =  756                                  
ABC: Start-point = pi11 (\B [5]).  End-point = po8 (\P [13]).                                        
ABC: netlist                       : i/o =   16/   16  lat =    0  nd =   245  edge =    711  area   
=2451.54  delay =13.00  lev = 13                                                                     
ABC: + write_blif /tmp/yosys-abc-94iIuw/output.blif                                                  
                                                                                                     
137.1.2. Re-integrating ABC results.                                                                 
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1                                              
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        2                                               
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1                                              
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1                                             
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1                                              
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1                                             
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1                                              
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3                                               
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2                                               
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1                                               
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        2                                             
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2                                              
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        3                                                
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        2                                              
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        5                                              
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        8                                              
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2                                               
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2                                              
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        2                                                
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2                                              
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        3                                             
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        8                                               
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       15                                               
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        3                                              
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        2                                               
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       13                                               
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        4                                                
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        2                                             
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        3                                               
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        8                                                
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       20                                              
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2                                             
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        1                                              
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        3                                              
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       11                                              
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        3                                             
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        2                                              
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        6                                              
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        9                                              
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       10                                               
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        2                                              
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        8                                               
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1                                               
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       28                                              
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       11                                               
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       23                                               
ABC RESULTS:        internal signals:      298                                                       
ABC RESULTS:           input signals:       16                                                       
ABC RESULTS:          output signals:       16                                                       
Removing temp directory.                                                                             
                                                                                                     
138. Executing SETUNDEF pass (replace undef values with defined constants).                          
                                                                                                     
139. Executing HILOMAP pass (mapping to constant drivers).                                           
                                                                                                     
140. Executing SPLITNETS pass (splitting up multi-bit signals).                                      
                                                                                                     
141. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17683..                                    
Removed 0 unused cells and 330 unused wires.                                                         
<suppressed ~1 debug messages>                                                                       
                                                                                                     
142. Executing INSBUF pass (insert buffer cells for connected wires).                                
Add mult8_2bits_1op_e17683/$auto$insbuf.cc:97:execute$2074: \mul_ll.mul_ll.pp1 -> \P [0]             
Add mult8_2bits_1op_e17683/$auto$insbuf.cc:97:execute$2075: \mul_ll.mul_ll.pp2 -> \P [1]             
                                                                                                     
143. Executing CHECK pass (checking for obvious problems).                                           
Checking module mult8_2bits_1op_e17683...                                                            
Found and reported 0 problems.                                                                       
{                                                                                                    
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC      
-O3)",                                                                                               
"invocation": "stat -json -liberty                                                                   
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/tmp/46adbc2b11314cda915c970166f36061.li
b ",                                                                                                 
"modules": {                                                                                         
"\\mult8_2bits_1op_e17683": {                                                                        
"num_wires":         234,                                                                            
"num_wire_bits":     263,                                                                            
"num_pub_wires":     5,                                                                              
"num_pub_wire_bits": 34,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         247,                                                                            
"area":              2461.110400,                                                                    
"num_cells_by_type": {                                                                               
"sky130_fd_sc_hd__a211o_2": 1,                                                                       
"sky130_fd_sc_hd__a211oi_2": 3,                                                                      
"sky130_fd_sc_hd__a21bo_2": 2,                                                                       
"sky130_fd_sc_hd__a21o_2": 8,                                                                        
"sky130_fd_sc_hd__a21oi_2": 11,                                                                      
"sky130_fd_sc_hd__a221o_2": 2,                                                                       
"sky130_fd_sc_hd__a22o_2": 8,                                                                        
"sky130_fd_sc_hd__a22oi_2": 5,                                                                       
"sky130_fd_sc_hd__a2bb2o_2": 3,                                                                      
"sky130_fd_sc_hd__a311o_2": 1,                                                                       
"sky130_fd_sc_hd__a31o_2": 3,                                                                        
"sky130_fd_sc_hd__a31oi_2": 2,                                                                       
"sky130_fd_sc_hd__a32o_2": 2,                                                                        
"sky130_fd_sc_hd__a41o_2": 2,                                                                        
"sky130_fd_sc_hd__and2_2": 11,                                                                       
"sky130_fd_sc_hd__and2b_2": 3,                                                                       
"sky130_fd_sc_hd__and3_2": 13,                                                                       
"sky130_fd_sc_hd__and3b_2": 2,                                                                       
"sky130_fd_sc_hd__and4_2": 15,                                                                       
"sky130_fd_sc_hd__and4bb_2": 2,                                                                      
"sky130_fd_sc_hd__buf_2": 2,                                                                         
"sky130_fd_sc_hd__inv_2": 4,                                                                         
"sky130_fd_sc_hd__mux2_1": 2,                                                                        
"sky130_fd_sc_hd__nand2_2": 20,                                                                      
"sky130_fd_sc_hd__nand2b_2": 2,                                                                      
"sky130_fd_sc_hd__nand3_2": 6,                                                                       
"sky130_fd_sc_hd__nand4_2": 8,                                                                       
"sky130_fd_sc_hd__nor2_2": 23,                                                                       
"sky130_fd_sc_hd__nor3_2": 1,                                                                        
"sky130_fd_sc_hd__o2111a_2": 2,                                                                      
"sky130_fd_sc_hd__o211a_2": 9,                                                                       
"sky130_fd_sc_hd__o211ai_2": 1,                                                                      
"sky130_fd_sc_hd__o21a_2": 3,                                                                        
"sky130_fd_sc_hd__o21ai_2": 2,                                                                       
"sky130_fd_sc_hd__o21ba_2": 1,                                                                       
"sky130_fd_sc_hd__o21bai_2": 1,                                                                      
"sky130_fd_sc_hd__o22ai_2": 1,                                                                       
"sky130_fd_sc_hd__o311a_2": 1,                                                                       
"sky130_fd_sc_hd__o31a_2": 1,                                                                        
"sky130_fd_sc_hd__o31ai_2": 2,                                                                       
"sky130_fd_sc_hd__or2_2": 8,                                                                         
"sky130_fd_sc_hd__or3_2": 3,                                                                         
"sky130_fd_sc_hd__or3b_2": 2,                                                                        
"sky130_fd_sc_hd__or4_2": 2,                                                                         
"sky130_fd_sc_hd__or4bb_2": 3,                                                                       
"sky130_fd_sc_hd__xnor2_2": 28,                                                                      
"sky130_fd_sc_hd__xor2_2": 10                                                                        
}                                                                                                    
}                                                                                                    
},                                                                                                   
"design": {                                                                                          
"num_wires":         234,                                                                            
"num_wire_bits":     263,                                                                            
"num_pub_wires":     5,                                                                              
"num_pub_wire_bits": 34,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         247,                                                                            
"area":              2461.110400,                                                                    
"num_cells_by_type": {                                                                               
"sky130_fd_sc_hd__a211o_2": 1,                                                                       
"sky130_fd_sc_hd__a211oi_2": 3,                                                                      
"sky130_fd_sc_hd__a21bo_2": 2,                                                                       
"sky130_fd_sc_hd__a21o_2": 8,                                                                        
"sky130_fd_sc_hd__a21oi_2": 11,                                                                      
"sky130_fd_sc_hd__a221o_2": 2,                                                                       
"sky130_fd_sc_hd__a22o_2": 8,                                                                        
"sky130_fd_sc_hd__a22oi_2": 5,                                                                       
"sky130_fd_sc_hd__a2bb2o_2": 3,                                                                      
"sky130_fd_sc_hd__a311o_2": 1,                                                                       
"sky130_fd_sc_hd__a31o_2": 3,                                                                        
"sky130_fd_sc_hd__a31oi_2": 2,                                                                       
"sky130_fd_sc_hd__a32o_2": 2,                                                                        
"sky130_fd_sc_hd__a41o_2": 2,                                                                        
"sky130_fd_sc_hd__and2_2": 11,                                                                       
"sky130_fd_sc_hd__and2b_2": 3,                                                                       
"sky130_fd_sc_hd__and3_2": 13,                                                                       
"sky130_fd_sc_hd__and3b_2": 2,                                                                       
"sky130_fd_sc_hd__and4_2": 15,                                                                       
"sky130_fd_sc_hd__and4bb_2": 2,                                                                      
"sky130_fd_sc_hd__buf_2": 2,                                                                         
"sky130_fd_sc_hd__inv_2": 4,                                                                         
"sky130_fd_sc_hd__mux2_1": 2,                                                                        
"sky130_fd_sc_hd__nand2_2": 20,                                                                      
"sky130_fd_sc_hd__nand2b_2": 2,                                                                      
"sky130_fd_sc_hd__nand3_2": 6,                                                                       
"sky130_fd_sc_hd__nand4_2": 8,                                                                       
"sky130_fd_sc_hd__nor2_2": 23,                                                                       
"sky130_fd_sc_hd__nor3_2": 1,                                                                        
"sky130_fd_sc_hd__o2111a_2": 2,                                                                      
"sky130_fd_sc_hd__o211a_2": 9,                                                                       
"sky130_fd_sc_hd__o211ai_2": 1,                                                                      
"sky130_fd_sc_hd__o21a_2": 3,                                                                        
"sky130_fd_sc_hd__o21ai_2": 2,                                                                       
"sky130_fd_sc_hd__o21ba_2": 1,                                                                       
"sky130_fd_sc_hd__o21bai_2": 1,                                                                      
"sky130_fd_sc_hd__o22ai_2": 1,                                                                       
"sky130_fd_sc_hd__o311a_2": 1,                                                                       
"sky130_fd_sc_hd__o31a_2": 1,                                                                        
"sky130_fd_sc_hd__o31ai_2": 2,                                                                       
"sky130_fd_sc_hd__or2_2": 8,                                                                         
"sky130_fd_sc_hd__or3_2": 3,                                                                         
"sky130_fd_sc_hd__or3b_2": 2,                                                                        
"sky130_fd_sc_hd__or4_2": 2,                                                                         
"sky130_fd_sc_hd__or4bb_2": 3,                                                                       
"sky130_fd_sc_hd__xnor2_2": 28,                                                                      
"sky130_fd_sc_hd__xor2_2": 10                                                                        
}                                                                                                    
}                                                                                                    
}                                                                                                    
                                                                                                     
144. Printing statistics.                                                                            
                                                                                                     
=== mult8_2bits_1op_e17683 ===                                                                       
                                                                                                     
Number of wires:                234                                                                  
Number of wire bits:            263                                                                  
Number of public wires:           5                                                                  
Number of public wire bits:      34                                                                  
Number of ports:                  3                                                                  
Number of port bits:             32                                                                  
Number of memories:               0                                                                  
Number of memory bits:            0                                                                  
Number of processes:              0                                                                  
Number of cells:                247                                                                  
sky130_fd_sc_hd__a211o_2        1                                                                    
sky130_fd_sc_hd__a211oi_2       3                                                                    
sky130_fd_sc_hd__a21bo_2        2                                                                    
sky130_fd_sc_hd__a21o_2         8                                                                    
sky130_fd_sc_hd__a21oi_2       11                                                                    
sky130_fd_sc_hd__a221o_2        2                                                                    
sky130_fd_sc_hd__a22o_2         8                                                                    
sky130_fd_sc_hd__a22oi_2        5                                                                    
sky130_fd_sc_hd__a2bb2o_2       3                                                                    
sky130_fd_sc_hd__a311o_2        1                                                                    
sky130_fd_sc_hd__a31o_2         3                                                                    
sky130_fd_sc_hd__a31oi_2        2                                                                    
sky130_fd_sc_hd__a32o_2         2                                                                    
sky130_fd_sc_hd__a41o_2         2                                                                    
sky130_fd_sc_hd__and2_2        11                                                                    
sky130_fd_sc_hd__and2b_2        3                                                                    
sky130_fd_sc_hd__and3_2        13                                                                    
sky130_fd_sc_hd__and3b_2        2                                                                    
sky130_fd_sc_hd__and4_2        15                                                                    
sky130_fd_sc_hd__and4bb_2       2                                                                    
sky130_fd_sc_hd__buf_2          2                                                                    
sky130_fd_sc_hd__inv_2          4                                                                    
sky130_fd_sc_hd__mux2_1         2                                                                    
sky130_fd_sc_hd__nand2_2       20                                                                    
sky130_fd_sc_hd__nand2b_2       2                                                                    
sky130_fd_sc_hd__nand3_2        6                                                                    
sky130_fd_sc_hd__nand4_2        8                                                                    
sky130_fd_sc_hd__nor2_2        23                                                                    
sky130_fd_sc_hd__nor3_2         1                                                                    
sky130_fd_sc_hd__o2111a_2       2                                                                    
sky130_fd_sc_hd__o211a_2        9                                                                    
sky130_fd_sc_hd__o211ai_2       1                                                                    
sky130_fd_sc_hd__o21a_2         3                                                                    
sky130_fd_sc_hd__o21ai_2        2                                                                    
sky130_fd_sc_hd__o21ba_2        1                                                                    
sky130_fd_sc_hd__o21bai_2       1                                                                    
sky130_fd_sc_hd__o22ai_2        1                                                                    
sky130_fd_sc_hd__o311a_2        1                                                                    
sky130_fd_sc_hd__o31a_2         1                                                                    
sky130_fd_sc_hd__o31ai_2        2                                                                    
sky130_fd_sc_hd__or2_2          8                                                                    
sky130_fd_sc_hd__or3_2          3                                                                    
sky130_fd_sc_hd__or3b_2         2                                                                    
sky130_fd_sc_hd__or4_2          2                                                                    
sky130_fd_sc_hd__or4bb_2        3                                                                    
sky130_fd_sc_hd__xnor2_2       28                                                                    
sky130_fd_sc_hd__xor2_2        10                                                                    
                                                                                                     
Chip area for module '\mult8_2bits_1op_e17683': 2461.110400                                          
of which used for sequential elements: 0.000000 (0.00%)                                              
                                                                                                     
145. Executing Verilog backend.                                                                      
Dumping module `\mult8_2bits_1op_e17683'.                                                            
                                                                                                     
146. Executing JSON backend.                                                                         
[15:08:47] VERBOSE  Parsing synthesis checks…                                            pyosys.py:54
────────────────────────────────────── Unmapped Cells Checker ───────────────────────────────────────
[15:08:47] VERBOSE  Running 'Checker.YosysUnmappedCells' at                              step.py:1122
                    'runs/mult8_2bits_1op_e17683/30-checker-yosysunmappedcells'…                     
[15:08:47] INFO     Check for Unmapped Yosys instances clear.                          checker.py:132
──────────────────────────────────────── Yosys Synth Checks ─────────────────────────────────────────
[15:08:47] VERBOSE  Running 'Checker.YosysSynthChecks' at                                step.py:1122
                    'runs/mult8_2bits_1op_e17683/31-checker-yosyssynthchecks'…                       
[15:08:47] INFO     Check for Yosys check errors clear.                                checker.py:132
───────────────────────────────── Netlist Assign Statement Checker ──────────────────────────────────
[15:08:47] VERBOSE  Running 'Checker.NetlistAssignStatements' at                         step.py:1122
                    'runs/mult8_2bits_1op_e17683/32-checker-netlistassignstatements'…                
────────────────────────────────────────── Check SDC Files ──────────────────────────────────────────
[15:08:47] VERBOSE  Running 'OpenROAD.CheckSDCFiles' at                                  step.py:1122
                    'runs/mult8_2bits_1op_e17683/33-openroad-checksdcfiles'…                         
[15:08:47] WARNING  'PNR_SDC_FILE' is not defined. Using generic fallback SDC for     openroad.py:166
                    OpenROAD PnR steps.                                                              
[15:08:47] WARNING  'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for openroad.py:170
                    OpenROAD PnR steps.                                                              
─────────────────────────────────────── Check Macro Instances ───────────────────────────────────────
[15:08:47] VERBOSE  Running 'OpenROAD.CheckMacroInstances' at                            step.py:1122
                    'runs/mult8_2bits_1op_e17683/34-openroad-checkmacroinstances'…                   
[15:08:47] INFO     No macros found, skipping instance check…                         openroad.py:506
───────────────────────────────── Static Timing Analysis (Pre-PnR) ──────────────────────────────────
[15:08:47] VERBOSE  Running 'OpenROAD.STAPrePNR' at                                      step.py:1122
                    'runs/mult8_2bits_1op_e17683/35-openroad-staprepnr'…                             
[15:08:47] INFO     Starting STA for the nom_tt_025C_1v80 timing corner…              openroad.py:561
[15:08:47] INFO     Starting STA for the nom_ss_100C_1v60 timing corner…              openroad.py:561
[15:08:47] INFO     Starting STA for the nom_ff_n40C_1v95 timing corner…              openroad.py:561
[15:08:47] INFO     Skipping corner min_tt_025C_1v80 for STA (identical to            openroad.py:599
                    nom_tt_025C_1v80 at this stage)…                                                 
[15:08:47] INFO     Skipping corner min_ss_100C_1v60 for STA (identical to            openroad.py:599
                    nom_ss_100C_1v60 at this stage)…                                                 
[15:08:47] INFO     Skipping corner min_ff_n40C_1v95 for STA (identical to            openroad.py:599
                    nom_ff_n40C_1v95 at this stage)…                                                 
[15:08:47] INFO     Skipping corner max_tt_025C_1v80 for STA (identical to            openroad.py:599
                    nom_tt_025C_1v80 at this stage)…                                                 
[15:08:47] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/35-openroad-staprepnr/nom_tt_025C_1v80/             
                    sta.log'…                                                                        
[15:08:47] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/35-openroad-staprepnr/nom_ss_100C_1v60/             
                    sta.log'…                                                                        
[15:08:47] INFO     Skipping corner max_ss_100C_1v60 for STA (identical to            openroad.py:599
                    nom_ss_100C_1v60 at this stage)…                                                 
[15:08:48] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/35-openroad-staprepnr/nom_ff_n40C_1v95/             
                    sta.log'…                                                                        
[15:08:48] INFO     Skipping corner max_ff_n40C_1v95 for STA (identical to            openroad.py:599
                    nom_ff_n40C_1v95 at this stage)…                                                 
[15:08:49] INFO     Finished STA for the nom_ff_n40C_1v95 timing corner.              openroad.py:576
[15:08:49] INFO     Finished STA for the nom_ss_100C_1v60 timing corner.              openroad.py:576
[15:08:49] INFO     Finished STA for the nom_tt_025C_1v80 timing corner.              openroad.py:576
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┓
┃                      ┃     ┃     ┃      ┃     ┃ of   ┃     ┃      ┃     ┃      ┃ of  ┃      ┃     ┃
┃                      ┃     ┃ Reg ┃      ┃     ┃ whi… ┃     ┃ Reg  ┃     ┃      ┃ wh… ┃      ┃     ┃
┃                      ┃ Ho… ┃ to  ┃      ┃ Ho… ┃ reg  ┃ Se… ┃ to   ┃     ┃ Set… ┃ reg ┃ Max  ┃ Max ┃
┃                      ┃ Wo… ┃ Reg ┃ Hold ┃ Vio ┃ to   ┃ Wo… ┃ Reg  ┃ Se… ┃ Vio  ┃ to  ┃ Cap  ┃ Sl… ┃
┃ Corner/Group         ┃ Sl… ┃ Pa… ┃ TNS  ┃ Co… ┃ reg  ┃ Sl… ┃ Pat… ┃ TNS ┃ Cou… ┃ reg ┃ Vio… ┃ Vi… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━┩
│ Overall              │ 3.… │ N/A │ 0.0… │ 0   │ 0    │ -2… │ N/A  │ -1… │ 10   │ 0   │ 0    │ 0   │
│ nom_tt_025C_1v80     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ 1.… │ N/A  │ 0.… │ 0    │ 0   │ 0    │ 0   │
│ nom_ss_100C_1v60     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ -2… │ N/A  │ -1… │ 10   │ 0   │ 0    │ 0   │
│ nom_ff_n40C_1v95     │ 3.… │ N/A │ 0.0… │ 0   │ 0    │ 3.… │ N/A  │ 0.… │ 0    │ 0   │ 0    │ 0   │
└──────────────────────┴─────┴─────┴──────┴─────┴──────┴─────┴──────┴─────┴──────┴─────┴──────┴─────┘
───────────────────────────────────── Floorplan Initialization ──────────────────────────────────────
[15:08:49] VERBOSE  Running 'OpenROAD.Floorplan' at                                      step.py:1122
                    'runs/mult8_2bits_1op_e17683/36-openroad-floorplan'…                             
[15:08:49] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/36-openroad-floorplan/openroad-floorpla             
                    n.log'…                                                                          
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading technology LEF file at                                                                       
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef'…                                                  
[INFO ODB-0227] LEF file:                                                                            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef, created 14 layers, 25 vias                         
Reading cell LEF file at                                                                             
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef'…                                                            
The NOWIREEXTENSIONATPIN statement will be ignored. See file                                         
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.                                                    
                                                                                                     
[INFO ODB-0227] LEF file:                                                                            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437 library cells                                    
Reading cell LEF file at                                                                             
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef'…                                                            
The NOWIREEXTENSIONATPIN statement will be ignored. See file                                         
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef at line 2.                                                    
                                                                                                     
[INFO ODB-0227] LEF file:                                                                            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef, created 4 library cells                                      
Reading top-level netlist at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/29-yosys-synthesis/mult8_2bits_1op_e17
683.nl.v'…                                                                                           
Linking design 'mult8_2bits_1op_e17683' from netlist…                                                
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:08:50] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:08:50] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:08:50] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:08:50] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
Using site height: 2.72 and site width: 0.46…                                                        
[INFO] Using absolute sizing for the floorplan.                                                      
[INFO IFP-0001] Added 65 rows of 410 site unithd.                                                    
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/LO.                                
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/HI.                                
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan                                          
[INFO] Floorplanned on a die area of 0.0 0.0 200.0 200.0 (µm).                                       
[INFO] Floorplanned on a core area of 5.52 10.88 194.12 187.68 (µm).                                 
Writing metric design__die__bbox: 0.0 0.0 200.0 200.0                                                
Writing metric design__core__bbox: 5.52 10.88 194.12 187.68                                          
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Buffer                                    2      10.01                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2436.09                                               
Total                                   247    2461.11                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/36-openroad-floorplan/mult8_2bits_1op_
e17683.odb'…                                                                                         
Writing netlist to                                                                                   
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/36-openroad-floorplan/mult8_2bits_1op_
e17683.nl.v'…                                                                                        
Writing powered netlist to                                                                           
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/36-openroad-floorplan/mult8_2bits_1op_
e17683.pnl.v'…                                                                                       
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/36-openroad-floorplan/mult8_2bits_1op_
e17683.def'…                                                                                         
Writing timing constraints to                                                                        
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/36-openroad-floorplan/mult8_2bits_1op_
e17683.sdc'…                                                                                         
──────────────────── Check Antenna Properties of Macros Pins in Their LEF Views ─────────────────────
[15:08:50] VERBOSE  Running 'Odb.CheckMacroAntennaProperties' at                         step.py:1122
                    'runs/mult8_2bits_1op_e17683/37-odb-checkmacroantennaproperties'…                
[15:08:50] INFO     No cells provided, skipping…                                           odb.py:185
─────────────────────────────────────── Set Power Connections ───────────────────────────────────────
[15:08:50] VERBOSE  Running 'Odb.SetPowerConnections' at                                 step.py:1122
                    'runs/mult8_2bits_1op_e17683/38-odb-setpowerconnections'…                        
[15:08:50] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/38-odb-setpowerconnections/odb-setpower             
                    connections.log'…                                                                
────────────────────────────────────── Manual Macro Placement ───────────────────────────────────────
[15:08:51] VERBOSE  Running 'Odb.ManualMacroPlacement' at                                step.py:1122
                    'runs/mult8_2bits_1op_e17683/39-odb-manualmacroplacement'…                       
[15:08:51] INFO     No instances found, skipping 'Odb.ManualMacroPlacement'…               odb.py:417
───────────────────────────────────────────── Cut Rows ──────────────────────────────────────────────
[15:08:51] VERBOSE  Running 'OpenROAD.CutRows' at                                        step.py:1122
                    'runs/mult8_2bits_1op_e17683/40-openroad-cutrows'…                               
[15:08:51] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/40-openroad-cutrows/openroad-cutrows.lo             
                    g'…                                                                              
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/38-odb-setpowerconnections/mult8_2bits
_1op_e17683.odb'…                                                                                    
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:08:53] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:08:53] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:08:53] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:08:53] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Buffer                                    2      10.01                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2436.09                                               
Total                                   247    2461.11                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/40-openroad-cutrows/mult8_2bits_1op_e1
7683.odb'…                                                                                           
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/40-openroad-cutrows/mult8_2bits_1op_e1
7683.def'…                                                                                           
──────────────────────────────────────── Tap/Decap Insertion ────────────────────────────────────────
[15:08:53] VERBOSE  Running 'OpenROAD.TapEndcapInsertion' at                             step.py:1122
                    'runs/mult8_2bits_1op_e17683/41-openroad-tapendcapinsertion'…                    
[15:08:53] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/41-openroad-tapendcapinsertion/openroad             
                    -tapendcapinsertion.log'…                                                        
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/40-openroad-cutrows/mult8_2bits_1op_e1
7683.odb'…                                                                                           
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:08:54] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:08:54] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:08:54] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:08:54] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO TAP-0004] Inserted 130 endcaps.                                                                
[INFO TAP-0005] Inserted 469 tapcells.                                                               
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                               130     487.97                                               
Tap cell                                469     586.81                                               
Buffer                                    2      10.01                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2436.09                                               
Total                                   846    3535.89                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/41-openroad-tapendcapinsertion/mult8_2
bits_1op_e17683.odb'…                                                                                
Writing netlist to                                                                                   
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/41-openroad-tapendcapinsertion/mult8_2
bits_1op_e17683.nl.v'…                                                                               
Writing powered netlist to                                                                           
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/41-openroad-tapendcapinsertion/mult8_2
bits_1op_e17683.pnl.v'…                                                                              
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/41-openroad-tapendcapinsertion/mult8_2
bits_1op_e17683.def'…                                                                                
Writing timing constraints to                                                                        
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/41-openroad-tapendcapinsertion/mult8_2
bits_1op_e17683.sdc'…                                                                                
─────────────────────────────────────── Add PDN obstructions ────────────────────────────────────────
[15:08:54] VERBOSE  Running 'Odb.AddPDNObstructions' at                                  step.py:1122
                    'runs/mult8_2bits_1op_e17683/42-odb-addpdnobstructions'…                         
[15:08:54] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…  odb.py:533
─────────────────────────────── Power Distribution Network Generation ───────────────────────────────
[15:08:54] VERBOSE  Running 'OpenROAD.GeneratePDN' at                                    step.py:1122
                    'runs/mult8_2bits_1op_e17683/43-openroad-generatepdn'…                           
[15:08:54] INFO     'FP_PDN_CFG' not explicitly set, setting it to                   openroad.py:1174
                    /nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/l                 
                    ib/python3.11/site-packages/openlane/scripts/openroad/common/pdn                 
                    _cfg.tcl…                                                                        
[15:08:54] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/43-openroad-generatepdn/openroad-genera             
                    tepdn.log'…                                                                      
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/41-openroad-tapendcapinsertion/mult8_2
bits_1op_e17683.odb'…                                                                                
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:08:55] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:08:55] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:08:55] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:08:55] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting global connections...                                                                 
[INFO PDN-0001] Inserting grid: stdcell_grid                                                         
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                               130     487.97                                               
Tap cell                                469     586.81                                               
Buffer                                    2      10.01                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2436.09                                               
Total                                   846    3535.89                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/43-openroad-generatepdn/mult8_2bits_1o
p_e17683.odb'…                                                                                       
Writing netlist to                                                                                   
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/43-openroad-generatepdn/mult8_2bits_1o
p_e17683.nl.v'…                                                                                      
Writing powered netlist to                                                                           
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/43-openroad-generatepdn/mult8_2bits_1o
p_e17683.pnl.v'…                                                                                     
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/43-openroad-generatepdn/mult8_2bits_1o
p_e17683.def'…                                                                                       
Writing timing constraints to                                                                        
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/43-openroad-generatepdn/mult8_2bits_1o
p_e17683.sdc'…                                                                                       
[INFO PSM-0040] All shapes on net VPWR are connected.                                                
[INFO PSM-0040] All shapes on net VGND are connected.                                                
────────────────────────────────────── Remove PDN obstructions ──────────────────────────────────────
[15:08:56] VERBOSE  Running 'Odb.RemovePDNObstructions' at                               step.py:1122
                    'runs/mult8_2bits_1op_e17683/44-odb-removepdnobstructions'…                      
[15:08:56] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping                            odb.py:533
                    'Odb.RemovePDNObstructions'…                                                     
───────────────────────────────────────── Add Obstructions ──────────────────────────────────────────
[15:08:56] VERBOSE  Running 'Odb.AddRoutingObstructions' at                              step.py:1122
                    'runs/mult8_2bits_1op_e17683/45-odb-addroutingobstructions'…                     
[15:08:56] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping                        odb.py:533
                    'Odb.AddRoutingObstructions'…                                                    
───────────────────────────────────── Global Placement Skip IO ──────────────────────────────────────
[15:08:56] VERBOSE  Running 'OpenROAD.GlobalPlacementSkipIO' at                          step.py:1122
                    'runs/mult8_2bits_1op_e17683/46-openroad-globalplacementskipio'…                 
[15:08:56] INFO     'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically    openroad.py:1260
                    calculated target density: 19.1407100…                                           
[15:08:56] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/46-openroad-globalplacementskipio/openr             
                    oad-globalplacementskipio.log'…                                                  
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/43-openroad-generatepdn/mult8_2bits_1o
p_e17683.odb'…                                                                                       
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:08:57] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:08:57] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:08:57] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:08:57] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
+ global_placement -density 0.1914071 -skip_io -pad_right 0 -pad_left 0 -init_wirelength_coef 0.25   
[INFO GPL-0002] DBU: 1000                                                                            
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um                                                       
[INFO GPL-0004] CoreBBox: (  5.520 10.880 ) ( 194.120 187.680 ) um                                   
[INFO GPL-0006] NumInstances:               846                                                      
[INFO GPL-0007] NumPlaceInstances:          247                                                      
[INFO GPL-0008] NumFixedInstances:          599                                                      
[INFO GPL-0009] NumDummyInstances:            0                                                      
[INFO GPL-0010] NumNets:                    263                                                      
[INFO GPL-0011] NumPins:                    960                                                      
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 200.000 200.000 ) um                                   
[INFO GPL-0013] CoreBBox: (  5.520 10.880 ) ( 194.120 187.680 ) um                                   
[INFO GPL-0016] CoreArea:             33344.480 um^2                                                 
[INFO GPL-0017] NonPlaceInstsArea:     1074.781 um^2                                                 
[INFO GPL-0018] PlaceInstsArea:        2461.110 um^2                                                 
[INFO GPL-0019] Util:                     7.627 %                                                    
[INFO GPL-0020] StdInstsArea:          2461.110 um^2                                                 
[INFO GPL-0021] MacroInstsArea:           0.000 um^2                                                 
[INFO GPL-0031] FillerInit:NumGCells:       624                                                      
[INFO GPL-0032] FillerInit:NumGNets:        263                                                      
[INFO GPL-0033] FillerInit:NumGPins:        960                                                      
[INFO GPL-0023] TargetDensity:            0.191                                                      
[INFO GPL-0024] AvrgPlaceInstArea:        9.964 um^2                                                 
[INFO GPL-0025] IdealBinArea:            52.057 um^2                                                 
[INFO GPL-0026] IdealBinCnt:                640                                                      
[INFO GPL-0027] TotalBinArea:         33344.480 um^2                                                 
[INFO GPL-0028] BinCnt:        16     16                                                             
[INFO GPL-0029] BinSize: ( 11.788 11.050 )                                                           
[INFO GPL-0030] NumBins: 256                                                                         
[NesterovSolve] Iter:    1 overflow: 0.960 HPWL: 737874                                              
[NesterovSolve] Iter:   10 overflow: 0.960 HPWL: 454499                                              
[NesterovSolve] Iter:   20 overflow: 0.960 HPWL: 451924                                              
[NesterovSolve] Iter:   30 overflow: 0.960 HPWL: 451525                                              
[NesterovSolve] Iter:   40 overflow: 0.960 HPWL: 451135                                              
[NesterovSolve] Iter:   50 overflow: 0.960 HPWL: 451346                                              
[NesterovSolve] Iter:   60 overflow: 0.960 HPWL: 451718                                              
[NesterovSolve] Iter:   70 overflow: 0.960 HPWL: 452746                                              
[NesterovSolve] Iter:   80 overflow: 0.960 HPWL: 455399                                              
[NesterovSolve] Iter:   90 overflow: 0.960 HPWL: 460622                                              
[NesterovSolve] Iter:  100 overflow: 0.960 HPWL: 468967                                              
[NesterovSolve] Iter:  110 overflow: 0.960 HPWL: 480666                                              
[NesterovSolve] Iter:  120 overflow: 0.960 HPWL: 496094                                              
[NesterovSolve] Iter:  130 overflow: 0.960 HPWL: 512044                                              
[NesterovSolve] Iter:  140 overflow: 0.960 HPWL: 523213                                              
[NesterovSolve] Iter:  150 overflow: 0.959 HPWL: 522081                                              
[NesterovSolve] Iter:  160 overflow: 0.953 HPWL: 515825                                              
[NesterovSolve] Iter:  170 overflow: 0.920 HPWL: 625623                                              
[NesterovSolve] Iter:  180 overflow: 0.886 HPWL: 1022642                                             
[NesterovSolve] Iter:  190 overflow: 0.849 HPWL: 1401197                                             
[NesterovSolve] Iter:  200 overflow: 0.805 HPWL: 1586573                                             
[NesterovSolve] Iter:  210 overflow: 0.775 HPWL: 1827958                                             
[NesterovSolve] Iter:  220 overflow: 0.740 HPWL: 2178511                                             
[NesterovSolve] Iter:  230 overflow: 0.695 HPWL: 2392559                                             
[NesterovSolve] Iter:  240 overflow: 0.650 HPWL: 2729557                                             
[NesterovSolve] Iter:  250 overflow: 0.605 HPWL: 2929551                                             
[NesterovSolve] Iter:  260 overflow: 0.556 HPWL: 3201877                                             
[NesterovSolve] Iter:  270 overflow: 0.507 HPWL: 3482763                                             
[NesterovSolve] Iter:  280 overflow: 0.461 HPWL: 3774829                                             
[NesterovSolve] Iter:  290 overflow: 0.415 HPWL: 4014624                                             
[NesterovSolve] Iter:  300 overflow: 0.367 HPWL: 4225647                                             
[NesterovSolve] Iter:  310 overflow: 0.319 HPWL: 4361761                                             
[NesterovSolve] Iter:  320 overflow: 0.281 HPWL: 4497639                                             
[NesterovSolve] Iter:  330 overflow: 0.254 HPWL: 4626350                                             
[NesterovSolve] Iter:  340 overflow: 0.221 HPWL: 4718242                                             
[NesterovSolve] Iter:  350 overflow: 0.198 HPWL: 4859202                                             
[NesterovSolve] Iter:  360 overflow: 0.169 HPWL: 4943382                                             
[NesterovSolve] Iter:  370 overflow: 0.146 HPWL: 5024169                                             
[NesterovSolve] Iter:  380 overflow: 0.126 HPWL: 5098243                                             
[NesterovSolve] Iter:  390 overflow: 0.106 HPWL: 5149816                                             
[NesterovSolve] Finished with Overflow: 0.099240                                                     
[INFO] Setting RC values…                                                                            
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                               130     487.97                                               
Tap cell                                469     586.81                                               
Buffer                                    2      10.01                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2436.09                                               
Total                                   846    3535.89                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/46-openroad-globalplacementskipio/mult
8_2bits_1op_e17683.odb'…                                                                             
Writing netlist to                                                                                   
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/46-openroad-globalplacementskipio/mult
8_2bits_1op_e17683.nl.v'…                                                                            
Writing powered netlist to                                                                           
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/46-openroad-globalplacementskipio/mult
8_2bits_1op_e17683.pnl.v'…                                                                           
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/46-openroad-globalplacementskipio/mult
8_2bits_1op_e17683.def'…                                                                             
Writing timing constraints to                                                                        
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/46-openroad-globalplacementskipio/mult
8_2bits_1op_e17683.sdc'…                                                                             
─────────────────────────────────────────── I/O Placement ───────────────────────────────────────────
[15:08:57] VERBOSE  Running 'OpenROAD.IOPlacement' at                                    step.py:1122
                    'runs/mult8_2bits_1op_e17683/47-openroad-ioplacement'…                           
[15:08:57] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/47-openroad-ioplacement/openroad-ioplac             
                    ement.log'…                                                                      
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/46-openroad-globalplacementskipio/mult
8_2bits_1op_e17683.odb'…                                                                             
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:08:58] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:08:58] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:08:59] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:08:59] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] place_pins args: -min_distance 3                                                              
Found 0 macro blocks.                                                                                
[INFO PPL-0010] Tentative 0 to set up sections.                                                      
[INFO PPL-0001] Number of slots           242                                                        
[INFO PPL-0002] Number of I/O             32                                                         
[INFO PPL-0003] Number of I/O w/sink      32                                                         
[INFO PPL-0004] Number of I/O w/o sink    0                                                          
[INFO PPL-0005] Slots per section         200                                                        
[INFO PPL-0006] Slots increase factor     0.01                                                       
[INFO PPL-0008] Successfully assigned pins to sections.                                              
[INFO PPL-0012] I/O nets HPWL: 3105.52 um.                                                           
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                               130     487.97                                               
Tap cell                                469     586.81                                               
Buffer                                    2      10.01                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2436.09                                               
Total                                   846    3535.89                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/47-openroad-ioplacement/mult8_2bits_1o
p_e17683.odb'…                                                                                       
Writing netlist to                                                                                   
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/47-openroad-ioplacement/mult8_2bits_1o
p_e17683.nl.v'…                                                                                      
Writing powered netlist to                                                                           
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/47-openroad-ioplacement/mult8_2bits_1o
p_e17683.pnl.v'…                                                                                     
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/47-openroad-ioplacement/mult8_2bits_1o
p_e17683.def'…                                                                                       
Writing timing constraints to                                                                        
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/47-openroad-ioplacement/mult8_2bits_1o
p_e17683.sdc'…                                                                                       
────────────────────────────────── Custom I/O Pin Placement Script ──────────────────────────────────
[15:08:59] VERBOSE  Running 'Odb.CustomIOPlacement' at                                   step.py:1122
                    'runs/mult8_2bits_1op_e17683/48-odb-customioplacement'…                          
[15:08:59] INFO     No custom floorplan file configured, skipping…                         odb.py:664
──────────────────────────────────────── Apply DEF Template ─────────────────────────────────────────
[15:08:59] VERBOSE  Running 'Odb.ApplyDEFTemplate' at                                    step.py:1122
                    'runs/mult8_2bits_1op_e17683/49-odb-applydeftemplate'…                           
[15:08:59] INFO     No DEF template provided, skipping…                                    odb.py:249
───────────────────────────────────────── Global Placement ──────────────────────────────────────────
[15:08:59] VERBOSE  Running 'OpenROAD.GlobalPlacement' at                                step.py:1122
                    'runs/mult8_2bits_1op_e17683/50-openroad-globalplacement'…                       
[15:08:59] INFO     'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically    openroad.py:1260
                    calculated target density: 19.1407100…                                           
[15:08:59] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/50-openroad-globalplacement/openroad-gl             
                    obalplacement.log'…                                                              
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/47-openroad-ioplacement/mult8_2bits_1o
p_e17683.odb'…                                                                                       
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:00] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:00] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:00] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:00] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting RC values…                                                                            
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to met1.                
[INFO] Setting signal max routing layer to: met5 and clock max routing layer to met5.                
+ global_placement -density 0.1914071 -timing_driven -routability_driven -pad_right 0 -pad_left 0    
-init_wirelength_coef 0.25                                                                           
[INFO GPL-0002] DBU: 1000                                                                            
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um                                                       
[INFO GPL-0004] CoreBBox: (  5.520 10.880 ) ( 194.120 187.680 ) um                                   
[INFO GPL-0006] NumInstances:               846                                                      
[INFO GPL-0007] NumPlaceInstances:          247                                                      
[INFO GPL-0008] NumFixedInstances:          599                                                      
[INFO GPL-0009] NumDummyInstances:            0                                                      
[INFO GPL-0010] NumNets:                    263                                                      
[INFO GPL-0011] NumPins:                    992                                                      
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 200.000 200.000 ) um                                   
[INFO GPL-0013] CoreBBox: (  5.520 10.880 ) ( 194.120 187.680 ) um                                   
[INFO GPL-0016] CoreArea:             33344.480 um^2                                                 
[INFO GPL-0017] NonPlaceInstsArea:     1074.781 um^2                                                 
[INFO GPL-0018] PlaceInstsArea:        2461.110 um^2                                                 
[INFO GPL-0019] Util:                     7.627 %                                                    
[INFO GPL-0020] StdInstsArea:          2461.110 um^2                                                 
[INFO GPL-0021] MacroInstsArea:           0.000 um^2                                                 
[InitialPlace]  Iter: 1 CG residual: 0.00000010 HPWL: 8482893                                        
[InitialPlace]  Iter: 2 CG residual: 0.00000005 HPWL: 5937503                                        
[InitialPlace]  Iter: 3 CG residual: 0.00000008 HPWL: 5880199                                        
[InitialPlace]  Iter: 4 CG residual: 0.00000010 HPWL: 5851821                                        
[InitialPlace]  Iter: 5 CG residual: 0.00000010 HPWL: 5844112                                        
[INFO GPL-0031] FillerInit:NumGCells:       624                                                      
[INFO GPL-0032] FillerInit:NumGNets:        263                                                      
[INFO GPL-0033] FillerInit:NumGPins:        992                                                      
[INFO GPL-0023] TargetDensity:            0.191                                                      
[INFO GPL-0024] AvrgPlaceInstArea:        9.964 um^2                                                 
[INFO GPL-0025] IdealBinArea:            52.057 um^2                                                 
[INFO GPL-0026] IdealBinCnt:                640                                                      
[INFO GPL-0027] TotalBinArea:         33344.480 um^2                                                 
[INFO GPL-0028] BinCnt:        16     16                                                             
[INFO GPL-0029] BinSize: ( 11.788 11.050 )                                                           
[INFO GPL-0030] NumBins: 256                                                                         
[NesterovSolve] Iter:    1 overflow: 0.838 HPWL: 4598761                                             
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.                               
[INFO GPL-0101] Timing-driven: worst slack 1.67e-09                                                  
[INFO GPL-0103] Timing-driven: weighted 25 nets.                                                     
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.                               
[INFO GPL-0101] Timing-driven: worst slack 1.71e-09                                                  
[INFO GPL-0103] Timing-driven: weighted 26 nets.                                                     
[NesterovSolve] Snapshot saved at iter = 7                                                           
[NesterovSolve] Iter:   10 overflow: 0.547 HPWL: 5750398                                             
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.                               
[INFO GPL-0101] Timing-driven: worst slack 1.61e-09                                                  
[INFO GPL-0103] Timing-driven: weighted 26 nets.                                                     
[NesterovSolve] Iter:   20 overflow: 0.446 HPWL: 5854597                                             
[NesterovSolve] Iter:   30 overflow: 0.459 HPWL: 5781794                                             
[NesterovSolve] Iter:   40 overflow: 0.470 HPWL: 5811682                                             
[NesterovSolve] Iter:   50 overflow: 0.471 HPWL: 5813502                                             
[NesterovSolve] Iter:   60 overflow: 0.467 HPWL: 5807316                                             
[NesterovSolve] Iter:   70 overflow: 0.466 HPWL: 5809305                                             
[NesterovSolve] Iter:   80 overflow: 0.467 HPWL: 5806665                                             
[NesterovSolve] Iter:   90 overflow: 0.467 HPWL: 5806944                                             
[NesterovSolve] Iter:  100 overflow: 0.467 HPWL: 5809313                                             
[NesterovSolve] Iter:  110 overflow: 0.467 HPWL: 5808809                                             
[NesterovSolve] Iter:  120 overflow: 0.467 HPWL: 5808515                                             
[NesterovSolve] Iter:  130 overflow: 0.466 HPWL: 5808616                                             
[NesterovSolve] Iter:  140 overflow: 0.466 HPWL: 5807642                                             
[NesterovSolve] Iter:  150 overflow: 0.465 HPWL: 5811109                                             
[NesterovSolve] Iter:  160 overflow: 0.464 HPWL: 5818120                                             
[NesterovSolve] Iter:  170 overflow: 0.462 HPWL: 5828020                                             
[NesterovSolve] Iter:  180 overflow: 0.460 HPWL: 5837896                                             
[NesterovSolve] Iter:  190 overflow: 0.456 HPWL: 5841859                                             
[NesterovSolve] Iter:  200 overflow: 0.448 HPWL: 5834825                                             
[NesterovSolve] Iter:  210 overflow: 0.436 HPWL: 5839297                                             
[NesterovSolve] Iter:  220 overflow: 0.421 HPWL: 5854014                                             
[NesterovSolve] Iter:  230 overflow: 0.404 HPWL: 5850607                                             
[NesterovSolve] Iter:  240 overflow: 0.386 HPWL: 5875216                                             
[NesterovSolve] Iter:  250 overflow: 0.364 HPWL: 5897317                                             
[NesterovSolve] Iter:  260 overflow: 0.338 HPWL: 5891881                                             
[NesterovSolve] Iter:  270 overflow: 0.323 HPWL: 5928817                                             
[NesterovSolve] Iter:  280 overflow: 0.301 HPWL: 6003096                                             
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0                           
[INFO GPL-0036] TileBBox: (    0    0 ) ( 6900 6900 ) DBU                                            
[INFO GPL-0038] TileCnt:      28   28                                                                
[INFO GPL-0040] NumTiles: 784                                                                        
[INFO GPL-0081] TotalRouteOverflow: 0                                                                
[INFO GPL-0082] OverflowTileCnt: 0                                                                   
[INFO GPL-0083] 0.5%RC: 0.6405937671661377                                                           
[INFO GPL-0084] 1.0%RC: 0.6327099800109863                                                           
[INFO GPL-0085] 2.0%RC: 0.6098194681107998                                                           
[INFO GPL-0086] 5.0%RC: 0.5752335697412491                                                           
[INFO GPL-0087] FinalRC: 0.6366519                                                                   
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.                           
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.                               
[INFO GPL-0101] Timing-driven: worst slack 1.77e-09                                                  
[INFO GPL-0103] Timing-driven: weighted 23 nets.                                                     
[NesterovSolve] Iter:  290 overflow: 0.281 HPWL: 6053906                                             
[NesterovSolve] Iter:  300 overflow: 0.259 HPWL: 6139104                                             
[NesterovSolve] Iter:  310 overflow: 0.237 HPWL: 6210065                                             
[NesterovSolve] Iter:  320 overflow: 0.209 HPWL: 6262158                                             
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.                               
[INFO GPL-0101] Timing-driven: worst slack 1.56e-09                                                  
[INFO GPL-0103] Timing-driven: weighted 25 nets.                                                     
[NesterovSolve] Iter:  330 overflow: 0.180 HPWL: 6343583                                             
[NesterovSolve] Iter:  340 overflow: 0.154 HPWL: 6378621                                             
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.                               
[INFO GPL-0101] Timing-driven: worst slack 1.64e-09                                                  
[INFO GPL-0103] Timing-driven: weighted 24 nets.                                                     
[NesterovSolve] Iter:  350 overflow: 0.139 HPWL: 6403567                                             
[NesterovSolve] Iter:  360 overflow: 0.114 HPWL: 6482372                                             
[NesterovSolve] Finished with Overflow: 0.098493                                                     
[INFO] Setting RC values…                                                                            
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                               130     487.97                                               
Tap cell                                469     586.81                                               
Buffer                                    2      10.01                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2436.09                                               
Total                                   846    3535.89                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/50-openroad-globalplacement/mult8_2bit
s_1op_e17683.odb'…                                                                                   
Writing netlist to                                                                                   
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/50-openroad-globalplacement/mult8_2bit
s_1op_e17683.nl.v'…                                                                                  
Writing powered netlist to                                                                           
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/50-openroad-globalplacement/mult8_2bit
s_1op_e17683.pnl.v'…                                                                                 
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/50-openroad-globalplacement/mult8_2bit
s_1op_e17683.def'…                                                                                   
Writing timing constraints to                                                                        
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/50-openroad-globalplacement/mult8_2bit
s_1op_e17683.sdc'…                                                                                   
─────────────────────────────────────── Write Verilog Header ────────────────────────────────────────
[15:09:03] VERBOSE  Running 'Odb.WriteVerilogHeader' at                                  step.py:1122
                    'runs/mult8_2bits_1op_e17683/51-odb-writeverilogheader'…                         
[15:09:03] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/51-odb-writeverilogheader/odb-writeveri             
                    logheader.log'…                                                                  
─────────────────────────────────── Power Grid Violation Checker ────────────────────────────────────
[15:09:04] VERBOSE  Running 'Checker.PowerGridViolations' at                             step.py:1122
                    'runs/mult8_2bits_1op_e17683/52-checker-powergridviolations'…                    
[15:09:04] INFO     Check for power grid violations (as reported by OpenROAD PSM- you  checker.py:132
                    may ignore these if LVS passes) clear.                                           
───────────────────────────────── Static Timing Analysis (Mid-PnR) ──────────────────────────────────
[15:09:04] VERBOSE  Running 'OpenROAD.STAMidPNR' at                                      step.py:1122
                    'runs/mult8_2bits_1op_e17683/53-openroad-stamidpnr'…                             
[15:09:04] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/53-openroad-stamidpnr/openroad-stamidpn             
                    r.log'…                                                                          
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/50-openroad-globalplacement/mult8_2bit
s_1op_e17683.odb'…                                                                                   
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:05] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:05] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:05] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:05] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting RC values…                                                                            
[15:09:06] WARNING  [GRT-0097] No global routing found for nets.                      openroad.py:235
─────────────────────────────── Repair Design (Post-Global Placement) ───────────────────────────────
[15:09:06] VERBOSE  Running 'OpenROAD.RepairDesignPostGPL' at                            step.py:1122
                    'runs/mult8_2bits_1op_e17683/54-openroad-repairdesignpostgpl'…                   
[15:09:06] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/54-openroad-repairdesignpostgpl/openroa             
                    d-repairdesignpostgpl.log'…                                                      
Reading timing models for corner nom_tt_025C_1v80…                                                   
Reading timing library for the 'nom_tt_025C_1v80' corner at                                          
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading timing models for corner nom_ff_n40C_1v95…                                                   
Reading timing library for the 'nom_ff_n40C_1v95' corner at                                          
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…                                              
Reading timing models for corner nom_ss_100C_1v60…                                                   
Reading timing library for the 'nom_ss_100C_1v60' corner at                                          
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…                                              
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/50-openroad-globalplacement/mult8_2bit
s_1op_e17683.odb'…                                                                                   
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:08] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:08] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:08] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:08] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting RC values…                                                                            
[INFO RSZ-0027] Inserted 16 input buffers.                                                           
[INFO RSZ-0028] Inserted 16 output buffers.                                                          
[INFO RSZ-0058] Using max wire length 6335um.                                                        
Iteration | Resized | Buffers | Nets repaired | Remaining                                            
---------------------------------------------------------                                            
0 |       0 |       0 |             0 |       295                                                    
10 |       9 |       0 |             0 |       285                                                   
20 |      19 |       0 |             0 |       275                                                   
30 |      29 |       0 |             0 |       265                                                   
40 |      37 |       0 |             0 |       255                                                   
50 |      46 |       0 |             0 |       245                                                   
60 |      55 |       0 |             0 |       235                                                   
70 |      64 |       0 |             0 |       225                                                   
80 |      73 |       0 |             0 |       215                                                   
90 |      81 |       0 |             0 |       205                                                   
100 |      90 |       0 |             0 |       195                                                  
110 |      98 |       0 |             0 |       185                                                  
120 |     105 |       0 |             0 |       175                                                  
130 |     114 |       0 |             0 |       165                                                  
140 |     124 |       0 |             0 |       155                                                  
150 |     134 |       0 |             0 |       145                                                  
160 |     142 |       0 |             0 |       135                                                  
170 |     152 |       0 |             0 |       125                                                  
180 |     160 |       0 |             0 |       115                                                  
190 |     170 |       0 |             0 |       105                                                  
200 |     179 |       0 |             0 |        95                                                  
210 |     189 |       0 |             0 |        85                                                  
220 |     198 |       0 |             0 |        75                                                  
230 |     207 |       0 |             0 |        65                                                  
240 |     216 |       0 |             0 |        55                                                  
250 |     225 |       0 |             0 |        45                                                  
260 |     232 |       0 |             0 |        35                                                  
270 |     244 |       5 |             3 |        25                                                  
280 |     261 |      17 |            10 |        15                                                  
290 |     261 |      17 |            10 |         5                                                  
final |     261 |      17 |            10 |         0                                                
---------------------------------------------------------                                            
[INFO RSZ-0035] Found 10 fanout violations.                                                          
[INFO RSZ-0038] Inserted 17 buffers in 10 nets.                                                      
[INFO RSZ-0039] Resized 261 instances.                                                               
Placement Analysis                                                                                   
---------------------------------                                                                    
total displacement        470.9 u                                                                    
average displacement        0.5 u                                                                    
max displacement            5.5 u                                                                    
original HPWL            7686.2 u                                                                    
legalized HPWL           7953.7 u                                                                    
delta HPWL                    3 %                                                                    
                                                                                                     
[INFO DPL-0020] Mirrored 108 instances                                                               
[INFO DPL-0021] HPWL before            7953.7 u                                                      
[INFO DPL-0022] HPWL after             7770.1 u                                                      
[INFO DPL-0023] HPWL delta               -2.3 %                                                      
[INFO] Setting RC values…                                                                            
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                               130     487.97                                               
Tap cell                                469     586.81                                               
Buffer                                    2       7.51                                               
Timing Repair Buffer                     49     252.74                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    1851.78                                               
Total                                   895    3201.82                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/54-openroad-repairdesignpostgpl/mult8_
2bits_1op_e17683.odb'…                                                                               
Writing netlist to                                                                                   
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/54-openroad-repairdesignpostgpl/mult8_
2bits_1op_e17683.nl.v'…                                                                              
Writing powered netlist to                                                                           
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/54-openroad-repairdesignpostgpl/mult8_
2bits_1op_e17683.pnl.v'…                                                                             
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/54-openroad-repairdesignpostgpl/mult8_
2bits_1op_e17683.def'…                                                                               
Writing timing constraints to                                                                        
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/54-openroad-repairdesignpostgpl/mult8_
2bits_1op_e17683.sdc'…                                                                               
────────────────────────────────────── Manual Global Placement ──────────────────────────────────────
[15:09:11] VERBOSE  Running 'Odb.ManualGlobalPlacement' at                               step.py:1122
                    'runs/mult8_2bits_1op_e17683/55-odb-manualglobalplacement'…                      
[15:09:11] INFO     'MANUAL_GLOBAL_PLACEMENTS' not set, skipping…                          odb.py:953
──────────────────────────────────────── Detailed Placement ─────────────────────────────────────────
[15:09:11] VERBOSE  Running 'OpenROAD.DetailedPlacement' at                              step.py:1122
                    'runs/mult8_2bits_1op_e17683/56-openroad-detailedplacement'…                     
[15:09:12] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/56-openroad-detailedplacement/openroad-             
                    detailedplacement.log'…                                                          
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/54-openroad-repairdesignpostgpl/mult8_
2bits_1op_e17683.odb'…                                                                               
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:13] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:13] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:13] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:13] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
Placement Analysis                                                                                   
---------------------------------                                                                    
total displacement          0.0 u                                                                    
average displacement        0.0 u                                                                    
max displacement            0.0 u                                                                    
original HPWL            7770.1 u                                                                    
legalized HPWL           7953.7 u                                                                    
delta HPWL                    2 %                                                                    
                                                                                                     
[INFO DPL-0020] Mirrored 108 instances                                                               
[INFO DPL-0021] HPWL before            7953.7 u                                                      
[INFO DPL-0022] HPWL after             7770.1 u                                                      
[INFO DPL-0023] HPWL delta               -2.3 %                                                      
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                               130     487.97                                               
Tap cell                                469     586.81                                               
Buffer                                    2       7.51                                               
Timing Repair Buffer                     49     252.74                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    1851.78                                               
Total                                   895    3201.82                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/56-openroad-detailedplacement/mult8_2b
its_1op_e17683.odb'…                                                                                 
Writing netlist to                                                                                   
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/56-openroad-detailedplacement/mult8_2b
its_1op_e17683.nl.v'…                                                                                
Writing powered netlist to                                                                           
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/56-openroad-detailedplacement/mult8_2b
its_1op_e17683.pnl.v'…                                                                               
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/56-openroad-detailedplacement/mult8_2b
its_1op_e17683.def'…                                                                                 
Writing timing constraints to                                                                        
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/56-openroad-detailedplacement/mult8_2b
its_1op_e17683.sdc'…                                                                                 
─────────────────────────────────────── Clock Tree Synthesis ────────────────────────────────────────
[15:09:13] VERBOSE  Running 'OpenROAD.CTS' at                                            step.py:1122
                    'runs/mult8_2bits_1op_e17683/57-openroad-cts'…                                   
[15:09:13] WARNING  No CLOCK_NET (or CLOCK_PORT) specified. CTS cannot be performed. openroad.py:2098
                    Returning state unaltered…                                                       
───────────────────────────────── Static Timing Analysis (Mid-PnR) ──────────────────────────────────
[15:09:13] VERBOSE  Running 'OpenROAD.STAMidPNR-1' at                                    step.py:1122
                    'runs/mult8_2bits_1op_e17683/58-openroad-stamidpnr-1'…                           
[15:09:13] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/58-openroad-stamidpnr-1/openroad-stamid             
                    pnr-1.log'…                                                                      
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/56-openroad-detailedplacement/mult8_2b
its_1op_e17683.odb'…                                                                                 
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:14] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:14] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:14] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:14] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting RC values…                                                                            
[15:09:14] WARNING  [GRT-0097] No global routing found for nets.                      openroad.py:235
───────────────────── Resizer Timing Optimizations (Post-Clock Tree Synthesis) ──────────────────────
[15:09:15] VERBOSE  Running 'OpenROAD.ResizerTimingPostCTS' at                           step.py:1122
                    'runs/mult8_2bits_1op_e17683/59-openroad-resizertimingpostcts'…                  
[15:09:15] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/59-openroad-resizertimingpostcts/openro             
                    ad-resizertimingpostcts.log'…                                                    
Reading timing models for corner nom_tt_025C_1v80…                                                   
Reading timing library for the 'nom_tt_025C_1v80' corner at                                          
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading timing models for corner nom_ff_n40C_1v95…                                                   
Reading timing library for the 'nom_ff_n40C_1v95' corner at                                          
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…                                              
Reading timing models for corner nom_ss_100C_1v60…                                                   
Reading timing library for the 'nom_ss_100C_1v60' corner at                                          
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…                                              
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/56-openroad-detailedplacement/mult8_2b
its_1op_e17683.odb'…                                                                                 
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:17] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:17] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:17] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:17] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[15:09:17] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting RC values…                                                                            
[INFO RSZ-0094] Found 10 endpoints with setup violations.                                            
[INFO RSZ-0099] Repairing 10 out of 10 (100.00%) violating endpoints...                              
Iter   | Removed | Resized | Inserted | Cloned |  Pin  |    WNS   |   TNS      |  Viol  | Worst      
| Buffers |  Gates  | Buffers  |  Gates | Swaps |          |            | Endpts | Endpt             
---------------------------------------------------------------------------------------------------  
0 |       0 |       0 |        0 |      0 |     0 |   -2.285 |      -15.8 |     10 | P[14]           
10 |       0 |       3 |        7 |      0 |     3 |   -1.989 |      -14.2 |     10 | P[14]          
20 |       0 |      11 |       11 |      1 |     3 |   -1.881 |      -13.7 |     10 | P[14]          
30 |       0 |      17 |       13 |      1 |     6 |   -1.784 |      -12.8 |     10 | P[14]          
40 |       0 |      26 |       16 |      1 |     6 |   -1.641 |      -11.4 |     10 | P[14]          
50 |       0 |      34 |       18 |      1 |     7 |   -1.636 |      -10.7 |     10 | P[14]          
60 |       0 |      40 |       26 |      1 |     8 |   -1.525 |      -10.3 |     10 | P[15]          
70 |       0 |      46 |       30 |      1 |    10 |   -1.485 |      -10.1 |     10 | P[14]          
80 |       0 |      52 |       30 |      3 |    12 |   -1.626 |      -10.7 |     10 | P[14]          
90 |       0 |      60 |       34 |      3 |    13 |   -1.571 |      -10.4 |     10 | P[14]          
100 |       0 |      63 |       42 |      3 |    16 |   -1.538 |      -10.3 |     10 | P[14]         
110 |       0 |      73 |       42 |      3 |    16 |   -1.474 |       -9.9 |     10 | P[14]         
120 |       0 |      78 |       47 |      4 |    18 |   -1.499 |      -10.5 |     10 | P[14]         
120 |       0 |      77 |       45 |      4 |    16 |   -1.466 |       -9.8 |     10 | P[14]         
128 |       0 |      79 |       45 |      4 |    16 |   -1.466 |       -9.8 |     10 | P[14]         
130 |       0 |      80 |       45 |      4 |    16 |   -1.466 |       -9.8 |     10 | P[14]         
131 |       0 |      80 |       45 |      4 |    16 |   -1.466 |       -9.8 |     10 | P[14]         
139 |       0 |      83 |       45 |      4 |    16 |   -1.466 |       -9.7 |     10 | P[14]         
140 |       0 |      83 |       45 |      4 |    16 |   -1.466 |       -9.7 |     10 | P[14]         
150 |       0 |      92 |       45 |      4 |    17 |   -1.466 |       -9.2 |     10 | P[14]         
160 |       0 |      97 |       47 |      4 |    21 |   -1.466 |       -8.8 |     10 | P[14]         
170 |       0 |     102 |       49 |      4 |    25 |   -1.466 |       -8.5 |     10 | P[14]         
180 |       0 |     111 |       51 |      4 |    25 |   -1.473 |       -7.8 |     10 | P[14]         
188 |       0 |     104 |       50 |      4 |    25 |   -1.466 |       -8.4 |     10 | P[14]         
190 |       0 |     105 |       50 |      4 |    25 |   -1.466 |       -8.4 |     10 | P[14]         
200 |       0 |     114 |       50 |      4 |    26 |   -1.466 |       -8.4 |     10 | P[14]         
210 |       0 |     122 |       50 |      5 |    27 |   -1.473 |       -7.7 |     10 | P[14]         
220 |       0 |     127 |       56 |      5 |    30 |   -1.473 |       -7.4 |     10 | P[14]         
222 |       0 |     116 |       52 |      4 |    26 |   -1.466 |       -8.3 |     10 | P[14]         
230 |       0 |     122 |       52 |      4 |    27 |   -1.466 |       -8.3 |     10 | P[14]         
240 |       0 |     130 |       54 |      4 |    28 |   -1.473 |       -7.4 |     10 | P[14]         
241 |       0 |     123 |       53 |      4 |    27 |   -1.466 |       -8.2 |     10 | P[14]         
250 |       0 |     131 |       53 |      4 |    27 |   -1.473 |       -7.9 |     10 | P[14]         
258 |       0 |     128 |       54 |      4 |    27 |   -1.466 |       -8.1 |     10 | P[14]         
260 |       0 |     129 |       54 |      4 |    27 |   -1.466 |       -8.1 |     10 | P[14]         
270 |       0 |     137 |       54 |      4 |    29 |   -1.473 |       -7.8 |     10 | P[14]         
275 |       0 |     133 |       55 |      4 |    28 |   -1.466 |       -8.1 |      9 | P[14]         
280 |       0 |     137 |       55 |      4 |    28 |   -1.466 |       -8.2 |      9 | P[14]         
284 |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |      8 | P[14]         
285* |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]        
286* |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]        
287* |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]        
288* |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]        
289* |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]        
290* |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]        
290* |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]        
291* |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]        
292* |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]        
293* |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]        
294* |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]        
final |       0 |     135 |       55 |      4 |    28 |   -1.466 |       -8.0 |     10 | P[14]       
---------------------------------------------------------------------------------------------------  
[INFO RSZ-0040] Inserted 28 buffers.                                                                 
[INFO RSZ-0041] Resized 135 instances.                                                               
[INFO RSZ-0043] Swapped pins on 28 instances.                                                        
[INFO RSZ-0049] Cloned 4 instances.                                                                  
[15:09:31] WARNING  [RSZ-0062] Unable to repair all setup violations.                 openroad.py:235
[INFO RSZ-0033] No hold violations found.                                                            
Placement Analysis                                                                                   
---------------------------------                                                                    
total displacement        196.5 u                                                                    
average displacement        0.2 u                                                                    
max displacement            9.9 u                                                                    
original HPWL            8126.3 u                                                                    
legalized HPWL           8452.1 u                                                                    
delta HPWL                    4 %                                                                    
                                                                                                     
[INFO DPL-0020] Mirrored 123 instances                                                               
[INFO DPL-0021] HPWL before            8452.1 u                                                      
[INFO DPL-0022] HPWL after             8214.8 u                                                      
[INFO DPL-0023] HPWL delta               -2.8 %                                                      
[INFO] Setting RC values…                                                                            
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                               130     487.97                                               
Tap cell                                469     586.81                                               
Buffer                                    2       7.51                                               
Timing Repair Buffer                     81     644.37                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2114.53                                               
Total                                   927    3856.20                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/59-openroad-resizertimingpostcts/mult8
_2bits_1op_e17683.odb'…                                                                              
Writing netlist to                                                                                   
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/59-openroad-resizertimingpostcts/mult8
_2bits_1op_e17683.nl.v'…                                                                             
Writing powered netlist to                                                                           
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/59-openroad-resizertimingpostcts/mult8
_2bits_1op_e17683.pnl.v'…                                                                            
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/59-openroad-resizertimingpostcts/mult8
_2bits_1op_e17683.def'…                                                                              
Writing timing constraints to                                                                        
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/59-openroad-resizertimingpostcts/mult8
_2bits_1op_e17683.sdc'…                                                                              
───────────────────────────────── Static Timing Analysis (Mid-PnR) ──────────────────────────────────
[15:09:32] VERBOSE  Running 'OpenROAD.STAMidPNR-2' at                                    step.py:1122
                    'runs/mult8_2bits_1op_e17683/60-openroad-stamidpnr-2'…                           
[15:09:32] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/60-openroad-stamidpnr-2/openroad-stamid             
                    pnr-2.log'…                                                                      
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/59-openroad-resizertimingpostcts/mult8
_2bits_1op_e17683.odb'…                                                                              
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:33] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:33] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:33] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:33] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting RC values…                                                                            
[15:09:33] WARNING  [GRT-0097] No global routing found for nets.                      openroad.py:235
────────────────────────────────────────── Global Routing ───────────────────────────────────────────
[15:09:33] VERBOSE  Running 'OpenROAD.GlobalRouting' at                                  step.py:1122
                    'runs/mult8_2bits_1op_e17683/61-openroad-globalrouting'…                         
[15:09:33] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/61-openroad-globalrouting/openroad-glob             
                    alrouting.log'…                                                                  
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/59-openroad-resizertimingpostcts/mult8
_2bits_1op_e17683.odb'…                                                                              
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:34] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:34] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:34] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:34] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[15:09:34] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to met1.                
[INFO] Setting signal max routing layer to: met5 and clock max routing layer to met5.                
-congestion_iterations 50 -verbose                                                                   
[INFO GRT-0020] Min routing layer: met1                                                              
[INFO GRT-0021] Max routing layer: met5                                                              
[INFO GRT-0022] Global adjustment: 30%                                                               
[INFO GRT-0023] Grid origin: (0, 0)                                                                  
[INFO GRT-0043] No OR_DEFAULT vias defined.                                                          
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400                         
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400                         
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500                         
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150                         
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400                         
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100                         
[INFO GRT-0019] Found 0 clock nets.                                                                  
[INFO GRT-0001] Minimum degree: 2                                                                    
[INFO GRT-0002] Maximum degree: 11                                                                   
[INFO GRT-0003] Macros: 0                                                                            
[INFO GRT-0043] No OR_DEFAULT vias defined.                                                          
[INFO GRT-0004] Blockages: 110                                                                       
                                                                                                     
[INFO GRT-0053] Routing resources analysis:                                                          
Routing      Original      Derated      Resource                                                     
Layer     Direction    Resources     Resources    Reduction (%)                                      
---------------------------------------------------------------                                      
li1        Vertical            0             0          0.00%                                        
met1       Horizontal      16240          8012          50.67%                                       
met2       Vertical        12152          7810          35.73%                                       
met3       Horizontal       8120          5446          32.93%                                       
met4       Vertical         4928          2977          39.59%                                       
met5       Horizontal       1624           729          55.11%                                       
---------------------------------------------------------------                                      
                                                                                                     
[INFO GRT-0197] Via related to pin nodes: 1812                                                       
[INFO GRT-0198] Via related Steiner nodes: 23                                                        
[INFO GRT-0199] Via filling finished.                                                                
[INFO GRT-0111] Final number of vias: 2238                                                           
[INFO GRT-0112] Final usage 3D: 7948                                                                 
                                                                                                     
[INFO GRT-0096] Final congestion report:                                                             
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow              
---------------------------------------------------------------------------------------              
li1                  0             0            0.00%             0 /  0 /  0                        
met1              8012           645            8.05%             0 /  0 /  0                        
met2              7810           588            7.53%             0 /  0 /  0                        
met3              5446             1            0.02%             0 /  0 /  0                        
met4              2977             0            0.00%             0 /  0 /  0                        
met5               729             0            0.00%             0 /  0 /  0                        
---------------------------------------------------------------------------------------              
Total            24974          1234            4.94%             0 /  0 /  0                        
                                                                                                     
[INFO GRT-0018] Total wirelength: 13662 um                                                           
[INFO GRT-0014] Routed nets: 344                                                                     
[INFO] Setting RC values…                                                                            
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                               130     487.97                                               
Tap cell                                469     586.81                                               
Buffer                                    2       7.51                                               
Timing Repair Buffer                     81     644.37                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2114.53                                               
Total                                   927    3856.20                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/61-openroad-globalrouting/mult8_2bits_
1op_e17683.odb'…                                                                                     
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/61-openroad-globalrouting/mult8_2bits_
1op_e17683.def'…                                                                                     
────────────────────────────────────────── Check Antennas ───────────────────────────────────────────
[15:09:35] VERBOSE  Running 'OpenROAD.CheckAntennas' at                                  step.py:1122
                    'runs/mult8_2bits_1op_e17683/62-openroad-checkantennas'…                         
[15:09:35] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/62-openroad-checkantennas/openroad-chec             
                    kantennas.log'…                                                                  
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/61-openroad-globalrouting/mult8_2bits_
1op_e17683.odb'…                                                                                     
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:36] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:36] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:36] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:36] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[15:09:37] INFO     Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to  sequential.py:317
                    'False'- the step will be skipped.                                               
[15:09:37] INFO     Skipping step 'Repair Design (Post-Global Routing)'…            sequential.py:325
──────────────────────────────── Diodes on Ports Protection Routine ─────────────────────────────────
[15:09:37] VERBOSE  Running 'Odb.DiodesOnPorts' at                                       step.py:1122
                    'runs/mult8_2bits_1op_e17683/63-odb-diodesonports'…                              
[15:09:37] INFO     'DIODE_ON_PORTS' is set to 'none': skipping…                           odb.py:762
[15:09:37] INFO     Gating variable for step 'Odb.HeuristicDiodeInsertion' set to   sequential.py:317
                    'False'- the step will be skipped.                                               
[15:09:37] INFO     Skipping step 'Heuristic Diode Insertion'…                      sequential.py:325
────────────────────────────────────────── Antenna Repair ───────────────────────────────────────────
[15:09:37] VERBOSE  Running 'OpenROAD.RepairAntennas' at                                 step.py:1122
                    'runs/mult8_2bits_1op_e17683/64-openroad-repairantennas'…                        
────────────────────────────────────────── Global Routing ───────────────────────────────────────────
[15:09:37] VERBOSE  Running 'DiodeInsertion' at                                          step.py:1122
                    'runs/mult8_2bits_1op_e17683/64-openroad-repairantennas/1-diodeinser             
                    tion'…                                                                           
[15:09:37] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/64-openroad-repairantennas/1-diodeinser             
                    tion/diodeinsertion.log'…                                                        
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/61-openroad-globalrouting/mult8_2bits_
1op_e17683.odb'…                                                                                     
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:39] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:39] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:39] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:39] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[15:09:39] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to met1.                
[INFO] Setting signal max routing layer to: met5 and clock max routing layer to met5.                
-congestion_iterations 50 -verbose                                                                   
[INFO GRT-0020] Min routing layer: met1                                                              
[INFO GRT-0021] Max routing layer: met5                                                              
[INFO GRT-0022] Global adjustment: 30%                                                               
[INFO GRT-0023] Grid origin: (0, 0)                                                                  
[INFO GRT-0043] No OR_DEFAULT vias defined.                                                          
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400                         
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400                         
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500                         
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150                         
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400                         
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100                         
[INFO GRT-0019] Found 0 clock nets.                                                                  
[INFO GRT-0001] Minimum degree: 2                                                                    
[INFO GRT-0002] Maximum degree: 11                                                                   
[INFO GRT-0003] Macros: 0                                                                            
[INFO GRT-0043] No OR_DEFAULT vias defined.                                                          
[INFO GRT-0004] Blockages: 110                                                                       
                                                                                                     
[INFO GRT-0053] Routing resources analysis:                                                          
Routing      Original      Derated      Resource                                                     
Layer     Direction    Resources     Resources    Reduction (%)                                      
---------------------------------------------------------------                                      
li1        Vertical            0             0          0.00%                                        
met1       Horizontal      16240          8012          50.67%                                       
met2       Vertical        12152          7810          35.73%                                       
met3       Horizontal       8120          5446          32.93%                                       
met4       Vertical         4928          2977          39.59%                                       
met5       Horizontal       1624           729          55.11%                                       
---------------------------------------------------------------                                      
                                                                                                     
[INFO GRT-0197] Via related to pin nodes: 1812                                                       
[INFO GRT-0198] Via related Steiner nodes: 23                                                        
[INFO GRT-0199] Via filling finished.                                                                
[INFO GRT-0111] Final number of vias: 2238                                                           
[INFO GRT-0112] Final usage 3D: 7948                                                                 
                                                                                                     
[INFO GRT-0096] Final congestion report:                                                             
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow              
---------------------------------------------------------------------------------------              
li1                  0             0            0.00%             0 /  0 /  0                        
met1              8012           645            8.05%             0 /  0 /  0                        
met2              7810           588            7.53%             0 /  0 /  0                        
met3              5446             1            0.02%             0 /  0 /  0                        
met4              2977             0            0.00%             0 /  0 /  0                        
met5               729             0            0.00%             0 /  0 /  0                        
---------------------------------------------------------------------------------------              
Total            24974          1234            4.94%             0 /  0 /  0                        
                                                                                                     
[INFO GRT-0018] Total wirelength: 13662 um                                                           
[INFO GRT-0014] Routed nets: 344                                                                     
[INFO GRT-0006] Repairing antennas, iteration 1.                                                     
[INFO GRT-0043] No OR_DEFAULT vias defined.                                                          
[INFO GRT-0012] Found 0 antenna violations.                                                          
Placement Analysis                                                                                   
---------------------------------                                                                    
total displacement          0.0 u                                                                    
average displacement        0.0 u                                                                    
max displacement            0.0 u                                                                    
original HPWL            8214.8 u                                                                    
legalized HPWL           8452.1 u                                                                    
delta HPWL                    3 %                                                                    
                                                                                                     
[INFO DPL-0020] Mirrored 123 instances                                                               
[INFO DPL-0021] HPWL before            8452.1 u                                                      
[INFO DPL-0022] HPWL after             8214.8 u                                                      
[INFO DPL-0023] HPWL delta               -2.8 %                                                      
-congestion_iterations 50 -verbose                                                                   
[INFO GRT-0020] Min routing layer: met1                                                              
[INFO GRT-0021] Max routing layer: met5                                                              
[INFO GRT-0022] Global adjustment: 30%                                                               
[INFO GRT-0023] Grid origin: (0, 0)                                                                  
[INFO GRT-0043] No OR_DEFAULT vias defined.                                                          
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400                         
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400                         
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500                         
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150                         
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400                         
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100                         
[INFO GRT-0019] Found 0 clock nets.                                                                  
[INFO GRT-0001] Minimum degree: 2                                                                    
[INFO GRT-0002] Maximum degree: 11                                                                   
[INFO GRT-0003] Macros: 0                                                                            
[INFO GRT-0043] No OR_DEFAULT vias defined.                                                          
[INFO GRT-0004] Blockages: 110                                                                       
                                                                                                     
[INFO GRT-0053] Routing resources analysis:                                                          
Routing      Original      Derated      Resource                                                     
Layer     Direction    Resources     Resources    Reduction (%)                                      
---------------------------------------------------------------                                      
li1        Vertical            0             0          0.00%                                        
met1       Horizontal      16240          8012          50.67%                                       
met2       Vertical        12152          7810          35.73%                                       
met3       Horizontal       8120          5446          32.93%                                       
met4       Vertical         4928          2977          39.59%                                       
met5       Horizontal       1624           729          55.11%                                       
---------------------------------------------------------------                                      
                                                                                                     
[INFO GRT-0197] Via related to pin nodes: 1812                                                       
[INFO GRT-0198] Via related Steiner nodes: 23                                                        
[INFO GRT-0199] Via filling finished.                                                                
[INFO GRT-0111] Final number of vias: 2238                                                           
[INFO GRT-0112] Final usage 3D: 7948                                                                 
                                                                                                     
[INFO GRT-0096] Final congestion report:                                                             
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow              
---------------------------------------------------------------------------------------              
li1                  0             0            0.00%             0 /  0 /  0                        
met1              8012           645            8.05%             0 /  0 /  0                        
met2              7810           588            7.53%             0 /  0 /  0                        
met3              5446             1            0.02%             0 /  0 /  0                        
met4              2977             0            0.00%             0 /  0 /  0                        
met5               729             0            0.00%             0 /  0 /  0                        
---------------------------------------------------------------------------------------              
Total            24974          1234            4.94%             0 /  0 /  0                        
                                                                                                     
[INFO GRT-0018] Total wirelength: 13662 um                                                           
[INFO GRT-0014] Routed nets: 344                                                                     
[INFO] Setting RC values…                                                                            
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                               130     487.97                                               
Tap cell                                469     586.81                                               
Buffer                                    2       7.51                                               
Timing Repair Buffer                     81     644.37                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2114.53                                               
Total                                   927    3856.20                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/64-openroad-repairantennas/1-diodeinse
rtion/mult8_2bits_1op_e17683.odb'…                                                                   
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/64-openroad-repairantennas/1-diodeinse
rtion/mult8_2bits_1op_e17683.def'…                                                                   
────────────────────────────────────────── Check Antennas ───────────────────────────────────────────
[15:09:40] VERBOSE  Running 'OpenROAD.CheckAntennas' at                                  step.py:1122
                    'runs/mult8_2bits_1op_e17683/64-openroad-repairantennas/2-openroad-c             
                    heckantennas'…                                                                   
[15:09:40] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/64-openroad-repairantennas/2-openroad-c             
                    heckantennas/openroad-checkantennas.log'…                                        
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/64-openroad-repairantennas/1-diodeinse
rtion/mult8_2bits_1op_e17683.odb'…                                                                   
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:41] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:41] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:41] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:41] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[15:09:42] INFO     Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to sequential.py:317
                    'False'- the step will be skipped.                                               
[15:09:42] INFO     Skipping step 'Resizer Timing Optimizations (Post-Global        sequential.py:325
                    Routing)'…                                                                       
───────────────────────────────── Static Timing Analysis (Mid-PnR) ──────────────────────────────────
[15:09:42] VERBOSE  Running 'OpenROAD.STAMidPNR-3' at                                    step.py:1122
                    'runs/mult8_2bits_1op_e17683/65-openroad-stamidpnr-3'…                           
[15:09:42] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/65-openroad-stamidpnr-3/openroad-stamid             
                    pnr-3.log'…                                                                      
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/64-openroad-repairantennas/1-diodeinse
rtion/mult8_2bits_1op_e17683.odb'…                                                                   
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:43] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:43] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:43] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:43] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting RC values…                                                                            
───────────────────────────────────────── Detailed Routing ──────────────────────────────────────────
[15:09:43] VERBOSE  Running 'OpenROAD.DetailedRouting' at                                step.py:1122
                    'runs/mult8_2bits_1op_e17683/66-openroad-detailedrouting'…                       
[15:09:43] INFO     Running TritonRoute with 4 threads…                              openroad.py:1624
[15:09:43] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/66-openroad-detailedrouting/openroad-de             
                    tailedrouting.log'…                                                              
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/64-openroad-repairantennas/1-diodeinse
rtion/mult8_2bits_1op_e17683.odb'…                                                                   
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:09:45] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:09:45] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:09:45] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:09:45] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO ORD-0030] Using 4 thread(s).                                                                   
[INFO DRT-0149] Reading tech and libs.                                                               
[15:09:45] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported.     openroad.py:235
                    Skipping for layer mcon                                                          
[15:09:45] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported.     openroad.py:235
                    Skipping for layer mcon                                                          
[15:09:45] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported.     openroad.py:235
                    Skipping for layer via                                                           
[15:09:45] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported.     openroad.py:235
                    Skipping for layer via                                                           
[15:09:45] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported.     openroad.py:235
                    Skipping for layer via2                                                          
[15:09:45] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported.     openroad.py:235
                    Skipping for layer via2                                                          
[15:09:45] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported.     openroad.py:235
                    Skipping for layer via3                                                          
[15:09:45] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported.     openroad.py:235
                    Skipping for layer via3                                                          
[15:09:45] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported.     openroad.py:235
                    Skipping for layer via4                                                          
[15:09:45] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported.     openroad.py:235
                    Skipping for layer via4                                                          
                                                                                                     
Units:                1000                                                                           
Number of layers:     13                                                                             
Number of macros:     441                                                                            
Number of vias:       29                                                                             
Number of viarulegen: 25                                                                             
                                                                                                     
[INFO DRT-0150] Reading design.                                                                      
                                                                                                     
Design:                   mult8_2bits_1op_e17683                                                     
Die area:                 ( 0 0 ) ( 200000 200000 )                                                  
Number of track patterns: 12                                                                         
Number of DEF vias:       0                                                                          
Number of components:     927                                                                        
Number of terminals:      34                                                                         
Number of snets:          2                                                                          
Number of nets:           344                                                                        
                                                                                                     
[INFO DRT-0167] List of default vias:                                                                
Layer via                                                                                            
default via: M1M2_PR                                                                                 
Layer via2                                                                                           
default via: M2M3_PR                                                                                 
Layer via3                                                                                           
default via: M3M4_PR                                                                                 
Layer via4                                                                                           
default via: M4M5_PR                                                                                 
[INFO DRT-0162] Library cell analysis.                                                               
[INFO DRT-0163] Instance analysis.                                                                   
[INFO DRT-0164] Number of unique instances = 159.                                                    
[INFO DRT-0168] Init region query.                                                                   
[INFO DRT-0024]   Complete FR_MASTERSLICE.                                                           
[INFO DRT-0024]   Complete licon.                                                                    
[INFO DRT-0024]   Complete li1.                                                                      
[INFO DRT-0024]   Complete mcon.                                                                     
[INFO DRT-0024]   Complete met1.                                                                     
[INFO DRT-0024]   Complete via.                                                                      
[INFO DRT-0024]   Complete met2.                                                                     
[INFO DRT-0024]   Complete via2.                                                                     
[INFO DRT-0024]   Complete met3.                                                                     
[INFO DRT-0024]   Complete via3.                                                                     
[INFO DRT-0024]   Complete met4.                                                                     
[INFO DRT-0024]   Complete via4.                                                                     
[INFO DRT-0024]   Complete met5.                                                                     
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.                                          
[INFO DRT-0033] licon shape region query size = 0.                                                   
[INFO DRT-0033] li1 shape region query size = 12929.                                                 
[INFO DRT-0033] mcon shape region query size = 0.                                                    
[INFO DRT-0033] met1 shape region query size = 2153.                                                 
[INFO DRT-0033] via shape region query size = 660.                                                   
[INFO DRT-0033] met2 shape region query size = 412.                                                  
[INFO DRT-0033] via2 shape region query size = 528.                                                  
[INFO DRT-0033] met3 shape region query size = 412.                                                  
[INFO DRT-0033] via3 shape region query size = 528.                                                  
[INFO DRT-0033] met4 shape region query size = 148.                                                  
[INFO DRT-0033] via4 shape region query size = 8.                                                    
[INFO DRT-0033] met5 shape region query size = 16.                                                   
[INFO DRT-0165] Start pin access.                                                                    
[INFO DRT-0078]   Complete 581 pins.                                                                 
[INFO DRT-0079]   Complete 100 unique inst patterns.                                                 
[INFO DRT-0081]   Complete 153 unique inst patterns.                                                 
[INFO DRT-0084]   Complete 227 groups.                                                               
#scanned instances     = 927                                                                         
#unique  instances     = 159                                                                         
#stdCellGenAp          = 4362                                                                        
#stdCellValidPlanarAp  = 21                                                                          
#stdCellValidViaAp     = 3445                                                                        
#stdCellPinNoAp        = 0                                                                           
#stdCellPinCnt         = 1122                                                                        
#instTermValidViaApCnt = 0                                                                           
#macroGenAp            = 0                                                                           
#macroValidPlanarAp    = 0                                                                           
#macroValidViaAp       = 0                                                                           
#macroNoAp             = 0                                                                           
[INFO DRT-0166] Complete pin access.                                                                 
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:10, memory = 139.81 (MB), peak = 139.81    
(MB)                                                                                                 
                                                                                                     
[INFO DRT-0157] Number of guides:     2351                                                           
                                                                                                     
[INFO DRT-0169] Post process guides.                                                                 
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;                                                      
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;                                                      
[INFO DRT-0028]   Complete FR_MASTERSLICE.                                                           
[INFO DRT-0028]   Complete licon.                                                                    
[INFO DRT-0028]   Complete li1.                                                                      
[INFO DRT-0028]   Complete mcon.                                                                     
[INFO DRT-0028]   Complete met1.                                                                     
[INFO DRT-0028]   Complete via.                                                                      
[INFO DRT-0028]   Complete met2.                                                                     
[INFO DRT-0028]   Complete via2.                                                                     
[INFO DRT-0028]   Complete met3.                                                                     
[INFO DRT-0028]   Complete via3.                                                                     
[INFO DRT-0028]   Complete met4.                                                                     
[INFO DRT-0028]   Complete via4.                                                                     
[INFO DRT-0028]   Complete met5.                                                                     
[INFO DRT-0178] Init guide query.                                                                    
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).                                                   
[INFO DRT-0035]   Complete licon (guide).                                                            
[INFO DRT-0035]   Complete li1 (guide).                                                              
[INFO DRT-0035]   Complete mcon (guide).                                                             
[INFO DRT-0035]   Complete met1 (guide).                                                             
[INFO DRT-0035]   Complete via (guide).                                                              
[INFO DRT-0035]   Complete met2 (guide).                                                             
[INFO DRT-0035]   Complete via2 (guide).                                                             
[INFO DRT-0035]   Complete met3 (guide).                                                             
[INFO DRT-0035]   Complete via3 (guide).                                                             
[INFO DRT-0035]   Complete met4 (guide).                                                             
[INFO DRT-0035]   Complete via4 (guide).                                                             
[INFO DRT-0035]   Complete met5 (guide).                                                             
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.                                          
[INFO DRT-0036] licon guide region query size = 0.                                                   
[INFO DRT-0036] li1 guide region query size = 882.                                                   
[INFO DRT-0036] mcon guide region query size = 0.                                                    
[INFO DRT-0036] met1 guide region query size = 700.                                                  
[INFO DRT-0036] via guide region query size = 0.                                                     
[INFO DRT-0036] met2 guide region query size = 342.                                                  
[INFO DRT-0036] via2 guide region query size = 0.                                                    
[INFO DRT-0036] met3 guide region query size = 16.                                                   
[INFO DRT-0036] via3 guide region query size = 0.                                                    
[INFO DRT-0036] met4 guide region query size = 0.                                                    
[INFO DRT-0036] via4 guide region query size = 0.                                                    
[INFO DRT-0036] met5 guide region query size = 0.                                                    
[INFO DRT-0179] Init gr pin query.                                                                   
[INFO DRT-0245] skipped writing guide updates to database.                                           
[INFO DRT-0185] Post process initialize RPin region query.                                           
[INFO DRT-0181] Start track assignment.                                                              
[INFO DRT-0184] Done with 1224 vertical wires in 1 frboxes and 716 horizontal wires in 1 frboxes.    
[INFO DRT-0186] Done with 62 vertical wires in 1 frboxes and 189 horizontal wires in 1 frboxes.      
[INFO DRT-0182] Complete track assignment.                                                           
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.31 (MB), peak = 147.31    
(MB)                                                                                                 
[INFO DRT-0187] Start routing data preparation.                                                      
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.31 (MB), peak = 147.31    
(MB)                                                                                                 
[INFO DRT-0194] Start detail routing.                                                                
[INFO DRT-0195] Start 0th optimization iteration.                                                    
Completing 10% with 0 violations.                                                                    
elapsed time = 00:00:00, memory = 171.49 (MB).                                                       
Completing 20% with 0 violations.                                                                    
elapsed time = 00:00:01, memory = 157.23 (MB).                                                       
Completing 30% with 23 violations.                                                                   
elapsed time = 00:00:01, memory = 157.23 (MB).                                                       
Completing 40% with 23 violations.                                                                   
elapsed time = 00:00:01, memory = 175.60 (MB).                                                       
Completing 50% with 23 violations.                                                                   
elapsed time = 00:00:01, memory = 176.85 (MB).                                                       
Completing 60% with 28 violations.                                                                   
elapsed time = 00:00:01, memory = 194.35 (MB).                                                       
Completing 70% with 28 violations.                                                                   
elapsed time = 00:00:02, memory = 181.99 (MB).                                                       
Completing 80% with 39 violations.                                                                   
elapsed time = 00:00:02, memory = 196.62 (MB).                                                       
Completing 90% with 39 violations.                                                                   
elapsed time = 00:00:02, memory = 196.62 (MB).                                                       
Completing 100% with 48 violations.                                                                  
elapsed time = 00:00:03, memory = 196.62 (MB).                                                       
[INFO DRT-0199]   Number of violations = 59.                                                         
Viol/Layer        mcon   met1   met2   met3                                                          
Cut Spacing          1      0      0      0                                                          
Metal Spacing        0     15      1      9                                                          
Recheck              0      8      3      0                                                          
Short                0     22      0      0                                                          
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 538.62 (MB), peak = 538.62    
(MB)                                                                                                 
Total wire length = 8820 um.                                                                         
Total wire length on LAYER li1 = 0 um.                                                               
Total wire length on LAYER met1 = 4715 um.                                                           
Total wire length on LAYER met2 = 4059 um.                                                           
Total wire length on LAYER met3 = 46 um.                                                             
Total wire length on LAYER met4 = 0 um.                                                              
Total wire length on LAYER met5 = 0 um.                                                              
Total number of vias = 2143.                                                                         
Up-via summary (total 2143):                                                                         
                                                                                                     
-----------------------                                                                              
FR_MASTERSLICE       0                                                                               
li1    1115                                                                                          
met1    1012                                                                                         
met2      16                                                                                         
met3       0                                                                                         
met4       0                                                                                         
-----------------------                                                                              
2143                                                                                                 
                                                                                                     
                                                                                                     
[INFO DRT-0195] Start 1st optimization iteration.                                                    
Completing 10% with 59 violations.                                                                   
elapsed time = 00:00:00, memory = 538.62 (MB).                                                       
Completing 20% with 59 violations.                                                                   
elapsed time = 00:00:00, memory = 538.62 (MB).                                                       
Completing 30% with 59 violations.                                                                   
elapsed time = 00:00:00, memory = 550.12 (MB).                                                       
Completing 40% with 56 violations.                                                                   
elapsed time = 00:00:00, memory = 550.12 (MB).                                                       
Completing 50% with 56 violations.                                                                   
elapsed time = 00:00:00, memory = 554.99 (MB).                                                       
Completing 60% with 56 violations.                                                                   
elapsed time = 00:00:01, memory = 555.62 (MB).                                                       
Completing 70% with 51 violations.                                                                   
elapsed time = 00:00:01, memory = 555.62 (MB).                                                       
Completing 80% with 51 violations.                                                                   
elapsed time = 00:00:01, memory = 555.62 (MB).                                                       
Completing 90% with 37 violations.                                                                   
elapsed time = 00:00:02, memory = 558.12 (MB).                                                       
Completing 100% with 34 violations.                                                                  
elapsed time = 00:00:03, memory = 558.12 (MB).                                                       
[INFO DRT-0199]   Number of violations = 34.                                                         
Viol/Layer        met1   met2   met3                                                                 
Metal Spacing        2      2      5                                                                 
Short               25      0      0                                                                 
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 561.12 (MB), peak = 561.12    
(MB)                                                                                                 
Total wire length = 8817 um.                                                                         
Total wire length on LAYER li1 = 0 um.                                                               
Total wire length on LAYER met1 = 4685 um.                                                           
Total wire length on LAYER met2 = 4083 um.                                                           
Total wire length on LAYER met3 = 49 um.                                                             
Total wire length on LAYER met4 = 0 um.                                                              
Total wire length on LAYER met5 = 0 um.                                                              
Total number of vias = 2170.                                                                         
Up-via summary (total 2170):                                                                         
                                                                                                     
-----------------------                                                                              
FR_MASTERSLICE       0                                                                               
li1    1115                                                                                          
met1    1039                                                                                         
met2      16                                                                                         
met3       0                                                                                         
met4       0                                                                                         
-----------------------                                                                              
2170                                                                                                 
                                                                                                     
                                                                                                     
[INFO DRT-0195] Start 2nd optimization iteration.                                                    
Completing 10% with 34 violations.                                                                   
elapsed time = 00:00:00, memory = 561.12 (MB).                                                       
Completing 20% with 34 violations.                                                                   
elapsed time = 00:00:00, memory = 561.12 (MB).                                                       
Completing 30% with 34 violations.                                                                   
elapsed time = 00:00:00, memory = 561.12 (MB).                                                       
Completing 40% with 32 violations.                                                                   
elapsed time = 00:00:00, memory = 561.12 (MB).                                                       
Completing 50% with 32 violations.                                                                   
elapsed time = 00:00:00, memory = 568.99 (MB).                                                       
Completing 60% with 32 violations.                                                                   
elapsed time = 00:00:00, memory = 569.37 (MB).                                                       
Completing 70% with 25 violations.                                                                   
elapsed time = 00:00:00, memory = 569.37 (MB).                                                       
Completing 80% with 25 violations.                                                                   
elapsed time = 00:00:00, memory = 569.37 (MB).                                                       
Completing 90% with 7 violations.                                                                    
elapsed time = 00:00:01, memory = 569.37 (MB).                                                       
Completing 100% with 2 violations.                                                                   
elapsed time = 00:00:01, memory = 569.37 (MB).                                                       
[INFO DRT-0199]   Number of violations = 2.                                                          
Viol/Layer        met1                                                                               
Metal Spacing        1                                                                               
Short                1                                                                               
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 569.37 (MB), peak = 569.37    
(MB)                                                                                                 
Total wire length = 8805 um.                                                                         
Total wire length on LAYER li1 = 0 um.                                                               
Total wire length on LAYER met1 = 4674 um.                                                           
Total wire length on LAYER met2 = 4078 um.                                                           
Total wire length on LAYER met3 = 52 um.                                                             
Total wire length on LAYER met4 = 0 um.                                                              
Total wire length on LAYER met5 = 0 um.                                                              
Total number of vias = 2160.                                                                         
Up-via summary (total 2160):                                                                         
                                                                                                     
-----------------------                                                                              
FR_MASTERSLICE       0                                                                               
li1    1115                                                                                          
met1    1029                                                                                         
met2      16                                                                                         
met3       0                                                                                         
met4       0                                                                                         
-----------------------                                                                              
2160                                                                                                 
                                                                                                     
                                                                                                     
[INFO DRT-0195] Start 3rd optimization iteration.                                                    
Completing 10% with 2 violations.                                                                    
elapsed time = 00:00:00, memory = 569.37 (MB).                                                       
Completing 20% with 2 violations.                                                                    
elapsed time = 00:00:01, memory = 570.49 (MB).                                                       
Completing 30% with 0 violations.                                                                    
elapsed time = 00:00:01, memory = 570.49 (MB).                                                       
Completing 40% with 0 violations.                                                                    
elapsed time = 00:00:01, memory = 570.49 (MB).                                                       
Completing 50% with 0 violations.                                                                    
elapsed time = 00:00:01, memory = 570.49 (MB).                                                       
Completing 60% with 0 violations.                                                                    
elapsed time = 00:00:01, memory = 570.49 (MB).                                                       
Completing 70% with 0 violations.                                                                    
elapsed time = 00:00:01, memory = 570.49 (MB).                                                       
Completing 80% with 0 violations.                                                                    
elapsed time = 00:00:01, memory = 570.49 (MB).                                                       
Completing 90% with 0 violations.                                                                    
elapsed time = 00:00:01, memory = 570.49 (MB).                                                       
Completing 100% with 0 violations.                                                                   
elapsed time = 00:00:01, memory = 570.49 (MB).                                                       
[INFO DRT-0199]   Number of violations = 0.                                                          
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 570.49 (MB), peak = 570.49    
(MB)                                                                                                 
Total wire length = 8809 um.                                                                         
Total wire length on LAYER li1 = 0 um.                                                               
Total wire length on LAYER met1 = 4674 um.                                                           
Total wire length on LAYER met2 = 4081 um.                                                           
Total wire length on LAYER met3 = 52 um.                                                             
Total wire length on LAYER met4 = 0 um.                                                              
Total wire length on LAYER met5 = 0 um.                                                              
Total number of vias = 2164.                                                                         
Up-via summary (total 2164):                                                                         
                                                                                                     
-----------------------                                                                              
FR_MASTERSLICE       0                                                                               
li1    1115                                                                                          
met1    1033                                                                                         
met2      16                                                                                         
met3       0                                                                                         
met4       0                                                                                         
-----------------------                                                                              
2164                                                                                                 
                                                                                                     
                                                                                                     
[INFO DRT-0198] Complete detail routing.                                                             
Total wire length = 8809 um.                                                                         
Total wire length on LAYER li1 = 0 um.                                                               
Total wire length on LAYER met1 = 4674 um.                                                           
Total wire length on LAYER met2 = 4081 um.                                                           
Total wire length on LAYER met3 = 52 um.                                                             
Total wire length on LAYER met4 = 0 um.                                                              
Total wire length on LAYER met5 = 0 um.                                                              
Total number of vias = 2164.                                                                         
Up-via summary (total 2164):                                                                         
                                                                                                     
-----------------------                                                                              
FR_MASTERSLICE       0                                                                               
li1    1115                                                                                          
met1    1033                                                                                         
met2      16                                                                                         
met3       0                                                                                         
met4       0                                                                                         
-----------------------                                                                              
2164                                                                                                 
                                                                                                     
                                                                                                     
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:10, memory = 570.49 (MB), peak = 570.49    
(MB)                                                                                                 
                                                                                                     
[INFO DRT-0180] Post processing.                                                                     
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                               130     487.97                                               
Tap cell                                469     586.81                                               
Buffer                                    2       7.51                                               
Timing Repair Buffer                     81     644.37                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2114.53                                               
Total                                   927    3856.20                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/66-openroad-detailedrouting/mult8_2bit
s_1op_e17683.odb'…                                                                                   
Writing netlist to                                                                                   
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/66-openroad-detailedrouting/mult8_2bit
s_1op_e17683.nl.v'…                                                                                  
Writing powered netlist to                                                                           
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/66-openroad-detailedrouting/mult8_2bit
s_1op_e17683.pnl.v'…                                                                                 
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/66-openroad-detailedrouting/mult8_2bit
s_1op_e17683.def'…                                                                                   
Writing timing constraints to                                                                        
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/66-openroad-detailedrouting/mult8_2bit
s_1op_e17683.sdc'…                                                                                   
──────────────────────────────────────── Remove Obstructions ────────────────────────────────────────
[15:10:07] VERBOSE  Running 'Odb.RemoveRoutingObstructions' at                           step.py:1122
                    'runs/mult8_2bits_1op_e17683/67-odb-removeroutingobstructions'…                  
[15:10:07] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping                        odb.py:533
                    'Odb.RemoveRoutingObstructions'…                                                 
────────────────────────────────────────── Check Antennas ───────────────────────────────────────────
[15:10:07] VERBOSE  Running 'OpenROAD.CheckAntennas-1' at                                step.py:1122
                    'runs/mult8_2bits_1op_e17683/68-openroad-checkantennas-1'…                       
[15:10:07] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/68-openroad-checkantennas-1/openroad-ch             
                    eckantennas-1.log'…                                                              
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/66-openroad-detailedrouting/mult8_2bit
s_1op_e17683.odb'…                                                                                   
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:10:08] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:10:08] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:10:08] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:10:08] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
┏━━━━━━━┳━━━━━━━━━┳━━━━━━━━━━┳━━━━━━┳━━━━━━━━━┳━━━━━━━┓
┃ P / R ┃ Partial ┃ Required ┃ Net  ┃ Pin     ┃ Layer ┃
┡━━━━━━━╇━━━━━━━━━╇━━━━━━━━━━╇━━━━━━╇━━━━━━━━━╇━━━━━━━┩
│ 1.53  │ 614.00  │ 400.00   │ net9 │ _469_/B │ met1  │
└───────┴─────────┴──────────┴──────┴─────────┴───────┘
──────────────────────────────────── Routing Design Rule Checker ────────────────────────────────────
[15:10:08] VERBOSE  Running 'Checker.TrDRC' at                                           step.py:1122
                    'runs/mult8_2bits_1op_e17683/69-checker-trdrc'…                                  
[15:10:08] INFO     Check for Routing DRC errors clear.                                checker.py:132
───────────────────────────────────── Report Disconnected Pins ──────────────────────────────────────
[15:10:08] VERBOSE  Running 'Odb.ReportDisconnectedPins' at                              step.py:1122
                    'runs/mult8_2bits_1op_e17683/70-odb-reportdisconnectedpins'…                     
[15:10:08] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/70-odb-reportdisconnectedpins/odb-repor             
                    tdisconnectedpins.log'…                                                          
Found 0 disconnected pin(s), of which 0 are critical.                                                
───────────────────────────────────── Disconnected Pins Checker ─────────────────────────────────────
[15:10:10] VERBOSE  Running 'Checker.DisconnectedPins' at                                step.py:1122
                    'runs/mult8_2bits_1op_e17683/71-checker-disconnectedpins'…                       
[15:10:10] INFO     Check for critical disconnected pins clear.                        checker.py:132
──────────────────────────────────────── Report Wire Length ─────────────────────────────────────────
[15:10:10] VERBOSE  Running 'Odb.ReportWireLength' at                                    step.py:1122
                    'runs/mult8_2bits_1op_e17683/72-odb-reportwirelength'…                           
[15:10:10] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/72-odb-reportwirelength/odb-reportwirel             
                    ength.log'…                                                                      
─────────────────────────────────── Wire Length Threshold Checker ───────────────────────────────────
[15:10:11] VERBOSE  Running 'Checker.WireLength' at                                      step.py:1122
                    'runs/mult8_2bits_1op_e17683/73-checker-wirelength'…                             
[15:10:11] WARNING  Threshold for Threshold-surpassing long wires is not set. The      checker.py:109
                    checker will be skipped.                                                         
────────────────────────────────────────── Fill Insertion ───────────────────────────────────────────
[15:10:11] VERBOSE  Running 'OpenROAD.FillInsertion' at                                  step.py:1122
                    'runs/mult8_2bits_1op_e17683/74-openroad-fillinsertion'…                         
[15:10:11] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/74-openroad-fillinsertion/openroad-fill             
                    insertion.log'…                                                                  
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/70-odb-reportdisconnectedpins/mult8_2b
its_1op_e17683.odb'…                                                                                 
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:10:12] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:10:12] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:10:12] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:10:12] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
sky130_ef_sc_hd__decap_12 sky130_fd_sc_hd__decap_8 sky130_fd_sc_hd__decap_6 sky130_fd_sc_hd__decap_4 
sky130_fd_sc_hd__decap_3 sky130_fd_sc_hd__fill*                                                      
[INFO DPL-0001] Placed 2720 filler instances.                                                        
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                              2850   29976.25                                               
Tap cell                                469     586.81                                               
Buffer                                    2       7.51                                               
Timing Repair Buffer                     81     644.37                                               
Inverter                                  4      15.01                                               
Multi-Input combinational cell          241    2114.53                                               
Total                                  3647   33344.48                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/74-openroad-fillinsertion/mult8_2bits_
1op_e17683.odb'…                                                                                     
Writing netlist to                                                                                   
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/74-openroad-fillinsertion/mult8_2bits_
1op_e17683.nl.v'…                                                                                    
Writing powered netlist to                                                                           
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/74-openroad-fillinsertion/mult8_2bits_
1op_e17683.pnl.v'…                                                                                   
Writing layout to                                                                                    
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/74-openroad-fillinsertion/mult8_2bits_
1op_e17683.def'…                                                                                     
Writing timing constraints to                                                                        
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/74-openroad-fillinsertion/mult8_2bits_
1op_e17683.sdc'…                                                                                     
────────────────────────────────── Generate Cell Frequency Tables ───────────────────────────────────
[15:10:13] VERBOSE  Running 'Odb.CellFrequencyTables' at                                 step.py:1122
                    'runs/mult8_2bits_1op_e17683/75-odb-cellfrequencytables'…                        
[15:10:13] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/75-odb-cellfrequencytables/buffer_list.             
                    txt'…                                                                            
sky130_fd_sc_hd__buf_1                                                                               
sky130_fd_sc_hd__buf_12                                                                              
sky130_fd_sc_hd__buf_16                                                                              
sky130_fd_sc_hd__buf_2                                                                               
sky130_fd_sc_hd__buf_4                                                                               
sky130_fd_sc_hd__buf_6                                                                               
sky130_fd_sc_hd__buf_8                                                                               
sky130_fd_sc_hd__bufbuf_16                                                                           
sky130_fd_sc_hd__bufbuf_8                                                                            
sky130_fd_sc_hd__clkbuf_1                                                                            
sky130_fd_sc_hd__clkbuf_16                                                                           
sky130_fd_sc_hd__clkbuf_2                                                                            
sky130_fd_sc_hd__clkbuf_4                                                                            
sky130_fd_sc_hd__clkbuf_8                                                                            
sky130_fd_sc_hd__clkdlybuf4s15_1                                                                     
sky130_fd_sc_hd__clkdlybuf4s15_2                                                                     
sky130_fd_sc_hd__clkdlybuf4s18_1                                                                     
sky130_fd_sc_hd__clkdlybuf4s18_2                                                                     
sky130_fd_sc_hd__clkdlybuf4s25_1                                                                     
sky130_fd_sc_hd__clkdlybuf4s25_2                                                                     
sky130_fd_sc_hd__clkdlybuf4s50_1                                                                     
sky130_fd_sc_hd__clkdlybuf4s50_2                                                                     
sky130_fd_sc_hd__dlygate4sd1_1                                                                       
sky130_fd_sc_hd__dlygate4sd2_1                                                                       
sky130_fd_sc_hd__dlygate4sd3_1                                                                       
sky130_fd_sc_hd__dlymetal6s2s_1                                                                      
sky130_fd_sc_hd__dlymetal6s4s_1                                                                      
sky130_fd_sc_hd__dlymetal6s6s_1                                                                      
sky130_fd_sc_hd__lpflow_clkbufkapwr_1                                                                
sky130_fd_sc_hd__lpflow_clkbufkapwr_16                                                               
sky130_fd_sc_hd__lpflow_clkbufkapwr_2                                                                
sky130_fd_sc_hd__lpflow_clkbufkapwr_4                                                                
sky130_fd_sc_hd__lpflow_clkbufkapwr_8                                                                
sky130_fd_sc_hd__probe_p_8                                                                           
sky130_fd_sc_hd__probec_p_8                                                                          
[15:10:14] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/75-odb-cellfrequencytables/odb-cellfreq             
                    uencytables.log'…                                                                
Cells by Master                                                                                      
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━┓                     
┃ Cell                                                           ┃ Count       ┃                     
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━┩                     
│ sky130_ef_sc_hd__decap_12                                      │ 1653        │                     
│ sky130_fd_sc_hd__a211o_1                                       │ 1           │                     
│ sky130_fd_sc_hd__a211oi_1                                      │ 2           │                     
│ sky130_fd_sc_hd__a211oi_2                                      │ 1           │                     
│ sky130_fd_sc_hd__a21bo_1                                       │ 2           │                     
│ sky130_fd_sc_hd__a21o_1                                        │ 8           │                     
│ sky130_fd_sc_hd__a21oi_1                                       │ 10          │                     
│ sky130_fd_sc_hd__a21oi_2                                       │ 1           │                     
│ sky130_fd_sc_hd__a221o_1                                       │ 2           │                     
│ sky130_fd_sc_hd__a22o_1                                        │ 7           │                     
│ sky130_fd_sc_hd__a22o_4                                        │ 1           │                     
│ sky130_fd_sc_hd__a22oi_1                                       │ 4           │                     
│ sky130_fd_sc_hd__a22oi_2                                       │ 1           │                     
│ sky130_fd_sc_hd__a2bb2o_1                                      │ 1           │                     
│ sky130_fd_sc_hd__a2bb2o_4                                      │ 2           │                     
│ sky130_fd_sc_hd__a311o_1                                       │ 1           │                     
│ sky130_fd_sc_hd__a31o_1                                        │ 2           │                     
│ sky130_fd_sc_hd__a31o_4                                        │ 1           │                     
│ sky130_fd_sc_hd__a31oi_2                                       │ 1           │                     
│ sky130_fd_sc_hd__a31oi_4                                       │ 1           │                     
│ sky130_fd_sc_hd__a32o_1                                        │ 1           │                     
│ sky130_fd_sc_hd__a32o_2                                        │ 1           │                     
│ sky130_fd_sc_hd__a41o_1                                        │ 2           │                     
│ sky130_fd_sc_hd__and2_1                                        │ 11          │                     
│ sky130_fd_sc_hd__and2b_1                                       │ 3           │                     
│ sky130_fd_sc_hd__and3_1                                        │ 13          │                     
│ sky130_fd_sc_hd__and3b_1                                       │ 2           │                     
│ sky130_fd_sc_hd__and4_1                                        │ 15          │                     
│ sky130_fd_sc_hd__and4bb_1                                      │ 2           │                     
│ sky130_fd_sc_hd__buf_1                                         │ 10          │                     
│ sky130_fd_sc_hd__buf_2                                         │ 16          │                     
│ sky130_fd_sc_hd__buf_4                                         │ 6           │                     
│ sky130_fd_sc_hd__buf_6                                         │ 11          │                     
│ sky130_fd_sc_hd__buf_8                                         │ 7           │                     
│ sky130_fd_sc_hd__clkbuf_1                                      │ 7           │                     
│ sky130_fd_sc_hd__clkbuf_2                                      │ 3           │                     
│ sky130_fd_sc_hd__clkbuf_4                                      │ 4           │                     
│ sky130_fd_sc_hd__decap_3                                       │ 203         │                     
│ sky130_fd_sc_hd__decap_4                                       │ 90          │                     
│ sky130_fd_sc_hd__decap_6                                       │ 326         │                     
│ sky130_fd_sc_hd__decap_8                                       │ 76          │                     
│ sky130_fd_sc_hd__dlygate4sd1_1                                 │ 13          │                     
│ sky130_fd_sc_hd__dlymetal6s2s_1                                │ 6           │                     
│ sky130_fd_sc_hd__fill_1                                        │ 415         │                     
│ sky130_fd_sc_hd__fill_2                                        │ 87          │                     
│ sky130_fd_sc_hd__inv_2                                         │ 4           │                     
│ sky130_fd_sc_hd__mux2_1                                        │ 1           │                     
│ sky130_fd_sc_hd__mux2_4                                        │ 1           │                     
│ sky130_fd_sc_hd__nand2_1                                       │ 19          │                     
│ sky130_fd_sc_hd__nand2_4                                       │ 1           │                     
│ sky130_fd_sc_hd__nand2b_1                                      │ 2           │                     
│ sky130_fd_sc_hd__nand3_1                                       │ 5           │                     
│ sky130_fd_sc_hd__nand3_2                                       │ 1           │                     
│ sky130_fd_sc_hd__nand4_1                                       │ 2           │                     
│ sky130_fd_sc_hd__nand4_2                                       │ 4           │                     
│ sky130_fd_sc_hd__nand4_4                                       │ 2           │                     
│ sky130_fd_sc_hd__nor2_1                                        │ 22          │                     
│ sky130_fd_sc_hd__nor2_4                                        │ 1           │                     
│ sky130_fd_sc_hd__nor3_1                                        │ 1           │                     
│ sky130_fd_sc_hd__o2111a_1                                      │ 2           │                     
│ sky130_fd_sc_hd__o211a_1                                       │ 8           │                     
│ sky130_fd_sc_hd__o211a_4                                       │ 1           │                     
│ sky130_fd_sc_hd__o211ai_4                                      │ 1           │                     
│ sky130_fd_sc_hd__o21a_1                                        │ 3           │                     
│ sky130_fd_sc_hd__o21ai_1                                       │ 1           │                     
│ sky130_fd_sc_hd__o21ai_2                                       │ 1           │                     
│ sky130_fd_sc_hd__o21ba_1                                       │ 1           │                     
│ sky130_fd_sc_hd__o21bai_2                                      │ 1           │                     
│ sky130_fd_sc_hd__o22ai_1                                       │ 1           │                     
│ sky130_fd_sc_hd__o311a_4                                       │ 1           │                     
│ sky130_fd_sc_hd__o31a_1                                        │ 1           │                     
│ sky130_fd_sc_hd__o31ai_1                                       │ 1           │                     
│ sky130_fd_sc_hd__o31ai_4                                       │ 1           │                     
│ sky130_fd_sc_hd__or2_1                                         │ 5           │                     
│ sky130_fd_sc_hd__or2_4                                         │ 3           │                     
│ sky130_fd_sc_hd__or3_1                                         │ 1           │                     
│ sky130_fd_sc_hd__or3_4                                         │ 2           │                     
│ sky130_fd_sc_hd__or3b_1                                        │ 1           │                     
│ sky130_fd_sc_hd__or3b_4                                        │ 1           │                     
│ sky130_fd_sc_hd__or4_4                                         │ 2           │                     
│ sky130_fd_sc_hd__or4bb_1                                       │ 1           │                     
│ sky130_fd_sc_hd__or4bb_4                                       │ 2           │                     
│ sky130_fd_sc_hd__tapvpwrvgnd_1                                 │ 469         │                     
│ sky130_fd_sc_hd__xnor2_1                                       │ 16          │                     
│ sky130_fd_sc_hd__xnor2_2                                       │ 11          │                     
│ sky130_fd_sc_hd__xnor2_4                                       │ 1           │                     
│ sky130_fd_sc_hd__xor2_1                                        │ 3           │                     
│ sky130_fd_sc_hd__xor2_2                                        │ 7           │                     
└────────────────────────────────────────────────────────────────┴─────────────┘                     
Cells by Function                                                                                    
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━┓                     
┃ Cell Function                                                 ┃ Count        ┃                     
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━┩                     
│ sky130_ef_sc_hd__decap                                        │ 1653         │                     
│ sky130_fd_sc_hd__a211o                                        │ 1            │                     
│ sky130_fd_sc_hd__a211oi                                       │ 3            │                     
│ sky130_fd_sc_hd__a21bo                                        │ 2            │                     
│ sky130_fd_sc_hd__a21o                                         │ 8            │                     
│ sky130_fd_sc_hd__a21oi                                        │ 11           │                     
│ sky130_fd_sc_hd__a221o                                        │ 2            │                     
│ sky130_fd_sc_hd__a22o                                         │ 8            │                     
│ sky130_fd_sc_hd__a22oi                                        │ 5            │                     
│ sky130_fd_sc_hd__a2bb2o                                       │ 3            │                     
│ sky130_fd_sc_hd__a311o                                        │ 1            │                     
│ sky130_fd_sc_hd__a31o                                         │ 3            │                     
│ sky130_fd_sc_hd__a31oi                                        │ 2            │                     
│ sky130_fd_sc_hd__a32o                                         │ 2            │                     
│ sky130_fd_sc_hd__a41o                                         │ 2            │                     
│ sky130_fd_sc_hd__and2                                         │ 11           │                     
│ sky130_fd_sc_hd__and2b                                        │ 3            │                     
│ sky130_fd_sc_hd__and3                                         │ 13           │                     
│ sky130_fd_sc_hd__and3b                                        │ 2            │                     
│ sky130_fd_sc_hd__and4                                         │ 15           │                     
│ sky130_fd_sc_hd__and4bb                                       │ 2            │                     
│ sky130_fd_sc_hd__buf                                          │ 50           │                     
│ sky130_fd_sc_hd__clkbuf                                       │ 14           │                     
│ sky130_fd_sc_hd__decap                                        │ 695          │                     
│ sky130_fd_sc_hd__dlygate4sd1                                  │ 13           │                     
│ sky130_fd_sc_hd__dlymetal6s2s                                 │ 6            │                     
│ sky130_fd_sc_hd__fill                                         │ 502          │                     
│ sky130_fd_sc_hd__inv                                          │ 4            │                     
│ sky130_fd_sc_hd__mux2                                         │ 2            │                     
│ sky130_fd_sc_hd__nand2                                        │ 20           │                     
│ sky130_fd_sc_hd__nand2b                                       │ 2            │                     
│ sky130_fd_sc_hd__nand3                                        │ 6            │                     
│ sky130_fd_sc_hd__nand4                                        │ 8            │                     
│ sky130_fd_sc_hd__nor2                                         │ 23           │                     
│ sky130_fd_sc_hd__nor3                                         │ 1            │                     
│ sky130_fd_sc_hd__o2111a                                       │ 2            │                     
│ sky130_fd_sc_hd__o211a                                        │ 9            │                     
│ sky130_fd_sc_hd__o211ai                                       │ 1            │                     
│ sky130_fd_sc_hd__o21a                                         │ 3            │                     
│ sky130_fd_sc_hd__o21ai                                        │ 2            │                     
│ sky130_fd_sc_hd__o21ba                                        │ 1            │                     
│ sky130_fd_sc_hd__o21bai                                       │ 1            │                     
│ sky130_fd_sc_hd__o22ai                                        │ 1            │                     
│ sky130_fd_sc_hd__o311a                                        │ 1            │                     
│ sky130_fd_sc_hd__o31a                                         │ 1            │                     
│ sky130_fd_sc_hd__o31ai                                        │ 2            │                     
│ sky130_fd_sc_hd__or2                                          │ 8            │                     
│ sky130_fd_sc_hd__or3                                          │ 3            │                     
│ sky130_fd_sc_hd__or3b                                         │ 2            │                     
│ sky130_fd_sc_hd__or4                                          │ 2            │                     
│ sky130_fd_sc_hd__or4bb                                        │ 3            │                     
│ sky130_fd_sc_hd__tapvpwrvgnd                                  │ 469          │                     
│ sky130_fd_sc_hd__xnor2                                        │ 28           │                     
│ sky130_fd_sc_hd__xor2                                         │ 10           │                     
└───────────────────────────────────────────────────────────────┴──────────────┘                     
Cells by SCL                                                                                         
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━┓                     
┃ SCL                                                   ┃ Count                ┃                     
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━┩                     
│ sky130_ef_sc_hd                                       │ 1653                 │                     
│ sky130_fd_sc_hd                                       │ 1994                 │                     
└───────────────────────────────────────────────────────┴──────────────────────┘                     
Buffers by Cell Master                                                                               
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━┓                     
┃ Buffer                                                         ┃ Count       ┃                     
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━┩                     
│ sky130_fd_sc_hd__buf_1                                         │ 10          │                     
│ sky130_fd_sc_hd__buf_2                                         │ 16          │                     
│ sky130_fd_sc_hd__buf_4                                         │ 6           │                     
│ sky130_fd_sc_hd__buf_6                                         │ 11          │                     
│ sky130_fd_sc_hd__buf_8                                         │ 7           │                     
│ sky130_fd_sc_hd__clkbuf_1                                      │ 7           │                     
│ sky130_fd_sc_hd__clkbuf_2                                      │ 3           │                     
│ sky130_fd_sc_hd__clkbuf_4                                      │ 4           │                     
│ sky130_fd_sc_hd__dlygate4sd1_1                                 │ 13          │                     
│ sky130_fd_sc_hd__dlymetal6s2s_1                                │ 6           │                     
└────────────────────────────────────────────────────────────────┴─────────────┘                     
──────────────────────────── Parasitic Resistance/Capacitance Extraction ────────────────────────────
[15:10:15] VERBOSE  Running 'OpenROAD.RCX' at                                            step.py:1122
                    'runs/mult8_2bits_1op_e17683/76-openroad-rcx'…                                   
[15:10:15] INFO     Running RCX for corners matching nom_*                           openroad.py:1753
                    (/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/7                 
                    6-openroad-rcx/nom/rcx.log)…                                                     
[15:10:15] INFO     Running RCX for corners matching max_*                           openroad.py:1753
                    (/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/7                 
                    6-openroad-rcx/max/rcx.log)…                                                     
[15:10:15] INFO     Running RCX for corners matching min_*                           openroad.py:1753
                    (/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/7                 
                    6-openroad-rcx/min/rcx.log)…                                                     
[15:10:15] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/76-openroad-rcx/nom/rcx.log'…                       
[15:10:15] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/76-openroad-rcx/max/rcx.log'…                       
[15:10:15] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/76-openroad-rcx/min/rcx.log'…                       
[15:10:16] INFO     Finished RCX for corners matching max_*.                         openroad.py:1762
[15:10:16] INFO     Finished RCX for corners matching min_*.                         openroad.py:1762
[15:10:16] INFO     Finished RCX for corners matching nom_*.                         openroad.py:1762
───────────────────────────────── Static Timing Analysis (Post-PnR) ─────────────────────────────────
[15:10:16] VERBOSE  Running 'OpenROAD.STAPostPNR' at                                     step.py:1122
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr'…                            
[15:10:16] INFO     Starting STA for the nom_tt_025C_1v80 timing corner…              openroad.py:561
[15:10:16] INFO     Starting STA for the nom_ss_100C_1v60 timing corner…              openroad.py:561
[15:10:17] INFO     Starting STA for the nom_ff_n40C_1v95 timing corner…              openroad.py:561
[15:10:17] INFO     Starting STA for the min_tt_025C_1v80 timing corner…              openroad.py:561
[15:10:17] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/nom_tt_025C_1v80             
                    /sta.log'…                                                                       
[15:10:17] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/nom_ss_100C_1v60             
                    /sta.log'…                                                                       
[15:10:17] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/min_tt_025C_1v80             
                    /sta.log'…                                                                       
[15:10:17] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/nom_ff_n40C_1v95             
                    /sta.log'…                                                                       
[15:10:18] INFO     Finished STA for the min_tt_025C_1v80 timing corner.              openroad.py:576
[15:10:18] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/min_tt_025C_1v80             
                    /filter_unannotated.log'…                                                        
[15:10:18] INFO     Finished STA for the nom_ff_n40C_1v95 timing corner.              openroad.py:576
[15:10:18] INFO     Finished STA for the nom_tt_025C_1v80 timing corner.              openroad.py:576
[15:10:18] INFO     Finished STA for the nom_ss_100C_1v60 timing corner.              openroad.py:576
[15:10:18] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/nom_ff_n40C_1v95             
                    /filter_unannotated.log'…                                                        
[15:10:18] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/nom_ss_100C_1v60             
                    /filter_unannotated.log'…                                                        
[15:10:18] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/nom_tt_025C_1v80             
                    /filter_unannotated.log'…                                                        
[15:10:19] INFO     Starting STA for the min_ss_100C_1v60 timing corner…              openroad.py:561
[15:10:19] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/min_ss_100C_1v60             
                    /sta.log'…                                                                       
[15:10:19] INFO     Starting STA for the min_ff_n40C_1v95 timing corner…              openroad.py:561
[15:10:19] INFO     Starting STA for the max_tt_025C_1v80 timing corner…              openroad.py:561
[15:10:19] INFO     Starting STA for the max_ss_100C_1v60 timing corner…              openroad.py:561
[15:10:19] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/min_ff_n40C_1v95             
                    /sta.log'…                                                                       
[15:10:19] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/max_tt_025C_1v80             
                    /sta.log'…                                                                       
[15:10:19] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/max_ss_100C_1v60             
                    /sta.log'…                                                                       
[15:10:21] INFO     Finished STA for the min_ss_100C_1v60 timing corner.              openroad.py:576
[15:10:21] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/min_ss_100C_1v60             
                    /filter_unannotated.log'…                                                        
[15:10:21] INFO     Finished STA for the max_tt_025C_1v80 timing corner.              openroad.py:576
[15:10:21] INFO     Finished STA for the min_ff_n40C_1v95 timing corner.              openroad.py:576
[15:10:21] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/max_tt_025C_1v80             
                    /filter_unannotated.log'…                                                        
[15:10:21] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/min_ff_n40C_1v95             
                    /filter_unannotated.log'…                                                        
[15:10:21] INFO     Finished STA for the max_ss_100C_1v60 timing corner.              openroad.py:576
[15:10:21] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/max_ss_100C_1v60             
                    /filter_unannotated.log'…                                                        
[15:10:22] INFO     Starting STA for the max_ff_n40C_1v95 timing corner…              openroad.py:561
[15:10:22] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/max_ff_n40C_1v95             
                    /sta.log'…                                                                       
[15:10:23] INFO     Finished STA for the max_ff_n40C_1v95 timing corner.              openroad.py:576
[15:10:23] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/77-openroad-stapostpnr/max_ff_n40C_1v95             
                    /filter_unannotated.log'…                                                        
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┓
┃                      ┃     ┃     ┃      ┃     ┃ of   ┃     ┃      ┃     ┃      ┃ of  ┃      ┃     ┃
┃                      ┃     ┃ Reg ┃      ┃     ┃ whi… ┃     ┃ Reg  ┃     ┃      ┃ wh… ┃      ┃     ┃
┃                      ┃ Ho… ┃ to  ┃      ┃ Ho… ┃ reg  ┃ Se… ┃ to   ┃     ┃ Set… ┃ reg ┃ Max  ┃ Max ┃
┃                      ┃ Wo… ┃ Reg ┃ Hold ┃ Vio ┃ to   ┃ Wo… ┃ Reg  ┃ Se… ┃ Vio  ┃ to  ┃ Cap  ┃ Sl… ┃
┃ Corner/Group         ┃ Sl… ┃ Pa… ┃ TNS  ┃ Co… ┃ reg  ┃ Sl… ┃ Pat… ┃ TNS ┃ Cou… ┃ reg ┃ Vio… ┃ Vi… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━┩
│ Overall              │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ -1… │ N/A  │ -1… │ 30   │ 0   │ 0    │ 0   │
│ nom_tt_025C_1v80     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ 1.… │ N/A  │ 0.… │ 0    │ 0   │ 0    │ 0   │
│ nom_ss_100C_1v60     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ -1… │ N/A  │ -1… │ 10   │ 0   │ 0    │ 0   │
│ nom_ff_n40C_1v95     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ 3.… │ N/A  │ 0.… │ 0    │ 0   │ 0    │ 0   │
│ min_tt_025C_1v80     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ 1.… │ N/A  │ 0.… │ 0    │ 0   │ 0    │ 0   │
│ min_ss_100C_1v60     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ -1… │ N/A  │ -9… │ 10   │ 0   │ 0    │ 0   │
│ min_ff_n40C_1v95     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ 3.… │ N/A  │ 0.… │ 0    │ 0   │ 0    │ 0   │
│ max_tt_025C_1v80     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ 1.… │ N/A  │ 0.… │ 0    │ 0   │ 0    │ 0   │
│ max_ss_100C_1v60     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ -1… │ N/A  │ -1… │ 10   │ 0   │ 0    │ 0   │
│ max_ff_n40C_1v95     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ 3.… │ N/A  │ 0.… │ 0    │ 0   │ 0    │ 0   │
└──────────────────────┴─────┴─────┴──────┴─────┴──────┴─────┴──────┴─────┴──────┴─────┴──────┴─────┘
────────────────────────────────────── Generate IR Drop Report ──────────────────────────────────────
[15:10:25] VERBOSE  Running 'OpenROAD.IRDropReport' at                                   step.py:1122
                    'runs/mult8_2bits_1op_e17683/78-openroad-irdropreport'…                          
[15:10:25] WARNING  'VSRC_LOC_FILES' was not given a value, which may make the       openroad.py:1853
                    results of IR drop analysis inaccurate. If you are not                           
                    integrating a top-level chip for manufacture, you may ignore                     
                    this warning, otherwise, see the documentation for                               
                    'VSRC_LOC_FILES'.                                                                
[15:10:25] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/78-openroad-irdropreport/openroad-irdro             
                    preport.log'…                                                                    
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/75-odb-cellfrequencytables/mult8_2bits
_1op_e17683.odb'…                                                                                    
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[15:10:26] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[15:10:26] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[15:10:26] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[15:10:27] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting RC values…                                                                            
[INFO] Using voltage extracted from lib (1.8000000000V) for power nets and 0V for ground nets…       
[15:10:27] VERBOSE  [INFO PSM-0040] All shapes on net VPWR are connected.            openroad.py:1865
                    ########## IR report #################                                           
                    Net              : VPWR                                                          
                    Corner           : nom_tt_025C_1v80                                              
                    Supply voltage   : 1.80e+00 V                                                    
                    Worstcase voltage: 1.80e+00 V                                                    
                    Average voltage  : 1.80e+00 V                                                    
                    Average IR drop  : 1.96e-05 V                                                    
                    Worstcase IR drop: 2.74e-04 V                                                    
                    Percentage drop  : 0.02 %                                                        
                    ######################################                                           
                    [INFO PSM-0040] All shapes on net VGND are connected.                            
                    ########## IR report #################                                           
                    Net              : VGND                                                          
                    Corner           : nom_tt_025C_1v80                                              
                    Supply voltage   : 0.00e+00 V                                                    
                    Worstcase voltage: 2.84e-04 V                                                    
                    Average voltage  : 2.04e-05 V                                                    
                    Average IR drop  : 2.04e-05 V                                                    
                    Worstcase IR drop: 2.84e-04 V                                                    
                    Percentage drop  : 0.02 %                                                        
                    ######################################                                           
                                                                                                     
───────────────────────────────────── GDSII Stream Out (Magic) ──────────────────────────────────────
[15:10:27] VERBOSE  Running 'Magic.StreamOut' at                                         step.py:1122
                    'runs/mult8_2bits_1op_e17683/79-magic-streamout'…                                
[15:10:27] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/79-magic-streamout/magic-streamout.log'             
                    …                                                                                
                                                                                                     
Magic 8.3 revision 489 - Compiled on Thu Aug 22 13:45:15 UTC 2024.                                   
Starting magic under Tcl interpreter                                                                 
Using the terminal as the console.                                                                   
Using NULL graphics device.                                                                          
Processing system .magicrc file                                                                      
Sourcing design .magicrc for technology sky130A ...                                                  
2 Magic internal units = 1 Lambda                                                                    
Input style sky130(): scaleFactor=2, multiplier=2                                                    
The following types are not handled by extraction and will be treated as non-electrical types:       
ubm                                                                                                  
Scaled tech values by 2 / 1 to match internal grid scaling                                           
Loading sky130A Device Generator Menu ...                                                            
Loading                                                                                              
"/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/magic/wrapper.tcl" from command line.                                                       
> gds read                                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                                               
Warning: Calma reading is not undoable!  I hope that's OK.                                           
Library written using GDS-II Release 3.0                                                             
Library name: sky130_fd_sc_hd                                                                        
Reading "sky130_fd_sc_hd__or4bb_4".                                                                  
Reading "sky130_fd_sc_hd__probe_p_8".                                                                
Reading "sky130_fd_sc_hd__probec_p_8".                                                               
Reading "sky130_fd_sc_hd__sdfbbn_1".                                                                 
Reading "sky130_fd_sc_hd__sdfsbp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfsbp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfrtp_4".                                                                 
Reading "sky130_fd_sc_hd__sdfrtp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfrtp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfrtn_1".                                                                 
Reading "sky130_fd_sc_hd__sdfrbp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfrbp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfbbp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfbbn_2".                                                                 
Reading "sky130_fd_sc_hd__sdfstp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfstp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfstp_4".                                                                 
Reading "sky130_fd_sc_hd__sdfxbp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfxbp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfxtp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfxtp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfxtp_4".                                                                 
Reading "sky130_fd_sc_hd__sdlclkp_1".                                                                
Reading "sky130_fd_sc_hd__sdlclkp_2".                                                                
Reading "sky130_fd_sc_hd__sdlclkp_4".                                                                
Reading "sky130_fd_sc_hd__sedfxbp_1".                                                                
Reading "sky130_fd_sc_hd__sedfxbp_2".                                                                
Reading "sky130_fd_sc_hd__sedfxtp_1".                                                                
Reading "sky130_fd_sc_hd__sedfxtp_2".                                                                
Reading "sky130_fd_sc_hd__sedfxtp_4".                                                                
Reading "sky130_fd_sc_hd__tap_1".                                                                    
Reading "sky130_fd_sc_hd__tap_2".                                                                    
Reading "sky130_fd_sc_hd__xor2_1".                                                                   
Reading "sky130_fd_sc_hd__xnor3_4".                                                                  
Reading "sky130_fd_sc_hd__xnor3_2".                                                                  
Reading "sky130_fd_sc_hd__xnor3_1".                                                                  
Reading "sky130_fd_sc_hd__xnor2_4".                                                                  
Reading "sky130_fd_sc_hd__xnor2_2".                                                                  
Reading "sky130_fd_sc_hd__xnor2_1".                                                                  
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".                                                            
Reading "sky130_fd_sc_hd__tapvgnd_1".                                                                
Reading "sky130_fd_sc_hd__tapvgnd2_1".                                                               
Reading "sky130_fd_sc_hd__xor2_2".                                                                   
Reading "sky130_fd_sc_hd__xor2_4".                                                                   
Reading "sky130_fd_sc_hd__xor3_1".                                                                   
Reading "sky130_fd_sc_hd__xor3_2".                                                                   
Reading "sky130_fd_sc_hd__xor3_4".                                                                   
Reading "sky130_fd_sc_hd__o41a_4".                                                                   
Reading "sky130_fd_sc_hd__o41ai_1".                                                                  
Reading "sky130_fd_sc_hd__o41ai_2".                                                                  
Reading "sky130_fd_sc_hd__o41ai_4".                                                                  
Reading "sky130_fd_sc_hd__o211a_1".                                                                  
Reading "sky130_fd_sc_hd__o211a_2".                                                                  
Reading "sky130_fd_sc_hd__o211a_4".                                                                  
Reading "sky130_fd_sc_hd__o211ai_1".                                                                 
Reading "sky130_fd_sc_hd__o211ai_2".                                                                 
Reading "sky130_fd_sc_hd__o211ai_4".                                                                 
Reading "sky130_fd_sc_hd__o221a_1".                                                                  
Reading "sky130_fd_sc_hd__o221a_2".                                                                  
Reading "sky130_fd_sc_hd__o221a_4".                                                                  
Reading "sky130_fd_sc_hd__o221ai_1".                                                                 
Reading "sky130_fd_sc_hd__o221ai_2".                                                                 
Reading "sky130_fd_sc_hd__o221ai_4".                                                                 
Reading "sky130_fd_sc_hd__o2111a_4".                                                                 
Reading "sky130_fd_sc_hd__o2111a_2".                                                                 
Reading "sky130_fd_sc_hd__o2111a_1".                                                                 
Reading "sky130_fd_sc_hd__o311ai_4".                                                                 
Reading "sky130_fd_sc_hd__o311ai_2".                                                                 
Reading "sky130_fd_sc_hd__o311ai_1".                                                                 
Reading "sky130_fd_sc_hd__o311ai_0".                                                                 
Reading "sky130_fd_sc_hd__o311a_4".                                                                  
Reading "sky130_fd_sc_hd__o311a_2".                                                                  
Reading "sky130_fd_sc_hd__o311a_1".                                                                  
Reading "sky130_fd_sc_hd__o2111ai_1".                                                                
Reading "sky130_fd_sc_hd__o2111ai_2".                                                                
Reading "sky130_fd_sc_hd__o2111ai_4".                                                                
Reading "sky130_fd_sc_hd__or2_0".                                                                    
Reading "sky130_fd_sc_hd__or2_1".                                                                    
Reading "sky130_fd_sc_hd__or2_2".                                                                    
Reading "sky130_fd_sc_hd__or2_4".                                                                    
Reading "sky130_fd_sc_hd__or2b_1".                                                                   
Reading "sky130_fd_sc_hd__or2b_2".                                                                   
Reading "sky130_fd_sc_hd__or2b_4".                                                                   
Reading "sky130_fd_sc_hd__or3_1".                                                                    
Reading "sky130_fd_sc_hd__or3_2".                                                                    
Reading "sky130_fd_sc_hd__or3_4".                                                                    
Reading "sky130_fd_sc_hd__or3b_1".                                                                   
Reading "sky130_fd_sc_hd__or3b_2".                                                                   
Reading "sky130_fd_sc_hd__or3b_4".                                                                   
Reading "sky130_fd_sc_hd__or4_1".                                                                    
Reading "sky130_fd_sc_hd__or4_2".                                                                    
Reading "sky130_fd_sc_hd__or4_4".                                                                    
Reading "sky130_fd_sc_hd__or4b_1".                                                                   
Reading "sky130_fd_sc_hd__or4b_2".                                                                   
Reading "sky130_fd_sc_hd__or4b_4".                                                                   
Reading "sky130_fd_sc_hd__or4bb_1".                                                                  
Reading "sky130_fd_sc_hd__or4bb_2".                                                                  
Reading "sky130_fd_sc_hd__nor3b_2".                                                                  
Reading "sky130_fd_sc_hd__nor3b_4".                                                                  
Reading "sky130_fd_sc_hd__nor4_1".                                                                   
Reading "sky130_fd_sc_hd__nor4_2".                                                                   
Reading "sky130_fd_sc_hd__nor4_4".                                                                   
Reading "sky130_fd_sc_hd__nor4b_1".                                                                  
Reading "sky130_fd_sc_hd__nor4b_2".                                                                  
Reading "sky130_fd_sc_hd__nor4b_4".                                                                  
Reading "sky130_fd_sc_hd__nor4bb_1".                                                                 
Reading "sky130_fd_sc_hd__nor4bb_2".                                                                 
Reading "sky130_fd_sc_hd__nor4bb_4".                                                                 
Moving label "k" from mvpsubdiff to ndiff in cell sky130_fd_sc_hd__nor4bb_4.                         
Reading "sky130_fd_sc_hd__o2bb2a_1".                                                                 
Reading "sky130_fd_sc_hd__o2bb2a_2".                                                                 
Reading "sky130_fd_sc_hd__o2bb2a_4".                                                                 
Reading "sky130_fd_sc_hd__o2bb2ai_1".                                                                
Reading "sky130_fd_sc_hd__o2bb2ai_2".                                                                
Reading "sky130_fd_sc_hd__o2bb2ai_4".                                                                
Reading "sky130_fd_sc_hd__o21a_1".                                                                   
Reading "sky130_fd_sc_hd__o21a_2".                                                                   
Reading "sky130_fd_sc_hd__o21ai_2".                                                                  
Reading "sky130_fd_sc_hd__o21ai_1".                                                                  
Reading "sky130_fd_sc_hd__o21ai_0".                                                                  
Reading "sky130_fd_sc_hd__o21a_4".                                                                   
Reading "sky130_fd_sc_hd__o21ba_2".                                                                  
Reading "sky130_fd_sc_hd__o21ba_1".                                                                  
Reading "sky130_fd_sc_hd__o21ai_4".                                                                  
Reading "sky130_fd_sc_hd__o21bai_2".                                                                 
Reading "sky130_fd_sc_hd__o21bai_1".                                                                 
Reading "sky130_fd_sc_hd__o21ba_4".                                                                  
Reading "sky130_fd_sc_hd__o21bai_4".                                                                 
Reading "sky130_fd_sc_hd__o22a_1".                                                                   
Reading "sky130_fd_sc_hd__o22a_2".                                                                   
Reading "sky130_fd_sc_hd__o22a_4".                                                                   
Reading "sky130_fd_sc_hd__o22ai_1".                                                                  
Reading "sky130_fd_sc_hd__o22ai_2".                                                                  
Reading "sky130_fd_sc_hd__o22ai_4".                                                                  
Reading "sky130_fd_sc_hd__o31a_1".                                                                   
Reading "sky130_fd_sc_hd__o31a_2".                                                                   
Reading "sky130_fd_sc_hd__o31a_4".                                                                   
Reading "sky130_fd_sc_hd__o31ai_1".                                                                  
Reading "sky130_fd_sc_hd__o31ai_2".                                                                  
Reading "sky130_fd_sc_hd__o31ai_4".                                                                  
Reading "sky130_fd_sc_hd__o32a_1".                                                                   
Reading "sky130_fd_sc_hd__o32a_2".                                                                   
Reading "sky130_fd_sc_hd__o32a_4".                                                                   
Reading "sky130_fd_sc_hd__o32ai_1".                                                                  
Reading "sky130_fd_sc_hd__o32ai_2".                                                                  
Reading "sky130_fd_sc_hd__o32ai_4".                                                                  
Reading "sky130_fd_sc_hd__o41a_1".                                                                   
Reading "sky130_fd_sc_hd__o41a_2".                                                                   
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1".                                         
CIF file read warning: CIF style sky130(): units rescaled by factor of 5 / 1                         
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2".                                         
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4".                                         
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4".                                                
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1".                                            
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2".                                            
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4".                                            
Reading "sky130_fd_sc_hd__nor2_2".                                                                   
Reading "sky130_fd_sc_hd__nand2_2".                                                                  
Reading "sky130_fd_sc_hd__inv_2".                                                                    
Reading "sky130_fd_sc_hd__conb_1".                                                                   
Reading "sky130_fd_sc_hd__macro_sparecell".                                                          
Reading "sky130_fd_sc_hd__maj3_1".                                                                   
Reading "sky130_fd_sc_hd__maj3_2".                                                                   
Reading "sky130_fd_sc_hd__maj3_4".                                                                   
Reading "sky130_fd_sc_hd__mux2_1".                                                                   
Reading "sky130_fd_sc_hd__mux2_2".                                                                   
Reading "sky130_fd_sc_hd__mux2_4".                                                                   
Reading "sky130_fd_sc_hd__mux2_8".                                                                   
Reading "sky130_fd_sc_hd__mux2i_1".                                                                  
Reading "sky130_fd_sc_hd__mux2i_2".                                                                  
Reading "sky130_fd_sc_hd__nand2_1".                                                                  
Reading "sky130_fd_sc_hd__nand2_4".                                                                  
Reading "sky130_fd_sc_hd__nand2_8".                                                                  
Reading "sky130_fd_sc_hd__nand2b_1".                                                                 
Reading "sky130_fd_sc_hd__mux2i_4".                                                                  
Reading "sky130_fd_sc_hd__mux4_1".                                                                   
Reading "sky130_fd_sc_hd__mux4_2".                                                                   
Reading "sky130_fd_sc_hd__mux4_4".                                                                   
Reading "sky130_fd_sc_hd__nand2b_2".                                                                 
Reading "sky130_fd_sc_hd__nand2b_4".                                                                 
Reading "sky130_fd_sc_hd__nand3_1".                                                                  
Reading "sky130_fd_sc_hd__nand3_2".                                                                  
Reading "sky130_fd_sc_hd__nand3_4".                                                                  
Reading "sky130_fd_sc_hd__nand3b_1".                                                                 
Reading "sky130_fd_sc_hd__nand3b_2".                                                                 
Reading "sky130_fd_sc_hd__nand3b_4".                                                                 
Reading "sky130_fd_sc_hd__nand4_1".                                                                  
Reading "sky130_fd_sc_hd__nand4_2".                                                                  
Reading "sky130_fd_sc_hd__nand4_4".                                                                  
Reading "sky130_fd_sc_hd__nand4b_1".                                                                 
Reading "sky130_fd_sc_hd__nand4b_2".                                                                 
Reading "sky130_fd_sc_hd__nand4b_4".                                                                 
Reading "sky130_fd_sc_hd__nand4bb_1".                                                                
Reading "sky130_fd_sc_hd__nand4bb_2".                                                                
Reading "sky130_fd_sc_hd__nand4bb_4".                                                                
Reading "sky130_fd_sc_hd__nor2_1".                                                                   
Reading "sky130_fd_sc_hd__nor2_4".                                                                   
Reading "sky130_fd_sc_hd__nor2_8".                                                                   
Reading "sky130_fd_sc_hd__nor2b_1".                                                                  
Reading "sky130_fd_sc_hd__nor2b_2".                                                                  
Reading "sky130_fd_sc_hd__nor2b_4".                                                                  
Reading "sky130_fd_sc_hd__nor3_1".                                                                   
Reading "sky130_fd_sc_hd__nor3_2".                                                                   
Reading "sky130_fd_sc_hd__nor3_4".                                                                   
Reading "sky130_fd_sc_hd__nor3b_1".                                                                  
Reading "sky130_fd_sc_hd__einvp_1".                                                                  
Reading "sky130_fd_sc_hd__einvp_2".                                                                  
Reading "sky130_fd_sc_hd__einvp_4".                                                                  
Reading "sky130_fd_sc_hd__einvp_8".                                                                  
Reading "sky130_fd_sc_hd__fa_1".                                                                     
Reading "sky130_fd_sc_hd__fa_2".                                                                     
Reading "sky130_fd_sc_hd__fa_4".                                                                     
Reading "sky130_fd_sc_hd__fah_1".                                                                    
Reading "sky130_fd_sc_hd__fahcin_1".                                                                 
Reading "sky130_fd_sc_hd__fahcon_1".                                                                 
Reading "sky130_fd_sc_hd__fill_1".                                                                   
Reading "sky130_fd_sc_hd__fill_2".                                                                   
Reading "sky130_fd_sc_hd__fill_4".                                                                   
Reading "sky130_fd_sc_hd__fill_8".                                                                   
Reading "sky130_fd_sc_hd__ha_1".                                                                     
Reading "sky130_fd_sc_hd__ha_2".                                                                     
Reading "sky130_fd_sc_hd__ha_4".                                                                     
Reading "sky130_fd_sc_hd__inv_1".                                                                    
Reading "sky130_fd_sc_hd__inv_16".                                                                   
Reading "sky130_fd_sc_hd__inv_12".                                                                   
Reading "sky130_fd_sc_hd__inv_8".                                                                    
Reading "sky130_fd_sc_hd__inv_6".                                                                    
Reading "sky130_fd_sc_hd__inv_4".                                                                    
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_4".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_2".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_1".                                                     
Reading "sky130_fd_sc_hd__lpflow_bleeder_1".                                                         
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_8".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_16".                                                    
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_1".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_2".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_4".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_8".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_16".                                                    
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_3".                                                      
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_4".                                                      
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_6".                                                      
Reading "sky130_fd_sc_hd__lpflow_inputiso0n_1".                                                      
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_12".                                                     
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_8".                                                      
Reading "sky130_fd_sc_hd__lpflow_inputisolatch_1".                                                   
Reading "sky130_fd_sc_hd__lpflow_inputiso1p_1".                                                      
Reading "sky130_fd_sc_hd__lpflow_inputiso1n_1".                                                      
Reading "sky130_fd_sc_hd__lpflow_inputiso0p_1".                                                      
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_4".                                                       
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_2".                                                       
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_1".                                                       
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_8".                                                       
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_16".                                                      
Reading "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16".                                                 
Reading "sky130_fd_sc_hd__dfrtp_2".                                                                  
Reading "sky130_fd_sc_hd__dfrtp_4".                                                                  
Reading "sky130_fd_sc_hd__dfsbp_1".                                                                  
Reading "sky130_fd_sc_hd__dfsbp_2".                                                                  
Reading "sky130_fd_sc_hd__dfstp_1".                                                                  
Reading "sky130_fd_sc_hd__dfstp_2".                                                                  
Reading "sky130_fd_sc_hd__dfstp_4".                                                                  
Reading "sky130_fd_sc_hd__dfxbp_1".                                                                  
Reading "sky130_fd_sc_hd__dfxbp_2".                                                                  
Reading "sky130_fd_sc_hd__dfxtp_1".                                                                  
Reading "sky130_fd_sc_hd__dfxtp_2".                                                                  
Reading "sky130_fd_sc_hd__dfxtp_4".                                                                  
Reading "sky130_fd_sc_hd__diode_2".                                                                  
Reading "sky130_fd_sc_hd__dlclkp_1".                                                                 
Reading "sky130_fd_sc_hd__dlclkp_2".                                                                 
Reading "sky130_fd_sc_hd__dlclkp_4".                                                                 
Reading "sky130_fd_sc_hd__dlrbn_1".                                                                  
Reading "sky130_fd_sc_hd__dlrbp_1".                                                                  
Reading "sky130_fd_sc_hd__dlrtn_1".                                                                  
Reading "sky130_fd_sc_hd__dlrtn_2".                                                                  
Reading "sky130_fd_sc_hd__dlrbn_2".                                                                  
Reading "sky130_fd_sc_hd__dlrbp_2".                                                                  
Reading "sky130_fd_sc_hd__dlrtn_4".                                                                  
Reading "sky130_fd_sc_hd__dlrtp_1".                                                                  
Reading "sky130_fd_sc_hd__dlrtp_2".                                                                  
Reading "sky130_fd_sc_hd__dlrtp_4".                                                                  
Reading "sky130_fd_sc_hd__dlxbn_1".                                                                  
Reading "sky130_fd_sc_hd__dlxbn_2".                                                                  
Reading "sky130_fd_sc_hd__dlxbp_1".                                                                  
Reading "sky130_fd_sc_hd__dlxtn_1".                                                                  
Reading "sky130_fd_sc_hd__dlxtn_2".                                                                  
Reading "sky130_fd_sc_hd__dlxtn_4".                                                                  
Reading "sky130_fd_sc_hd__dlxtp_1".                                                                  
Reading "sky130_fd_sc_hd__dlygate4sd1_1".                                                            
Reading "sky130_fd_sc_hd__dlygate4sd2_1".                                                            
Reading "sky130_fd_sc_hd__dlygate4sd3_1".                                                            
Reading "sky130_fd_sc_hd__dlymetal6s2s_1".                                                           
Reading "sky130_fd_sc_hd__dlymetal6s4s_1".                                                           
Reading "sky130_fd_sc_hd__dlymetal6s6s_1".                                                           
Reading "sky130_fd_sc_hd__ebufn_1".                                                                  
Reading "sky130_fd_sc_hd__ebufn_2".                                                                  
Reading "sky130_fd_sc_hd__ebufn_4".                                                                  
Reading "sky130_fd_sc_hd__einvn_0".                                                                  
Reading "sky130_fd_sc_hd__einvn_1".                                                                  
Reading "sky130_fd_sc_hd__einvn_2".                                                                  
Reading "sky130_fd_sc_hd__einvn_4".                                                                  
Reading "sky130_fd_sc_hd__ebufn_8".                                                                  
Reading "sky130_fd_sc_hd__edfxbp_1".                                                                 
Reading "sky130_fd_sc_hd__edfxtp_1".                                                                 
Reading "sky130_fd_sc_hd__einvn_8".                                                                  
Reading "sky130_fd_sc_hd__and4_4".                                                                   
Reading "sky130_fd_sc_hd__and4b_1".                                                                  
Reading "sky130_fd_sc_hd__and4b_2".                                                                  
Reading "sky130_fd_sc_hd__and4b_4".                                                                  
Reading "sky130_fd_sc_hd__and4bb_1".                                                                 
Reading "sky130_fd_sc_hd__and4bb_2".                                                                 
Reading "sky130_fd_sc_hd__and4bb_4".                                                                 
Reading "sky130_fd_sc_hd__buf_1".                                                                    
Reading "sky130_fd_sc_hd__buf_2".                                                                    
Reading "sky130_fd_sc_hd__buf_4".                                                                    
Reading "sky130_fd_sc_hd__buf_6".                                                                    
Reading "sky130_fd_sc_hd__buf_8".                                                                    
Reading "sky130_fd_sc_hd__buf_12".                                                                   
Reading "sky130_fd_sc_hd__buf_16".                                                                   
Reading "sky130_fd_sc_hd__bufbuf_8".                                                                 
Reading "sky130_fd_sc_hd__clkdlybuf4s15_2".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s15_1".                                                          
Reading "sky130_fd_sc_hd__clkbuf_16".                                                                
Reading "sky130_fd_sc_hd__clkbuf_8".                                                                 
Reading "sky130_fd_sc_hd__clkbuf_4".                                                                 
Reading "sky130_fd_sc_hd__clkbuf_2".                                                                 
Reading "sky130_fd_sc_hd__clkbuf_1".                                                                 
Reading "sky130_fd_sc_hd__bufinv_16".                                                                
Reading "sky130_fd_sc_hd__bufinv_8".                                                                 
Reading "sky130_fd_sc_hd__bufbuf_16".                                                                
Reading "sky130_fd_sc_hd__clkdlybuf4s18_1".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s18_2".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s25_1".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s25_2".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s50_1".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s50_2".                                                          
Reading "sky130_fd_sc_hd__clkinv_1".                                                                 
Reading "sky130_fd_sc_hd__clkinv_2".                                                                 
Reading "sky130_fd_sc_hd__clkinv_4".                                                                 
Reading "sky130_fd_sc_hd__dfbbn_1".                                                                  
Reading "sky130_fd_sc_hd__decap_12".                                                                 
Reading "sky130_fd_sc_hd__decap_8".                                                                  
Reading "sky130_fd_sc_hd__decap_6".                                                                  
Reading "sky130_fd_sc_hd__decap_4".                                                                  
Reading "sky130_fd_sc_hd__decap_3".                                                                  
Reading "sky130_fd_sc_hd__clkinvlp_4".                                                               
Reading "sky130_fd_sc_hd__clkinvlp_2".                                                               
Reading "sky130_fd_sc_hd__clkinv_16".                                                                
Reading "sky130_fd_sc_hd__clkinv_8".                                                                 
Reading "sky130_fd_sc_hd__dfbbn_2".                                                                  
Reading "sky130_fd_sc_hd__dfbbp_1".                                                                  
Reading "sky130_fd_sc_hd__dfrbp_1".                                                                  
Reading "sky130_fd_sc_hd__dfrbp_2".                                                                  
Reading "sky130_fd_sc_hd__dfrtn_1".                                                                  
Reading "sky130_fd_sc_hd__dfrtp_1".                                                                  
Reading "sky130_fd_sc_hd__a32oi_1".                                                                  
Reading "sky130_fd_sc_hd__a32oi_2".                                                                  
Reading "sky130_fd_sc_hd__a32oi_4".                                                                  
Reading "sky130_fd_sc_hd__a41o_1".                                                                   
Reading "sky130_fd_sc_hd__a41o_2".                                                                   
Reading "sky130_fd_sc_hd__a41o_4".                                                                   
Reading "sky130_fd_sc_hd__a41oi_1".                                                                  
Reading "sky130_fd_sc_hd__a41oi_2".                                                                  
Reading "sky130_fd_sc_hd__a41oi_4".                                                                  
Reading "sky130_fd_sc_hd__a221o_4".                                                                  
Reading "sky130_fd_sc_hd__a221o_2".                                                                  
Reading "sky130_fd_sc_hd__a221oi_1".                                                                 
Reading "sky130_fd_sc_hd__a211oi_2".                                                                 
Reading "sky130_fd_sc_hd__a211oi_1".                                                                 
Reading "sky130_fd_sc_hd__a211o_4".                                                                  
Reading "sky130_fd_sc_hd__a211o_2".                                                                  
Reading "sky130_fd_sc_hd__a211o_1".                                                                  
Reading "sky130_fd_sc_hd__a221o_1".                                                                  
Reading "sky130_fd_sc_hd__a211oi_4".                                                                 
Reading "sky130_fd_sc_hd__a221oi_2".                                                                 
Reading "sky130_fd_sc_hd__a221oi_4".                                                                 
Reading "sky130_fd_sc_hd__a222oi_1".                                                                 
Reading "sky130_fd_sc_hd__a311o_1".                                                                  
Reading "sky130_fd_sc_hd__a311o_2".                                                                  
Reading "sky130_fd_sc_hd__a311o_4".                                                                  
Reading "sky130_fd_sc_hd__a311oi_1".                                                                 
Reading "sky130_fd_sc_hd__a311oi_2".                                                                 
Reading "sky130_fd_sc_hd__a311oi_4".                                                                 
Reading "sky130_fd_sc_hd__a2111o_1".                                                                 
Reading "sky130_fd_sc_hd__a2111o_2".                                                                 
Reading "sky130_fd_sc_hd__a2111o_4".                                                                 
Reading "sky130_fd_sc_hd__a2111oi_0".                                                                
Reading "sky130_fd_sc_hd__a2111oi_1".                                                                
CIF file read warning: Input off lambda grid by 2/5; snapped to grid.                                
Reading "sky130_fd_sc_hd__a2111oi_2".                                                                
Reading "sky130_fd_sc_hd__a2111oi_4".                                                                
Reading "sky130_fd_sc_hd__and2_0".                                                                   
Reading "sky130_fd_sc_hd__and2_1".                                                                   
Reading "sky130_fd_sc_hd__and2b_1".                                                                  
Reading "sky130_fd_sc_hd__and2_4".                                                                   
Reading "sky130_fd_sc_hd__and2_2".                                                                   
Reading "sky130_fd_sc_hd__and2b_4".                                                                  
Reading "sky130_fd_sc_hd__and2b_2".                                                                  
Reading "sky130_fd_sc_hd__and3_4".                                                                   
Reading "sky130_fd_sc_hd__and3_2".                                                                   
Reading "sky130_fd_sc_hd__and3_1".                                                                   
Reading "sky130_fd_sc_hd__and3b_2".                                                                  
Reading "sky130_fd_sc_hd__and3b_1".                                                                  
Reading "sky130_fd_sc_hd__and3b_4".                                                                  
Reading "sky130_fd_sc_hd__and4_1".                                                                   
Reading "sky130_fd_sc_hd__and4_2".                                                                   
Reading "sky130_ef_sc_hd__decap_12".                                                                 
Reading "sky130_ef_sc_hd__fill_4".                                                                   
Reading "sky130_ef_sc_hd__fill_8".                                                                   
Reading "sky130_ef_sc_hd__fill_12".                                                                  
Reading "sky130_fd_sc_hd__a2bb2o_1".                                                                 
Reading "sky130_fd_sc_hd__a2bb2o_2".                                                                 
Reading "sky130_fd_sc_hd__a2bb2o_4".                                                                 
Reading "sky130_fd_sc_hd__a2bb2oi_1".                                                                
Reading "sky130_fd_sc_hd__a2bb2oi_2".                                                                
Reading "sky130_fd_sc_hd__a2bb2oi_4".                                                                
Reading "sky130_fd_sc_hd__a21bo_1".                                                                  
Reading "sky130_fd_sc_hd__a21bo_2".                                                                  
Reading "sky130_fd_sc_hd__a21bo_4".                                                                  
Reading "sky130_fd_sc_hd__a21boi_0".                                                                 
Reading "sky130_fd_sc_hd__a21boi_1".                                                                 
Reading "sky130_fd_sc_hd__a21boi_2".                                                                 
Reading "sky130_fd_sc_hd__a21boi_4".                                                                 
Reading "sky130_fd_sc_hd__a21o_1".                                                                   
Reading "sky130_fd_sc_hd__a21o_2".                                                                   
Reading "sky130_fd_sc_hd__a22o_1".                                                                   
Reading "sky130_fd_sc_hd__a21oi_4".                                                                  
Reading "sky130_fd_sc_hd__a21oi_2".                                                                  
Reading "sky130_fd_sc_hd__a22oi_2".                                                                  
Reading "sky130_fd_sc_hd__a22oi_1".                                                                  
Reading "sky130_fd_sc_hd__a22o_4".                                                                   
Reading "sky130_fd_sc_hd__a22o_2".                                                                   
Reading "sky130_fd_sc_hd__a22oi_4".                                                                  
Reading "sky130_fd_sc_hd__a21oi_1".                                                                  
Reading "sky130_fd_sc_hd__a21o_4".                                                                   
Reading "sky130_fd_sc_hd__a31o_1".                                                                   
Reading "sky130_fd_sc_hd__a31o_2".                                                                   
Reading "sky130_fd_sc_hd__a31o_4".                                                                   
Reading "sky130_fd_sc_hd__a31oi_1".                                                                  
Reading "sky130_fd_sc_hd__a31oi_2".                                                                  
Reading "sky130_fd_sc_hd__a31oi_4".                                                                  
Reading "sky130_fd_sc_hd__a32o_1".                                                                   
Reading "sky130_fd_sc_hd__a32o_2".                                                                   
Reading "sky130_fd_sc_hd__a32o_4".                                                                   
Cell (NEWCELL) couldn't be read                                                                      
No such file or directory                                                                            
Creating new cell                                                                                    
> lef read                                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef                                                     
Reading LEF data from file                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef.                                                    
This action cannot be undone.                                                                        
LEF read, Line 82 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                   
LEF read, Line 83 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.       
LEF read, Line 116 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.               
LEF read, Line 118 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 119 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 125 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 126 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 127 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 160 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.               
LEF read, Line 168 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 169 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 171 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 172 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 173 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 210 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 211 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 213 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 214 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 215 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 252 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 253 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 255 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 256 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 257 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 294 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 295 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read: Processed 801 lines.                                                                       
> def read                                                                                           
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/75-odb-cellfrequencytables/mult8_2bits_
1op_e17683.def -noblockage -labels                                                                   
Reading DEF data from file                                                                           
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/75-odb-cellfrequencytables/mult8_2bits_
1op_e17683.def.                                                                                      
This action cannot be undone.                                                                        
Processed 4 vias total.                                                                              
Processed 3647 subcell instances total.                                                              
Processed 34 pins total.                                                                             
Processed 2 special nets total.                                                                      
Processed 344 nets total.                                                                            
DEF read: Processed 9133 lines.                                                                      
Moving label "_016_" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_021_" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_026_" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_059_" from metal1 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_151_" from metal1 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_163_" from metal1 to viali in cell mult8_2bits_1op_e17683.                            
Moving label "net38" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "net45" from metal1 to via1 in cell mult8_2bits_1op_e17683.                             
Root cell box:                                                                                       
width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)                                   
                                                                                                     
microns:  200.000 x 200.000  ( 0.000,  0.000), ( 200.000,  200.000)  40000.000                       
lambda:   20000.00 x 20000.00  (  0.00,  0.00 ), ( 20000.00,  20000.00)  400000000.00                
internal:  40000 x 40000   (     0,  0    ), ( 40000,  40000)  1600000000                            
Copying output for cell sky130_ef_sc_hd__decap_12 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__decap_3 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__fill_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__tapvpwrvgnd_1 from                                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__decap_4 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__decap_8 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__decap_6 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__clkbuf_2 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__buf_4 from                                                  
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__buf_1 from                                                  
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__buf_2 from                                                  
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__buf_6 from                                                  
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__fill_2 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__clkbuf_1 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a22oi_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__and2_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__xnor2_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__nand2_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__and4_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__or2_1 from                                                  
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__buf_8 from                                                  
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__mux2_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__or3b_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__dlymetal6s2s_1 from                                         
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__dlygate4sd1_1 from                                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__and2b_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__nor2_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a22o_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__or3_4 from                                                  
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__nand4_2 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__mux2_4 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a31o_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__and3b_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a21o_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__xnor2_2 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__xor2_2 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o311a_4 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__inv_2 from                                                  
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o21ba_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o211a_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a21oi_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o21bai_2 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__xnor2_4 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__clkbuf_4 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__nand4_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__nand4_4 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a41o_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a22oi_2 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__and3_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o31a_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__or4_4 from                                                  
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a31oi_2 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o21a_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o22ai_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o2111a_1 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o21ai_2 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__or3_1 from                                                  
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__nor3_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__nand2b_1 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a22o_4 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__or3b_4 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__nand2_4 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__xor2_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a31oi_4 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a2bb2o_4 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__or2_4 from                                                  
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a32o_2 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a211o_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__and4bb_1 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__or4bb_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o211ai_4 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a32o_1 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a311o_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a211oi_1 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__nand3_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o31ai_4 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o21ai_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a2bb2o_1 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a221o_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__or4bb_4 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a21bo_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a21oi_2 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a211oi_2 from                                               
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o31ai_1 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__nand3_2 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__a31o_4 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__o211a_4 from                                                
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Copying output for cell sky130_fd_sc_hd__nor2_4 from                                                 
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                            
Generating output for cell mult8_2bits_1op_e17683                                                    
[INFO] GDS Write Complete                                                                            
──────────────────────────────────── GDSII Stream Out (KLayout) ─────────────────────────────────────
[15:10:30] VERBOSE  Running 'KLayout.StreamOut' at                                       step.py:1122
                    'runs/mult8_2bits_1op_e17683/80-klayout-streamout'…                              
[15:10:30] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/80-klayout-streamout/klayout-streamout.             
                    log'…                                                                            
[INFO] Clearing cells…                                                                               
[INFO] Merging GDS files…                                                                            
[INFO] Copying top level cell 'mult8_2bits_1op_e17683'…                                              
[INFO] Checking for missing GDS…                                                                     
[INFO] All LEF cells have matching GDS cells.                                                        
[INFO] Writing out GDS                                                                               
'/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/80-klayout-streamout/mult8_2bits_1op_e
17683.klayout.gds'…                                                                                  
[INFO] Done.                                                                                         
───────────────────────────────────────── Write LEF (Magic) ─────────────────────────────────────────
[15:10:31] VERBOSE  Running 'Magic.WriteLEF' at                                          step.py:1122
                    'runs/mult8_2bits_1op_e17683/81-magic-writelef'…                                 
[15:10:31] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/81-magic-writelef/magic-writelef.log'…              
                                                                                                     
Magic 8.3 revision 489 - Compiled on Thu Aug 22 13:45:15 UTC 2024.                                   
Starting magic under Tcl interpreter                                                                 
Using the terminal as the console.                                                                   
Using NULL graphics device.                                                                          
Processing system .magicrc file                                                                      
Sourcing design .magicrc for technology sky130A ...                                                  
2 Magic internal units = 1 Lambda                                                                    
Input style sky130(): scaleFactor=2, multiplier=2                                                    
The following types are not handled by extraction and will be treated as non-electrical types:       
ubm                                                                                                  
Scaled tech values by 2 / 1 to match internal grid scaling                                           
Loading sky130A Device Generator Menu ...                                                            
Loading                                                                                              
"/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/magic/wrapper.tcl" from command line.                                                       
> lef read                                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef                                                     
Reading LEF data from file                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef.                                                    
This action cannot be undone.                                                                        
LEF read, Line 82 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                   
LEF read, Line 83 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.       
LEF read, Line 116 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.               
LEF read, Line 118 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 119 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 125 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 126 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 127 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 160 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.               
LEF read, Line 168 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 169 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 171 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 172 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 173 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 210 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 211 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 213 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 214 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 215 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 252 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 253 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 255 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 256 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 257 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 294 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 295 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read: Processed 801 lines.                                                                       
> gds read                                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                                                               
Warning: Calma reading is not undoable!  I hope that's OK.                                           
Library written using GDS-II Release 3.0                                                             
Library name: sky130_fd_sc_hd                                                                        
Reading "sky130_fd_sc_hd__or4bb_4".                                                                  
Reading "sky130_fd_sc_hd__probe_p_8".                                                                
Reading "sky130_fd_sc_hd__probec_p_8".                                                               
Reading "sky130_fd_sc_hd__sdfbbn_1".                                                                 
Reading "sky130_fd_sc_hd__sdfsbp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfsbp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfrtp_4".                                                                 
Reading "sky130_fd_sc_hd__sdfrtp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfrtp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfrtn_1".                                                                 
Reading "sky130_fd_sc_hd__sdfrbp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfrbp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfbbp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfbbn_2".                                                                 
Reading "sky130_fd_sc_hd__sdfstp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfstp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfstp_4".                                                                 
Reading "sky130_fd_sc_hd__sdfxbp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfxbp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfxtp_1".                                                                 
Reading "sky130_fd_sc_hd__sdfxtp_2".                                                                 
Reading "sky130_fd_sc_hd__sdfxtp_4".                                                                 
Reading "sky130_fd_sc_hd__sdlclkp_1".                                                                
Reading "sky130_fd_sc_hd__sdlclkp_2".                                                                
Reading "sky130_fd_sc_hd__sdlclkp_4".                                                                
Reading "sky130_fd_sc_hd__sedfxbp_1".                                                                
Reading "sky130_fd_sc_hd__sedfxbp_2".                                                                
Reading "sky130_fd_sc_hd__sedfxtp_1".                                                                
Reading "sky130_fd_sc_hd__sedfxtp_2".                                                                
Reading "sky130_fd_sc_hd__sedfxtp_4".                                                                
Reading "sky130_fd_sc_hd__tap_1".                                                                    
Reading "sky130_fd_sc_hd__tap_2".                                                                    
Reading "sky130_fd_sc_hd__xor2_1".                                                                   
Reading "sky130_fd_sc_hd__xnor3_4".                                                                  
Reading "sky130_fd_sc_hd__xnor3_2".                                                                  
Reading "sky130_fd_sc_hd__xnor3_1".                                                                  
Reading "sky130_fd_sc_hd__xnor2_4".                                                                  
Reading "sky130_fd_sc_hd__xnor2_2".                                                                  
Reading "sky130_fd_sc_hd__xnor2_1".                                                                  
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".                                                            
Reading "sky130_fd_sc_hd__tapvgnd_1".                                                                
Reading "sky130_fd_sc_hd__tapvgnd2_1".                                                               
Reading "sky130_fd_sc_hd__xor2_2".                                                                   
Reading "sky130_fd_sc_hd__xor2_4".                                                                   
Reading "sky130_fd_sc_hd__xor3_1".                                                                   
Reading "sky130_fd_sc_hd__xor3_2".                                                                   
Reading "sky130_fd_sc_hd__xor3_4".                                                                   
Reading "sky130_fd_sc_hd__o41a_4".                                                                   
Reading "sky130_fd_sc_hd__o41ai_1".                                                                  
Reading "sky130_fd_sc_hd__o41ai_2".                                                                  
Reading "sky130_fd_sc_hd__o41ai_4".                                                                  
Reading "sky130_fd_sc_hd__o211a_1".                                                                  
Reading "sky130_fd_sc_hd__o211a_2".                                                                  
Reading "sky130_fd_sc_hd__o211a_4".                                                                  
Reading "sky130_fd_sc_hd__o211ai_1".                                                                 
Reading "sky130_fd_sc_hd__o211ai_2".                                                                 
Reading "sky130_fd_sc_hd__o211ai_4".                                                                 
Reading "sky130_fd_sc_hd__o221a_1".                                                                  
Reading "sky130_fd_sc_hd__o221a_2".                                                                  
Reading "sky130_fd_sc_hd__o221a_4".                                                                  
Reading "sky130_fd_sc_hd__o221ai_1".                                                                 
Reading "sky130_fd_sc_hd__o221ai_2".                                                                 
Reading "sky130_fd_sc_hd__o221ai_4".                                                                 
Reading "sky130_fd_sc_hd__o2111a_4".                                                                 
Reading "sky130_fd_sc_hd__o2111a_2".                                                                 
Reading "sky130_fd_sc_hd__o2111a_1".                                                                 
Reading "sky130_fd_sc_hd__o311ai_4".                                                                 
Reading "sky130_fd_sc_hd__o311ai_2".                                                                 
Reading "sky130_fd_sc_hd__o311ai_1".                                                                 
Reading "sky130_fd_sc_hd__o311ai_0".                                                                 
Reading "sky130_fd_sc_hd__o311a_4".                                                                  
Reading "sky130_fd_sc_hd__o311a_2".                                                                  
Reading "sky130_fd_sc_hd__o311a_1".                                                                  
Reading "sky130_fd_sc_hd__o2111ai_1".                                                                
Reading "sky130_fd_sc_hd__o2111ai_2".                                                                
Reading "sky130_fd_sc_hd__o2111ai_4".                                                                
Reading "sky130_fd_sc_hd__or2_0".                                                                    
Reading "sky130_fd_sc_hd__or2_1".                                                                    
Reading "sky130_fd_sc_hd__or2_2".                                                                    
Reading "sky130_fd_sc_hd__or2_4".                                                                    
Reading "sky130_fd_sc_hd__or2b_1".                                                                   
Reading "sky130_fd_sc_hd__or2b_2".                                                                   
Reading "sky130_fd_sc_hd__or2b_4".                                                                   
Reading "sky130_fd_sc_hd__or3_1".                                                                    
Reading "sky130_fd_sc_hd__or3_2".                                                                    
Reading "sky130_fd_sc_hd__or3_4".                                                                    
Reading "sky130_fd_sc_hd__or3b_1".                                                                   
Reading "sky130_fd_sc_hd__or3b_2".                                                                   
Reading "sky130_fd_sc_hd__or3b_4".                                                                   
Reading "sky130_fd_sc_hd__or4_1".                                                                    
Reading "sky130_fd_sc_hd__or4_2".                                                                    
Reading "sky130_fd_sc_hd__or4_4".                                                                    
Reading "sky130_fd_sc_hd__or4b_1".                                                                   
Reading "sky130_fd_sc_hd__or4b_2".                                                                   
Reading "sky130_fd_sc_hd__or4b_4".                                                                   
Reading "sky130_fd_sc_hd__or4bb_1".                                                                  
Reading "sky130_fd_sc_hd__or4bb_2".                                                                  
Reading "sky130_fd_sc_hd__nor3b_2".                                                                  
Reading "sky130_fd_sc_hd__nor3b_4".                                                                  
Reading "sky130_fd_sc_hd__nor4_1".                                                                   
Reading "sky130_fd_sc_hd__nor4_2".                                                                   
Reading "sky130_fd_sc_hd__nor4_4".                                                                   
Reading "sky130_fd_sc_hd__nor4b_1".                                                                  
Reading "sky130_fd_sc_hd__nor4b_2".                                                                  
Reading "sky130_fd_sc_hd__nor4b_4".                                                                  
Reading "sky130_fd_sc_hd__nor4bb_1".                                                                 
Reading "sky130_fd_sc_hd__nor4bb_2".                                                                 
Reading "sky130_fd_sc_hd__nor4bb_4".                                                                 
Moving label "k" from mvpsubdiff to ndiff in cell sky130_fd_sc_hd__nor4bb_4.                         
Reading "sky130_fd_sc_hd__o2bb2a_1".                                                                 
Reading "sky130_fd_sc_hd__o2bb2a_2".                                                                 
Reading "sky130_fd_sc_hd__o2bb2a_4".                                                                 
Reading "sky130_fd_sc_hd__o2bb2ai_1".                                                                
Reading "sky130_fd_sc_hd__o2bb2ai_2".                                                                
Reading "sky130_fd_sc_hd__o2bb2ai_4".                                                                
Reading "sky130_fd_sc_hd__o21a_1".                                                                   
Reading "sky130_fd_sc_hd__o21a_2".                                                                   
Reading "sky130_fd_sc_hd__o21ai_2".                                                                  
Reading "sky130_fd_sc_hd__o21ai_1".                                                                  
Reading "sky130_fd_sc_hd__o21ai_0".                                                                  
Reading "sky130_fd_sc_hd__o21a_4".                                                                   
Reading "sky130_fd_sc_hd__o21ba_2".                                                                  
Reading "sky130_fd_sc_hd__o21ba_1".                                                                  
Reading "sky130_fd_sc_hd__o21ai_4".                                                                  
Reading "sky130_fd_sc_hd__o21bai_2".                                                                 
Reading "sky130_fd_sc_hd__o21bai_1".                                                                 
Reading "sky130_fd_sc_hd__o21ba_4".                                                                  
Reading "sky130_fd_sc_hd__o21bai_4".                                                                 
Reading "sky130_fd_sc_hd__o22a_1".                                                                   
Reading "sky130_fd_sc_hd__o22a_2".                                                                   
Reading "sky130_fd_sc_hd__o22a_4".                                                                   
Reading "sky130_fd_sc_hd__o22ai_1".                                                                  
Reading "sky130_fd_sc_hd__o22ai_2".                                                                  
Reading "sky130_fd_sc_hd__o22ai_4".                                                                  
Reading "sky130_fd_sc_hd__o31a_1".                                                                   
Reading "sky130_fd_sc_hd__o31a_2".                                                                   
Reading "sky130_fd_sc_hd__o31a_4".                                                                   
Reading "sky130_fd_sc_hd__o31ai_1".                                                                  
Reading "sky130_fd_sc_hd__o31ai_2".                                                                  
Reading "sky130_fd_sc_hd__o31ai_4".                                                                  
Reading "sky130_fd_sc_hd__o32a_1".                                                                   
Reading "sky130_fd_sc_hd__o32a_2".                                                                   
Reading "sky130_fd_sc_hd__o32a_4".                                                                   
Reading "sky130_fd_sc_hd__o32ai_1".                                                                  
Reading "sky130_fd_sc_hd__o32ai_2".                                                                  
Reading "sky130_fd_sc_hd__o32ai_4".                                                                  
Reading "sky130_fd_sc_hd__o41a_1".                                                                   
Reading "sky130_fd_sc_hd__o41a_2".                                                                   
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1".                                         
CIF file read warning: CIF style sky130(): units rescaled by factor of 5 / 1                         
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2".                                         
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4".                                         
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4".                                                
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1".                                            
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2".                                            
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4".                                            
Reading "sky130_fd_sc_hd__nor2_2".                                                                   
Reading "sky130_fd_sc_hd__nand2_2".                                                                  
Reading "sky130_fd_sc_hd__inv_2".                                                                    
Reading "sky130_fd_sc_hd__conb_1".                                                                   
Reading "sky130_fd_sc_hd__macro_sparecell".                                                          
Reading "sky130_fd_sc_hd__maj3_1".                                                                   
Reading "sky130_fd_sc_hd__maj3_2".                                                                   
Reading "sky130_fd_sc_hd__maj3_4".                                                                   
Reading "sky130_fd_sc_hd__mux2_1".                                                                   
Reading "sky130_fd_sc_hd__mux2_2".                                                                   
Reading "sky130_fd_sc_hd__mux2_4".                                                                   
Reading "sky130_fd_sc_hd__mux2_8".                                                                   
Reading "sky130_fd_sc_hd__mux2i_1".                                                                  
Reading "sky130_fd_sc_hd__mux2i_2".                                                                  
Reading "sky130_fd_sc_hd__nand2_1".                                                                  
Reading "sky130_fd_sc_hd__nand2_4".                                                                  
Reading "sky130_fd_sc_hd__nand2_8".                                                                  
Reading "sky130_fd_sc_hd__nand2b_1".                                                                 
Reading "sky130_fd_sc_hd__mux2i_4".                                                                  
Reading "sky130_fd_sc_hd__mux4_1".                                                                   
Reading "sky130_fd_sc_hd__mux4_2".                                                                   
Reading "sky130_fd_sc_hd__mux4_4".                                                                   
Reading "sky130_fd_sc_hd__nand2b_2".                                                                 
Reading "sky130_fd_sc_hd__nand2b_4".                                                                 
Reading "sky130_fd_sc_hd__nand3_1".                                                                  
Reading "sky130_fd_sc_hd__nand3_2".                                                                  
Reading "sky130_fd_sc_hd__nand3_4".                                                                  
Reading "sky130_fd_sc_hd__nand3b_1".                                                                 
Reading "sky130_fd_sc_hd__nand3b_2".                                                                 
Reading "sky130_fd_sc_hd__nand3b_4".                                                                 
Reading "sky130_fd_sc_hd__nand4_1".                                                                  
Reading "sky130_fd_sc_hd__nand4_2".                                                                  
Reading "sky130_fd_sc_hd__nand4_4".                                                                  
Reading "sky130_fd_sc_hd__nand4b_1".                                                                 
Reading "sky130_fd_sc_hd__nand4b_2".                                                                 
Reading "sky130_fd_sc_hd__nand4b_4".                                                                 
Reading "sky130_fd_sc_hd__nand4bb_1".                                                                
Reading "sky130_fd_sc_hd__nand4bb_2".                                                                
Reading "sky130_fd_sc_hd__nand4bb_4".                                                                
Reading "sky130_fd_sc_hd__nor2_1".                                                                   
Reading "sky130_fd_sc_hd__nor2_4".                                                                   
Reading "sky130_fd_sc_hd__nor2_8".                                                                   
Reading "sky130_fd_sc_hd__nor2b_1".                                                                  
Reading "sky130_fd_sc_hd__nor2b_2".                                                                  
Reading "sky130_fd_sc_hd__nor2b_4".                                                                  
Reading "sky130_fd_sc_hd__nor3_1".                                                                   
Reading "sky130_fd_sc_hd__nor3_2".                                                                   
Reading "sky130_fd_sc_hd__nor3_4".                                                                   
Reading "sky130_fd_sc_hd__nor3b_1".                                                                  
Reading "sky130_fd_sc_hd__einvp_1".                                                                  
Reading "sky130_fd_sc_hd__einvp_2".                                                                  
Reading "sky130_fd_sc_hd__einvp_4".                                                                  
Reading "sky130_fd_sc_hd__einvp_8".                                                                  
Reading "sky130_fd_sc_hd__fa_1".                                                                     
Reading "sky130_fd_sc_hd__fa_2".                                                                     
Reading "sky130_fd_sc_hd__fa_4".                                                                     
Reading "sky130_fd_sc_hd__fah_1".                                                                    
Reading "sky130_fd_sc_hd__fahcin_1".                                                                 
Reading "sky130_fd_sc_hd__fahcon_1".                                                                 
Reading "sky130_fd_sc_hd__fill_1".                                                                   
Reading "sky130_fd_sc_hd__fill_2".                                                                   
Reading "sky130_fd_sc_hd__fill_4".                                                                   
Reading "sky130_fd_sc_hd__fill_8".                                                                   
Reading "sky130_fd_sc_hd__ha_1".                                                                     
Reading "sky130_fd_sc_hd__ha_2".                                                                     
Reading "sky130_fd_sc_hd__ha_4".                                                                     
Reading "sky130_fd_sc_hd__inv_1".                                                                    
Reading "sky130_fd_sc_hd__inv_16".                                                                   
Reading "sky130_fd_sc_hd__inv_12".                                                                   
Reading "sky130_fd_sc_hd__inv_8".                                                                    
Reading "sky130_fd_sc_hd__inv_6".                                                                    
Reading "sky130_fd_sc_hd__inv_4".                                                                    
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_4".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_2".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_1".                                                     
Reading "sky130_fd_sc_hd__lpflow_bleeder_1".                                                         
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_8".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_16".                                                    
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_1".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_2".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_4".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_8".                                                     
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_16".                                                    
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_3".                                                      
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_4".                                                      
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_6".                                                      
Reading "sky130_fd_sc_hd__lpflow_inputiso0n_1".                                                      
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_12".                                                     
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_8".                                                      
Reading "sky130_fd_sc_hd__lpflow_inputisolatch_1".                                                   
Reading "sky130_fd_sc_hd__lpflow_inputiso1p_1".                                                      
Reading "sky130_fd_sc_hd__lpflow_inputiso1n_1".                                                      
Reading "sky130_fd_sc_hd__lpflow_inputiso0p_1".                                                      
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_4".                                                       
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_2".                                                       
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_1".                                                       
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_8".                                                       
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_16".                                                      
Reading "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16".                                                 
Reading "sky130_fd_sc_hd__dfrtp_2".                                                                  
Reading "sky130_fd_sc_hd__dfrtp_4".                                                                  
Reading "sky130_fd_sc_hd__dfsbp_1".                                                                  
Reading "sky130_fd_sc_hd__dfsbp_2".                                                                  
Reading "sky130_fd_sc_hd__dfstp_1".                                                                  
Reading "sky130_fd_sc_hd__dfstp_2".                                                                  
Reading "sky130_fd_sc_hd__dfstp_4".                                                                  
Reading "sky130_fd_sc_hd__dfxbp_1".                                                                  
Reading "sky130_fd_sc_hd__dfxbp_2".                                                                  
Reading "sky130_fd_sc_hd__dfxtp_1".                                                                  
Reading "sky130_fd_sc_hd__dfxtp_2".                                                                  
Reading "sky130_fd_sc_hd__dfxtp_4".                                                                  
Reading "sky130_fd_sc_hd__diode_2".                                                                  
Reading "sky130_fd_sc_hd__dlclkp_1".                                                                 
Reading "sky130_fd_sc_hd__dlclkp_2".                                                                 
Reading "sky130_fd_sc_hd__dlclkp_4".                                                                 
Reading "sky130_fd_sc_hd__dlrbn_1".                                                                  
Reading "sky130_fd_sc_hd__dlrbp_1".                                                                  
Reading "sky130_fd_sc_hd__dlrtn_1".                                                                  
Reading "sky130_fd_sc_hd__dlrtn_2".                                                                  
Reading "sky130_fd_sc_hd__dlrbn_2".                                                                  
Reading "sky130_fd_sc_hd__dlrbp_2".                                                                  
Reading "sky130_fd_sc_hd__dlrtn_4".                                                                  
Reading "sky130_fd_sc_hd__dlrtp_1".                                                                  
Reading "sky130_fd_sc_hd__dlrtp_2".                                                                  
Reading "sky130_fd_sc_hd__dlrtp_4".                                                                  
Reading "sky130_fd_sc_hd__dlxbn_1".                                                                  
Reading "sky130_fd_sc_hd__dlxbn_2".                                                                  
Reading "sky130_fd_sc_hd__dlxbp_1".                                                                  
Reading "sky130_fd_sc_hd__dlxtn_1".                                                                  
Reading "sky130_fd_sc_hd__dlxtn_2".                                                                  
Reading "sky130_fd_sc_hd__dlxtn_4".                                                                  
Reading "sky130_fd_sc_hd__dlxtp_1".                                                                  
Reading "sky130_fd_sc_hd__dlygate4sd1_1".                                                            
Reading "sky130_fd_sc_hd__dlygate4sd2_1".                                                            
Reading "sky130_fd_sc_hd__dlygate4sd3_1".                                                            
Reading "sky130_fd_sc_hd__dlymetal6s2s_1".                                                           
Reading "sky130_fd_sc_hd__dlymetal6s4s_1".                                                           
Reading "sky130_fd_sc_hd__dlymetal6s6s_1".                                                           
Reading "sky130_fd_sc_hd__ebufn_1".                                                                  
Reading "sky130_fd_sc_hd__ebufn_2".                                                                  
Reading "sky130_fd_sc_hd__ebufn_4".                                                                  
Reading "sky130_fd_sc_hd__einvn_0".                                                                  
Reading "sky130_fd_sc_hd__einvn_1".                                                                  
Reading "sky130_fd_sc_hd__einvn_2".                                                                  
Reading "sky130_fd_sc_hd__einvn_4".                                                                  
Reading "sky130_fd_sc_hd__ebufn_8".                                                                  
Reading "sky130_fd_sc_hd__edfxbp_1".                                                                 
Reading "sky130_fd_sc_hd__edfxtp_1".                                                                 
Reading "sky130_fd_sc_hd__einvn_8".                                                                  
Reading "sky130_fd_sc_hd__and4_4".                                                                   
Reading "sky130_fd_sc_hd__and4b_1".                                                                  
Reading "sky130_fd_sc_hd__and4b_2".                                                                  
Reading "sky130_fd_sc_hd__and4b_4".                                                                  
Reading "sky130_fd_sc_hd__and4bb_1".                                                                 
Reading "sky130_fd_sc_hd__and4bb_2".                                                                 
Reading "sky130_fd_sc_hd__and4bb_4".                                                                 
Reading "sky130_fd_sc_hd__buf_1".                                                                    
Reading "sky130_fd_sc_hd__buf_2".                                                                    
Reading "sky130_fd_sc_hd__buf_4".                                                                    
Reading "sky130_fd_sc_hd__buf_6".                                                                    
Reading "sky130_fd_sc_hd__buf_8".                                                                    
Reading "sky130_fd_sc_hd__buf_12".                                                                   
Reading "sky130_fd_sc_hd__buf_16".                                                                   
Reading "sky130_fd_sc_hd__bufbuf_8".                                                                 
Reading "sky130_fd_sc_hd__clkdlybuf4s15_2".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s15_1".                                                          
Reading "sky130_fd_sc_hd__clkbuf_16".                                                                
Reading "sky130_fd_sc_hd__clkbuf_8".                                                                 
Reading "sky130_fd_sc_hd__clkbuf_4".                                                                 
Reading "sky130_fd_sc_hd__clkbuf_2".                                                                 
Reading "sky130_fd_sc_hd__clkbuf_1".                                                                 
Reading "sky130_fd_sc_hd__bufinv_16".                                                                
Reading "sky130_fd_sc_hd__bufinv_8".                                                                 
Reading "sky130_fd_sc_hd__bufbuf_16".                                                                
Reading "sky130_fd_sc_hd__clkdlybuf4s18_1".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s18_2".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s25_1".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s25_2".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s50_1".                                                          
Reading "sky130_fd_sc_hd__clkdlybuf4s50_2".                                                          
Reading "sky130_fd_sc_hd__clkinv_1".                                                                 
Reading "sky130_fd_sc_hd__clkinv_2".                                                                 
Reading "sky130_fd_sc_hd__clkinv_4".                                                                 
Reading "sky130_fd_sc_hd__dfbbn_1".                                                                  
Reading "sky130_fd_sc_hd__decap_12".                                                                 
Reading "sky130_fd_sc_hd__decap_8".                                                                  
Reading "sky130_fd_sc_hd__decap_6".                                                                  
Reading "sky130_fd_sc_hd__decap_4".                                                                  
Reading "sky130_fd_sc_hd__decap_3".                                                                  
Reading "sky130_fd_sc_hd__clkinvlp_4".                                                               
Reading "sky130_fd_sc_hd__clkinvlp_2".                                                               
Reading "sky130_fd_sc_hd__clkinv_16".                                                                
Reading "sky130_fd_sc_hd__clkinv_8".                                                                 
Reading "sky130_fd_sc_hd__dfbbn_2".                                                                  
Reading "sky130_fd_sc_hd__dfbbp_1".                                                                  
Reading "sky130_fd_sc_hd__dfrbp_1".                                                                  
Reading "sky130_fd_sc_hd__dfrbp_2".                                                                  
Reading "sky130_fd_sc_hd__dfrtn_1".                                                                  
Reading "sky130_fd_sc_hd__dfrtp_1".                                                                  
Reading "sky130_fd_sc_hd__a32oi_1".                                                                  
Reading "sky130_fd_sc_hd__a32oi_2".                                                                  
Reading "sky130_fd_sc_hd__a32oi_4".                                                                  
Reading "sky130_fd_sc_hd__a41o_1".                                                                   
Reading "sky130_fd_sc_hd__a41o_2".                                                                   
Reading "sky130_fd_sc_hd__a41o_4".                                                                   
Reading "sky130_fd_sc_hd__a41oi_1".                                                                  
Reading "sky130_fd_sc_hd__a41oi_2".                                                                  
Reading "sky130_fd_sc_hd__a41oi_4".                                                                  
Reading "sky130_fd_sc_hd__a221o_4".                                                                  
Reading "sky130_fd_sc_hd__a221o_2".                                                                  
Reading "sky130_fd_sc_hd__a221oi_1".                                                                 
Reading "sky130_fd_sc_hd__a211oi_2".                                                                 
Reading "sky130_fd_sc_hd__a211oi_1".                                                                 
Reading "sky130_fd_sc_hd__a211o_4".                                                                  
Reading "sky130_fd_sc_hd__a211o_2".                                                                  
Reading "sky130_fd_sc_hd__a211o_1".                                                                  
Reading "sky130_fd_sc_hd__a221o_1".                                                                  
Reading "sky130_fd_sc_hd__a211oi_4".                                                                 
Reading "sky130_fd_sc_hd__a221oi_2".                                                                 
Reading "sky130_fd_sc_hd__a221oi_4".                                                                 
Reading "sky130_fd_sc_hd__a222oi_1".                                                                 
Reading "sky130_fd_sc_hd__a311o_1".                                                                  
Reading "sky130_fd_sc_hd__a311o_2".                                                                  
Reading "sky130_fd_sc_hd__a311o_4".                                                                  
Reading "sky130_fd_sc_hd__a311oi_1".                                                                 
Reading "sky130_fd_sc_hd__a311oi_2".                                                                 
Reading "sky130_fd_sc_hd__a311oi_4".                                                                 
Reading "sky130_fd_sc_hd__a2111o_1".                                                                 
Reading "sky130_fd_sc_hd__a2111o_2".                                                                 
Reading "sky130_fd_sc_hd__a2111o_4".                                                                 
Reading "sky130_fd_sc_hd__a2111oi_0".                                                                
Reading "sky130_fd_sc_hd__a2111oi_1".                                                                
CIF file read warning: Input off lambda grid by 2/5; snapped to grid.                                
Reading "sky130_fd_sc_hd__a2111oi_2".                                                                
Reading "sky130_fd_sc_hd__a2111oi_4".                                                                
Reading "sky130_fd_sc_hd__and2_0".                                                                   
Reading "sky130_fd_sc_hd__and2_1".                                                                   
Reading "sky130_fd_sc_hd__and2b_1".                                                                  
Reading "sky130_fd_sc_hd__and2_4".                                                                   
Reading "sky130_fd_sc_hd__and2_2".                                                                   
Reading "sky130_fd_sc_hd__and2b_4".                                                                  
Reading "sky130_fd_sc_hd__and2b_2".                                                                  
Reading "sky130_fd_sc_hd__and3_4".                                                                   
Reading "sky130_fd_sc_hd__and3_2".                                                                   
Reading "sky130_fd_sc_hd__and3_1".                                                                   
Reading "sky130_fd_sc_hd__and3b_2".                                                                  
Reading "sky130_fd_sc_hd__and3b_1".                                                                  
Reading "sky130_fd_sc_hd__and3b_4".                                                                  
Reading "sky130_fd_sc_hd__and4_1".                                                                   
Reading "sky130_fd_sc_hd__and4_2".                                                                   
Reading "sky130_ef_sc_hd__decap_12".                                                                 
Reading "sky130_ef_sc_hd__fill_4".                                                                   
Reading "sky130_ef_sc_hd__fill_8".                                                                   
Reading "sky130_ef_sc_hd__fill_12".                                                                  
Reading "sky130_fd_sc_hd__a2bb2o_1".                                                                 
Reading "sky130_fd_sc_hd__a2bb2o_2".                                                                 
Reading "sky130_fd_sc_hd__a2bb2o_4".                                                                 
Reading "sky130_fd_sc_hd__a2bb2oi_1".                                                                
Reading "sky130_fd_sc_hd__a2bb2oi_2".                                                                
Reading "sky130_fd_sc_hd__a2bb2oi_4".                                                                
Reading "sky130_fd_sc_hd__a21bo_1".                                                                  
Reading "sky130_fd_sc_hd__a21bo_2".                                                                  
Reading "sky130_fd_sc_hd__a21bo_4".                                                                  
Reading "sky130_fd_sc_hd__a21boi_0".                                                                 
Reading "sky130_fd_sc_hd__a21boi_1".                                                                 
Reading "sky130_fd_sc_hd__a21boi_2".                                                                 
Reading "sky130_fd_sc_hd__a21boi_4".                                                                 
Reading "sky130_fd_sc_hd__a21o_1".                                                                   
Reading "sky130_fd_sc_hd__a21o_2".                                                                   
Reading "sky130_fd_sc_hd__a22o_1".                                                                   
Reading "sky130_fd_sc_hd__a21oi_4".                                                                  
Reading "sky130_fd_sc_hd__a21oi_2".                                                                  
Reading "sky130_fd_sc_hd__a22oi_2".                                                                  
Reading "sky130_fd_sc_hd__a22oi_1".                                                                  
Reading "sky130_fd_sc_hd__a22o_4".                                                                   
Reading "sky130_fd_sc_hd__a22o_2".                                                                   
Reading "sky130_fd_sc_hd__a22oi_4".                                                                  
Reading "sky130_fd_sc_hd__a21oi_1".                                                                  
Reading "sky130_fd_sc_hd__a21o_4".                                                                   
Reading "sky130_fd_sc_hd__a31o_1".                                                                   
Reading "sky130_fd_sc_hd__a31o_2".                                                                   
Reading "sky130_fd_sc_hd__a31o_4".                                                                   
Reading "sky130_fd_sc_hd__a31oi_1".                                                                  
Reading "sky130_fd_sc_hd__a31oi_2".                                                                  
Reading "sky130_fd_sc_hd__a31oi_4".                                                                  
Reading "sky130_fd_sc_hd__a32o_1".                                                                   
Reading "sky130_fd_sc_hd__a32o_2".                                                                   
Reading "sky130_fd_sc_hd__a32o_4".                                                                   
Cell (REFRESHLAYOUT?) couldn't be read                                                               
No such file or directory                                                                            
Creating new cell                                                                                    
> def read                                                                                           
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/75-odb-cellfrequencytables/mult8_2bits_
1op_e17683.def -noblockage -labels                                                                   
Reading DEF data from file                                                                           
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/75-odb-cellfrequencytables/mult8_2bits_
1op_e17683.def.                                                                                      
This action cannot be undone.                                                                        
Processed 4 vias total.                                                                              
Processed 3647 subcell instances total.                                                              
Processed 34 pins total.                                                                             
Processed 2 special nets total.                                                                      
Processed 344 nets total.                                                                            
DEF read: Processed 9133 lines.                                                                      
Moving label "_016_" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_021_" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_026_" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_059_" from metal1 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_151_" from metal1 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_163_" from metal1 to viali in cell mult8_2bits_1op_e17683.                            
Moving label "net38" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "net45" from metal1 to via1 in cell mult8_2bits_1op_e17683.                             
[INFO] Ignoring 'VPWR VGND'                                                                          
[INFO] Writing abstract LEF…                                                                         
[INFO] Not specifiying -pinonly (nets connected to pins on the same layer are declared as part of the
pin)…                                                                                                
Generating LEF output                                                                                
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/81-magic-writelef/mult8_2bits_1op_e1768
3.lef for cell mult8_2bits_1op_e17683:                                                               
Diagnostic:  Write LEF header for cell mult8_2bits_1op_e17683                                        
Diagnostic:  Writing LEF output for cell mult8_2bits_1op_e17683                                      
Diagnostic:  Scale value is 0.005000                                                                 
[INFO] LEF Write Complete.                                                                           
Using technology "sky130A", version 1.0.493-0-g0fe599b                                               
───────────────── Check Antenna Properties of Pins in The Generated Design LEF view ─────────────────
[15:10:34] VERBOSE  Running 'Odb.CheckDesignAntennaProperties' at                        step.py:1122
                    'runs/mult8_2bits_1op_e17683/82-odb-checkdesignantennaproperties'…               
[15:10:34] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/82-odb-checkdesignantennaproperties/odb             
                    -checkdesignantennaproperties.log'…                                              
[INFO ODB-0227] LEF file:                                                                            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef, created 14 layers, 25 vias                         
The NOWIREEXTENSIONATPIN statement will be ignored. See file                                         
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.                                                    
                                                                                                     
[INFO ODB-0227] LEF file:                                                                            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437 library cells                                    
The NOWIREEXTENSIONATPIN statement will be ignored. See file                                         
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef at line 2.                                                    
                                                                                                     
[INFO ODB-0227] LEF file:                                                                            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef, created 4 library cells                                      
The NOWIREEXTENSIONATPIN statement will be ignored. See file                                         
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/81-magic-writelef/mult8_2bits_1op_e1768
3.lef at line 2.                                                                                     
                                                                                                     
[INFO ODB-0227] LEF file:                                                                            
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/81-magic-writelef/mult8_2bits_1op_e1768
3.lef, created 1 library cells                                                                       
[INFO ODB-0127] Reading DEF file: /tmp/tmpouy0gr1r                                                   
[INFO ODB-0128] Design: empty                                                                        
[INFO ODB-0134] Finished DEF file: /tmp/tmpouy0gr1r                                                  
─────────────────────────────────────── KLayout vs. Magic XOR ───────────────────────────────────────
[15:10:36] VERBOSE  Running 'KLayout.XOR' at                                             step.py:1122
                    'runs/mult8_2bits_1op_e17683/83-klayout-xor'…                                    
[15:10:36] INFO     Running XOR with 4 threads…                                        klayout.py:300
[15:10:36] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/83-klayout-xor/klayout-xor.log'…                    
Using 4 threads…                                                                                     
Using a tile size of (500 µm)²…                                                                      
Reading                                                                                              
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/79-magic-streamout/mult8_2bits_1op_e176
83.magic.gds ..                                                                                      
Reading                                                                                              
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/80-klayout-streamout/mult8_2bits_1op_e1
7683.klayout.gds ..                                                                                  
--- Running XOR for layer 122/16 ---                                                                 
"input" in: xor.drc:109                                                                              
Polygons (raw): 3178 (flat)  87 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 585.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 3178 (flat)  87 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 585.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.070s  Memory: 873.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 873.00M                                                                     
--- Running XOR for layer 235/4 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 1 (flat)  1 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 873.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 1 (flat)  1 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 873.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 873.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 873.00M                                                                     
--- Running XOR for layer 236/0 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 2676 (flat)  85 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 873.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 2676 (flat)  85 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 873.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.070s  Memory: 873.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 873.00M                                                                     
--- Running XOR for layer 64/16 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 3178 (flat)  87 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 873.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 3178 (flat)  87 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 873.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.090s  Memory: 873.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 873.00M                                                                     
--- Running XOR for layer 64/20 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 3647 (flat)  88 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 873.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 3647 (flat)  88 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 873.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.130s  Memory: 873.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.040s  Memory: 874.00M                                                                     
--- Running XOR for layer 64/5 ---                                                                   
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.030s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 64/59 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.020s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 65/20 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 5662 (flat)  247 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 5662 (flat)  247 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.100s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 65/44 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 938 (flat)  2 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 938 (flat)  2 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.030s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 874.00M                                                                     
--- Running XOR for layer 66/20 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 6070 (flat)  391 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 6070 (flat)  391 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.150s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 66/44 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 25545 (flat)  2395 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 25545 (flat)  2395 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.290s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.040s  Memory: 874.00M                                                                     
--- Running XOR for layer 67/16 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 2320 (flat)  705 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 2320 (flat)  705 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.030s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 67/20 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 17861 (flat)  1806 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 17861 (flat)  692 (hierarchical)                                                     
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.530s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.040s  Memory: 874.00M                                                                     
--- Running XOR for layer 67/44 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 54473 (flat)  2543 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 54473 (flat)  1429 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.640s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.040s  Memory: 874.00M                                                                     
--- Running XOR for layer 67/5 ---                                                                   
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 68/16 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 7300 (flat)  178 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 7300 (flat)  178 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.120s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 68/20 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 11642 (flat)  4501 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 10935 (flat)  1517 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.260s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 874.00M                                                                     
--- Running XOR for layer 68/44 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 1693 (flat)  1693 (hierarchical)                                                     
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 1693 (flat)  6 (hierarchical)                                                        
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.040s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 68/5 ---                                                                   
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.060s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 69/16 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 16 (flat)  16 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 16 (flat)  16 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 69/20 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 1947 (flat)  1947 (hierarchical)                                                     
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 2142 (flat)  833 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.050s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 69/44 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 544 (flat)  544 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 544 (flat)  5 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 69/5 ---                                                                   
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 70/16 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 16 (flat)  16 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 16 (flat)  16 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 70/20 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 212 (flat)  212 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 458 (flat)  181 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 70/44 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 528 (flat)  528 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 874.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 528 (flat)  4 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 874.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 874.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 874.00M                                                                     
--- Running XOR for layer 70/5 ---                                                                   
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 875.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 875.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 875.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 875.00M                                                                     
--- Running XOR for layer 71/16 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 4 (flat)  4 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 875.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 4 (flat)  4 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 875.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 875.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 875.00M                                                                     
--- Running XOR for layer 71/20 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 4 (flat)  4 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 875.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 148 (flat)  10 (hierarchical)                                                        
Elapsed: 0.000s  Memory: 875.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 875.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 876.00M                                                                     
--- Running XOR for layer 71/44 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 8 (flat)  8 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 876.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 8 (flat)  1 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 876.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 876.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 876.00M                                                                     
--- Running XOR for layer 71/5 ---                                                                   
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 876.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 876.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 876.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 876.00M                                                                     
--- Running XOR for layer 72/16 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 4 (flat)  4 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 876.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 4 (flat)  4 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 876.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 877.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 877.00M                                                                     
--- Running XOR for layer 72/20 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 4 (flat)  4 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 877.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 16 (flat)  9 (hierarchical)                                                          
Elapsed: 0.000s  Memory: 877.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 877.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 877.00M                                                                     
--- Running XOR for layer 72/5 ---                                                                   
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 877.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 877.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 877.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 877.00M                                                                     
--- Running XOR for layer 78/44 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 3653 (flat)  90 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 878.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 3653 (flat)  90 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 878.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.080s  Memory: 878.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.040s  Memory: 878.00M                                                                     
--- Running XOR for layer 81/4 ---                                                                   
"input" in: xor.drc:109                                                                              
Polygons (raw): 3647 (flat)  88 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 878.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 3647 (flat)  88 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 878.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.090s  Memory: 878.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 878.00M                                                                     
--- Running XOR for layer 83/44 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 878.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 878.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.020s  Memory: 878.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 878.00M                                                                     
--- Running XOR for layer 93/44 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 878.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 878.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.110s  Memory: 878.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 878.00M                                                                     
--- Running XOR for layer 94/20 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 878.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 878.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.110s  Memory: 878.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 878.00M                                                                     
--- Running XOR for layer 95/20 ---                                                                  
"input" in: xor.drc:109                                                                              
Polygons (raw): 2720 (flat)  92 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 878.00M                                                                     
"input" in: xor.drc:109                                                                              
Polygons (raw): 2720 (flat)  92 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 878.00M                                                                     
"^" in: xor.drc:109                                                                                  
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.080s  Memory: 878.00M                                                                     
XOR differences: 0                                                                                   
"output" in: xor.drc:86                                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 878.00M                                                                     
---                                                                                                  
Total XOR differences: 0                                                                             
Writing report database:                                                                             
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/83-klayout-xor/xor.xml ..              
Total elapsed: 4.240s  Memory: 878.00M                                                               
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/79-magic-streamout/mult8_2bits_1op_e176
83.magic.gds                                                                                         
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/80-klayout-streamout/mult8_2bits_1op_e1
7683.klayout.gds                                                                                     
───────────────────────────── Magic vs. KLayout XOR Difference Checker ──────────────────────────────
[15:10:44] VERBOSE  Running 'Checker.XOR' at                                             step.py:1122
                    'runs/mult8_2bits_1op_e17683/84-checker-xor'…                                    
[15:10:44] INFO     Check for XOR differences clear.                                   checker.py:132
──────────────────────────────────────── Design Rule Checks ─────────────────────────────────────────
[15:10:44] VERBOSE  Running 'Magic.DRC' at 'runs/mult8_2bits_1op_e17683/85-magic-drc'…   step.py:1122
[15:10:44] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/85-magic-drc/magic-drc.log'…                        
                                                                                                     
Magic 8.3 revision 489 - Compiled on Thu Aug 22 13:45:15 UTC 2024.                                   
Starting magic under Tcl interpreter                                                                 
Using the terminal as the console.                                                                   
Using NULL graphics device.                                                                          
Processing system .magicrc file                                                                      
Sourcing design .magicrc for technology sky130A ...                                                  
2 Magic internal units = 1 Lambda                                                                    
Input style sky130(): scaleFactor=2, multiplier=2                                                    
The following types are not handled by extraction and will be treated as non-electrical types:       
ubm                                                                                                  
Scaled tech values by 2 / 1 to match internal grid scaling                                           
Loading sky130A Device Generator Menu ...                                                            
Loading                                                                                              
"/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/magic/wrapper.tcl" from command line.                                                       
Warning: Calma reading is not undoable!  I hope that's OK.                                           
Library written using GDS-II Release 3.0                                                             
Library name: mult8_2bits_1op_e17683                                                                 
Reading "sky130_ef_sc_hd__decap_12".                                                                 
Reading "sky130_fd_sc_hd__decap_3".                                                                  
Reading "sky130_fd_sc_hd__fill_1".                                                                   
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".                                                            
Reading "sky130_fd_sc_hd__decap_4".                                                                  
Reading "sky130_fd_sc_hd__decap_8".                                                                  
Reading "sky130_fd_sc_hd__decap_6".                                                                  
Reading "sky130_fd_sc_hd__clkbuf_2".                                                                 
Reading "sky130_fd_sc_hd__buf_4".                                                                    
Reading "sky130_fd_sc_hd__buf_1".                                                                    
Reading "sky130_fd_sc_hd__buf_2".                                                                    
Reading "sky130_fd_sc_hd__buf_6".                                                                    
Reading "sky130_fd_sc_hd__fill_2".                                                                   
Reading "sky130_fd_sc_hd__clkbuf_1".                                                                 
Reading "sky130_fd_sc_hd__a22oi_1".                                                                  
Reading "sky130_fd_sc_hd__and2_1".                                                                   
Reading "sky130_fd_sc_hd__xnor2_1".                                                                  
Reading "sky130_fd_sc_hd__nand2_1".                                                                  
Reading "sky130_fd_sc_hd__and4_1".                                                                   
Reading "sky130_fd_sc_hd__or2_1".                                                                    
Reading "sky130_fd_sc_hd__buf_8".                                                                    
Reading "sky130_fd_sc_hd__mux2_1".                                                                   
Reading "sky130_fd_sc_hd__or3b_1".                                                                   
Reading "sky130_fd_sc_hd__dlymetal6s2s_1".                                                           
Reading "sky130_fd_sc_hd__dlygate4sd1_1".                                                            
Reading "sky130_fd_sc_hd__and2b_1".                                                                  
Reading "sky130_fd_sc_hd__nor2_1".                                                                   
Reading "sky130_fd_sc_hd__a22o_1".                                                                   
Reading "sky130_fd_sc_hd__or3_4".                                                                    
Reading "sky130_fd_sc_hd__nand4_2".                                                                  
Reading "sky130_fd_sc_hd__mux2_4".                                                                   
Reading "sky130_fd_sc_hd__a31o_1".                                                                   
Reading "sky130_fd_sc_hd__and3b_1".                                                                  
Reading "sky130_fd_sc_hd__a21o_1".                                                                   
Reading "sky130_fd_sc_hd__xnor2_2".                                                                  
Reading "sky130_fd_sc_hd__xor2_2".                                                                   
Reading "sky130_fd_sc_hd__o311a_4".                                                                  
Reading "sky130_fd_sc_hd__inv_2".                                                                    
Reading "sky130_fd_sc_hd__o21ba_1".                                                                  
Reading "sky130_fd_sc_hd__o211a_1".                                                                  
Reading "sky130_fd_sc_hd__a21oi_1".                                                                  
Reading "sky130_fd_sc_hd__o21bai_2".                                                                 
Reading "sky130_fd_sc_hd__xnor2_4".                                                                  
Reading "sky130_fd_sc_hd__clkbuf_4".                                                                 
Reading "sky130_fd_sc_hd__nand4_1".                                                                  
Reading "sky130_fd_sc_hd__nand4_4".                                                                  
Reading "sky130_fd_sc_hd__a41o_1".                                                                   
Reading "sky130_fd_sc_hd__a22oi_2".                                                                  
Reading "sky130_fd_sc_hd__and3_1".                                                                   
Reading "sky130_fd_sc_hd__o31a_1".                                                                   
Reading "sky130_fd_sc_hd__or4_4".                                                                    
Reading "sky130_fd_sc_hd__a31oi_2".                                                                  
Reading "sky130_fd_sc_hd__o21a_1".                                                                   
Reading "sky130_fd_sc_hd__o22ai_1".                                                                  
Reading "sky130_fd_sc_hd__o2111a_1".                                                                 
Reading "sky130_fd_sc_hd__o21ai_2".                                                                  
Reading "sky130_fd_sc_hd__or3_1".                                                                    
Reading "sky130_fd_sc_hd__nor3_1".                                                                   
Reading "sky130_fd_sc_hd__nand2b_1".                                                                 
Reading "sky130_fd_sc_hd__a22o_4".                                                                   
Reading "sky130_fd_sc_hd__or3b_4".                                                                   
Reading "sky130_fd_sc_hd__nand2_4".                                                                  
Reading "sky130_fd_sc_hd__xor2_1".                                                                   
Reading "sky130_fd_sc_hd__a31oi_4".                                                                  
Reading "sky130_fd_sc_hd__a2bb2o_4".                                                                 
Reading "sky130_fd_sc_hd__or2_4".                                                                    
Reading "sky130_fd_sc_hd__a32o_2".                                                                   
Reading "sky130_fd_sc_hd__a211o_1".                                                                  
Reading "sky130_fd_sc_hd__and4bb_1".                                                                 
Reading "sky130_fd_sc_hd__or4bb_1".                                                                  
Reading "sky130_fd_sc_hd__o211ai_4".                                                                 
Reading "sky130_fd_sc_hd__a32o_1".                                                                   
Reading "sky130_fd_sc_hd__a311o_1".                                                                  
Reading "sky130_fd_sc_hd__a211oi_1".                                                                 
Reading "sky130_fd_sc_hd__nand3_1".                                                                  
Reading "sky130_fd_sc_hd__o31ai_4".                                                                  
Reading "sky130_fd_sc_hd__o21ai_1".                                                                  
Reading "sky130_fd_sc_hd__a2bb2o_1".                                                                 
Reading "sky130_fd_sc_hd__a221o_1".                                                                  
Reading "sky130_fd_sc_hd__or4bb_4".                                                                  
Reading "sky130_fd_sc_hd__a21bo_1".                                                                  
Reading "sky130_fd_sc_hd__a21oi_2".                                                                  
Reading "sky130_fd_sc_hd__a211oi_2".                                                                 
Reading "sky130_fd_sc_hd__o31ai_1".                                                                  
Reading "sky130_fd_sc_hd__nand3_2".                                                                  
Reading "sky130_fd_sc_hd__a31o_4".                                                                   
Reading "sky130_fd_sc_hd__o211a_4".                                                                  
Reading "sky130_fd_sc_hd__nor2_4".                                                                   
Reading "mult8_2bits_1op_e17683".                                                                    
[INFO] Loading mult8_2bits_1op_e17683                                                                
                                                                                                     
DRC style is now "drc(full)"                                                                         
Loading DRC CIF style.                                                                               
No errors found.                                                                                     
[INFO] COUNT: 0                                                                                      
[INFO] Should be divided by 3 or 4                                                                   
[INFO] DRC Checking DONE                                                                             
(/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/85-magic-drc/reports/drc_violations.ma
gic.rpt)                                                                                             
[INFO] Saving mag view with DRC errors                                                               
(/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/85-magic-drc/views/mult8_2bits_1op_e17
683.drc.mag)                                                                                         
[INFO] Saved                                                                                         
──────────────────────────────────── Design Rule Check (KLayout) ────────────────────────────────────
[15:10:50] VERBOSE  Running 'KLayout.DRC' at                                             step.py:1122
                    'runs/mult8_2bits_1op_e17683/86-klayout-drc'…                                    
[15:10:50] INFO     Running KLayout DRC with 4 threads…                                klayout.py:375
[15:10:50] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/86-klayout-drc/klayout-drc.log'…                    
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:53: warning: already initialized constant DRC::DRCEngine::FEOL            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:44: warning: previous definition of FEOL was here                         
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:59: warning: already initialized constant DRC::DRCEngine::BEOL            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:45: warning: previous definition of BEOL was here                         
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:65: warning: already initialized constant DRC::DRCEngine::OFFGRID         
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:46: warning: previous definition of OFFGRID was here                      
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:71: warning: already initialized constant DRC::DRCEngine::SEAL            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:47: warning: previous definition of SEAL was here                         
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:79: warning: already initialized constant DRC::DRCEngine::FLOATING_MET    
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:48: warning: previous definition of FLOATING_MET was here                 
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:85: warning: already initialized constant DRC::DRCEngine::SRAM_EXCLUDE    
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
klayout/drc/sky130A_mr.drc:49: warning: previous definition of SRAM_EXCLUDE was here                 
"input" in: sky130A_mr.drc:135                                                                       
Polygons (raw): 5662 (flat)  247 (hierarchical)                                                      
Elapsed: 0.010s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:136                                                                    
Polygons (raw): 938 (flat)  2 (hierarchical)                                                         
Elapsed: 0.010s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:137                                                                    
Polygons (raw): 3647 (flat)  88 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:138                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:139                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:140                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:141                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:142                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:143                                                                    
Polygons (raw): 3653 (flat)  90 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:144                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:145                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:146                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:147                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:148                                                                    
Polygons (raw): 6315 (flat)  484 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:149                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:150                                                                    
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:151                                                                    
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:152                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:153                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:154                                                                    
Polygons (raw): 2721 (flat)  93 (hierarchical)                                                       
Elapsed: 0.010s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:155                                                                    
Polygons (raw): 25545 (flat)  2395 (hierarchical)                                                    
Elapsed: 0.010s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:157                                                                    
Polygons (raw): 18888 (flat)  2152 (hierarchical)                                                    
Elapsed: 0.010s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:158                                                                    
Polygons (raw): 54473 (flat)  2543 (hierarchical)                                                    
Elapsed: 0.010s  Memory: 582.00M                                                                     
"polygons" in: sky130A_mr.drc:160                                                                    
Polygons (raw): 11642 (flat)  4501 (hierarchical)                                                    
Elapsed: 0.010s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:161                                                                    
Polygons (raw): 1693 (flat)  1693 (hierarchical)                                                     
Elapsed: 0.010s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:163                                                                    
Polygons (raw): 1947 (flat)  1947 (hierarchical)                                                     
Elapsed: 0.010s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:164                                                                    
Polygons (raw): 544 (flat)  544 (hierarchical)                                                       
Elapsed: 0.010s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:166                                                                    
Polygons (raw): 212 (flat)  212 (hierarchical)                                                       
Elapsed: 0.010s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:167                                                                    
Polygons (raw): 528 (flat)  528 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:169                                                                    
Polygons (raw): 4 (flat)  4 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:170                                                                    
Polygons (raw): 8 (flat)  8 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:172                                                                    
Polygons (raw): 4 (flat)  4 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:174                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:175                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:176                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:177                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:178                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:179                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:180                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:181                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:182                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:183                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:184                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:185                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:186                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 584.00M                                                                     
"polygons" in: sky130A_mr.drc:187                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:188                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:189                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:190                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:191                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:192                                                                    
Polygons (raw): 3647 (flat)  88 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:193                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:194                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:195                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:196                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:197                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:198                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 585.00M                                                                     
"polygons" in: sky130A_mr.drc:199                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 586.00M                                                                     
"polygons" in: sky130A_mr.drc:200                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 586.00M                                                                     
"polygons" in: sky130A_mr.drc:201                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 586.00M                                                                     
"polygons" in: sky130A_mr.drc:202                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 586.00M                                                                     
"polygons" in: sky130A_mr.drc:203                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 586.00M                                                                     
"polygons" in: sky130A_mr.drc:204                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 586.00M                                                                     
"polygons" in: sky130A_mr.drc:205                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 586.00M                                                                     
"polygons" in: sky130A_mr.drc:206                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.030s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:207                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:208                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:209                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:210                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:211                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:212                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:213                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:214                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:215                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:216                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:217                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:218                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:219                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:220                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:221                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:222                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:223                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:224                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:225                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:226                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:227                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:228                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"polygons" in: sky130A_mr.drc:229                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
DRC section                                                                                          
FEOL section                                                                                         
START: 64/18 (dnwell)                                                                                
"width" in: sky130A_mr.drc:255                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 583.00M                                                                     
"output" in: sky130A_mr.drc:255                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 583.00M                                                                     
"or" in: sky130A_mr.drc:256                                                                          
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"-" in: sky130A_mr.drc:256                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 583.00M                                                                     
"space" in: sky130A_mr.drc:256                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 583.00M                                                                     
"output" in: sky130A_mr.drc:256                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 583.00M                                                                     
END: 64/18 (dnwell)                                                                                  
"input" in: sky130A_mr.drc:260                                                                       
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 583.00M                                                                     
"input" in: sky130A_mr.drc:261                                                                       
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 583.00M                                                                     
"input" in: sky130A_mr.drc:262                                                                       
Polygons (raw): 3647 (flat)  88 (hierarchical)                                                       
Elapsed: 0.010s  Memory: 584.00M                                                                     
"input" in: sky130A_mr.drc:267                                                                       
Polygons (raw): 3647 (flat)  88 (hierarchical)                                                       
Elapsed: 0.010s  Memory: 584.00M                                                                     
START: 64/20 (nwell)                                                                                 
"width" in: sky130A_mr.drc:271                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.090s  Memory: 584.00M                                                                     
"output" in: sky130A_mr.drc:271                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 584.00M                                                                     
"space" in: sky130A_mr.drc:272                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.270s  Memory: 1136.00M                                                                    
"output" in: sky130A_mr.drc:272                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"&" in: sky130A_mr.drc:273                                                                           
Polygons (raw): 3647 (flat)  88 (hierarchical)                                                       
Elapsed: 0.190s  Memory: 1128.00M                                                                    
"merge" in: sky130A_mr.drc:273                                                                       
Polygons (raw): 33 (flat)  33 (hierarchical)                                                         
Elapsed: 0.140s  Memory: 1128.00M                                                                    
"holes" in: sky130A_mr.drc:274                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"enclosing" in: sky130A_mr.drc:274                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:274                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"or" in: sky130A_mr.drc:275                                                                          
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"or" in: sky130A_mr.drc:275                                                                          
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"or" in: sky130A_mr.drc:275                                                                          
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"&" in: sky130A_mr.drc:276                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"interacting" in: sky130A_mr.drc:276                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"-" in: sky130A_mr.drc:276                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:276                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
END: 64/20 (nwell)                                                                                   
START: 78/44 (hvtp)                                                                                  
"width" in: sky130A_mr.drc:281                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.110s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:281                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:282                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.200s  Memory: 1136.00M                                                                    
"output" in: sky130A_mr.drc:282                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
END: 78/44 (hvtp)                                                                                    
START: 124/20 (pwde)                                                                                 
"width" in: sky130A_mr.drc:287                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:287                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"or" in: sky130A_mr.drc:288                                                                          
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"&" in: sky130A_mr.drc:288                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:288                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:288                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
END: 124/20 (pwde)                                                                                   
START: 18/20 (htvr)                                                                                  
"width" in: sky130A_mr.drc:293                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:293                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"separation" in: sky130A_mr.drc:294                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:294                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"&" in: sky130A_mr.drc:295                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:295                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
END: 18/20 (htvr)                                                                                    
START: 25/44 (lvtn)                                                                                  
"width" in: sky130A_mr.drc:300                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:300                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:301                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:301                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
END: 25/44 (lvtn)                                                                                    
START: 92/44 (ncm)                                                                                   
"width" in: sky130A_mr.drc:306                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:306                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:307                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.030s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:307                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
END: 92/44 (ncm)                                                                                     
START: 65/20 (diff)                                                                                  
"or" in: sky130A_mr.drc:312                                                                          
Polygons (raw): 6548 (flat)  245 (hierarchical)                                                      
Elapsed: 0.030s  Memory: 1128.00M                                                                    
"rectangles" in: sky130A_mr.drc:313                                                                  
Polygons (raw): 5367 (flat)  191 (hierarchical)                                                      
Elapsed: 0.020s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:313                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"polygons" in: sky130A_mr.drc:313                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:314                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"outside_part" in: sky130A_mr.drc:314                                                                
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"outside" in: sky130A_mr.drc:314                                                                     
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:314                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"-" in: sky130A_mr.drc:314                                                                           
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:315                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"outside" in: sky130A_mr.drc:316                                                                     
Polygons (raw): 5662 (flat)  247 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:316                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:316                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"inside" in: sky130A_mr.drc:317                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:317                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:317                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
END: 65/20 (diff)                                                                                    
START: 65/44 (tap)                                                                                   
"rectangles" in: sky130A_mr.drc:321                                                                  
Polygons (raw): 938 (flat)  2 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:321                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"polygons" in: sky130A_mr.drc:321                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:322                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"outside_part" in: sky130A_mr.drc:322                                                                
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"outside" in: sky130A_mr.drc:322                                                                     
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:322                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"-" in: sky130A_mr.drc:322                                                                           
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:323                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"-" in: sky130A_mr.drc:324                                                                           
Polygons (raw): 938 (flat)  2 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:324                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.020s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:324                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
END: 65/44 (tap)                                                                                     
"space" in: sky130A_mr.drc:327                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.060s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:327                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
START: 80/20 (tunm)                                                                                  
"width" in: sky130A_mr.drc:331                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:331                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:332                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:332                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
END: 80/20 (tunm)                                                                                    
START: 80/20 (thkox)                                                                                 
"-" in: sky130A_mr.drc:337                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:338                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:338                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:339                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:339                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
END: 80/20 (thkox)                                                                                   
START: 66/20 (poly)                                                                                  
"width" in: sky130A_mr.drc:344                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.030s  Memory: 1129.00M                                                                    
"output" in: sky130A_mr.drc:344                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1129.00M                                                                    
"-" in: sky130A_mr.drc:345                                                                           
Polygons (raw): 6315 (flat)  484 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"space" in: sky130A_mr.drc:345                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.070s  Memory: 1129.00M                                                                    
"output" in: sky130A_mr.drc:345                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"inside" in: sky130A_mr.drc:346                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"drc" in: sky130A_mr.drc:346                                                                         
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"polygons" in: sky130A_mr.drc:346                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"interacting" in: sky130A_mr.drc:347                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"isolated" in: sky130A_mr.drc:347                                                                    
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"output" in: sky130A_mr.drc:347                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1129.00M                                                                    
END: 66/20 (poly)                                                                                    
START: 80/20 (ldntm)                                                                                 
"&" in: sky130A_mr.drc:352                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"width" in: sky130A_mr.drc:353                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"output" in: sky130A_mr.drc:353                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1130.00M                                                                    
"space" in: sky130A_mr.drc:354                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1130.00M                                                                    
"output" in: sky130A_mr.drc:354                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1130.00M                                                                    
END: 80/20 (ldntm)                                                                                   
START: 86/20 (rpm)                                                                                   
"width" in: sky130A_mr.drc:360                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1130.00M                                                                    
"output" in: sky130A_mr.drc:360                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1130.00M                                                                    
"space" in: sky130A_mr.drc:361                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1130.00M                                                                    
"output" in: sky130A_mr.drc:361                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1130.00M                                                                    
END: 86/20 (rpm)                                                                                     
START: 79/20 (urpm)                                                                                  
"width" in: sky130A_mr.drc:366                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1130.00M                                                                    
"output" in: sky130A_mr.drc:366                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1130.00M                                                                    
"space" in: sky130A_mr.drc:367                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1130.00M                                                                    
"output" in: sky130A_mr.drc:367                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1130.00M                                                                    
END: 79/20 (urpm)                                                                                    
START: 95/20 (npc)                                                                                   
"width" in: sky130A_mr.drc:372                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.070s  Memory: 1131.00M                                                                    
"output" in: sky130A_mr.drc:372                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.040s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:373                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.090s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:373                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
END: 95/20 (npc)                                                                                     
START: 93/44 (nsdm)                                                                                  
"-" in: sky130A_mr.drc:379                                                                           
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:379                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.230s  Memory: 1136.00M                                                                    
"output" in: sky130A_mr.drc:379                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"outside" in: sky130A_mr.drc:380                                                                     
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:380                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.110s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:380                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"rectangles" in: sky130A_mr.drc:381                                                                  
Polygons (raw): 469 (flat)  1 (hierarchical)                                                         
Elapsed: 0.090s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:381                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"polygons" in: sky130A_mr.drc:381                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:382                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"outside_part" in: sky130A_mr.drc:382                                                                
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.050s  Memory: 1128.00M                                                                    
"outside" in: sky130A_mr.drc:382                                                                     
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:382                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"-" in: sky130A_mr.drc:382                                                                           
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:383                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"rectangles" in: sky130A_mr.drc:384                                                                  
Polygons (raw): 469 (flat)  1 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:384                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"polygons" in: sky130A_mr.drc:384                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:385                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"outside_part" in: sky130A_mr.drc:385                                                                
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"outside" in: sky130A_mr.drc:385                                                                     
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:385                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"-" in: sky130A_mr.drc:385                                                                           
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:386                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"inside" in: sky130A_mr.drc:387                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:387                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:387                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"inside" in: sky130A_mr.drc:388                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:388                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:388                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"inside" in: sky130A_mr.drc:389                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:389                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"with_internal_angle" in: sky130A_mr.drc:389                                                         
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:389                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
END: 93/44 (nsdm)                                                                                    
START: 94/20 (psdm)                                                                                  
"-" in: sky130A_mr.drc:409                                                                           
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:409                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.240s  Memory: 1136.00M                                                                    
"output" in: sky130A_mr.drc:409                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"outside" in: sky130A_mr.drc:410                                                                     
Polygons (raw): 4116 (flat)  89 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:410                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.100s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:410                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"rectangles" in: sky130A_mr.drc:411                                                                  
Polygons (raw): 469 (flat)  1 (hierarchical)                                                         
Elapsed: 0.110s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:411                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.050s  Memory: 1128.00M                                                                    
"polygons" in: sky130A_mr.drc:411                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:412                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"outside_part" in: sky130A_mr.drc:412                                                                
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"outside" in: sky130A_mr.drc:412                                                                     
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:412                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"-" in: sky130A_mr.drc:412                                                                           
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:413                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"rectangles" in: sky130A_mr.drc:414                                                                  
Polygons (raw): 469 (flat)  1 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:414                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1136.00M                                                                    
"polygons" in: sky130A_mr.drc:414                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:415                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"outside_part" in: sky130A_mr.drc:415                                                                
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"outside" in: sky130A_mr.drc:415                                                                     
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"edges" in: sky130A_mr.drc:415                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"-" in: sky130A_mr.drc:415                                                                           
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:416                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"inside" in: sky130A_mr.drc:417                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:417                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:417                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"inside" in: sky130A_mr.drc:418                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:418                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:418                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"inside" in: sky130A_mr.drc:419                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:419                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"with_internal_angle" in: sky130A_mr.drc:419                                                         
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:419                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"&" in: sky130A_mr.drc:420                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.050s  Memory: 1128.00M                                                                    
"&" in: sky130A_mr.drc:420                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:420                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1128.00M                                                                    
END: 94/20 (psdm)                                                                                    
START: 66/44 (licon)                                                                                 
"&" in: sky130A_mr.drc:440                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"&" in: sky130A_mr.drc:441                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"&" in: sky130A_mr.drc:441                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"-" in: sky130A_mr.drc:442                                                                           
Polygons (raw): 25545 (flat)  2395 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"drc" in: sky130A_mr.drc:444                                                                         
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.100s  Memory: 1128.00M                                                                    
"-" in: sky130A_mr.drc:445                                                                           
Polygons (raw): 25545 (flat)  2395 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"non_rectangles" in: sky130A_mr.drc:449                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.050s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:449                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"space" in: sky130A_mr.drc:450                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.070s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:450                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"width" in: sky130A_mr.drc:451                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:451                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"&" in: sky130A_mr.drc:452                                                                           
Polygons (raw): 18431 (flat)  1898 (hierarchical)                                                    
Elapsed: 0.070s  Memory: 1128.00M                                                                    
"separation" in: sky130A_mr.drc:452                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.150s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:452                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"&" in: sky130A_mr.drc:453                                                                           
Polygons (raw): 18431 (flat)  1898 (hierarchical)                                                    
Elapsed: 0.080s  Memory: 1127.00M                                                                    
"&" in: sky130A_mr.drc:453                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.040s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:453                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"interacting" in: sky130A_mr.drc:454                                                                 
Polygons (raw): 7114 (flat)  497 (hierarchical)                                                      
Elapsed: 0.080s  Memory: 1127.00M                                                                    
"interacting" in: sky130A_mr.drc:454                                                                 
Polygons (raw): 18431 (flat)  1898 (hierarchical)                                                    
Elapsed: 0.070s  Memory: 1127.00M                                                                    
"&" in: sky130A_mr.drc:454                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.050s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:454                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"-" in: sky130A_mr.drc:455                                                                           
Polygons (raw): 14572 (flat)  1311 (hierarchical)                                                    
Elapsed: 0.070s  Memory: 1127.00M                                                                    
"&" in: sky130A_mr.drc:456                                                                           
Polygons (raw): 18431 (flat)  1898 (hierarchical)                                                    
Elapsed: 0.140s  Memory: 1127.00M                                                                    
"interacting" in: sky130A_mr.drc:456                                                                 
Polygons (raw): 18431 (flat)  1898 (hierarchical)                                                    
Elapsed: 0.090s  Memory: 1127.00M                                                                    
"-" in: sky130A_mr.drc:457                                                                           
Polygons (raw): 7114 (flat)  497 (hierarchical)                                                      
Elapsed: 0.070s  Memory: 1127.00M                                                                    
"-" in: sky130A_mr.drc:457                                                                           
Polygons (raw): 7114 (flat)  497 (hierarchical)                                                      
Elapsed: 0.080s  Memory: 1127.00M                                                                    
"&" in: sky130A_mr.drc:457                                                                           
Polygons (raw): 7114 (flat)  497 (hierarchical)                                                      
Elapsed: 0.060s  Memory: 1127.00M                                                                    
"interacting" in: sky130A_mr.drc:457                                                                 
Polygons (raw): 7114 (flat)  497 (hierarchical)                                                      
Elapsed: 0.090s  Memory: 1127.00M                                                                    
"&" in: sky130A_mr.drc:458                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1127.00M                                                                    
"enclosing" in: sky130A_mr.drc:459                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:459                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"-" in: sky130A_mr.drc:460                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:460                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1127.00M                                                                    
END: 66/44 (licon)                                                                                   
START: 61/20 (nsm)                                                                                   
"space" in: sky130A_mr.drc:465                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:465                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.050s  Memory: 1127.00M                                                                    
"width" in: sky130A_mr.drc:466                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:466                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
END: 61/20 (nsm)                                                                                     
START: 89/44 (capm)                                                                                  
"width" in: sky130A_mr.drc:471                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:471                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"space" in: sky130A_mr.drc:472                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:472                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"&" in: sky130A_mr.drc:473                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"sized" in: sky130A_mr.drc:473                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"isolated" in: sky130A_mr.drc:474                                                                    
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"polygons" in: sky130A_mr.drc:474                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1127.00M                                                                    
"-" in: sky130A_mr.drc:474                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:474                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"not_interacting" in: sky130A_mr.drc:475                                                             
Polygons (raw): 212 (flat)  212 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"separation" in: sky130A_mr.drc:475                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:475                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"enclosing" in: sky130A_mr.drc:477                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:477                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1127.00M                                                                    
"enclosing" in: sky130A_mr.drc:478                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:478                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"separation" in: sky130A_mr.drc:479                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:479                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"not_interacting" in: sky130A_mr.drc:480                                                             
Polygons (raw): 212 (flat)  212 (hierarchical)                                                       
Elapsed: 0.010s  Memory: 1127.00M                                                                    
"separation" in: sky130A_mr.drc:480                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:480                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
END: 89/44 (capm)                                                                                    
START: 97/44 (cap2m)                                                                                 
"width" in: sky130A_mr.drc:485                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:485                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1127.00M                                                                    
"space" in: sky130A_mr.drc:486                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:486                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"interacting" in: sky130A_mr.drc:487                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"isolated" in: sky130A_mr.drc:487                                                                    
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1127.00M                                                                    
"output" in: sky130A_mr.drc:487                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"interacting" in: sky130A_mr.drc:488                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"isolated" in: sky130A_mr.drc:488                                                                    
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:488                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"&" in: sky130A_mr.drc:489                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"enclosing" in: sky130A_mr.drc:489                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:489                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"enclosing" in: sky130A_mr.drc:490                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:490                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"enclosing" in: sky130A_mr.drc:491                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:491                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1128.00M                                                                    
"separation" in: sky130A_mr.drc:492                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1128.00M                                                                    
"output" in: sky130A_mr.drc:492                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"not_interacting" in: sky130A_mr.drc:493                                                             
Polygons (raw): 4 (flat)  4 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"separation" in: sky130A_mr.drc:493                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1129.00M                                                                    
"output" in: sky130A_mr.drc:493                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1129.00M                                                                    
END: 97/44 (cap2m)                                                                                   
BEOL section                                                                                         
START: 67/20 (li)                                                                                    
"outside" in: sky130A_mr.drc:502                                                                     
Polygons (raw): 18888 (flat)  2152 (hierarchical)                                                    
Elapsed: 0.010s  Memory: 1129.00M                                                                    
"interacting" in: sky130A_mr.drc:502                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"inside" in: sky130A_mr.drc:502                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1129.00M                                                                    
"-" in: sky130A_mr.drc:502                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1129.00M                                                                    
"or" in: sky130A_mr.drc:502                                                                          
Polygons (raw): 1734 (flat)  1347 (hierarchical)                                                     
Elapsed: 0.400s  Memory: 1130.00M                                                                    
"width" in: sky130A_mr.drc:503                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.110s  Memory: 1130.00M                                                                    
"output" in: sky130A_mr.drc:503                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1130.00M                                                                    
"space" in: sky130A_mr.drc:504                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.280s  Memory: 1130.00M                                                                    
"output" in: sky130A_mr.drc:504                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1130.00M                                                                    
"-" in: sky130A_mr.drc:505                                                                           
Polygons (raw): 25545 (flat)  2395 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 1130.00M                                                                    
"enclosing" in: sky130A_mr.drc:506                                                                   
Edge pairs: 22736 (flat)  20676 (hierarchical)                                                       
Elapsed: 1.630s  Memory: 1130.00M                                                                    
"second_edges" in: sky130A_mr.drc:506                                                                
Edges: 22736 (flat)  20676 (hierarchical)                                                            
Elapsed: 0.040s  Memory: 1130.00M                                                                    
"width" in: sky130A_mr.drc:507                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.160s  Memory: 1131.00M                                                                    
"polygons" in: sky130A_mr.drc:508                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1131.00M                                                                    
"interacting" in: sky130A_mr.drc:508                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1131.00M                                                                    
"output" in: sky130A_mr.drc:509                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1131.00M                                                                    
"interacting" in: sky130A_mr.drc:510                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1131.00M                                                                    
"-" in: sky130A_mr.drc:510                                                                           
Polygons (raw): 18888 (flat)  2152 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 1131.00M                                                                    
"with_area" in: sky130A_mr.drc:511                                                                   
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.320s  Memory: 1131.00M                                                                    
"output" in: sky130A_mr.drc:511                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.040s  Memory: 1131.00M                                                                    
"&" in: sky130A_mr.drc:512                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1131.00M                                                                    
"space" in: sky130A_mr.drc:513                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1131.00M                                                                    
"output" in: sky130A_mr.drc:513                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1131.00M                                                                    
"width" in: sky130A_mr.drc:514                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1131.00M                                                                    
"output" in: sky130A_mr.drc:514                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1131.00M                                                                    
END: 67/20 (li)                                                                                      
START: 67/44 (mcon)                                                                                  
"-" in: sky130A_mr.drc:519                                                                           
Polygons (raw): 54473 (flat)  2543 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 1131.00M                                                                    
"drc" in: sky130A_mr.drc:521                                                                         
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.960s  Memory: 1140.00M                                                                    
"-" in: sky130A_mr.drc:522                                                                           
Polygons (raw): 54473 (flat)  2543 (hierarchical)                                                    
Elapsed: 0.050s  Memory: 1140.00M                                                                    
"-" in: sky130A_mr.drc:526                                                                           
Polygons (raw): 54473 (flat)  2543 (hierarchical)                                                    
Elapsed: 0.000s  Memory: 1140.00M                                                                    
"non_rectangles" in: sky130A_mr.drc:527                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 1.000s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:527                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.030s  Memory: 1141.00M                                                                    
"drc" in: sky130A_mr.drc:529                                                                         
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 1.000s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:529                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.040s  Memory: 1141.00M                                                                    
"drc" in: sky130A_mr.drc:530                                                                         
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.180s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:530                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.010s  Memory: 1141.00M                                                                    
"space" in: sky130A_mr.drc:531                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.720s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:531                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.040s  Memory: 1141.00M                                                                    
"width" in: sky130A_mr.drc:533                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:533                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"drc" in: sky130A_mr.drc:534                                                                         
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:534                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"-" in: sky130A_mr.drc:535                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:535                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"-" in: sky130A_mr.drc:537                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.520s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:537                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
END: 67/44 (mcon)                                                                                    
START: 68/20 (m1)                                                                                    
"width" in: sky130A_mr.drc:542                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.330s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:542                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.040s  Memory: 1141.00M                                                                    
"sized" in: sky130A_mr.drc:543                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.050s  Memory: 1141.00M                                                                    
"sized" in: sky130A_mr.drc:543                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"snap" in: sky130A_mr.drc:543                                                                        
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"&" in: sky130A_mr.drc:543                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"edges" in: sky130A_mr.drc:544                                                                       
Edges: 11986 (flat)  11782 (hierarchical)                                                            
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"-" in: sky130A_mr.drc:544                                                                           
Edges: 11986 (flat)  11782 (hierarchical)                                                            
Elapsed: 0.010s  Memory: 1141.00M                                                                    
"edges" in: sky130A_mr.drc:545                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"merged" in: sky130A_mr.drc:545                                                                      
Polygons (raw): 1032 (flat)  1015 (hierarchical)                                                     
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"outside_part" in: sky130A_mr.drc:545                                                                
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.010s  Memory: 1141.00M                                                                    
"space" in: sky130A_mr.drc:547                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.070s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:547                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"separation" in: sky130A_mr.drc:549                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"space" in: sky130A_mr.drc:549                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"+" in: sky130A_mr.drc:549                                                                           
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:549                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1141.00M                                                                    
"input" in: sky130A_mr.drc:553                                                                       
Polygons (raw): 11642 (flat)  4501 (hierarchical)                                                    
Elapsed: 0.010s  Memory: 1141.00M                                                                    
"enclosing" in: sky130A_mr.drc:555                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.780s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:555                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.040s  Memory: 1141.00M                                                                    
"-" in: sky130A_mr.drc:556                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.750s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:556                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.040s  Memory: 1141.00M                                                                    
"input" in: sky130A_mr.drc:558                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"enclosing" in: sky130A_mr.drc:559                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:559                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"-" in: sky130A_mr.drc:561                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:561                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"with_area" in: sky130A_mr.drc:563                                                                   
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:563                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"holes" in: sky130A_mr.drc:565                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"with_area" in: sky130A_mr.drc:565                                                                   
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"output" in: sky130A_mr.drc:565                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1141.00M                                                                    
"enclosing" in: sky130A_mr.drc:572                                                                   
Edge pairs: 2592 (flat)  2524 (hierarchical)                                                         
Elapsed: 0.500s  Memory: 1141.00M                                                                    
"second_edges" in: sky130A_mr.drc:572                                                                
Edges: 2592 (flat)  2524 (hierarchical)                                                              
Elapsed: 0.030s  Memory: 1141.00M                                                                    
"width" in: sky130A_mr.drc:573                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.030s  Memory: 1142.00M                                                                    
"polygons" in: sky130A_mr.drc:574                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"interacting" in: sky130A_mr.drc:574                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:575                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
END: 68/20 (m1)                                                                                      
START: 68/44 (via)                                                                                   
"drc" in: sky130A_mr.drc:583                                                                         
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.040s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:584                                                                           
Polygons (raw): 1693 (flat)  1693 (hierarchical)                                                     
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:589                                                                           
Polygons (raw): 1693 (flat)  1693 (hierarchical)                                                     
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"non_rectangles" in: sky130A_mr.drc:591                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.030s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:591                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:592                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:592                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"drc" in: sky130A_mr.drc:594                                                                         
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.010s  Memory: 1150.00M                                                                    
"output" in: sky130A_mr.drc:594                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:596                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:596                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:599                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:599                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"drc" in: sky130A_mr.drc:600                                                                         
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:600                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:601                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:601                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"edges" in: sky130A_mr.drc:604                                                                       
Edges: 11986 (flat)  11782 (hierarchical)                                                            
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"drc" in: sky130A_mr.drc:604                                                                         
Edges: 6772 (flat)  6772 (hierarchical)                                                              
Elapsed: 0.070s  Memory: 1150.00M                                                                    
"enclosing" in: sky130A_mr.drc:604                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:604                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"squares" in: sky130A_mr.drc:605                                                                     
Polygons (raw): 1693 (flat)  1693 (hierarchical)                                                     
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"drc" in: sky130A_mr.drc:605                                                                         
Edges: 6772 (flat)  6772 (hierarchical)                                                              
Elapsed: 0.070s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:605                                                                           
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.180s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:605                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.060s  Memory: 1142.00M                                                                    
"edges" in: sky130A_mr.drc:607                                                                       
Edges: 11986 (flat)  11782 (hierarchical)                                                            
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"drc" in: sky130A_mr.drc:607                                                                         
Edges: 6772 (flat)  6772 (hierarchical)                                                              
Elapsed: 0.050s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:607                                                                   
Edge pairs: 2119 (flat)  2119 (hierarchical)                                                         
Elapsed: 0.030s  Memory: 1142.00M                                                                    
"second_edges" in: sky130A_mr.drc:607                                                                
Edges: 2119 (flat)  2119 (hierarchical)                                                              
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:608                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"polygons" in: sky130A_mr.drc:609                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"interacting" in: sky130A_mr.drc:609                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:610                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
END: 68/44 (via)                                                                                     
START: 69/20 (m2)                                                                                    
"&" in: sky130A_mr.drc:617                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:618                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.030s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:618                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"sized" in: sky130A_mr.drc:620                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.030s  Memory: 1142.00M                                                                    
"sized" in: sky130A_mr.drc:620                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"snap" in: sky130A_mr.drc:620                                                                        
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"&" in: sky130A_mr.drc:620                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"edges" in: sky130A_mr.drc:621                                                                       
Edges: 7472 (flat)  7472 (hierarchical)                                                              
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:621                                                                           
Edges: 7472 (flat)  7472 (hierarchical)                                                              
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"edges" in: sky130A_mr.drc:622                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"merged" in: sky130A_mr.drc:622                                                                      
Polygons (raw): 565 (flat)  565 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"outside_part" in: sky130A_mr.drc:622                                                                
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:623                                                                           
Polygons (raw): 1693 (flat)  1693 (hierarchical)                                                     
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:625                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.040s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:625                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"separation" in: sky130A_mr.drc:627                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:627                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"+" in: sky130A_mr.drc:627                                                                           
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:627                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_area" in: sky130A_mr.drc:629                                                                   
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:629                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"holes" in: sky130A_mr.drc:630                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_area" in: sky130A_mr.drc:630                                                                   
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:630                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:635                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.030s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:635                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:636                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.030s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:636                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:637                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:637                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:638                                                                   
Edge pairs: 2340 (flat)  2340 (hierarchical)                                                         
Elapsed: 0.040s  Memory: 1142.00M                                                                    
"second_edges" in: sky130A_mr.drc:638                                                                
Edges: 2340 (flat)  2340 (hierarchical)                                                              
Elapsed: 0.040s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:639                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"polygons" in: sky130A_mr.drc:640                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"interacting" in: sky130A_mr.drc:640                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:641                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
END: 69/20 (m2)                                                                                      
START: 69/44 (via2)                                                                                  
"drc" in: sky130A_mr.drc:650                                                                         
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:651                                                                           
Polygons (raw): 544 (flat)  544 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:656                                                                           
Polygons (raw): 544 (flat)  544 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"non_rectangles" in: sky130A_mr.drc:657                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:657                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:658                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:658                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"edges" in: sky130A_mr.drc:659                                                                       
Edges: 2176 (flat)  2176 (hierarchical)                                                              
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"without_length" in: sky130A_mr.drc:659                                                              
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:659                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:660                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:660                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:663                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:663                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"drc" in: sky130A_mr.drc:664                                                                         
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:664                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:665                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:665                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:668                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1158.00M                                                                    
"output" in: sky130A_mr.drc:668                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:669                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:669                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:671                                                                   
Edge pairs: 296 (flat)  296 (hierarchical)                                                           
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"second_edges" in: sky130A_mr.drc:671                                                                
Edges: 296 (flat)  296 (hierarchical)                                                                
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:672                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"polygons" in: sky130A_mr.drc:673                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"interacting" in: sky130A_mr.drc:673                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:674                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
END: 69/44 (via2)                                                                                    
START: 70/20 (m3)                                                                                    
"width" in: sky130A_mr.drc:680                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:680                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"sized" in: sky130A_mr.drc:682                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"sized" in: sky130A_mr.drc:682                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"snap" in: sky130A_mr.drc:682                                                                        
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"&" in: sky130A_mr.drc:682                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"edges" in: sky130A_mr.drc:683                                                                       
Edges: 720 (flat)  720 (hierarchical)                                                                
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:683                                                                           
Edges: 720 (flat)  720 (hierarchical)                                                                
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"edges" in: sky130A_mr.drc:684                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"merged" in: sky130A_mr.drc:684                                                                      
Polygons (raw): 148 (flat)  148 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"outside_part" in: sky130A_mr.drc:684                                                                
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:686                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:686                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"separation" in: sky130A_mr.drc:688                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:688                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"+" in: sky130A_mr.drc:688                                                                           
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:688                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:693                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:693                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:694                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:694                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"with_area" in: sky130A_mr.drc:696                                                                   
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:696                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"holes" in: sky130A_mr.drc:697                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_area" in: sky130A_mr.drc:697                                                                   
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:697                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
END: 70/20 (m3)                                                                                      
START: 70/44 (via3)                                                                                  
"drc" in: sky130A_mr.drc:704                                                                         
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:705                                                                           
Polygons (raw): 528 (flat)  528 (hierarchical)                                                       
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:710                                                                           
Polygons (raw): 528 (flat)  528 (hierarchical)                                                       
Elapsed: 0.040s  Memory: 1142.00M                                                                    
"non_rectangles" in: sky130A_mr.drc:711                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:711                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:712                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:712                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"edges" in: sky130A_mr.drc:713                                                                       
Edges: 2112 (flat)  2112 (hierarchical)                                                              
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"without_length" in: sky130A_mr.drc:713                                                              
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:713                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:715                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:715                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:716                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:716                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:717                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:717                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:719                                                                   
Edge pairs: 1056 (flat)  1056 (hierarchical)                                                         
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"second_edges" in: sky130A_mr.drc:719                                                                
Edges: 1056 (flat)  1056 (hierarchical)                                                              
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:720                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"polygons" in: sky130A_mr.drc:721                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"interacting" in: sky130A_mr.drc:721                                                                 
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:722                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
END: 70/44 (via3)                                                                                    
START: 71/20 (m4)                                                                                    
"width" in: sky130A_mr.drc:728                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:728                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"sized" in: sky130A_mr.drc:730                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"sized" in: sky130A_mr.drc:730                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"snap" in: sky130A_mr.drc:730                                                                        
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"&" in: sky130A_mr.drc:730                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"edges" in: sky130A_mr.drc:731                                                                       
Edges: 16 (flat)  16 (hierarchical)                                                                  
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:731                                                                           
Edges: 16 (flat)  16 (hierarchical)                                                                  
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"edges" in: sky130A_mr.drc:732                                                                       
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"merged" in: sky130A_mr.drc:732                                                                      
Polygons (raw): 4 (flat)  4 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"outside_part" in: sky130A_mr.drc:732                                                                
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:734                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1166.00M                                                                    
"output" in: sky130A_mr.drc:734                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_area" in: sky130A_mr.drc:736                                                                   
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:736                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"separation" in: sky130A_mr.drc:738                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1150.00M                                                                    
"space" in: sky130A_mr.drc:738                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1150.00M                                                                    
"+" in: sky130A_mr.drc:738                                                                           
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:738                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:743                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:743                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:744                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1150.00M                                                                    
"output" in: sky130A_mr.drc:744                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"holes" in: sky130A_mr.drc:746                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"with_area" in: sky130A_mr.drc:746                                                                   
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:746                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
END: 71/20 (m4)                                                                                      
START: 71/44 (via4)                                                                                  
"drc" in: sky130A_mr.drc:752                                                                         
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:753                                                                           
Polygons (raw): 8 (flat)  8 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:758                                                                           
Polygons (raw): 8 (flat)  8 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"non_rectangles" in: sky130A_mr.drc:759                                                              
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:759                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:760                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:760                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"drc" in: sky130A_mr.drc:761                                                                         
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:761                                                                      
Edges: 0 (flat)  0 (hierarchical)                                                                    
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:763                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"polygons" in: sky130A_mr.drc:763                                                                    
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:763                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:766                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:766                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"drc" in: sky130A_mr.drc:767                                                                         
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:767                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:768                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:768                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:771                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:771                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:772                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:772                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.040s  Memory: 1142.00M                                                                    
END: 71/44 (via4)                                                                                    
START: 72/20 (m5)                                                                                    
"width" in: sky130A_mr.drc:777                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:777                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:779                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:779                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"enclosing" in: sky130A_mr.drc:781                                                                   
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:781                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:782                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:782                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_area" in: sky130A_mr.drc:786                                                                   
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:786                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"holes" in: sky130A_mr.drc:787                                                                       
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_area" in: sky130A_mr.drc:787                                                                   
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:787                                                                      
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
END: 72/20 (m5)                                                                                      
START: 76/20 (pad)                                                                                   
"space" in: sky130A_mr.drc:792                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:792                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
END: 76/20 (pad)                                                                                     
FEOL section                                                                                         
START: 75/20 (hvi)                                                                                   
"-" in: sky130A_mr.drc:802                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:803                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:803                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:804                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:804                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
END: 75/20 (hvi)                                                                                     
START: 125/20 (hvntm)                                                                                
"-" in: sky130A_mr.drc:809                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"width" in: sky130A_mr.drc:810                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:810                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"space" in: sky130A_mr.drc:811                                                                       
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:811                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
END: 125/20 (hvntm)                                                                                  
OFFGRID-ANGLES section                                                                               
"ongrid" in: sky130A_mr.drc:820                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:820                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:821                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:821                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:822                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:822                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:823                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:823                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:824                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:824                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:825                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:825                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:826                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:826                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:827                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:827                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:828                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:828                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:829                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:829                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:830                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:830                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:831                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:831                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:832                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:832                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:833                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:833                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:834                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:834                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:835                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:835                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:836                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:836                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:837                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:837                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"&" in: sky130A_mr.drc:838                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:838                                                                           
Polygons (raw): 5662 (flat)  247 (hierarchical)                                                      
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:838                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.030s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:838                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"&" in: sky130A_mr.drc:839                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"&" in: sky130A_mr.drc:839                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:839                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:839                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"&" in: sky130A_mr.drc:840                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"-" in: sky130A_mr.drc:840                                                                           
Polygons (raw): 938 (flat)  2 (hierarchical)                                                         
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:840                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:840                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"&" in: sky130A_mr.drc:841                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"&" in: sky130A_mr.drc:841                                                                           
Polygons (raw): 0 (flat)  0 (hierarchical)                                                           
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:841                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:841                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:842                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:842                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:843                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:843                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:844                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:844                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:845                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:845                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:846                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:846                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:847                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:847                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:848                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:848                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:849                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:849                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:850                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.100s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:850                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.050s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:851                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:851                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:852                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.100s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:852                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:853                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:853                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:854                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:854                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:855                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:855                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:856                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:856                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:857                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:857                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:858                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:858                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:859                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.020s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:859                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:860                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:860                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:861                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:861                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:862                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:862                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:863                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:863                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:864                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:864                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:865                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:865                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:866                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:866                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:867                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:867                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:868                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:868                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:869                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:869                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:870                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:870                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:871                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:871                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:872                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:872                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:873                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:873                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:874                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:874                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:875                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:875                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:876                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:876                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:877                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:877                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:878                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:878                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:879                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:879                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:880                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:880                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:881                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:881                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:882                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:882                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:883                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:883                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:884                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:884                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:885                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:885                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:886                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:886                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:887                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:887                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:888                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:888                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:889                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:889                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:890                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:890                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:891                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:891                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:892                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:892                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:893                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:893                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:894                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.010s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:894                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"with_angle" in: sky130A_mr.drc:895                                                                  
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:895                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"ongrid" in: sky130A_mr.drc:896                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.000s  Memory: 1142.00M                                                                    
"output" in: sky130A_mr.drc:896                                                                      
Edge pairs: 0 (flat)  0 (hierarchical)                                                               
Elapsed: 0.040s  Memory: 1142.00M                                                                    
Writing report database:                                                                             
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/86-klayout-drc/reports/drc_violations.k
layout.xml ..                                                                                        
Total elapsed: 19.960s  Memory: 1142.00M                                                             
                                                                                                     
Cell exclusion list:                                                                                 
rule    | cell                                                                                       
nwell.6 | sky130_fd_io__gpiov2_amux, sky130_fd_io__simple_pad_and_busses, sram                       
nsd.1   | sram                                                                                       
nsd.2   | sram                                                                                       
psd.1   | sram                                                                                       
psd.2   | sram                                                                                       
                                                                                                     
release 2024.2.11_01.09                                                                              
[15:11:13] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/86-klayout-drc/xml_drc_report_to_json.l             
                    og'…                                                                             
───────────────────────────────────── Magic Design Rule Checker ─────────────────────────────────────
[15:11:13] VERBOSE  Running 'Checker.MagicDRC' at                                        step.py:1122
                    'runs/mult8_2bits_1op_e17683/87-checker-magicdrc'…                               
[15:11:13] INFO     Check for Magic DRC errors clear.                                  checker.py:132
──────────────────────────────────── KLayout Design Rule Checker ────────────────────────────────────
[15:11:13] VERBOSE  Running 'Checker.KLayoutDRC' at                                      step.py:1122
                    'runs/mult8_2bits_1op_e17683/88-checker-klayoutdrc'…                             
[15:11:13] INFO     Check for KLayout DRC errors clear.                                checker.py:132
────────────────────────────────────── SPICE Model Extraction ───────────────────────────────────────
[15:11:13] VERBOSE  Running 'Magic.SpiceExtraction' at                                   step.py:1122
                    'runs/mult8_2bits_1op_e17683/89-magic-spiceextraction'…                          
[15:11:13] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/89-magic-spiceextraction/magic-spiceext             
                    raction.log'…                                                                    
                                                                                                     
Magic 8.3 revision 489 - Compiled on Thu Aug 22 13:45:15 UTC 2024.                                   
Starting magic under Tcl interpreter                                                                 
Using the terminal as the console.                                                                   
Using NULL graphics device.                                                                          
Processing system .magicrc file                                                                      
Sourcing design .magicrc for technology sky130A ...                                                  
2 Magic internal units = 1 Lambda                                                                    
Input style sky130(): scaleFactor=2, multiplier=2                                                    
The following types are not handled by extraction and will be treated as non-electrical types:       
ubm                                                                                                  
Scaled tech values by 2 / 1 to match internal grid scaling                                           
Loading sky130A Device Generator Menu ...                                                            
Loading                                                                                              
"/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/magic/wrapper.tcl" from command line.                                                       
> lef read                                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef                                                     
Reading LEF data from file                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef.                                                    
This action cannot be undone.                                                                        
LEF read, Line 82 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                   
LEF read, Line 83 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.       
LEF read, Line 116 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.               
LEF read, Line 118 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 119 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 125 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 126 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 127 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 160 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.               
LEF read, Line 168 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 169 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 171 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 172 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 173 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 210 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 211 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 213 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 214 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 215 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 252 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 253 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read, Line 255 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                
LEF read, Line 256 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.            
LEF read, Line 257 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.              
LEF read, Line 294 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.                  
LEF read, Line 295 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.      
LEF read: Processed 801 lines.                                                                       
> lef read                                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef                                                               
Reading LEF data from file                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef.                                                              
This action cannot be undone.                                                                        
LEF read: Processed 56536 lines.                                                                     
> lef read                                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef                                                               
Reading LEF data from file                                                                           
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef.                                                              
This action cannot be undone.                                                                        
LEF read: Processed 278 lines.                                                                       
> def read                                                                                           
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/75-odb-cellfrequencytables/mult8_2bits_
1op_e17683.def -noblockage -labels                                                                   
Reading DEF data from file                                                                           
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/75-odb-cellfrequencytables/mult8_2bits_
1op_e17683.def.                                                                                      
This action cannot be undone.                                                                        
Processed 4 vias total.                                                                              
Processed 3647 subcell instances total.                                                              
Processed 34 pins total.                                                                             
Processed 2 special nets total.                                                                      
Processed 344 nets total.                                                                            
DEF read: Processed 9133 lines.                                                                      
Moving label "_016_" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_021_" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_026_" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_059_" from metal1 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_151_" from metal1 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "_163_" from metal1 to viali in cell mult8_2bits_1op_e17683.                            
Moving label "net38" from metal2 to via1 in cell mult8_2bits_1op_e17683.                             
Moving label "net45" from metal1 to via1 in cell mult8_2bits_1op_e17683.                             
Processing mult8_2bits_1op_e17683                                                                    
Extracting sky130_ef_sc_hd__decap_12 into sky130_ef_sc_hd__decap_12.ext:                             
Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext:                               
Extracting sky130_fd_sc_hd__fill_1 into sky130_fd_sc_hd__fill_1.ext:                                 
Extracting sky130_fd_sc_hd__tapvpwrvgnd_1 into sky130_fd_sc_hd__tapvpwrvgnd_1.ext:                   
Extracting sky130_fd_sc_hd__decap_4 into sky130_fd_sc_hd__decap_4.ext:                               
Extracting sky130_fd_sc_hd__decap_8 into sky130_fd_sc_hd__decap_8.ext:                               
Extracting sky130_fd_sc_hd__decap_6 into sky130_fd_sc_hd__decap_6.ext:                               
Extracting sky130_fd_sc_hd__clkbuf_2 into sky130_fd_sc_hd__clkbuf_2.ext:                             
Extracting sky130_fd_sc_hd__buf_4 into sky130_fd_sc_hd__buf_4.ext:                                   
Extracting sky130_fd_sc_hd__buf_1 into sky130_fd_sc_hd__buf_1.ext:                                   
Extracting sky130_fd_sc_hd__buf_2 into sky130_fd_sc_hd__buf_2.ext:                                   
Extracting sky130_fd_sc_hd__buf_6 into sky130_fd_sc_hd__buf_6.ext:                                   
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:                                 
Extracting sky130_fd_sc_hd__clkbuf_1 into sky130_fd_sc_hd__clkbuf_1.ext:                             
Extracting sky130_fd_sc_hd__a22oi_1 into sky130_fd_sc_hd__a22oi_1.ext:                               
Extracting sky130_fd_sc_hd__and2_1 into sky130_fd_sc_hd__and2_1.ext:                                 
Extracting sky130_fd_sc_hd__xnor2_1 into sky130_fd_sc_hd__xnor2_1.ext:                               
Extracting sky130_fd_sc_hd__nand2_1 into sky130_fd_sc_hd__nand2_1.ext:                               
Extracting sky130_fd_sc_hd__and4_1 into sky130_fd_sc_hd__and4_1.ext:                                 
Extracting sky130_fd_sc_hd__or2_1 into sky130_fd_sc_hd__or2_1.ext:                                   
Extracting sky130_fd_sc_hd__buf_8 into sky130_fd_sc_hd__buf_8.ext:                                   
Extracting sky130_fd_sc_hd__mux2_1 into sky130_fd_sc_hd__mux2_1.ext:                                 
Extracting sky130_fd_sc_hd__or3b_1 into sky130_fd_sc_hd__or3b_1.ext:                                 
Extracting sky130_fd_sc_hd__dlymetal6s2s_1 into sky130_fd_sc_hd__dlymetal6s2s_1.ext:                 
Extracting sky130_fd_sc_hd__dlygate4sd1_1 into sky130_fd_sc_hd__dlygate4sd1_1.ext:                   
Extracting sky130_fd_sc_hd__and2b_1 into sky130_fd_sc_hd__and2b_1.ext:                               
Extracting sky130_fd_sc_hd__nor2_1 into sky130_fd_sc_hd__nor2_1.ext:                                 
Extracting sky130_fd_sc_hd__a22o_1 into sky130_fd_sc_hd__a22o_1.ext:                                 
Extracting sky130_fd_sc_hd__or3_4 into sky130_fd_sc_hd__or3_4.ext:                                   
Extracting sky130_fd_sc_hd__nand4_2 into sky130_fd_sc_hd__nand4_2.ext:                               
Extracting sky130_fd_sc_hd__mux2_4 into sky130_fd_sc_hd__mux2_4.ext:                                 
Extracting sky130_fd_sc_hd__a31o_1 into sky130_fd_sc_hd__a31o_1.ext:                                 
Extracting sky130_fd_sc_hd__and3b_1 into sky130_fd_sc_hd__and3b_1.ext:                               
Extracting sky130_fd_sc_hd__a21o_1 into sky130_fd_sc_hd__a21o_1.ext:                                 
Extracting sky130_fd_sc_hd__xnor2_2 into sky130_fd_sc_hd__xnor2_2.ext:                               
Extracting sky130_fd_sc_hd__xor2_2 into sky130_fd_sc_hd__xor2_2.ext:                                 
Extracting sky130_fd_sc_hd__o311a_4 into sky130_fd_sc_hd__o311a_4.ext:                               
Extracting sky130_fd_sc_hd__inv_2 into sky130_fd_sc_hd__inv_2.ext:                                   
Extracting sky130_fd_sc_hd__o21ba_1 into sky130_fd_sc_hd__o21ba_1.ext:                               
Extracting sky130_fd_sc_hd__o211a_1 into sky130_fd_sc_hd__o211a_1.ext:                               
Extracting sky130_fd_sc_hd__a21oi_1 into sky130_fd_sc_hd__a21oi_1.ext:                               
Extracting sky130_fd_sc_hd__o21bai_2 into sky130_fd_sc_hd__o21bai_2.ext:                             
Extracting sky130_fd_sc_hd__xnor2_4 into sky130_fd_sc_hd__xnor2_4.ext:                               
Extracting sky130_fd_sc_hd__clkbuf_4 into sky130_fd_sc_hd__clkbuf_4.ext:                             
Extracting sky130_fd_sc_hd__nand4_1 into sky130_fd_sc_hd__nand4_1.ext:                               
Extracting sky130_fd_sc_hd__nand4_4 into sky130_fd_sc_hd__nand4_4.ext:                               
Extracting sky130_fd_sc_hd__a41o_1 into sky130_fd_sc_hd__a41o_1.ext:                                 
Extracting sky130_fd_sc_hd__a22oi_2 into sky130_fd_sc_hd__a22oi_2.ext:                               
Extracting sky130_fd_sc_hd__and3_1 into sky130_fd_sc_hd__and3_1.ext:                                 
Extracting sky130_fd_sc_hd__o31a_1 into sky130_fd_sc_hd__o31a_1.ext:                                 
Extracting sky130_fd_sc_hd__or4_4 into sky130_fd_sc_hd__or4_4.ext:                                   
Extracting sky130_fd_sc_hd__a31oi_2 into sky130_fd_sc_hd__a31oi_2.ext:                               
Extracting sky130_fd_sc_hd__o21a_1 into sky130_fd_sc_hd__o21a_1.ext:                                 
Extracting sky130_fd_sc_hd__o22ai_1 into sky130_fd_sc_hd__o22ai_1.ext:                               
Extracting sky130_fd_sc_hd__o2111a_1 into sky130_fd_sc_hd__o2111a_1.ext:                             
Extracting sky130_fd_sc_hd__o21ai_2 into sky130_fd_sc_hd__o21ai_2.ext:                               
Extracting sky130_fd_sc_hd__or3_1 into sky130_fd_sc_hd__or3_1.ext:                                   
Extracting sky130_fd_sc_hd__nor3_1 into sky130_fd_sc_hd__nor3_1.ext:                                 
Extracting sky130_fd_sc_hd__nand2b_1 into sky130_fd_sc_hd__nand2b_1.ext:                             
Extracting sky130_fd_sc_hd__a22o_4 into sky130_fd_sc_hd__a22o_4.ext:                                 
Extracting sky130_fd_sc_hd__or3b_4 into sky130_fd_sc_hd__or3b_4.ext:                                 
Extracting sky130_fd_sc_hd__nand2_4 into sky130_fd_sc_hd__nand2_4.ext:                               
Extracting sky130_fd_sc_hd__xor2_1 into sky130_fd_sc_hd__xor2_1.ext:                                 
Extracting sky130_fd_sc_hd__a31oi_4 into sky130_fd_sc_hd__a31oi_4.ext:                               
Extracting sky130_fd_sc_hd__a2bb2o_4 into sky130_fd_sc_hd__a2bb2o_4.ext:                             
Extracting sky130_fd_sc_hd__or2_4 into sky130_fd_sc_hd__or2_4.ext:                                   
Extracting sky130_fd_sc_hd__a32o_2 into sky130_fd_sc_hd__a32o_2.ext:                                 
Extracting sky130_fd_sc_hd__a211o_1 into sky130_fd_sc_hd__a211o_1.ext:                               
Extracting sky130_fd_sc_hd__and4bb_1 into sky130_fd_sc_hd__and4bb_1.ext:                             
Extracting sky130_fd_sc_hd__or4bb_1 into sky130_fd_sc_hd__or4bb_1.ext:                               
Extracting sky130_fd_sc_hd__o211ai_4 into sky130_fd_sc_hd__o211ai_4.ext:                             
Extracting sky130_fd_sc_hd__a32o_1 into sky130_fd_sc_hd__a32o_1.ext:                                 
Extracting sky130_fd_sc_hd__a311o_1 into sky130_fd_sc_hd__a311o_1.ext:                               
Extracting sky130_fd_sc_hd__a211oi_1 into sky130_fd_sc_hd__a211oi_1.ext:                             
Extracting sky130_fd_sc_hd__nand3_1 into sky130_fd_sc_hd__nand3_1.ext:                               
Extracting sky130_fd_sc_hd__o31ai_4 into sky130_fd_sc_hd__o31ai_4.ext:                               
Extracting sky130_fd_sc_hd__o21ai_1 into sky130_fd_sc_hd__o21ai_1.ext:                               
Extracting sky130_fd_sc_hd__a2bb2o_1 into sky130_fd_sc_hd__a2bb2o_1.ext:                             
Extracting sky130_fd_sc_hd__a221o_1 into sky130_fd_sc_hd__a221o_1.ext:                               
Extracting sky130_fd_sc_hd__or4bb_4 into sky130_fd_sc_hd__or4bb_4.ext:                               
Extracting sky130_fd_sc_hd__a21bo_1 into sky130_fd_sc_hd__a21bo_1.ext:                               
Extracting sky130_fd_sc_hd__a21oi_2 into sky130_fd_sc_hd__a21oi_2.ext:                               
Extracting sky130_fd_sc_hd__a211oi_2 into sky130_fd_sc_hd__a211oi_2.ext:                             
Extracting sky130_fd_sc_hd__o31ai_1 into sky130_fd_sc_hd__o31ai_1.ext:                               
Extracting sky130_fd_sc_hd__nand3_2 into sky130_fd_sc_hd__nand3_2.ext:                               
Extracting sky130_fd_sc_hd__a31o_4 into sky130_fd_sc_hd__a31o_4.ext:                                 
Extracting sky130_fd_sc_hd__o211a_4 into sky130_fd_sc_hd__o211a_4.ext:                               
Extracting sky130_fd_sc_hd__nor2_4 into sky130_fd_sc_hd__nor2_4.ext:                                 
Extracting mult8_2bits_1op_e17683 into mult8_2bits_1op_e17683.ext:                                   
exttospice finished.                                                                                 
Using technology "sky130A", version 1.0.493-0-g0fe599b                                               
────────────────────────── Spice Extraction-based Illegal Overlap Checker ───────────────────────────
[15:11:16] VERBOSE  Running 'Checker.IllegalOverlap' at                                  step.py:1122
                    'runs/mult8_2bits_1op_e17683/90-checker-illegaloverlap'…                         
[15:11:16] INFO     Check for Magic Illegal Overlap errors clear.                      checker.py:132
──────────────────────────────────────────── Netgen LVS ─────────────────────────────────────────────
[15:11:16] VERBOSE  Running 'Netgen.LVS' at 'runs/mult8_2bits_1op_e17683/91-netgen-lvs'… step.py:1122
[15:11:16] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17683/91-netgen-lvs/netgen-lvs.log'…                      
Netgen 1.5.278 compiled on Sun Sep 29 13:29:03 UTC 2024                                              
Warning: netgen command 'format' use fully-qualified name '::netgen::format'                         
Warning: netgen command 'global' use fully-qualified name '::netgen::global'                         
Warning:  A case-insensitive file has been read and so the      verilog file must be treated         
case-insensitive to match.                                                                           
Reading SPICE netlist file                                                                           
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice'...                                            
Call to undefined subcircuit sky130_fd_pr__pfet_01v8_hvt                                             
Creating placeholder cell definition.                                                                
Call to undefined subcircuit sky130_fd_pr__nfet_01v8                                                 
Creating placeholder cell definition.                                                                
Reading SPICE netlist file                                                                           
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_12.spice'...                                             
Reading SPICE netlist file                                                                           
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_4.spice'...                                              
Reading SPICE netlist file                                                                           
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_8.spice'...                                              
Reading SPICE netlist file                                                                           
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice'...                                                      
Call to undefined subcircuit sky130_fd_pr__res_generic_po                                            
Creating placeholder cell definition.                                                                
Call to undefined subcircuit sky130_fd_pr__special_nfet_01v8                                         
Creating placeholder cell definition.                                                                
Call to undefined subcircuit sky130_fd_pr__diode_pw2nd_05v5                                          
Creating placeholder cell definition.                                                                
Call to undefined subcircuit sky130_fd_pr__special_pfet_01v8_hvt                                     
Creating placeholder cell definition.                                                                
Call to undefined subcircuit sky130_fd_sc_hd__nand2_2                                                
Creating placeholder cell definition.                                                                
Call to undefined subcircuit sky130_fd_sc_hd__nor2_2                                                 
Creating placeholder cell definition.                                                                
Warning:  A case-insensitive file has been read and so the      verilog file must be treated         
case-insensitive to match.                                                                           
Treating empty subcircuits as black-box cells                                                        
Generating JSON file result                                                                          
                                                                                                     
Reading setup file                                                                                   
/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/
scripts/netgen/setup.tcl                                                                             
                                                                                                     
Model sky130_fd_pr__res_generic_po pin 1 == 2                                                        
No property value found for device sky130_fd_pr__res_generic_po                                      
No property mult found for device sky130_fd_pr__res_generic_po                                       
Model sky130_fd_pr__nfet_01v8 pin 1 == 3                                                             
No property mult found for device sky130_fd_pr__nfet_01v8                                            
No property sa found for device sky130_fd_pr__nfet_01v8                                              
No property sb found for device sky130_fd_pr__nfet_01v8                                              
No property sd found for device sky130_fd_pr__nfet_01v8                                              
No property nf found for device sky130_fd_pr__nfet_01v8                                              
No property nrd found for device sky130_fd_pr__nfet_01v8                                             
No property nrs found for device sky130_fd_pr__nfet_01v8                                             
No property area found for device sky130_fd_pr__nfet_01v8                                            
No property perim found for device sky130_fd_pr__nfet_01v8                                           
No property topography found for device sky130_fd_pr__nfet_01v8                                      
Model sky130_fd_pr__pfet_01v8_hvt pin 1 == 3                                                         
No property mult found for device sky130_fd_pr__pfet_01v8_hvt                                        
No property sa found for device sky130_fd_pr__pfet_01v8_hvt                                          
No property sb found for device sky130_fd_pr__pfet_01v8_hvt                                          
No property sd found for device sky130_fd_pr__pfet_01v8_hvt                                          
No property nf found for device sky130_fd_pr__pfet_01v8_hvt                                          
No property nrd found for device sky130_fd_pr__pfet_01v8_hvt                                         
No property nrs found for device sky130_fd_pr__pfet_01v8_hvt                                         
No property area found for device sky130_fd_pr__pfet_01v8_hvt                                        
No property perim found for device sky130_fd_pr__pfet_01v8_hvt                                       
No property topography found for device sky130_fd_pr__pfet_01v8_hvt                                  
Model sky130_fd_pr__special_nfet_01v8 pin 1 == 3                                                     
No property as found for device sky130_fd_pr__special_nfet_01v8                                      
No property ad found for device sky130_fd_pr__special_nfet_01v8                                      
No property ps found for device sky130_fd_pr__special_nfet_01v8                                      
No property pd found for device sky130_fd_pr__special_nfet_01v8                                      
No property mult found for device sky130_fd_pr__special_nfet_01v8                                    
No property sa found for device sky130_fd_pr__special_nfet_01v8                                      
No property sb found for device sky130_fd_pr__special_nfet_01v8                                      
No property sd found for device sky130_fd_pr__special_nfet_01v8                                      
No property nf found for device sky130_fd_pr__special_nfet_01v8                                      
No property nrd found for device sky130_fd_pr__special_nfet_01v8                                     
No property nrs found for device sky130_fd_pr__special_nfet_01v8                                     
No property area found for device sky130_fd_pr__special_nfet_01v8                                    
No property perim found for device sky130_fd_pr__special_nfet_01v8                                   
No property topography found for device sky130_fd_pr__special_nfet_01v8                              
Model sky130_fd_pr__special_pfet_01v8_hvt pin 1 == 3                                                 
No property as found for device sky130_fd_pr__special_pfet_01v8_hvt                                  
No property ad found for device sky130_fd_pr__special_pfet_01v8_hvt                                  
No property ps found for device sky130_fd_pr__special_pfet_01v8_hvt                                  
No property pd found for device sky130_fd_pr__special_pfet_01v8_hvt                                  
No property mult found for device sky130_fd_pr__special_pfet_01v8_hvt                                
No property sa found for device sky130_fd_pr__special_pfet_01v8_hvt                                  
No property sb found for device sky130_fd_pr__special_pfet_01v8_hvt                                  
No property sd found for device sky130_fd_pr__special_pfet_01v8_hvt                                  
No property nf found for device sky130_fd_pr__special_pfet_01v8_hvt                                  
No property nrd found for device sky130_fd_pr__special_pfet_01v8_hvt                                 
No property nrs found for device sky130_fd_pr__special_pfet_01v8_hvt                                 
No property area found for device sky130_fd_pr__special_pfet_01v8_hvt                                
No property perim found for device sky130_fd_pr__special_pfet_01v8_hvt                               
No property topography found for device sky130_fd_pr__special_pfet_01v8_hvt                          
No property value found for device sky130_fd_pr__diode_pw2nd_05v5                                    
No property mult found for device sky130_fd_pr__diode_pw2nd_05v5                                     
Comparison output logged to file                                                                     
/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/91-netgen-lvs/reports/lvs.netgen.rpt   
Logging to file                                                                                      
"/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/91-netgen-lvs/reports/lvs.netgen.rpt" 
enabled                                                                                              
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'                                    
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.                                  
Circuit contains 0 nets, and 2 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'                                    
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.                                  
Circuit contains 0 nets, and 2 disconnected pins.                                                    
                                                                                                     
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains no devices.                                          
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__fill_1'                                           
Circuit sky130_fd_sc_hd__fill_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 4 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__fill_1'                                           
Circuit sky130_fd_sc_hd__fill_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 4 disconnected pins.                                                    
                                                                                                     
Circuit sky130_fd_sc_hd__fill_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_ef_sc_hd__decap_12'                                         
Circuit sky130_ef_sc_hd__decap_12 contains 0 device instances.                                       
Circuit contains 0 nets, and 4 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_ef_sc_hd__decap_12'                                         
Circuit sky130_ef_sc_hd__decap_12 contains 2 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   1                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   1                                                    
Circuit contains 4 nets.                                                                             
                                                                                                     
Circuit sky130_ef_sc_hd__decap_12 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__fill_2'                                           
Circuit sky130_fd_sc_hd__fill_2 contains 0 device instances.                                         
Circuit contains 0 nets, and 4 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__fill_2'                                           
Circuit sky130_fd_sc_hd__fill_2 contains 0 device instances.                                         
Circuit contains 0 nets, and 4 disconnected pins.                                                    
                                                                                                     
Circuit sky130_fd_sc_hd__fill_2 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_4'                                          
Circuit sky130_fd_sc_hd__decap_4 contains 0 device instances.                                        
Circuit contains 0 nets, and 4 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_4'                                          
Circuit sky130_fd_sc_hd__decap_4 contains 2 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   1                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   1                                                    
Circuit contains 4 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__decap_4 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4_1'                                           
Circuit sky130_fd_sc_hd__and4_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4_1'                                           
Circuit sky130_fd_sc_hd__and4_1 contains 10 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 13 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__and4_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21o_1'                                           
Circuit sky130_fd_sc_hd__a21o_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21o_1'                                           
Circuit sky130_fd_sc_hd__a21o_1 contains 8 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:   4                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a21o_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dlygate4sd1_1'                                    
Circuit sky130_fd_sc_hd__dlygate4sd1_1 contains 0 device instances.                                  
Circuit contains 0 nets, and 6 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dlygate4sd1_1'                                    
Circuit sky130_fd_sc_hd__dlygate4sd1_1 contains 8 device instances.                                  
Class: sky130_fd_pr__nfet_01v8 instances:   4                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                                                    
Circuit contains 9 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__dlygate4sd1_1 contains no devices.                                          
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__xnor2_1'                                          
Circuit sky130_fd_sc_hd__xnor2_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__xnor2_1'                                          
Circuit sky130_fd_sc_hd__xnor2_1 contains 10 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__xnor2_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_6'                                          
Circuit sky130_fd_sc_hd__decap_6 contains 0 device instances.                                        
Circuit contains 0 nets, and 4 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_6'                                          
Circuit sky130_fd_sc_hd__decap_6 contains 2 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   1                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   1                                                    
Circuit contains 4 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__decap_6 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__xor2_2'                                           
Circuit sky130_fd_sc_hd__xor2_2 contains 0 device instances.                                         
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__xor2_2'                                           
Circuit sky130_fd_sc_hd__xor2_2 contains 20 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:  10                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  10                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__xor2_2 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a211oi_1'                                         
Circuit sky130_fd_sc_hd__a211oi_1 contains 0 device instances.                                       
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a211oi_1'                                         
Circuit sky130_fd_sc_hd__a211oi_1 contains 8 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   4                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a211oi_1 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2_1'                                          
Circuit sky130_fd_sc_hd__nand2_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2_1'                                          
Circuit sky130_fd_sc_hd__nand2_1 contains 4 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   2                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   2                                                    
Circuit contains 8 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__nand2_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22ai_1'                                          
Circuit sky130_fd_sc_hd__o22ai_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22ai_1'                                          
Circuit sky130_fd_sc_hd__o22ai_1 contains 8 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   4                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o22ai_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_3'                                          
Circuit sky130_fd_sc_hd__decap_3 contains 0 device instances.                                        
Circuit contains 0 nets, and 4 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_3'                                          
Circuit sky130_fd_sc_hd__decap_3 contains 2 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   1                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   1                                                    
Circuit contains 4 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__decap_3 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dlymetal6s2s_1'                                   
Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains 0 device instances.                                 
Circuit contains 0 nets, and 6 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dlymetal6s2s_1'                                   
Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains 12 device instances.                                
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__dlymetal6s2s_1 contains no devices.                                         
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_8'                                          
Circuit sky130_fd_sc_hd__decap_8 contains 0 device instances.                                        
Circuit contains 0 nets, and 4 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_8'                                          
Circuit sky130_fd_sc_hd__decap_8 contains 2 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   1                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   1                                                    
Circuit contains 4 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__decap_8 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_4'                                            
Circuit sky130_fd_sc_hd__buf_4 contains 0 device instances.                                          
Circuit contains 0 nets, and 6 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_4'                                            
Circuit sky130_fd_sc_hd__buf_4 contains 10 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 7 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__buf_4 contains no devices.                                                  
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a22o_1'                                           
Circuit sky130_fd_sc_hd__a22o_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a22o_1'                                           
Circuit sky130_fd_sc_hd__a22o_1 contains 10 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 13 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a22o_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__xor2_1'                                           
Circuit sky130_fd_sc_hd__xor2_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__xor2_1'                                           
Circuit sky130_fd_sc_hd__xor2_1 contains 10 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__xor2_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o211a_1'                                          
Circuit sky130_fd_sc_hd__o211a_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o211a_1'                                          
Circuit sky130_fd_sc_hd__o211a_1 contains 10 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 13 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o211a_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4_4'                                            
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.                                          
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4_4'                                            
Circuit sky130_fd_sc_hd__or4_4 contains 16 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:   8                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   8                                                    
Circuit contains 13 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__or4_4 contains no devices.                                                  
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_1'                                           
Circuit sky130_fd_sc_hd__nor2_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_1'                                           
Circuit sky130_fd_sc_hd__nor2_1 contains 4 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:   2                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   2                                                    
Circuit contains 8 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__nor2_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_6'                                            
Circuit sky130_fd_sc_hd__buf_6 contains 0 device instances.                                          
Circuit contains 0 nets, and 6 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_6'                                            
Circuit sky130_fd_sc_hd__buf_6 contains 16 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:   8                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   8                                                    
Circuit contains 7 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__buf_6 contains no devices.                                                  
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__xnor2_2'                                          
Circuit sky130_fd_sc_hd__xnor2_2 contains 0 device instances.                                        
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__xnor2_2'                                          
Circuit sky130_fd_sc_hd__xnor2_2 contains 20 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:  10                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  10                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__xnor2_2 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a31oi_2'                                          
Circuit sky130_fd_sc_hd__a31oi_2 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a31oi_2'                                          
Circuit sky130_fd_sc_hd__a31oi_2 contains 16 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   8                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   8                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a31oi_2 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_2'                                            
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.                                          
Circuit contains 0 nets, and 6 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_2'                                            
Circuit sky130_fd_sc_hd__buf_2 contains 6 device instances.                                          
Class: sky130_fd_pr__nfet_01v8 instances:   3                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                                                    
Circuit contains 7 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__buf_2 contains no devices.                                                  
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3_1'                                           
Circuit sky130_fd_sc_hd__and3_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3_1'                                           
Circuit sky130_fd_sc_hd__and3_1 contains 8 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:   4                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__and3_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand4_1'                                          
Circuit sky130_fd_sc_hd__nand4_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand4_1'                                          
Circuit sky130_fd_sc_hd__nand4_1 contains 8 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   4                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__nand4_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21oi_1'                                          
Circuit sky130_fd_sc_hd__a21oi_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21oi_1'                                          
Circuit sky130_fd_sc_hd__a21oi_1 contains 6 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   3                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                                                    
Circuit contains 10 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a21oi_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_1'                                            
Circuit sky130_fd_sc_hd__buf_1 contains 0 device instances.                                          
Circuit contains 0 nets, and 6 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_1'                                            
Circuit sky130_fd_sc_hd__buf_1 contains 4 device instances.                                          
Class: sky130_fd_pr__nfet_01v8 instances:   2                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   2                                                    
Circuit contains 7 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__buf_1 contains no devices.                                                  
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2b_1'                                         
Circuit sky130_fd_sc_hd__nand2b_1 contains 0 device instances.                                       
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2b_1'                                         
Circuit sky130_fd_sc_hd__nand2b_1 contains 6 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   3                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                                                    
Circuit contains 9 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__nand2b_1 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux2_4'                                           
Circuit sky130_fd_sc_hd__mux2_4 contains 0 device instances.                                         
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux2_4'                                           
Circuit sky130_fd_sc_hd__mux2_4 contains 18 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   9                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   9                                                    
Circuit contains 14 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__mux2_4 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a22oi_2'                                          
Circuit sky130_fd_sc_hd__a22oi_2 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a22oi_2'                                          
Circuit sky130_fd_sc_hd__a22oi_2 contains 16 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   8                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   8                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a22oi_2 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_1'                                            
Circuit sky130_fd_sc_hd__or2_1 contains 0 device instances.                                          
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_1'                                            
Circuit sky130_fd_sc_hd__or2_1 contains 6 device instances.                                          
Class: sky130_fd_pr__nfet_01v8 instances:   3                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                                                    
Circuit contains 9 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__or2_1 contains no devices.                                                  
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2_1'                                           
Circuit sky130_fd_sc_hd__and2_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2_1'                                           
Circuit sky130_fd_sc_hd__and2_1 contains 6 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:   3                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                                                    
Circuit contains 9 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__and2_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2b_1'                                          
Circuit sky130_fd_sc_hd__and2b_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2b_1'                                          
Circuit sky130_fd_sc_hd__and2b_1 contains 8 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   4                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                                                    
Circuit contains 10 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__and2b_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a22oi_1'                                          
Circuit sky130_fd_sc_hd__a22oi_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a22oi_1'                                          
Circuit sky130_fd_sc_hd__a22oi_1 contains 8 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   4                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a22oi_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21a_1'                                           
Circuit sky130_fd_sc_hd__o21a_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21a_1'                                           
Circuit sky130_fd_sc_hd__o21a_1 contains 8 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:   4                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o21a_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ba_1'                                          
Circuit sky130_fd_sc_hd__o21ba_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ba_1'                                          
Circuit sky130_fd_sc_hd__o21ba_1 contains 10 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o21ba_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a31o_1'                                           
Circuit sky130_fd_sc_hd__a31o_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a31o_1'                                           
Circuit sky130_fd_sc_hd__a31o_1 contains 10 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 13 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a31o_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o31ai_4'                                          
Circuit sky130_fd_sc_hd__o31ai_4 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o31ai_4'                                          
Circuit sky130_fd_sc_hd__o31ai_4 contains 32 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:  16                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  16                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o31ai_4 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor3_1'                                           
Circuit sky130_fd_sc_hd__nor3_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor3_1'                                           
Circuit sky130_fd_sc_hd__nor3_1 contains 6 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:   3                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                                                    
Circuit contains 10 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__nor3_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_4'                                         
Circuit sky130_fd_sc_hd__clkbuf_4 contains 0 device instances.                                       
Circuit contains 0 nets, and 6 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_4'                                         
Circuit sky130_fd_sc_hd__clkbuf_4 contains 10 device instances.                                      
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 7 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__clkbuf_4 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a211o_1'                                          
Circuit sky130_fd_sc_hd__a211o_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a211o_1'                                          
Circuit sky130_fd_sc_hd__a211o_1 contains 10 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 13 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a211o_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_4'                                            
Circuit sky130_fd_sc_hd__or2_4 contains 0 device instances.                                          
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_4'                                            
Circuit sky130_fd_sc_hd__or2_4 contains 12 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 9 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__or2_4 contains no devices.                                                  
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'                                         
Circuit sky130_fd_sc_hd__clkbuf_2 contains 0 device instances.                                       
Circuit contains 0 nets, and 6 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'                                         
Circuit sky130_fd_sc_hd__clkbuf_2 contains 6 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   3                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                                                    
Circuit contains 7 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__clkbuf_2 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o211ai_4'                                         
Circuit sky130_fd_sc_hd__o211ai_4 contains 0 device instances.                                       
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o211ai_4'                                         
Circuit sky130_fd_sc_hd__o211ai_4 contains 32 device instances.                                      
Class: sky130_fd_pr__nfet_01v8 instances:  16                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  16                                                    
Circuit contains 14 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o211ai_4 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand4_2'                                          
Circuit sky130_fd_sc_hd__nand4_2 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand4_2'                                          
Circuit sky130_fd_sc_hd__nand4_2 contains 16 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   8                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   8                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__nand4_2 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21bo_1'                                          
Circuit sky130_fd_sc_hd__a21bo_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21bo_1'                                          
Circuit sky130_fd_sc_hd__a21bo_1 contains 10 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a21bo_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand3_1'                                          
Circuit sky130_fd_sc_hd__nand3_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand3_1'                                          
Circuit sky130_fd_sc_hd__nand3_1 contains 6 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   3                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                                                    
Circuit contains 10 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__nand3_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_8'                                            
Circuit sky130_fd_sc_hd__buf_8 contains 0 device instances.                                          
Circuit contains 0 nets, and 6 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_8'                                            
Circuit sky130_fd_sc_hd__buf_8 contains 22 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:  11                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  11                                                    
Circuit contains 7 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__buf_8 contains no devices.                                                  
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a31o_4'                                           
Circuit sky130_fd_sc_hd__a31o_4 contains 0 device instances.                                         
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a31o_4'                                           
Circuit sky130_fd_sc_hd__a31o_4 contains 24 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:  12                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  12                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a31o_4 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a221o_1'                                          
Circuit sky130_fd_sc_hd__a221o_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 10 disconnected pins.                                                   
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a221o_1'                                          
Circuit sky130_fd_sc_hd__a221o_1 contains 12 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a221o_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3b_1'                                          
Circuit sky130_fd_sc_hd__and3b_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3b_1'                                          
Circuit sky130_fd_sc_hd__and3b_1 contains 10 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__and3b_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4bb_1'                                         
Circuit sky130_fd_sc_hd__and4bb_1 contains 0 device instances.                                       
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4bb_1'                                         
Circuit sky130_fd_sc_hd__and4bb_1 contains 14 device instances.                                      
Class: sky130_fd_pr__nfet_01v8 instances:   7                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   7                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__and4bb_1 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o31a_1'                                           
Circuit sky130_fd_sc_hd__o31a_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o31a_1'                                           
Circuit sky130_fd_sc_hd__o31a_1 contains 10 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 13 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o31a_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a31oi_4'                                          
Circuit sky130_fd_sc_hd__a31oi_4 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a31oi_4'                                          
Circuit sky130_fd_sc_hd__a31oi_4 contains 32 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:  16                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  16                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a31oi_4 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__inv_2'                                            
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.                                          
Circuit contains 0 nets, and 6 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__inv_2'                                            
Circuit sky130_fd_sc_hd__inv_2 contains 4 device instances.                                          
Class: sky130_fd_pr__nfet_01v8 instances:   2                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   2                                                    
Circuit contains 6 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__inv_2 contains no devices.                                                  
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3b_4'                                           
Circuit sky130_fd_sc_hd__or3b_4 contains 0 device instances.                                         
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3b_4'                                           
Circuit sky130_fd_sc_hd__or3b_4 contains 16 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   8                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   8                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__or3b_4 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'                                         
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.                                       
Circuit contains 0 nets, and 6 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'                                         
Circuit sky130_fd_sc_hd__clkbuf_1 contains 4 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   2                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   2                                                    
Circuit contains 7 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__clkbuf_1 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a41o_1'                                           
Circuit sky130_fd_sc_hd__a41o_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 10 disconnected pins.                                                   
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a41o_1'                                           
Circuit sky130_fd_sc_hd__a41o_1 contains 12 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a41o_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o31ai_1'                                          
Circuit sky130_fd_sc_hd__o31ai_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o31ai_1'                                          
Circuit sky130_fd_sc_hd__o31ai_1 contains 8 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   4                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o31ai_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ai_1'                                          
Circuit sky130_fd_sc_hd__o21ai_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ai_1'                                          
Circuit sky130_fd_sc_hd__o21ai_1 contains 6 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   3                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                                                    
Circuit contains 10 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o21ai_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_4'                                           
Circuit sky130_fd_sc_hd__nor2_4 contains 0 device instances.                                         
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_4'                                           
Circuit sky130_fd_sc_hd__nor2_4 contains 16 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   8                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   8                                                    
Circuit contains 8 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__nor2_4 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_4'                                            
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.                                          
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_4'                                            
Circuit sky130_fd_sc_hd__or3_4 contains 14 device instances.                                         
Class: sky130_fd_pr__nfet_01v8 instances:   7                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   7                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__or3_4 contains no devices.                                                  
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand3_2'                                          
Circuit sky130_fd_sc_hd__nand3_2 contains 0 device instances.                                        
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand3_2'                                          
Circuit sky130_fd_sc_hd__nand3_2 contains 12 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 10 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__nand3_2 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__xnor2_4'                                          
Circuit sky130_fd_sc_hd__xnor2_4 contains 0 device instances.                                        
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__xnor2_4'                                          
Circuit sky130_fd_sc_hd__xnor2_4 contains 40 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:  20                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  20                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__xnor2_4 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand4_4'                                          
Circuit sky130_fd_sc_hd__nand4_4 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand4_4'                                          
Circuit sky130_fd_sc_hd__nand4_4 contains 32 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:  16                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  16                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__nand4_4 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4bb_4'                                          
Circuit sky130_fd_sc_hd__or4bb_4 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4bb_4'                                          
Circuit sky130_fd_sc_hd__or4bb_4 contains 20 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:  10                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  10                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__or4bb_4 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a32o_2'                                           
Circuit sky130_fd_sc_hd__a32o_2 contains 0 device instances.                                         
Circuit contains 0 nets, and 10 disconnected pins.                                                   
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a32o_2'                                           
Circuit sky130_fd_sc_hd__a32o_2 contains 14 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   7                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   7                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a32o_2 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a211oi_2'                                         
Circuit sky130_fd_sc_hd__a211oi_2 contains 0 device instances.                                       
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a211oi_2'                                         
Circuit sky130_fd_sc_hd__a211oi_2 contains 16 device instances.                                      
Class: sky130_fd_pr__nfet_01v8 instances:   8                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   8                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a211oi_2 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3b_1'                                           
Circuit sky130_fd_sc_hd__or3b_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3b_1'                                           
Circuit sky130_fd_sc_hd__or3b_1 contains 10 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   5                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                                                    
Circuit contains 12 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__or3b_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2o_1'                                         
Circuit sky130_fd_sc_hd__a2bb2o_1 contains 0 device instances.                                       
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2o_1'                                         
Circuit sky130_fd_sc_hd__a2bb2o_1 contains 12 device instances.                                      
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 14 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a2bb2o_1 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2o_4'                                         
Circuit sky130_fd_sc_hd__a2bb2o_4 contains 0 device instances.                                       
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2o_4'                                         
Circuit sky130_fd_sc_hd__a2bb2o_4 contains 28 device instances.                                      
Class: sky130_fd_pr__nfet_01v8 instances:  14                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  14                                                    
Circuit contains 14 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a2bb2o_4 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21oi_2'                                          
Circuit sky130_fd_sc_hd__a21oi_2 contains 0 device instances.                                        
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21oi_2'                                          
Circuit sky130_fd_sc_hd__a21oi_2 contains 12 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a21oi_2 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21bai_2'                                         
Circuit sky130_fd_sc_hd__o21bai_2 contains 0 device instances.                                       
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21bai_2'                                         
Circuit sky130_fd_sc_hd__o21bai_2 contains 14 device instances.                                      
Class: sky130_fd_pr__nfet_01v8 instances:   7                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   7                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o21bai_2 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o311a_4'                                          
Circuit sky130_fd_sc_hd__o311a_4 contains 0 device instances.                                        
Circuit contains 0 nets, and 10 disconnected pins.                                                   
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o311a_4'                                          
Circuit sky130_fd_sc_hd__o311a_4 contains 28 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:  14                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  14                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o311a_4 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o2111a_1'                                         
Circuit sky130_fd_sc_hd__o2111a_1 contains 0 device instances.                                       
Circuit contains 0 nets, and 10 disconnected pins.                                                   
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o2111a_1'                                         
Circuit sky130_fd_sc_hd__o2111a_1 contains 12 device instances.                                      
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o2111a_1 contains no devices.                                               
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o211a_4'                                          
Circuit sky130_fd_sc_hd__o211a_4 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o211a_4'                                          
Circuit sky130_fd_sc_hd__o211a_4 contains 24 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:  12                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  12                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o211a_4 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux2_1'                                           
Circuit sky130_fd_sc_hd__mux2_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux2_1'                                           
Circuit sky130_fd_sc_hd__mux2_1 contains 12 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 14 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__mux2_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_1'                                            
Circuit sky130_fd_sc_hd__or3_1 contains 0 device instances.                                          
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_1'                                            
Circuit sky130_fd_sc_hd__or3_1 contains 8 device instances.                                          
Class: sky130_fd_pr__nfet_01v8 instances:   4                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                                                    
Circuit contains 11 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__or3_1 contains no devices.                                                  
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2_4'                                          
Circuit sky130_fd_sc_hd__nand2_4 contains 0 device instances.                                        
Circuit contains 0 nets, and 7 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2_4'                                          
Circuit sky130_fd_sc_hd__nand2_4 contains 16 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   8                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   8                                                    
Circuit contains 8 nets.                                                                             
                                                                                                     
Circuit sky130_fd_sc_hd__nand2_4 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ai_2'                                          
Circuit sky130_fd_sc_hd__o21ai_2 contains 0 device instances.                                        
Circuit contains 0 nets, and 8 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ai_2'                                          
Circuit sky130_fd_sc_hd__o21ai_2 contains 12 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 10 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__o21ai_2 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a22o_4'                                           
Circuit sky130_fd_sc_hd__a22o_4 contains 0 device instances.                                         
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a22o_4'                                           
Circuit sky130_fd_sc_hd__a22o_4 contains 24 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:  12                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:  12                                                    
Circuit contains 13 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a22o_4 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a311o_1'                                          
Circuit sky130_fd_sc_hd__a311o_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 10 disconnected pins.                                                   
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a311o_1'                                          
Circuit sky130_fd_sc_hd__a311o_1 contains 12 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a311o_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a32o_1'                                           
Circuit sky130_fd_sc_hd__a32o_1 contains 0 device instances.                                         
Circuit contains 0 nets, and 10 disconnected pins.                                                   
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a32o_1'                                           
Circuit sky130_fd_sc_hd__a32o_1 contains 12 device instances.                                        
Class: sky130_fd_pr__nfet_01v8 instances:   6                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__a32o_1 contains no devices.                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4bb_1'                                          
Circuit sky130_fd_sc_hd__or4bb_1 contains 0 device instances.                                        
Circuit contains 0 nets, and 9 disconnected pins.                                                    
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4bb_1'                                          
Circuit sky130_fd_sc_hd__or4bb_1 contains 14 device instances.                                       
Class: sky130_fd_pr__nfet_01v8 instances:   7                                                        
Class: sky130_fd_pr__pfet_01v8_hvt instances:   7                                                    
Circuit contains 15 nets.                                                                            
                                                                                                     
Circuit sky130_fd_sc_hd__or4bb_1 contains no devices.                                                
                                                                                                     
Contents of circuit 1:  Circuit: 'mult8_2bits_1op_e17683'                                            
Circuit mult8_2bits_1op_e17683 contains 3647 device instances.                                       
Class: sky130_fd_sc_hd__a41o_1 instances:   2                                                        
Class: sky130_fd_sc_hd__a31o_1 instances:   2                                                        
Class: sky130_fd_sc_hd__a31o_4 instances:   1                                                        
Class: sky130_fd_sc_hd__a21o_1 instances:   8                                                        
Class: sky130_fd_sc_hd__o31ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__o31ai_4 instances:   1                                                       
Class: sky130_fd_sc_hd__or4_4 instances:   2                                                         
Class: sky130_fd_sc_hd__a31oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__buf_1 instances:  10                                                         
Class: sky130_fd_sc_hd__nand4_1 instances:   2                                                       
Class: sky130_fd_sc_hd__a31oi_4 instances:   1                                                       
Class: sky130_fd_sc_hd__nand4_2 instances:   4                                                       
Class: sky130_fd_sc_hd__buf_2 instances:  16                                                         
Class: sky130_fd_sc_hd__nand4_4 instances:   2                                                       
Class: sky130_fd_sc_hd__buf_4 instances:   6                                                         
Class: sky130_fd_sc_hd__buf_6 instances:  11                                                         
Class: sky130_fd_sc_hd__buf_8 instances:   7                                                         
Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1                                                      
Class: sky130_fd_sc_hd__a2bb2o_4 instances:   2                                                      
Class: sky130_fd_sc_hd__and3b_1 instances:   2                                                       
Class: sky130_fd_sc_hd__xor2_1 instances:   3                                                        
Class: sky130_fd_sc_hd__xor2_2 instances:   7                                                        
Class: sky130_ef_sc_hd__decap_12 instances: 1653                                                     
Class: sky130_fd_sc_hd__and4_1 instances:  15                                                        
Class: sky130_fd_sc_hd__inv_2 instances:   4                                                         
Class: sky130_fd_sc_hd__clkbuf_1 instances:   7                                                      
Class: sky130_fd_sc_hd__clkbuf_2 instances:   3                                                      
Class: sky130_fd_sc_hd__clkbuf_4 instances:   4                                                      
Class: sky130_fd_sc_hd__or3_1 instances:   1                                                         
Class: sky130_fd_sc_hd__or3_4 instances:   2                                                         
Class: sky130_fd_sc_hd__nand3_1 instances:   5                                                       
Class: sky130_fd_sc_hd__nand3_2 instances:   1                                                       
Class: sky130_fd_sc_hd__o21ba_1 instances:   1                                                       
Class: sky130_fd_sc_hd__and2b_1 instances:   3                                                       
Class: sky130_fd_sc_hd__a21bo_1 instances:   2                                                       
Class: sky130_fd_sc_hd__and3_1 instances:  13                                                        
Class: sky130_fd_sc_hd__decap_3 instances: 203                                                       
Class: sky130_fd_sc_hd__decap_4 instances:  90                                                       
Class: sky130_fd_sc_hd__decap_6 instances: 326                                                       
Class: sky130_fd_sc_hd__decap_8 instances:  76                                                       
Class: sky130_fd_sc_hd__or2_1 instances:   5                                                         
Class: sky130_fd_sc_hd__or2_4 instances:   3                                                         
Class: sky130_fd_sc_hd__nand2_1 instances:  19                                                       
Class: sky130_fd_sc_hd__nand2_4 instances:   1                                                       
Class: sky130_fd_sc_hd__mux2_1 instances:   1                                                        
Class: sky130_fd_sc_hd__mux2_4 instances:   1                                                        
Class: sky130_fd_sc_hd__and2_1 instances:  11                                                        
Class: sky130_fd_sc_hd__a211oi_1 instances:   2                                                      
Class: sky130_fd_sc_hd__a211oi_2 instances:   1                                                      
Class: sky130_fd_sc_hd__xnor2_1 instances:  16                                                       
Class: sky130_fd_sc_hd__xnor2_2 instances:  11                                                       
Class: sky130_fd_sc_hd__xnor2_4 instances:   1                                                       
Class: sky130_fd_sc_hd__o21bai_2 instances:   1                                                      
Class: sky130_fd_sc_hd__o211a_1 instances:   8                                                       
Class: sky130_fd_sc_hd__o211a_4 instances:   1                                                       
Class: sky130_fd_sc_hd__nand2b_1 instances:   2                                                      
Class: sky130_fd_sc_hd__a221o_1 instances:   2                                                       
Class: sky130_fd_sc_hd__a211o_1 instances:   1                                                       
Class: sky130_fd_sc_hd__o2111a_1 instances:   2                                                      
Class: sky130_fd_sc_hd__or3b_1 instances:   1                                                        
Class: sky130_fd_sc_hd__or3b_4 instances:   1                                                        
Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances:   6                                                
Class: sky130_fd_sc_hd__or4bb_1 instances:   1                                                       
Class: sky130_fd_sc_hd__nor3_1 instances:   1                                                        
Class: sky130_fd_sc_hd__or4bb_4 instances:   2                                                       
Class: sky130_fd_sc_hd__a32o_1 instances:   1                                                        
Class: sky130_fd_sc_hd__a32o_2 instances:   1                                                        
Class: sky130_fd_sc_hd__dlygate4sd1_1 instances:  13                                                 
Class: sky130_fd_sc_hd__a22o_1 instances:   7                                                        
Class: sky130_fd_sc_hd__a22o_4 instances:   1                                                        
Class: sky130_fd_sc_hd__o31a_1 instances:   1                                                        
Class: sky130_fd_sc_hd__o21a_1 instances:   3                                                        
Class: sky130_fd_sc_hd__o311a_4 instances:   1                                                       
Class: sky130_fd_sc_hd__o22ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__a22oi_1 instances:   4                                                       
Class: sky130_fd_sc_hd__a22oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__o21ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__o21ai_2 instances:   1                                                       
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 469                                                 
Class: sky130_fd_sc_hd__a21oi_1 instances:  10                                                       
Class: sky130_fd_sc_hd__a21oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__a311o_1 instances:   1                                                       
Class: sky130_fd_sc_hd__fill_1 instances: 415                                                        
Class: sky130_fd_sc_hd__fill_2 instances:  87                                                        
Class: sky130_fd_sc_hd__o211ai_4 instances:   1                                                      
Class: sky130_fd_sc_hd__and4bb_1 instances:   2                                                      
Class: sky130_fd_sc_hd__nor2_1 instances:  22                                                        
Class: sky130_fd_sc_hd__nor2_4 instances:   1                                                        
Circuit contains 346 nets.                                                                           
Contents of circuit 2:  Circuit: 'mult8_2bits_1op_e17683'                                            
Circuit mult8_2bits_1op_e17683 contains 3647 device instances.                                       
Class: sky130_fd_sc_hd__a41o_1 instances:   2                                                        
Class: sky130_fd_sc_hd__a31o_1 instances:   2                                                        
Class: sky130_fd_sc_hd__a31o_4 instances:   1                                                        
Class: sky130_fd_sc_hd__a21o_1 instances:   8                                                        
Class: sky130_fd_sc_hd__o31ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__o31ai_4 instances:   1                                                       
Class: sky130_fd_sc_hd__or4_4 instances:   2                                                         
Class: sky130_fd_sc_hd__a31oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__nand4_1 instances:   2                                                       
Class: sky130_fd_sc_hd__buf_1 instances:  10                                                         
Class: sky130_fd_sc_hd__nand4_2 instances:   4                                                       
Class: sky130_fd_sc_hd__buf_2 instances:  16                                                         
Class: sky130_fd_sc_hd__a31oi_4 instances:   1                                                       
Class: sky130_fd_sc_hd__nand4_4 instances:   2                                                       
Class: sky130_fd_sc_hd__buf_4 instances:   6                                                         
Class: sky130_fd_sc_hd__buf_6 instances:  11                                                         
Class: sky130_fd_sc_hd__buf_8 instances:   7                                                         
Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1                                                      
Class: sky130_fd_sc_hd__a2bb2o_4 instances:   2                                                      
Class: sky130_fd_sc_hd__and3b_1 instances:   2                                                       
Class: sky130_fd_sc_hd__xor2_1 instances:   3                                                        
Class: sky130_fd_sc_hd__xor2_2 instances:   7                                                        
Class: sky130_ef_sc_hd__decap_12 instances: 1653                                                     
Class: sky130_fd_sc_hd__and4_1 instances:  15                                                        
Class: sky130_fd_sc_hd__inv_2 instances:   4                                                         
Class: sky130_fd_sc_hd__clkbuf_1 instances:   7                                                      
Class: sky130_fd_sc_hd__clkbuf_2 instances:   3                                                      
Class: sky130_fd_sc_hd__clkbuf_4 instances:   4                                                      
Class: sky130_fd_sc_hd__or3_1 instances:   1                                                         
Class: sky130_fd_sc_hd__or3_4 instances:   2                                                         
Class: sky130_fd_sc_hd__nand3_1 instances:   5                                                       
Class: sky130_fd_sc_hd__nand3_2 instances:   1                                                       
Class: sky130_fd_sc_hd__o21ba_1 instances:   1                                                       
Class: sky130_fd_sc_hd__and2b_1 instances:   3                                                       
Class: sky130_fd_sc_hd__a21bo_1 instances:   2                                                       
Class: sky130_fd_sc_hd__and3_1 instances:  13                                                        
Class: sky130_fd_sc_hd__decap_3 instances: 203                                                       
Class: sky130_fd_sc_hd__decap_4 instances:  90                                                       
Class: sky130_fd_sc_hd__decap_6 instances: 326                                                       
Class: sky130_fd_sc_hd__decap_8 instances:  76                                                       
Class: sky130_fd_sc_hd__or2_1 instances:   5                                                         
Class: sky130_fd_sc_hd__or2_4 instances:   3                                                         
Class: sky130_fd_sc_hd__nand2_1 instances:  19                                                       
Class: sky130_fd_sc_hd__nand2_4 instances:   1                                                       
Class: sky130_fd_sc_hd__mux2_1 instances:   1                                                        
Class: sky130_fd_sc_hd__mux2_4 instances:   1                                                        
Class: sky130_fd_sc_hd__and2_1 instances:  11                                                        
Class: sky130_fd_sc_hd__a211oi_1 instances:   2                                                      
Class: sky130_fd_sc_hd__a211oi_2 instances:   1                                                      
Class: sky130_fd_sc_hd__xnor2_1 instances:  16                                                       
Class: sky130_fd_sc_hd__xnor2_2 instances:  11                                                       
Class: sky130_fd_sc_hd__xnor2_4 instances:   1                                                       
Class: sky130_fd_sc_hd__o21bai_2 instances:   1                                                      
Class: sky130_fd_sc_hd__o211a_1 instances:   8                                                       
Class: sky130_fd_sc_hd__o211a_4 instances:   1                                                       
Class: sky130_fd_sc_hd__nand2b_1 instances:   2                                                      
Class: sky130_fd_sc_hd__a221o_1 instances:   2                                                       
Class: sky130_fd_sc_hd__a211o_1 instances:   1                                                       
Class: sky130_fd_sc_hd__o2111a_1 instances:   2                                                      
Class: sky130_fd_sc_hd__or3b_1 instances:   1                                                        
Class: sky130_fd_sc_hd__or3b_4 instances:   1                                                        
Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances:   6                                                
Class: sky130_fd_sc_hd__or4bb_1 instances:   1                                                       
Class: sky130_fd_sc_hd__nor3_1 instances:   1                                                        
Class: sky130_fd_sc_hd__or4bb_4 instances:   2                                                       
Class: sky130_fd_sc_hd__a32o_1 instances:   1                                                        
Class: sky130_fd_sc_hd__a32o_2 instances:   1                                                        
Class: sky130_fd_sc_hd__dlygate4sd1_1 instances:  13                                                 
Class: sky130_fd_sc_hd__a22o_1 instances:   7                                                        
Class: sky130_fd_sc_hd__a22o_4 instances:   1                                                        
Class: sky130_fd_sc_hd__o31a_1 instances:   1                                                        
Class: sky130_fd_sc_hd__o21a_1 instances:   3                                                        
Class: sky130_fd_sc_hd__o311a_4 instances:   1                                                       
Class: sky130_fd_sc_hd__o22ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__a22oi_1 instances:   4                                                       
Class: sky130_fd_sc_hd__a22oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__o21ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 469                                                 
Class: sky130_fd_sc_hd__o21ai_2 instances:   1                                                       
Class: sky130_fd_sc_hd__a21oi_1 instances:  10                                                       
Class: sky130_fd_sc_hd__a21oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__a311o_1 instances:   1                                                       
Class: sky130_fd_sc_hd__fill_1 instances: 415                                                        
Class: sky130_fd_sc_hd__fill_2 instances:  87                                                        
Class: sky130_fd_sc_hd__o211ai_4 instances:   1                                                      
Class: sky130_fd_sc_hd__and4bb_1 instances:   2                                                      
Class: sky130_fd_sc_hd__nor2_1 instances:  22                                                        
Class: sky130_fd_sc_hd__nor2_4 instances:   1                                                        
Circuit contains 346 nets.                                                                           
                                                                                                     
Circuit was modified by parallel/series device merging.                                              
New circuit summary:                                                                                 
                                                                                                     
Contents of circuit 1:  Circuit: 'mult8_2bits_1op_e17683'                                            
Circuit mult8_2bits_1op_e17683 contains 336 device instances.                                        
Class: sky130_fd_sc_hd__a41o_1 instances:   2                                                        
Class: sky130_fd_sc_hd__a31o_1 instances:   2                                                        
Class: sky130_fd_sc_hd__a31o_4 instances:   1                                                        
Class: sky130_fd_sc_hd__a21o_1 instances:   8                                                        
Class: sky130_fd_sc_hd__o31ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__o31ai_4 instances:   1                                                       
Class: sky130_fd_sc_hd__or4_4 instances:   2                                                         
Class: sky130_fd_sc_hd__a31oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__buf_1 instances:  10                                                         
Class: sky130_fd_sc_hd__nand4_1 instances:   2                                                       
Class: sky130_fd_sc_hd__a31oi_4 instances:   1                                                       
Class: sky130_fd_sc_hd__nand4_2 instances:   4                                                       
Class: sky130_fd_sc_hd__buf_2 instances:  16                                                         
Class: sky130_fd_sc_hd__nand4_4 instances:   2                                                       
Class: sky130_fd_sc_hd__buf_4 instances:   6                                                         
Class: sky130_fd_sc_hd__buf_6 instances:  11                                                         
Class: sky130_fd_sc_hd__buf_8 instances:   7                                                         
Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1                                                      
Class: sky130_fd_sc_hd__a2bb2o_4 instances:   2                                                      
Class: sky130_fd_sc_hd__and3b_1 instances:   2                                                       
Class: sky130_fd_sc_hd__xor2_1 instances:   3                                                        
Class: sky130_fd_sc_hd__xor2_2 instances:   7                                                        
Class: sky130_ef_sc_hd__decap_12 instances:   1                                                      
Class: sky130_fd_sc_hd__and4_1 instances:  15                                                        
Class: sky130_fd_sc_hd__inv_2 instances:   4                                                         
Class: sky130_fd_sc_hd__clkbuf_1 instances:   7                                                      
Class: sky130_fd_sc_hd__clkbuf_2 instances:   3                                                      
Class: sky130_fd_sc_hd__clkbuf_4 instances:   4                                                      
Class: sky130_fd_sc_hd__or3_1 instances:   1                                                         
Class: sky130_fd_sc_hd__or3_4 instances:   2                                                         
Class: sky130_fd_sc_hd__nand3_1 instances:   5                                                       
Class: sky130_fd_sc_hd__nand3_2 instances:   1                                                       
Class: sky130_fd_sc_hd__o21ba_1 instances:   1                                                       
Class: sky130_fd_sc_hd__and2b_1 instances:   3                                                       
Class: sky130_fd_sc_hd__a21bo_1 instances:   2                                                       
Class: sky130_fd_sc_hd__and3_1 instances:  13                                                        
Class: sky130_fd_sc_hd__decap_3 instances:   1                                                       
Class: sky130_fd_sc_hd__decap_4 instances:   1                                                       
Class: sky130_fd_sc_hd__decap_6 instances:   1                                                       
Class: sky130_fd_sc_hd__decap_8 instances:   1                                                       
Class: sky130_fd_sc_hd__or2_1 instances:   5                                                         
Class: sky130_fd_sc_hd__or2_4 instances:   3                                                         
Class: sky130_fd_sc_hd__nand2_1 instances:  19                                                       
Class: sky130_fd_sc_hd__nand2_4 instances:   1                                                       
Class: sky130_fd_sc_hd__mux2_1 instances:   1                                                        
Class: sky130_fd_sc_hd__mux2_4 instances:   1                                                        
Class: sky130_fd_sc_hd__and2_1 instances:  11                                                        
Class: sky130_fd_sc_hd__a211oi_1 instances:   2                                                      
Class: sky130_fd_sc_hd__a211oi_2 instances:   1                                                      
Class: sky130_fd_sc_hd__xnor2_1 instances:  16                                                       
Class: sky130_fd_sc_hd__xnor2_2 instances:  11                                                       
Class: sky130_fd_sc_hd__xnor2_4 instances:   1                                                       
Class: sky130_fd_sc_hd__o21bai_2 instances:   1                                                      
Class: sky130_fd_sc_hd__o211a_1 instances:   8                                                       
Class: sky130_fd_sc_hd__o211a_4 instances:   1                                                       
Class: sky130_fd_sc_hd__nand2b_1 instances:   2                                                      
Class: sky130_fd_sc_hd__a221o_1 instances:   2                                                       
Class: sky130_fd_sc_hd__a211o_1 instances:   1                                                       
Class: sky130_fd_sc_hd__o2111a_1 instances:   2                                                      
Class: sky130_fd_sc_hd__or3b_1 instances:   1                                                        
Class: sky130_fd_sc_hd__or3b_4 instances:   1                                                        
Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances:   6                                                
Class: sky130_fd_sc_hd__or4bb_1 instances:   1                                                       
Class: sky130_fd_sc_hd__nor3_1 instances:   1                                                        
Class: sky130_fd_sc_hd__or4bb_4 instances:   2                                                       
Class: sky130_fd_sc_hd__a32o_1 instances:   1                                                        
Class: sky130_fd_sc_hd__a32o_2 instances:   1                                                        
Class: sky130_fd_sc_hd__dlygate4sd1_1 instances:  13                                                 
Class: sky130_fd_sc_hd__a22o_1 instances:   7                                                        
Class: sky130_fd_sc_hd__a22o_4 instances:   1                                                        
Class: sky130_fd_sc_hd__o31a_1 instances:   1                                                        
Class: sky130_fd_sc_hd__o21a_1 instances:   3                                                        
Class: sky130_fd_sc_hd__o311a_4 instances:   1                                                       
Class: sky130_fd_sc_hd__o22ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__a22oi_1 instances:   4                                                       
Class: sky130_fd_sc_hd__a22oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__o21ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__o21ai_2 instances:   1                                                       
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:   1                                                 
Class: sky130_fd_sc_hd__a21oi_1 instances:  10                                                       
Class: sky130_fd_sc_hd__a21oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__a311o_1 instances:   1                                                       
Class: sky130_fd_sc_hd__fill_1 instances:   1                                                        
Class: sky130_fd_sc_hd__fill_2 instances:   1                                                        
Class: sky130_fd_sc_hd__o211ai_4 instances:   1                                                      
Class: sky130_fd_sc_hd__and4bb_1 instances:   2                                                      
Class: sky130_fd_sc_hd__nor2_1 instances:  22                                                        
Class: sky130_fd_sc_hd__nor2_4 instances:   1                                                        
Circuit contains 346 nets.                                                                           
Contents of circuit 2:  Circuit: 'mult8_2bits_1op_e17683'                                            
Circuit mult8_2bits_1op_e17683 contains 336 device instances.                                        
Class: sky130_fd_sc_hd__a41o_1 instances:   2                                                        
Class: sky130_fd_sc_hd__a31o_1 instances:   2                                                        
Class: sky130_fd_sc_hd__a31o_4 instances:   1                                                        
Class: sky130_fd_sc_hd__a21o_1 instances:   8                                                        
Class: sky130_fd_sc_hd__o31ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__o31ai_4 instances:   1                                                       
Class: sky130_fd_sc_hd__or4_4 instances:   2                                                         
Class: sky130_fd_sc_hd__a31oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__nand4_1 instances:   2                                                       
Class: sky130_fd_sc_hd__buf_1 instances:  10                                                         
Class: sky130_fd_sc_hd__nand4_2 instances:   4                                                       
Class: sky130_fd_sc_hd__buf_2 instances:  16                                                         
Class: sky130_fd_sc_hd__a31oi_4 instances:   1                                                       
Class: sky130_fd_sc_hd__nand4_4 instances:   2                                                       
Class: sky130_fd_sc_hd__buf_4 instances:   6                                                         
Class: sky130_fd_sc_hd__buf_6 instances:  11                                                         
Class: sky130_fd_sc_hd__buf_8 instances:   7                                                         
Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1                                                      
Class: sky130_fd_sc_hd__a2bb2o_4 instances:   2                                                      
Class: sky130_fd_sc_hd__and3b_1 instances:   2                                                       
Class: sky130_fd_sc_hd__xor2_1 instances:   3                                                        
Class: sky130_fd_sc_hd__xor2_2 instances:   7                                                        
Class: sky130_ef_sc_hd__decap_12 instances:   1                                                      
Class: sky130_fd_sc_hd__and4_1 instances:  15                                                        
Class: sky130_fd_sc_hd__inv_2 instances:   4                                                         
Class: sky130_fd_sc_hd__clkbuf_1 instances:   7                                                      
Class: sky130_fd_sc_hd__clkbuf_2 instances:   3                                                      
Class: sky130_fd_sc_hd__clkbuf_4 instances:   4                                                      
Class: sky130_fd_sc_hd__or3_1 instances:   1                                                         
Class: sky130_fd_sc_hd__or3_4 instances:   2                                                         
Class: sky130_fd_sc_hd__nand3_1 instances:   5                                                       
Class: sky130_fd_sc_hd__nand3_2 instances:   1                                                       
Class: sky130_fd_sc_hd__o21ba_1 instances:   1                                                       
Class: sky130_fd_sc_hd__and2b_1 instances:   3                                                       
Class: sky130_fd_sc_hd__a21bo_1 instances:   2                                                       
Class: sky130_fd_sc_hd__and3_1 instances:  13                                                        
Class: sky130_fd_sc_hd__decap_3 instances:   1                                                       
Class: sky130_fd_sc_hd__decap_4 instances:   1                                                       
Class: sky130_fd_sc_hd__decap_6 instances:   1                                                       
Class: sky130_fd_sc_hd__decap_8 instances:   1                                                       
Class: sky130_fd_sc_hd__or2_1 instances:   5                                                         
Class: sky130_fd_sc_hd__or2_4 instances:   3                                                         
Class: sky130_fd_sc_hd__nand2_1 instances:  19                                                       
Class: sky130_fd_sc_hd__nand2_4 instances:   1                                                       
Class: sky130_fd_sc_hd__mux2_1 instances:   1                                                        
Class: sky130_fd_sc_hd__mux2_4 instances:   1                                                        
Class: sky130_fd_sc_hd__and2_1 instances:  11                                                        
Class: sky130_fd_sc_hd__a211oi_1 instances:   2                                                      
Class: sky130_fd_sc_hd__a211oi_2 instances:   1                                                      
Class: sky130_fd_sc_hd__xnor2_1 instances:  16                                                       
Class: sky130_fd_sc_hd__xnor2_2 instances:  11                                                       
Class: sky130_fd_sc_hd__xnor2_4 instances:   1                                                       
Class: sky130_fd_sc_hd__o21bai_2 instances:   1                                                      
Class: sky130_fd_sc_hd__o211a_1 instances:   8                                                       
Class: sky130_fd_sc_hd__o211a_4 instances:   1                                                       
Class: sky130_fd_sc_hd__nand2b_1 instances:   2                                                      
Class: sky130_fd_sc_hd__a221o_1 instances:   2                                                       
Class: sky130_fd_sc_hd__a211o_1 instances:   1                                                       
Class: sky130_fd_sc_hd__o2111a_1 instances:   2                                                      
Class: sky130_fd_sc_hd__or3b_1 instances:   1                                                        
Class: sky130_fd_sc_hd__or3b_4 instances:   1                                                        
Class: sky130_fd_sc_hd__dlymetal6s2s_1 instances:   6                                                
Class: sky130_fd_sc_hd__or4bb_1 instances:   1                                                       
Class: sky130_fd_sc_hd__nor3_1 instances:   1                                                        
Class: sky130_fd_sc_hd__or4bb_4 instances:   2                                                       
Class: sky130_fd_sc_hd__a32o_1 instances:   1                                                        
Class: sky130_fd_sc_hd__a32o_2 instances:   1                                                        
Class: sky130_fd_sc_hd__dlygate4sd1_1 instances:  13                                                 
Class: sky130_fd_sc_hd__a22o_1 instances:   7                                                        
Class: sky130_fd_sc_hd__a22o_4 instances:   1                                                        
Class: sky130_fd_sc_hd__o31a_1 instances:   1                                                        
Class: sky130_fd_sc_hd__o21a_1 instances:   3                                                        
Class: sky130_fd_sc_hd__o311a_4 instances:   1                                                       
Class: sky130_fd_sc_hd__o22ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__a22oi_1 instances:   4                                                       
Class: sky130_fd_sc_hd__a22oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__o21ai_1 instances:   1                                                       
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:   1                                                 
Class: sky130_fd_sc_hd__o21ai_2 instances:   1                                                       
Class: sky130_fd_sc_hd__a21oi_1 instances:  10                                                       
Class: sky130_fd_sc_hd__a21oi_2 instances:   1                                                       
Class: sky130_fd_sc_hd__a311o_1 instances:   1                                                       
Class: sky130_fd_sc_hd__fill_1 instances:   1                                                        
Class: sky130_fd_sc_hd__fill_2 instances:   1                                                        
Class: sky130_fd_sc_hd__o211ai_4 instances:   1                                                      
Class: sky130_fd_sc_hd__and4bb_1 instances:   2                                                      
Class: sky130_fd_sc_hd__nor2_1 instances:  22                                                        
Class: sky130_fd_sc_hd__nor2_4 instances:   1                                                        
Circuit contains 346 nets.                                                                           
                                                                                                     
Circuit 1 contains 336 devices, Circuit 2 contains 336 devices.                                      
Circuit 1 contains 346 nets,    Circuit 2 contains 346 nets.                                         
                                                                                                     
                                                                                                     
Final result:                                                                                        
Circuits match uniquely.                                                                             
.                                                                                                    
Logging to file                                                                                      
"/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/91-netgen-lvs/reports/lvs.netgen.rpt" 
disabled                                                                                             
LVS Done.                                                                                            
──────────────────────────────── Layout vs. Schematic Error Checker ─────────────────────────────────
[15:11:19] VERBOSE  Running 'Checker.LVS' at                                             step.py:1122
                    'runs/mult8_2bits_1op_e17683/92-checker-lvs'…                                    
[15:11:19] INFO     Check for LVS errors clear.                                        checker.py:132
[15:11:19] INFO     Gating variable for step 'Yosys.EQY' set to 'False'- the step   sequential.py:317
                    will be skipped.                                                                 
[15:11:19] INFO     Skipping step 'Equivalence Check'…                              sequential.py:325
────────────────────────────────── Setup Timing Violations Checker ──────────────────────────────────
[15:11:19] VERBOSE  Running 'Checker.SetupViolations' at                                 step.py:1122
                    'runs/mult8_2bits_1op_e17683/93-checker-setupviolations'…                        
[15:11:19] WARNING  Setup violations found in the following corners:                   checker.py:581
                    * max_ss_100C_1v60                                                               
                    * min_ss_100C_1v60                                                               
                    * nom_ss_100C_1v60                                                               
[15:11:19] VERBOSE  No setup violations found                                          checker.py:583
────────────────────────────────── Hold Timing Violations Checker ───────────────────────────────────
[15:11:19] VERBOSE  Running 'Checker.HoldViolations' at                                  step.py:1122
                    'runs/mult8_2bits_1op_e17683/94-checker-holdviolations'…                         
[15:11:19] VERBOSE  No hold violations found                                           checker.py:583
────────────────────────────────── Maximum Slew Violations Checker ──────────────────────────────────
[15:11:19] VERBOSE  Running 'Checker.MaxSlewViolations' at                               step.py:1122
                    'runs/mult8_2bits_1op_e17683/95-checker-maxslewviolations'…                      
[15:11:19] VERBOSE  No max slew violations found                                       checker.py:583
────────────────────────────── Maximum Capacitance Violations Checker ───────────────────────────────
[15:11:19] VERBOSE  Running 'Checker.MaxCapViolations' at                                step.py:1122
                    'runs/mult8_2bits_1op_e17683/96-checker-maxcapviolations'…                       
[15:11:19] VERBOSE  No max cap violations found                                        checker.py:583
─────────────────────────── Report Manufacturability (DRC, LVS, Antenna) ────────────────────────────
[15:11:19] VERBOSE  Running 'Misc.ReportManufacturability' at                            step.py:1122
                    'runs/mult8_2bits_1op_e17683/97-misc-reportmanufacturability'…                   
* Antenna
Failed 𐄂
Pin violations: 1
Net violations: 1
Check the report directory of OpenROAD.CheckAntennas.

* LVS
Passed ✅

* DRC
Passed ✅

[15:11:19] INFO     Saving views to                                                      state.py:212
                    '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17683/final             
                    '…                                                                               
[15:11:19] INFO     Flow complete.                                                  sequential.py:366
Classic - Stage 78 - Report Manufacturability ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 78/78 0:02:42

[15:11:19] WARNING  The following warnings were generated by the flow:                    flow.py:673
[15:11:19] WARNING  [Checker.LintWarnings] 464 Lint warnings found.                       flow.py:675
[15:11:19] WARNING  [OpenROAD.CheckSDCFiles] 'PNR_SDC_FILE' is not defined. Using generic flow.py:675
                    fallback SDC for OpenROAD PnR steps.                                             
[15:11:19] WARNING  [OpenROAD.CheckSDCFiles] 'SIGNOFF_SDC_FILE' is not defined. Using     flow.py:675
                    generic fallback SDC for OpenROAD PnR steps.                                     
[15:11:19] WARNING  [OpenROAD.Floorplan] [STA-0366] port '__VIRTUAL_CLK__' not found.     flow.py:675
                    (and 43 similar warnings)                                                        
[15:11:19] WARNING  [OpenROAD.Floorplan] [STA-0419] transition time can not be specified  flow.py:675
                    for virtual clocks. (and 21 similar warnings)                                    
[15:11:19] WARNING  [OpenROAD.Floorplan] [STA-0450] virtual clock __VIRTUAL_CLK__ can not flow.py:675
                    be propagated. (and 24 similar warnings)                                         
[15:11:19] WARNING  [OpenROAD.STAMidPNR] [GRT-0097] No global routing found for nets.     flow.py:675
                    (and 2 similar warnings)                                                         
[15:11:19] WARNING  [OpenROAD.CTS] No CLOCK_NET (or CLOCK_PORT) specified. CTS cannot be  flow.py:675
                    performed. Returning state unaltered…                                            
[15:11:19] WARNING  [OpenROAD.ResizerTimingPostCTS] [RSZ-0062] Unable to repair all setup flow.py:675
                    violations.                                                                      
[15:11:19] WARNING  [OpenROAD.DetailedRouting] [DRT-0349] LEF58_ENCLOSURE with no         flow.py:675
                    CUTCLASS is not supported. Skipping for layer mcon (and 9 similar                
                    warnings)                                                                        
[15:11:19] WARNING  [Checker.WireLength] Threshold for Threshold-surpassing long wires is flow.py:675
                    not set. The checker will be skipped.                                            
[15:11:19] WARNING  [OpenROAD.IRDropReport] 'VSRC_LOC_FILES' was not given a value, which flow.py:675
                    may make the results of IR drop analysis inaccurate. If you are not              
                    integrating a top-level chip for manufacture, you may ignore this                
                    warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.                  
[15:11:19] WARNING  [Checker.SetupViolations] Setup violations found in the following     flow.py:675
                    corners:                                                                         
                    * max_ss_100C_1v60                                                               
                    * min_ss_100C_1v60                                                               
                    * nom_ss_100C_1v60                                                               
