Loading plugins phase: Elapsed time ==> 0s.226ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\UAV_Control.cyprj -d CY8C5868AXI-LP035 -s D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.385ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.120ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  UAV_Control.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\UAV_Control.cyprj -dcpsoc3 UAV_Control.v -verilog
======================================================================

======================================================================
Compiling:  UAV_Control.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\UAV_Control.cyprj -dcpsoc3 UAV_Control.v -verilog
======================================================================

======================================================================
Compiling:  UAV_Control.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\UAV_Control.cyprj -dcpsoc3 -verilog UAV_Control.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 26 11:00:31 2018


======================================================================
Compiling:  UAV_Control.v
Program  :   vpp
Options  :    -yv2 -q10 UAV_Control.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 26 11:00:31 2018

Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'UAV_Control.ctl'.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  UAV_Control.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\UAV_Control.cyprj -dcpsoc3 -verilog UAV_Control.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 26 11:00:32 2018

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\codegentemp\UAV_Control.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\codegentemp\UAV_Control.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  UAV_Control.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\UAV_Control.cyprj -dcpsoc3 -verilog UAV_Control.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 26 11:00:33 2018

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\codegentemp\UAV_Control.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\codegentemp\UAV_Control.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:Net_101\
	\PWM_1:Net_96\
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2222
	Net_2216
	Net_2215
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:Net_101\
	\PWM_2:Net_96\
	\PWM_2:PWMUDB:MODULE_2:b_31\
	\PWM_2:PWMUDB:MODULE_2:b_30\
	\PWM_2:PWMUDB:MODULE_2:b_29\
	\PWM_2:PWMUDB:MODULE_2:b_28\
	\PWM_2:PWMUDB:MODULE_2:b_27\
	\PWM_2:PWMUDB:MODULE_2:b_26\
	\PWM_2:PWMUDB:MODULE_2:b_25\
	\PWM_2:PWMUDB:MODULE_2:b_24\
	\PWM_2:PWMUDB:MODULE_2:b_23\
	\PWM_2:PWMUDB:MODULE_2:b_22\
	\PWM_2:PWMUDB:MODULE_2:b_21\
	\PWM_2:PWMUDB:MODULE_2:b_20\
	\PWM_2:PWMUDB:MODULE_2:b_19\
	\PWM_2:PWMUDB:MODULE_2:b_18\
	\PWM_2:PWMUDB:MODULE_2:b_17\
	\PWM_2:PWMUDB:MODULE_2:b_16\
	\PWM_2:PWMUDB:MODULE_2:b_15\
	\PWM_2:PWMUDB:MODULE_2:b_14\
	\PWM_2:PWMUDB:MODULE_2:b_13\
	\PWM_2:PWMUDB:MODULE_2:b_12\
	\PWM_2:PWMUDB:MODULE_2:b_11\
	\PWM_2:PWMUDB:MODULE_2:b_10\
	\PWM_2:PWMUDB:MODULE_2:b_9\
	\PWM_2:PWMUDB:MODULE_2:b_8\
	\PWM_2:PWMUDB:MODULE_2:b_7\
	\PWM_2:PWMUDB:MODULE_2:b_6\
	\PWM_2:PWMUDB:MODULE_2:b_5\
	\PWM_2:PWMUDB:MODULE_2:b_4\
	\PWM_2:PWMUDB:MODULE_2:b_3\
	\PWM_2:PWMUDB:MODULE_2:b_2\
	\PWM_2:PWMUDB:MODULE_2:b_1\
	\PWM_2:PWMUDB:MODULE_2:b_0\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2232
	Net_2226
	Net_2225
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	\Timer_1:Net_260\
	Net_2268
	\Timer_1:Net_53\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_2267
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\UART_Bluetooth:BUART:tx_hd_send_break\
	\UART_Bluetooth:BUART:tx_ctrl_mark\
	\UART_Bluetooth:BUART:reset_sr\
	Net_2373
	Net_2287
	\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_2283
	\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_Bluetooth:BUART:sRX:MODULE_7:lt\
	\UART_Bluetooth:BUART:sRX:MODULE_7:eq\
	\UART_Bluetooth:BUART:sRX:MODULE_7:gt\
	\UART_Bluetooth:BUART:sRX:MODULE_7:gte\
	\UART_Bluetooth:BUART:sRX:MODULE_7:lte\
	\UART_JY901:BUART:tx_hd_send_break\
	\UART_JY901:BUART:tx_ctrl_mark\
	\UART_JY901:BUART:reset_sr\
	Net_2406
	Net_2411
	\UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_2407
	\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:xeq\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:xlt\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:xlte\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:xgt\
	\UART_JY901:BUART:sRX:MODULE_12:g1:a0:xgte\
	\UART_JY901:BUART:sRX:MODULE_12:lt\
	\UART_JY901:BUART:sRX:MODULE_12:eq\
	\UART_JY901:BUART:sRX:MODULE_12:gt\
	\UART_JY901:BUART:sRX:MODULE_12:gte\
	\UART_JY901:BUART:sRX:MODULE_12:lte\
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\Timer_Control:Net_260\
	Net_2457
	Net_2462
	\Timer_Control:Net_53\
	\Timer_Control:TimerUDB:ctrl_ten\
	\Timer_Control:TimerUDB:ctrl_cmode_0\
	\Timer_Control:TimerUDB:ctrl_tmode_1\
	\Timer_Control:TimerUDB:ctrl_tmode_0\
	\Timer_Control:TimerUDB:ctrl_ic_1\
	\Timer_Control:TimerUDB:ctrl_ic_0\
	Net_2461
	\Timer_Control:TimerUDB:zeros_3\
	\Timer_Control:Net_102\
	\Timer_Control:Net_266\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 368 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing Net_227 to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:PWMUDB:trig_out\ to one
Aliasing Net_265 to zero
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to one
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_PWM_1_net_0 to one
Aliasing tmpOE__Pin_PWM_2_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing tmpOE__Pin_PWM_3_net_0 to one
Aliasing tmpOE__Pin_PWM_4_net_0 to one
Aliasing Net_12 to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to one
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing Net_2286 to zero
Aliasing \UART_Bluetooth:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Bluetooth:BUART:FinalParityType_1\ to zero
Aliasing \UART_Bluetooth:BUART:FinalParityType_0\ to zero
Aliasing \UART_Bluetooth:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Bluetooth:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Bluetooth:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Bluetooth:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN4_1 to MODIN3_1
Aliasing MODIN4_0 to MODIN3_0
Aliasing \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing MODIN5_1 to MODIN3_1
Aliasing MODIN5_0 to MODIN3_0
Aliasing \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_Bluetooth:BUART:rx_status_1\ to zero
Aliasing \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_bluetooth_net_0 to one
Aliasing tmpOE__Rx_JY901_net_0 to one
Aliasing Net_2410 to zero
Aliasing \UART_JY901:BUART:HalfDuplexSend\ to zero
Aliasing \UART_JY901:BUART:FinalParityType_1\ to zero
Aliasing \UART_JY901:BUART:FinalParityType_0\ to zero
Aliasing \UART_JY901:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_JY901:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_JY901:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_JY901:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_JY901:BUART:sRX:s23Poll:MODIN8_1\ to \UART_JY901:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \UART_JY901:BUART:sRX:s23Poll:MODIN8_0\ to \UART_JY901:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to zero
Aliasing \UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to one
Aliasing \UART_JY901:BUART:sRX:s23Poll:MODIN9_1\ to \UART_JY901:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \UART_JY901:BUART:sRX:s23Poll:MODIN9_0\ to \UART_JY901:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to one
Aliasing \UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to zero
Aliasing \UART_JY901:BUART:rx_status_1\ to zero
Aliasing \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newa_6\ to zero
Aliasing \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newa_5\ to zero
Aliasing \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newa_4\ to zero
Aliasing \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_6\ to zero
Aliasing \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_5\ to zero
Aliasing \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_4\ to zero
Aliasing \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_3\ to zero
Aliasing \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_2\ to one
Aliasing \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_1\ to one
Aliasing \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_0\ to zero
Aliasing \UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to one
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to one
Aliasing Net_2425 to zero
Aliasing \Timer_Control:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_Control:TimerUDB:trigger_enable\ to one
Aliasing \Timer_Control:TimerUDB:status_6\ to zero
Aliasing \Timer_Control:TimerUDB:status_5\ to zero
Aliasing \Timer_Control:TimerUDB:status_4\ to zero
Aliasing \Timer_Control:TimerUDB:status_0\ to \Timer_Control:TimerUDB:tc_i\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \UART_Bluetooth:BUART:rx_break_status\\D\ to zero
Aliasing \UART_JY901:BUART:rx_break_status\\D\ to zero
Aliasing \Timer_Control:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_Control:TimerUDB:hwEnable_reg\\D\ to \Timer_Control:TimerUDB:run_mode\
Aliasing \Timer_Control:TimerUDB:capture_out_reg_i\\D\ to \Timer_Control:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[16] = \PWM_1:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[27] = \PWM_1:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_227[34] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[36] = \PWM_1:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[316]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[317]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[58] = \PWM_1:PWMUDB:tc_i\[38]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[59] = \PWM_1:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[60] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[142] = \PWM_1:PWMUDB:cmp1_less\[112]
Removing Lhs of wire \PWM_1:PWMUDB:compare2\[143] = \PWM_1:PWMUDB:cmp2_less\[115]
Removing Rhs of wire Net_775[153] = \PWM_1:PWMUDB:pwm1_i_reg\[146]
Removing Rhs of wire Net_2173[154] = \PWM_1:PWMUDB:pwm2_i_reg\[148]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[155] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[198] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[199] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[200] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[201] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[202] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[203] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[204] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[205] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[206] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[207] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[208] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[209] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[210] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[211] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[212] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[213] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[214] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[215] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[216] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[217] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[218] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[219] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[220] = \PWM_1:PWMUDB:MODIN1_1\[221]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[221] = \PWM_1:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[222] = \PWM_1:PWMUDB:MODIN1_0\[223]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[223] = \PWM_1:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[355] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[356] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[378] = \PWM_2:PWMUDB:control_7\[370]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[388] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[389] = \PWM_2:PWMUDB:control_7\[370]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[393] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[395] = zero[7]
Removing Lhs of wire Net_265[396] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[397] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[398] = \PWM_2:PWMUDB:runmode_enable\[394]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[402] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[403] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[404] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[405] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[408] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_1\[412] = \PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\[678]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_0\[414] = \PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\[679]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[415] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[416] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[417] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[418] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[420] = \PWM_2:PWMUDB:tc_i\[400]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[421] = \PWM_2:PWMUDB:runmode_enable\[394]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[422] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[504] = \PWM_2:PWMUDB:cmp1_less\[474]
Removing Lhs of wire \PWM_2:PWMUDB:compare2\[505] = \PWM_2:PWMUDB:cmp2_less\[477]
Removing Rhs of wire Net_2161[515] = \PWM_2:PWMUDB:pwm1_i_reg\[508]
Removing Rhs of wire Net_2205[516] = \PWM_2:PWMUDB:pwm2_i_reg\[510]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[517] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_23\[560] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_22\[561] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_21\[562] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_20\[563] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_19\[564] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_18\[565] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_17\[566] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_16\[567] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_15\[568] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_14\[569] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_13\[570] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_12\[571] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_11\[572] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_10\[573] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_9\[574] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_8\[575] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_7\[576] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_6\[577] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_5\[578] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_4\[579] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_3\[580] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_2\[581] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_1\[582] = \PWM_2:PWMUDB:MODIN2_1\[583]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN2_1\[583] = \PWM_2:PWMUDB:dith_count_1\[411]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_0\[584] = \PWM_2:PWMUDB:MODIN2_0\[585]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN2_0\[585] = \PWM_2:PWMUDB:dith_count_0\[413]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[717] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[718] = one[4]
Removing Lhs of wire tmpOE__Pin_PWM_1_net_0[727] = one[4]
Removing Lhs of wire tmpOE__Pin_PWM_2_net_0[733] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[739] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[740] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[741] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[742] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[743] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[744] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[745] = one[4]
Removing Lhs of wire tmpOE__Pin_PWM_3_net_0[763] = one[4]
Removing Lhs of wire tmpOE__Pin_PWM_4_net_0[769] = one[4]
Removing Rhs of wire Net_2258[775] = \Timer_1:Net_55\[778]
Removing Lhs of wire Net_12[776] = zero[7]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[794] = \Timer_1:TimerUDB:control_7\[786]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[796] = zero[7]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[805] = \Timer_1:TimerUDB:runmode_enable\[817]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[806] = \Timer_1:TimerUDB:hwEnable\[807]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[806] = \Timer_1:TimerUDB:control_7\[786]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[809] = one[4]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[811] = \Timer_1:TimerUDB:status_tc\[808]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[816] = \Timer_1:TimerUDB:capt_fifo_load\[804]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[819] = zero[7]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[820] = zero[7]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[821] = zero[7]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[822] = \Timer_1:TimerUDB:status_tc\[808]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[823] = \Timer_1:TimerUDB:capt_fifo_load\[804]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[824] = \Timer_1:TimerUDB:fifo_full\[825]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[826] = \Timer_1:TimerUDB:fifo_nempty\[827]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[829] = zero[7]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[830] = \Timer_1:TimerUDB:trig_reg\[818]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[831] = \Timer_1:TimerUDB:per_zero\[810]
Removing Lhs of wire \UART_Bluetooth:Net_61\[916] = \UART_Bluetooth:Net_9\[915]
Removing Lhs of wire Net_2286[920] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:HalfDuplexSend\[922] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:FinalParityType_1\[923] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:FinalParityType_0\[924] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:FinalAddrMode_2\[925] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:FinalAddrMode_1\[926] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:FinalAddrMode_0\[927] = zero[7]
Removing Rhs of wire Net_2288[934] = \UART_Bluetooth:BUART:rx_interrupt_out\[935]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_count7_bit8_wire\[989] = zero[7]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[997] = \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1008]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[999] = \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1009]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[1000] = \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1025]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[1001] = \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1039]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1002] = MODIN3_1[1003]
Removing Rhs of wire MODIN3_1[1003] = \UART_Bluetooth:BUART:pollcount_1\[995]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1004] = MODIN3_0[1005]
Removing Rhs of wire MODIN3_0[1005] = \UART_Bluetooth:BUART:pollcount_0\[998]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1011] = one[4]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1012] = one[4]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1013] = MODIN3_1[1003]
Removing Lhs of wire MODIN4_1[1014] = MODIN3_1[1003]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1015] = MODIN3_0[1005]
Removing Lhs of wire MODIN4_0[1016] = MODIN3_0[1005]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1017] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1018] = one[4]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1019] = MODIN3_1[1003]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1020] = MODIN3_0[1005]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1021] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1022] = one[4]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1027] = MODIN3_1[1003]
Removing Lhs of wire MODIN5_1[1028] = MODIN3_1[1003]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1029] = MODIN3_0[1005]
Removing Lhs of wire MODIN5_0[1030] = MODIN3_0[1005]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1031] = one[4]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1032] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1033] = MODIN3_1[1003]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1034] = MODIN3_0[1005]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1035] = one[4]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1036] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_status_1\[1043] = zero[7]
Removing Rhs of wire \UART_Bluetooth:BUART:rx_status_2\[1044] = \UART_Bluetooth:BUART:rx_parity_error_status\[1045]
Removing Rhs of wire \UART_Bluetooth:BUART:rx_status_3\[1046] = \UART_Bluetooth:BUART:rx_stop_bit_error\[1047]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[1057] = \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_0\[1106]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[1061] = \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:xneq\[1128]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newa_6\[1062] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newa_5\[1063] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newa_4\[1064] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newa_3\[1065] = MODIN6_6[1066]
Removing Rhs of wire MODIN6_6[1066] = \UART_Bluetooth:BUART:rx_count_6\[984]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newa_2\[1067] = MODIN6_5[1068]
Removing Rhs of wire MODIN6_5[1068] = \UART_Bluetooth:BUART:rx_count_5\[985]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newa_1\[1069] = MODIN6_4[1070]
Removing Rhs of wire MODIN6_4[1070] = \UART_Bluetooth:BUART:rx_count_4\[986]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newa_0\[1071] = MODIN6_3[1072]
Removing Rhs of wire MODIN6_3[1072] = \UART_Bluetooth:BUART:rx_count_3\[987]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_6\[1073] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_5\[1074] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_4\[1075] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_3\[1076] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_2\[1077] = one[4]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_1\[1078] = one[4]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:newb_0\[1079] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1080] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1081] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1082] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1083] = MODIN6_6[1066]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1084] = MODIN6_5[1068]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1085] = MODIN6_4[1070]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1086] = MODIN6_3[1072]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:datab_6\[1087] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:datab_5\[1088] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:datab_4\[1089] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:datab_3\[1090] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:datab_2\[1091] = one[4]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:datab_1\[1092] = one[4]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:datab_0\[1093] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:newa_0\[1108] = \UART_Bluetooth:BUART:rx_postpoll\[943]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:newb_0\[1109] = \UART_Bluetooth:BUART:rx_parity_bit\[1060]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1110] = \UART_Bluetooth:BUART:rx_postpoll\[943]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:datab_0\[1111] = \UART_Bluetooth:BUART:rx_parity_bit\[1060]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1112] = \UART_Bluetooth:BUART:rx_postpoll\[943]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1113] = \UART_Bluetooth:BUART:rx_parity_bit\[1060]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1115] = one[4]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1116] = \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1114]
Removing Lhs of wire \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1117] = \UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1114]
Removing Lhs of wire tmpOE__Rx_bluetooth_net_0[1139] = one[4]
Removing Rhs of wire Net_2412[1145] = \UART_JY901:BUART:rx_interrupt_out\[1172]
Removing Lhs of wire tmpOE__Rx_JY901_net_0[1147] = one[4]
Removing Lhs of wire \UART_JY901:Net_61\[1154] = \UART_JY901:Net_9\[1153]
Removing Lhs of wire Net_2410[1158] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:HalfDuplexSend\[1160] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:FinalParityType_1\[1161] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:FinalParityType_0\[1162] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:FinalAddrMode_2\[1163] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:FinalAddrMode_1\[1164] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:FinalAddrMode_0\[1165] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:rx_count7_bit8_wire\[1226] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\[1233] = \UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[1244]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\[1235] = \UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[1245]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[1236] = \UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[1261]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\[1237] = \UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[1275]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[1238] = \UART_JY901:BUART:sRX:s23Poll:MODIN7_1\[1239]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODIN7_1\[1239] = \UART_JY901:BUART:pollcount_1\[1232]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[1240] = \UART_JY901:BUART:sRX:s23Poll:MODIN7_0\[1241]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODIN7_0\[1241] = \UART_JY901:BUART:pollcount_0\[1234]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1247] = one[4]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1248] = one[4]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[1249] = \UART_JY901:BUART:pollcount_1\[1232]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODIN8_1\[1250] = \UART_JY901:BUART:pollcount_1\[1232]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[1251] = \UART_JY901:BUART:pollcount_0\[1234]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODIN8_0\[1252] = \UART_JY901:BUART:pollcount_0\[1234]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[1253] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[1254] = one[4]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[1255] = \UART_JY901:BUART:pollcount_1\[1232]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[1256] = \UART_JY901:BUART:pollcount_0\[1234]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[1257] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[1258] = one[4]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[1263] = \UART_JY901:BUART:pollcount_1\[1232]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODIN9_1\[1264] = \UART_JY901:BUART:pollcount_1\[1232]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[1265] = \UART_JY901:BUART:pollcount_0\[1234]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODIN9_0\[1266] = \UART_JY901:BUART:pollcount_0\[1234]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[1267] = one[4]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[1268] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[1269] = \UART_JY901:BUART:pollcount_1\[1232]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[1270] = \UART_JY901:BUART:pollcount_0\[1234]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[1271] = one[4]
Removing Lhs of wire \UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[1272] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:rx_status_1\[1279] = zero[7]
Removing Rhs of wire \UART_JY901:BUART:rx_status_2\[1280] = \UART_JY901:BUART:rx_parity_error_status\[1281]
Removing Rhs of wire \UART_JY901:BUART:rx_status_3\[1282] = \UART_JY901:BUART:rx_stop_bit_error\[1283]
Removing Lhs of wire \UART_JY901:BUART:sRX:cmp_vv_vv_MODGEN_11\[1293] = \UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_0\[1342]
Removing Lhs of wire \UART_JY901:BUART:sRX:cmp_vv_vv_MODGEN_12\[1297] = \UART_JY901:BUART:sRX:MODULE_12:g1:a0:xneq\[1364]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newa_6\[1298] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newa_5\[1299] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newa_4\[1300] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newa_3\[1301] = \UART_JY901:BUART:sRX:MODIN10_6\[1302]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODIN10_6\[1302] = \UART_JY901:BUART:rx_count_6\[1221]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newa_2\[1303] = \UART_JY901:BUART:sRX:MODIN10_5\[1304]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODIN10_5\[1304] = \UART_JY901:BUART:rx_count_5\[1222]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newa_1\[1305] = \UART_JY901:BUART:sRX:MODIN10_4\[1306]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODIN10_4\[1306] = \UART_JY901:BUART:rx_count_4\[1223]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newa_0\[1307] = \UART_JY901:BUART:sRX:MODIN10_3\[1308]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODIN10_3\[1308] = \UART_JY901:BUART:rx_count_3\[1224]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_6\[1309] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_5\[1310] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_4\[1311] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_3\[1312] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_2\[1313] = one[4]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_1\[1314] = one[4]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:newb_0\[1315] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:dataa_6\[1316] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:dataa_5\[1317] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:dataa_4\[1318] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:dataa_3\[1319] = \UART_JY901:BUART:rx_count_6\[1221]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:dataa_2\[1320] = \UART_JY901:BUART:rx_count_5\[1222]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:dataa_1\[1321] = \UART_JY901:BUART:rx_count_4\[1223]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:dataa_0\[1322] = \UART_JY901:BUART:rx_count_3\[1224]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:datab_6\[1323] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:datab_5\[1324] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:datab_4\[1325] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:datab_3\[1326] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:datab_2\[1327] = one[4]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:datab_1\[1328] = one[4]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_11:g2:a0:datab_0\[1329] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_12:g1:a0:newa_0\[1344] = \UART_JY901:BUART:rx_postpoll\[1180]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_12:g1:a0:newb_0\[1345] = \UART_JY901:BUART:rx_parity_bit\[1296]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_12:g1:a0:dataa_0\[1346] = \UART_JY901:BUART:rx_postpoll\[1180]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_12:g1:a0:datab_0\[1347] = \UART_JY901:BUART:rx_parity_bit\[1296]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[1348] = \UART_JY901:BUART:rx_postpoll\[1180]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[1349] = \UART_JY901:BUART:rx_parity_bit\[1296]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[1351] = one[4]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[1352] = \UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1350]
Removing Lhs of wire \UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[1353] = \UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1350]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[1377] = one[4]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[1384] = one[4]
Removing Lhs of wire Net_2425[1436] = zero[7]
Removing Lhs of wire \Timer_Control:TimerUDB:ctrl_enable\[1455] = \Timer_Control:TimerUDB:control_7\[1447]
Removing Lhs of wire \Timer_Control:TimerUDB:ctrl_cmode_1\[1457] = zero[7]
Removing Rhs of wire \Timer_Control:TimerUDB:timer_enable\[1466] = \Timer_Control:TimerUDB:runmode_enable\[1478]
Removing Rhs of wire \Timer_Control:TimerUDB:run_mode\[1467] = \Timer_Control:TimerUDB:hwEnable\[1468]
Removing Lhs of wire \Timer_Control:TimerUDB:run_mode\[1467] = \Timer_Control:TimerUDB:control_7\[1447]
Removing Lhs of wire \Timer_Control:TimerUDB:trigger_enable\[1470] = one[4]
Removing Lhs of wire \Timer_Control:TimerUDB:tc_i\[1472] = \Timer_Control:TimerUDB:status_tc\[1469]
Removing Lhs of wire \Timer_Control:TimerUDB:capt_fifo_load_int\[1477] = \Timer_Control:TimerUDB:capt_fifo_load\[1465]
Removing Lhs of wire \Timer_Control:TimerUDB:status_6\[1480] = zero[7]
Removing Lhs of wire \Timer_Control:TimerUDB:status_5\[1481] = zero[7]
Removing Lhs of wire \Timer_Control:TimerUDB:status_4\[1482] = zero[7]
Removing Lhs of wire \Timer_Control:TimerUDB:status_0\[1483] = \Timer_Control:TimerUDB:status_tc\[1469]
Removing Lhs of wire \Timer_Control:TimerUDB:status_1\[1484] = \Timer_Control:TimerUDB:capt_fifo_load\[1465]
Removing Rhs of wire \Timer_Control:TimerUDB:status_2\[1485] = \Timer_Control:TimerUDB:fifo_full\[1486]
Removing Rhs of wire \Timer_Control:TimerUDB:status_3\[1487] = \Timer_Control:TimerUDB:fifo_nempty\[1488]
Removing Lhs of wire \Timer_Control:TimerUDB:cs_addr_2\[1490] = zero[7]
Removing Lhs of wire \Timer_Control:TimerUDB:cs_addr_1\[1491] = \Timer_Control:TimerUDB:trig_reg\[1479]
Removing Lhs of wire \Timer_Control:TimerUDB:cs_addr_0\[1492] = \Timer_Control:TimerUDB:per_zero\[1471]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1622] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1623] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1624] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1627] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[1630] = \PWM_1:PWMUDB:pwm_i\[145]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[1631] = \PWM_1:PWMUDB:pwm1_i\[147]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[1632] = \PWM_1:PWMUDB:pwm2_i\[149]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[1634] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[1635] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[1636] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[1639] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[1642] = \PWM_2:PWMUDB:pwm_i\[507]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[1643] = \PWM_2:PWMUDB:pwm1_i\[509]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[1644] = \PWM_2:PWMUDB:pwm2_i\[511]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[1646] = zero[7]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[1647] = \Timer_1:TimerUDB:status_tc\[808]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[1648] = \Timer_1:TimerUDB:control_7\[786]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[1649] = \Timer_1:TimerUDB:capt_fifo_load\[804]
Removing Lhs of wire \UART_Bluetooth:BUART:reset_reg\\D\[1650] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_bitclk\\D\[1656] = \UART_Bluetooth:BUART:rx_bitclk_pre\[978]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_parity_error_pre\\D\[1665] = \UART_Bluetooth:BUART:rx_parity_error_pre\[1055]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_break_status\\D\[1666] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:reset_reg\\D\[1670] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:rx_bitclk\\D\[1676] = \UART_JY901:BUART:rx_bitclk_pre\[1215]
Removing Lhs of wire \UART_JY901:BUART:rx_parity_error_pre\\D\[1685] = \UART_JY901:BUART:rx_parity_error_pre\[1291]
Removing Lhs of wire \UART_JY901:BUART:rx_break_status\\D\[1686] = zero[7]
Removing Lhs of wire \Timer_Control:TimerUDB:capture_last\\D\[1690] = zero[7]
Removing Lhs of wire \Timer_Control:TimerUDB:tc_reg_i\\D\[1691] = \Timer_Control:TimerUDB:status_tc\[1469]
Removing Lhs of wire \Timer_Control:TimerUDB:hwEnable_reg\\D\[1692] = \Timer_Control:TimerUDB:control_7\[1447]
Removing Lhs of wire \Timer_Control:TimerUDB:capture_out_reg_i\\D\[1693] = \Timer_Control:TimerUDB:capt_fifo_load\[1465]

------------------------------------------------------
Aliased 0 equations, 366 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp2\' (cost = 0):
\PWM_1:PWMUDB:cmp2\ <= (\PWM_1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp2\' (cost = 0):
\PWM_2:PWMUDB:cmp2\ <= (\PWM_2:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:rx_addressmatch\' (cost = 0):
\UART_Bluetooth:BUART:rx_addressmatch\ <= (\UART_Bluetooth:BUART:rx_addressmatch2\
	OR \UART_Bluetooth:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Bluetooth:BUART:rx_bitclk_pre\ <= ((not \UART_Bluetooth:BUART:rx_count_2\ and not \UART_Bluetooth:BUART:rx_count_1\ and not \UART_Bluetooth:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Bluetooth:BUART:rx_bitclk_pre16x\ <= ((not \UART_Bluetooth:BUART:rx_count_2\ and \UART_Bluetooth:BUART:rx_count_1\ and \UART_Bluetooth:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:rx_poll_bit1\' (cost = 1):
\UART_Bluetooth:BUART:rx_poll_bit1\ <= ((not \UART_Bluetooth:BUART:rx_count_2\ and not \UART_Bluetooth:BUART:rx_count_1\ and \UART_Bluetooth:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:rx_poll_bit2\' (cost = 1):
\UART_Bluetooth:BUART:rx_poll_bit2\ <= ((not \UART_Bluetooth:BUART:rx_count_2\ and not \UART_Bluetooth:BUART:rx_count_1\ and not \UART_Bluetooth:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:pollingrange\' (cost = 4):
\UART_Bluetooth:BUART:pollingrange\ <= ((not \UART_Bluetooth:BUART:rx_count_2\ and not \UART_Bluetooth:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN3_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN3_0);

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (MODIN3_1);

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not MODIN3_1);

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_Bluetooth:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART_JY901:BUART:rx_addressmatch\' (cost = 0):
\UART_JY901:BUART:rx_addressmatch\ <= (\UART_JY901:BUART:rx_addressmatch2\
	OR \UART_JY901:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_JY901:BUART:rx_bitclk_pre\' (cost = 1):
\UART_JY901:BUART:rx_bitclk_pre\ <= ((not \UART_JY901:BUART:rx_count_2\ and not \UART_JY901:BUART:rx_count_1\ and not \UART_JY901:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_JY901:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_JY901:BUART:rx_bitclk_pre16x\ <= ((not \UART_JY901:BUART:rx_count_2\ and \UART_JY901:BUART:rx_count_1\ and \UART_JY901:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_JY901:BUART:rx_poll_bit1\' (cost = 1):
\UART_JY901:BUART:rx_poll_bit1\ <= ((not \UART_JY901:BUART:rx_count_2\ and not \UART_JY901:BUART:rx_count_1\ and \UART_JY901:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_JY901:BUART:rx_poll_bit2\' (cost = 1):
\UART_JY901:BUART:rx_poll_bit2\ <= ((not \UART_JY901:BUART:rx_count_2\ and not \UART_JY901:BUART:rx_count_1\ and not \UART_JY901:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_JY901:BUART:pollingrange\' (cost = 4):
\UART_JY901:BUART:pollingrange\ <= ((not \UART_JY901:BUART:rx_count_2\ and not \UART_JY901:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_JY901:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\' (cost = 0):
\UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ <= (not \UART_JY901:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (\UART_JY901:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not \UART_JY901:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (\UART_JY901:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not \UART_JY901:BUART:rx_count_6\ and not \UART_JY901:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (\UART_JY901:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not \UART_JY901:BUART:rx_count_6\ and not \UART_JY901:BUART:rx_count_4\)
	OR (not \UART_JY901:BUART:rx_count_6\ and not \UART_JY901:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (\UART_JY901:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\UART_JY901:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not \UART_JY901:BUART:rx_count_6\ and not \UART_JY901:BUART:rx_count_4\)
	OR (not \UART_JY901:BUART:rx_count_6\ and not \UART_JY901:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Timer_Control:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_Control:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Control:TimerUDB:timer_enable\' (cost = 0):
\Timer_Control:TimerUDB:timer_enable\ <= (\Timer_Control:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_Bluetooth:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not MODIN3_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 2):
add_vv_vv_MODGEN_3_1 <= ((not MODIN3_0 and MODIN3_1)
	OR (not MODIN3_1 and MODIN3_0));

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_JY901:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not \UART_JY901:BUART:pollcount_1\ and not \UART_JY901:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\UART_JY901:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not \UART_JY901:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\' (cost = 2):
\UART_JY901:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ <= ((not \UART_JY901:BUART:pollcount_0\ and \UART_JY901:BUART:pollcount_1\)
	OR (not \UART_JY901:BUART:pollcount_1\ and \UART_JY901:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:rx_postpoll\' (cost = 72):
\UART_Bluetooth:BUART:rx_postpoll\ <= (MODIN3_1
	OR (Net_2275 and MODIN3_0));

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_2275 and not MODIN3_1 and not \UART_Bluetooth:BUART:rx_parity_bit\)
	OR (not MODIN3_1 and not MODIN3_0 and not \UART_Bluetooth:BUART:rx_parity_bit\)
	OR (MODIN3_1 and \UART_Bluetooth:BUART:rx_parity_bit\)
	OR (Net_2275 and MODIN3_0 and \UART_Bluetooth:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_2275 and not MODIN3_1 and not \UART_Bluetooth:BUART:rx_parity_bit\)
	OR (not MODIN3_1 and not MODIN3_0 and not \UART_Bluetooth:BUART:rx_parity_bit\)
	OR (MODIN3_1 and \UART_Bluetooth:BUART:rx_parity_bit\)
	OR (Net_2275 and MODIN3_0 and \UART_Bluetooth:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_JY901:BUART:rx_postpoll\' (cost = 72):
\UART_JY901:BUART:rx_postpoll\ <= (\UART_JY901:BUART:pollcount_1\
	OR (Net_2398 and \UART_JY901:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_2398 and not \UART_JY901:BUART:pollcount_1\ and not \UART_JY901:BUART:rx_parity_bit\)
	OR (not \UART_JY901:BUART:pollcount_1\ and not \UART_JY901:BUART:pollcount_0\ and not \UART_JY901:BUART:rx_parity_bit\)
	OR (\UART_JY901:BUART:pollcount_1\ and \UART_JY901:BUART:rx_parity_bit\)
	OR (Net_2398 and \UART_JY901:BUART:pollcount_0\ and \UART_JY901:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_JY901:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not Net_2398 and not \UART_JY901:BUART:pollcount_1\ and not \UART_JY901:BUART:rx_parity_bit\)
	OR (not \UART_JY901:BUART:pollcount_1\ and not \UART_JY901:BUART:pollcount_0\ and not \UART_JY901:BUART:rx_parity_bit\)
	OR (\UART_JY901:BUART:pollcount_1\ and \UART_JY901:BUART:rx_parity_bit\)
	OR (Net_2398 and \UART_JY901:BUART:pollcount_0\ and \UART_JY901:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 118 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:pwm_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_Bluetooth:BUART:rx_status_0\ to zero
Aliasing \UART_Bluetooth:BUART:rx_status_6\ to zero
Aliasing \UART_JY901:BUART:rx_status_0\ to zero
Aliasing \UART_JY901:BUART:rx_status_6\ to zero
Aliasing \Timer_Control:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_Bluetooth:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Bluetooth:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Bluetooth:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_JY901:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_JY901:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_JY901:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[62] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i\[145] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[326] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[336] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[346] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[424] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i\[507] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[688] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[698] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[708] = zero[7]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[804] = zero[7]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[818] = \Timer_1:TimerUDB:control_7\[786]
Removing Rhs of wire \UART_Bluetooth:BUART:rx_bitclk_enable\[942] = \UART_Bluetooth:BUART:rx_bitclk\[990]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_status_0\[1041] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_status_6\[1050] = zero[7]
Removing Rhs of wire \UART_JY901:BUART:rx_bitclk_enable\[1179] = \UART_JY901:BUART:rx_bitclk\[1227]
Removing Lhs of wire \UART_JY901:BUART:rx_status_0\[1277] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:rx_status_6\[1286] = zero[7]
Removing Lhs of wire \Timer_Control:TimerUDB:capt_fifo_load\[1465] = zero[7]
Removing Lhs of wire \Timer_Control:TimerUDB:trig_reg\[1479] = \Timer_Control:TimerUDB:control_7\[1447]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1625] = \PWM_1:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[1637] = \PWM_2:PWMUDB:control_7\[370]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_markspace_status\\D\[1660] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_parity_error_status\\D\[1661] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_addr_match_status\\D\[1663] = zero[7]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_markspace_pre\\D\[1664] = \UART_Bluetooth:BUART:rx_markspace_pre\[1054]
Removing Lhs of wire \UART_Bluetooth:BUART:rx_parity_bit\\D\[1669] = \UART_Bluetooth:BUART:rx_parity_bit\[1060]
Removing Lhs of wire \UART_JY901:BUART:rx_markspace_status\\D\[1680] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:rx_parity_error_status\\D\[1681] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:rx_addr_match_status\\D\[1683] = zero[7]
Removing Lhs of wire \UART_JY901:BUART:rx_markspace_pre\\D\[1684] = \UART_JY901:BUART:rx_markspace_pre\[1290]
Removing Lhs of wire \UART_JY901:BUART:rx_parity_bit\\D\[1689] = \UART_JY901:BUART:rx_parity_bit\[1296]

------------------------------------------------------
Aliased 0 equations, 32 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_Bluetooth:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_Bluetooth:BUART:rx_parity_bit\ and Net_2275 and MODIN3_0)
	OR (not MODIN3_1 and not MODIN3_0 and \UART_Bluetooth:BUART:rx_parity_bit\)
	OR (not Net_2275 and not MODIN3_1 and \UART_Bluetooth:BUART:rx_parity_bit\)
	OR (not \UART_Bluetooth:BUART:rx_parity_bit\ and MODIN3_1));

Note:  Deleted unused equation:
\UART_JY901:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \UART_JY901:BUART:rx_parity_bit\ and Net_2398 and \UART_JY901:BUART:pollcount_0\)
	OR (not \UART_JY901:BUART:pollcount_1\ and not \UART_JY901:BUART:pollcount_0\ and \UART_JY901:BUART:rx_parity_bit\)
	OR (not Net_2398 and not \UART_JY901:BUART:pollcount_1\ and \UART_JY901:BUART:rx_parity_bit\)
	OR (not \UART_JY901:BUART:rx_parity_bit\ and \UART_JY901:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\UAV_Control.cyprj -dcpsoc3 UAV_Control.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.745ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Friday, 26 October 2018 11:00:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Doc\PSoc_Projects\2018UAV\10.25\UAV_Control\UAV_Control.cydsn\UAV_Control.cyprj -d CY8C5868AXI-LP035 UAV_Control.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_Bluetooth:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Bluetooth:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Bluetooth:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Bluetooth:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Bluetooth:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_JY901:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_JY901:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_JY901:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_JY901:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_JY901:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Control:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Control:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_JY901_IntClock'. Fanout=1, Signal=\UART_JY901:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Clock'. Fanout=6, Signal=Net_120
    Digital Clock 2: Automatic-assigning  clock 'UART_Bluetooth_IntClock'. Fanout=1, Signal=\UART_Bluetooth:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \UART_Bluetooth:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Bluetooth_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Bluetooth_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_JY901:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_JY901_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_JY901_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Control:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Control:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_JY901:BUART:rx_parity_bit\, Duplicate of \UART_JY901:BUART:rx_state_1\ 
    MacroCell: Name=\UART_JY901:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY901:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_JY901:BUART:rx_address_detected\, Duplicate of \UART_JY901:BUART:rx_state_1\ 
    MacroCell: Name=\UART_JY901:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY901:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_JY901:BUART:rx_parity_error_pre\, Duplicate of \UART_JY901:BUART:rx_state_1\ 
    MacroCell: Name=\UART_JY901:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY901:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_JY901:BUART:rx_markspace_pre\, Duplicate of \UART_JY901:BUART:rx_state_1\ 
    MacroCell: Name=\UART_JY901:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY901:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Bluetooth:BUART:rx_parity_bit\, Duplicate of \UART_Bluetooth:BUART:rx_state_1\ 
    MacroCell: Name=\UART_Bluetooth:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bluetooth:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Bluetooth:BUART:rx_address_detected\, Duplicate of \UART_Bluetooth:BUART:rx_state_1\ 
    MacroCell: Name=\UART_Bluetooth:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bluetooth:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_Bluetooth:BUART:rx_parity_error_pre\, Duplicate of \UART_Bluetooth:BUART:rx_state_1\ 
    MacroCell: Name=\UART_Bluetooth:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bluetooth:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Bluetooth:BUART:rx_markspace_pre\, Duplicate of \UART_Bluetooth:BUART:rx_state_1\ 
    MacroCell: Name=\UART_Bluetooth:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bluetooth:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_PWM_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_1(0)__PA ,
            input => Net_775 ,
            pad => Pin_PWM_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_2(0)__PA ,
            input => Net_2173 ,
            pad => Pin_PWM_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_PWM_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_3(0)__PA ,
            input => Net_2161 ,
            pad => Pin_PWM_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_4(0)__PA ,
            input => Net_2205 ,
            pad => Pin_PWM_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_bluetooth(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_bluetooth(0)__PA ,
            fb => Net_2275 ,
            pad => Rx_bluetooth(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_JY901(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_JY901(0)__PA ,
            fb => Net_2398 ,
            pad => Rx_JY901(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\
        );
        Output = \UART_Bluetooth:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN3_1
            + MODIN3_0 * Net_2275_SYNCOUT
        );
        Output = \UART_Bluetooth:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Bluetooth:BUART:rx_load_fifo\ * 
              \UART_Bluetooth:BUART:rx_fifofull\
        );
        Output = \UART_Bluetooth:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Bluetooth:BUART:rx_fifonotempty\ * 
              \UART_Bluetooth:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Bluetooth:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_JY901:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\
        );
        Output = \UART_JY901:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_JY901:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_JY901:BUART:pollcount_1\
            + \UART_JY901:BUART:pollcount_0\ * Net_2398_SYNCOUT
        );
        Output = \UART_JY901:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_JY901:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_JY901:BUART:rx_load_fifo\ * 
              \UART_JY901:BUART:rx_fifofull\
        );
        Output = \UART_JY901:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_JY901:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_JY901:BUART:rx_fifonotempty\ * 
              \UART_JY901:BUART:rx_state_stop1_reg\
        );
        Output = \UART_JY901:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer_Control:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Control:TimerUDB:control_7\ * 
              \Timer_Control:TimerUDB:per_zero\
        );
        Output = \Timer_Control:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_775, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_775 (fanout=1)

    MacroCell: Name=Net_2173, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_2173 (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_2161, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_2161 (fanout=1)

    MacroCell: Name=Net_2205, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp2_less\
        );
        Output = Net_2205 (fanout=1)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bluetooth:BUART:rx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\ * !MODIN3_1 * !MODIN3_0
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\ * !MODIN3_1 * 
              !Net_2275_SYNCOUT
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_Bluetooth:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_Bluetooth:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_Bluetooth:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_3\
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_2\
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * 
              \UART_Bluetooth:BUART:rx_last\ * !Net_2275_SYNCOUT
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_Bluetooth:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * 
              !\UART_Bluetooth:BUART:rx_count_0\
        );
        Output = \UART_Bluetooth:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\
        );
        Output = \UART_Bluetooth:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN3_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * !MODIN3_1 * MODIN3_0 * 
              Net_2275_SYNCOUT
            + !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * MODIN3_1 * !MODIN3_0
            + !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * MODIN3_1 * 
              !Net_2275_SYNCOUT
        );
        Output = MODIN3_1 (fanout=4)

    MacroCell: Name=MODIN3_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * !MODIN3_0 * 
              Net_2275_SYNCOUT
            + !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * MODIN3_0 * 
              !Net_2275_SYNCOUT
        );
        Output = MODIN3_0 (fanout=5)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\ * !MODIN3_1 * !MODIN3_0
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\ * !MODIN3_1 * 
              !Net_2275_SYNCOUT
        );
        Output = \UART_Bluetooth:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Bluetooth:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2275_SYNCOUT
        );
        Output = \UART_Bluetooth:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_JY901:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY901:BUART:rx_state_1\ (fanout=8)

    MacroCell: Name=\UART_JY901:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              !\UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:pollcount_1\ * 
              !\UART_JY901:BUART:pollcount_0\
            + !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              !\UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:pollcount_1\ * !Net_2398_SYNCOUT
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_5\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_4\
        );
        Output = \UART_JY901:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_JY901:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_5\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_4\
        );
        Output = \UART_JY901:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_JY901:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_5\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_4\
        );
        Output = \UART_JY901:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_JY901:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_3\
            + !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_2\
            + !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              \UART_JY901:BUART:rx_last\ * !Net_2398_SYNCOUT
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_5\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_4\
        );
        Output = \UART_JY901:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_JY901:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              !\UART_JY901:BUART:rx_count_0\
        );
        Output = \UART_JY901:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_JY901:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\
        );
        Output = \UART_JY901:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_JY901:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              !\UART_JY901:BUART:pollcount_1\ * 
              \UART_JY901:BUART:pollcount_0\ * Net_2398_SYNCOUT
            + !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              \UART_JY901:BUART:pollcount_1\ * 
              !\UART_JY901:BUART:pollcount_0\
            + !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              \UART_JY901:BUART:pollcount_1\ * !Net_2398_SYNCOUT
        );
        Output = \UART_JY901:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_JY901:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              !\UART_JY901:BUART:pollcount_0\ * Net_2398_SYNCOUT
            + !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              \UART_JY901:BUART:pollcount_0\ * !Net_2398_SYNCOUT
        );
        Output = \UART_JY901:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_JY901:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:pollcount_1\ * 
              !\UART_JY901:BUART:pollcount_0\
            + !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:pollcount_1\ * !Net_2398_SYNCOUT
        );
        Output = \UART_JY901:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_JY901:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2398_SYNCOUT
        );
        Output = \UART_JY901:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_2:PWMUDB:cmp2_less\ ,
            chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\UART_Bluetooth:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Bluetooth:Net_9\ ,
            cs_addr_2 => \UART_Bluetooth:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_Bluetooth:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Bluetooth:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Bluetooth:BUART:rx_postpoll\ ,
            f0_load => \UART_Bluetooth:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Bluetooth:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Bluetooth:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_JY901:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_JY901:Net_9\ ,
            cs_addr_2 => \UART_JY901:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_JY901:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_JY901:BUART:rx_bitclk_enable\ ,
            route_si => \UART_JY901:BUART:rx_postpoll\ ,
            f0_load => \UART_JY901:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_JY901:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_JY901:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_Control:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_1 => \Timer_Control:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Control:TimerUDB:per_zero\ ,
            chain_out => \Timer_Control:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Control:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_Control:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_1 => \Timer_Control:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Control:TimerUDB:per_zero\ ,
            chain_in => \Timer_Control:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_Control:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Control:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_Control:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_Control:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_120 ,
            cs_addr_1 => \Timer_Control:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Control:TimerUDB:per_zero\ ,
            z0_comb => \Timer_Control:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Control:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Control:TimerUDB:status_2\ ,
            chain_in => \Timer_Control:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Control:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_120 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_2258 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Bluetooth:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Bluetooth:Net_9\ ,
            status_5 => \UART_Bluetooth:BUART:rx_status_5\ ,
            status_4 => \UART_Bluetooth:BUART:rx_status_4\ ,
            status_3 => \UART_Bluetooth:BUART:rx_status_3\ ,
            interrupt => Net_2288 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_JY901:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_JY901:Net_9\ ,
            status_5 => \UART_JY901:BUART:rx_status_5\ ,
            status_4 => \UART_JY901:BUART:rx_status_4\ ,
            status_3 => \UART_JY901:BUART:rx_status_3\ ,
            interrupt => Net_2412 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Control:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_120 ,
            status_3 => \Timer_Control:TimerUDB:status_3\ ,
            status_2 => \Timer_Control:TimerUDB:status_2\ ,
            status_0 => \Timer_Control:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_JY901(0)_SYNC
        PORT MAP (
            in => Net_2398 ,
            out => Net_2398_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_bluetooth(0)_SYNC
        PORT MAP (
            in => Net_2275 ,
            out => Net_2275_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_120 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_120 ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_120 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_120 ,
            control_7 => \Timer_Control:TimerUDB:control_7\ ,
            control_6 => \Timer_Control:TimerUDB:control_6\ ,
            control_5 => \Timer_Control:TimerUDB:control_5\ ,
            control_4 => \Timer_Control:TimerUDB:control_4\ ,
            control_3 => \Timer_Control:TimerUDB:control_3\ ,
            control_2 => \Timer_Control:TimerUDB:control_2\ ,
            control_1 => \Timer_Control:TimerUDB:control_1\ ,
            control_0 => \Timer_Control:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_Bluetooth:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Bluetooth:Net_9\ ,
            load => \UART_Bluetooth:BUART:rx_counter_load\ ,
            count_6 => MODIN6_6 ,
            count_5 => MODIN6_5 ,
            count_4 => MODIN6_4 ,
            count_3 => MODIN6_3 ,
            count_2 => \UART_Bluetooth:BUART:rx_count_2\ ,
            count_1 => \UART_Bluetooth:BUART:rx_count_1\ ,
            count_0 => \UART_Bluetooth:BUART:rx_count_0\ ,
            tc => \UART_Bluetooth:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_JY901:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_JY901:Net_9\ ,
            load => \UART_JY901:BUART:rx_counter_load\ ,
            count_6 => \UART_JY901:BUART:rx_count_6\ ,
            count_5 => \UART_JY901:BUART:rx_count_5\ ,
            count_4 => \UART_JY901:BUART:rx_count_4\ ,
            count_3 => \UART_JY901:BUART:rx_count_3\ ,
            count_2 => \UART_JY901:BUART:rx_count_2\ ,
            count_1 => \UART_JY901:BUART:rx_count_1\ ,
            count_0 => \UART_JY901:BUART:rx_count_0\ ,
            tc => \UART_JY901:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Timer_1
        PORT MAP (
            interrupt => Net_2258 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_RX
        PORT MAP (
            interrupt => Net_2288 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_jyRX
        PORT MAP (
            interrupt => Net_2412 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_2390 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Ctrl
        PORT MAP (
            interrupt => Net_2258 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   18 :   54 :   72 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   38 :  154 :  192 : 19.79 %
  Unique P-terms              :   56 :  328 :  384 : 14.58 %
  Total P-terms               :   68 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.113ms
Tech mapping phase: Elapsed time ==> 0s.202ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(4)][IoId=(0)] : Pin_PWM_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_PWM_2(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Pin_PWM_3(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Pin_PWM_4(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Rx_JY901(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_bluetooth(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Analog Placement phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.416ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   15 :   33 :   48 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.27
                   Pterms :            4.13
               Macrocells :            2.53
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.066ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 501, final cost is 501 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       4.71 :       2.71
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Control:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Control:TimerUDB:control_7\ * 
              \Timer_Control:TimerUDB:per_zero\
        );
        Output = \Timer_Control:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Control:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_1 => \Timer_Control:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Control:TimerUDB:per_zero\ ,
        z0_comb => \Timer_Control:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Control:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Control:TimerUDB:status_2\ ,
        chain_in => \Timer_Control:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Control:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_Control:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_120 ,
        status_3 => \Timer_Control:TimerUDB:status_3\ ,
        status_2 => \Timer_Control:TimerUDB:status_2\ ,
        status_0 => \Timer_Control:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
datapathcell: Name =\Timer_Control:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_1 => \Timer_Control:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Control:TimerUDB:per_zero\ ,
        chain_in => \Timer_Control:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_Control:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Control:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_Control:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_120 ,
        control_7 => \Timer_Control:TimerUDB:control_7\ ,
        control_6 => \Timer_Control:TimerUDB:control_6\ ,
        control_5 => \Timer_Control:TimerUDB:control_5\ ,
        control_4 => \Timer_Control:TimerUDB:control_4\ ,
        control_3 => \Timer_Control:TimerUDB:control_3\ ,
        control_2 => \Timer_Control:TimerUDB:control_2\ ,
        control_1 => \Timer_Control:TimerUDB:control_1\ ,
        control_0 => \Timer_Control:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_JY901:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_JY901:BUART:rx_fifonotempty\ * 
              \UART_JY901:BUART:rx_state_stop1_reg\
        );
        Output = \UART_JY901:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_JY901:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_JY901:BUART:rx_load_fifo\ * 
              \UART_JY901:BUART:rx_fifofull\
        );
        Output = \UART_JY901:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY901:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              !\UART_JY901:BUART:rx_count_0\
        );
        Output = \UART_JY901:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_JY901:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_JY901:Net_9\ ,
        status_5 => \UART_JY901:BUART:rx_status_5\ ,
        status_4 => \UART_JY901:BUART:rx_status_4\ ,
        status_3 => \UART_JY901:BUART:rx_status_3\ ,
        interrupt => Net_2412 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY901:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              !\UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:pollcount_1\ * 
              !\UART_JY901:BUART:pollcount_0\
            + !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              !\UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:pollcount_1\ * !Net_2398_SYNCOUT
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_5\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_4\
        );
        Output = \UART_JY901:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_JY901:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_3\
            + !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_2\
            + !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              \UART_JY901:BUART:rx_last\ * !Net_2398_SYNCOUT
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_5\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_4\
        );
        Output = \UART_JY901:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_JY901:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_5\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_4\
        );
        Output = \UART_JY901:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_JY901:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY901:BUART:rx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY901:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:pollcount_1\ * 
              !\UART_JY901:BUART:pollcount_0\
            + !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:pollcount_1\ * !Net_2398_SYNCOUT
        );
        Output = \UART_JY901:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_JY901:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_state_3\ * \UART_JY901:BUART:rx_state_2\
        );
        Output = \UART_JY901:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_JY901:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              \UART_JY901:BUART:rx_bitclk_enable\ * 
              \UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_5\
            + !\UART_JY901:BUART:rx_state_1\ * \UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\ * 
              !\UART_JY901:BUART:rx_count_6\ * !\UART_JY901:BUART:rx_count_4\
        );
        Output = \UART_JY901:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_JY901:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY901:BUART:rx_state_1\ * !\UART_JY901:BUART:rx_state_0\ * 
              !\UART_JY901:BUART:rx_state_3\ * !\UART_JY901:BUART:rx_state_2\
        );
        Output = \UART_JY901:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_JY901:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_JY901:Net_9\ ,
        cs_addr_2 => \UART_JY901:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_JY901:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_JY901:BUART:rx_bitclk_enable\ ,
        route_si => \UART_JY901:BUART:rx_postpoll\ ,
        f0_load => \UART_JY901:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_JY901:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_JY901:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_JY901:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_JY901:Net_9\ ,
        load => \UART_JY901:BUART:rx_counter_load\ ,
        count_6 => \UART_JY901:BUART:rx_count_6\ ,
        count_5 => \UART_JY901:BUART:rx_count_5\ ,
        count_4 => \UART_JY901:BUART:rx_count_4\ ,
        count_3 => \UART_JY901:BUART:rx_count_3\ ,
        count_2 => \UART_JY901:BUART:rx_count_2\ ,
        count_1 => \UART_JY901:BUART:rx_count_1\ ,
        count_0 => \UART_JY901:BUART:rx_count_0\ ,
        tc => \UART_JY901:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2275_SYNCOUT
        );
        Output = \UART_Bluetooth:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_3\
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_2\
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * 
              \UART_Bluetooth:BUART:rx_last\ * !Net_2275_SYNCOUT
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_Bluetooth:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_Bluetooth:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Bluetooth:BUART:rx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN3_1
            + MODIN3_0 * Net_2275_SYNCOUT
        );
        Output = \UART_Bluetooth:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\ * !MODIN3_1 * !MODIN3_0
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\ * !MODIN3_1 * 
              !Net_2275_SYNCOUT
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_Bluetooth:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Bluetooth:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Bluetooth:Net_9\ ,
        cs_addr_2 => \UART_Bluetooth:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_Bluetooth:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Bluetooth:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Bluetooth:BUART:rx_postpoll\ ,
        f0_load => \UART_Bluetooth:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Bluetooth:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Bluetooth:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_bluetooth(0)_SYNC
    PORT MAP (
        in => Net_2275 ,
        out => Net_2275_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN3_1, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * !MODIN3_1 * MODIN3_0 * 
              Net_2275_SYNCOUT
            + !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * MODIN3_1 * !MODIN3_0
            + !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * MODIN3_1 * 
              !Net_2275_SYNCOUT
        );
        Output = MODIN3_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN3_0, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * !MODIN3_0 * 
              Net_2275_SYNCOUT
            + !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * MODIN3_0 * 
              !Net_2275_SYNCOUT
        );
        Output = MODIN3_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bluetooth:BUART:rx_count_2\ * 
              !\UART_Bluetooth:BUART:rx_count_1\ * 
              !\UART_Bluetooth:BUART:rx_count_0\
        );
        Output = \UART_Bluetooth:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\ * !MODIN3_1 * !MODIN3_0
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\ * !MODIN3_1 * 
              !Net_2275_SYNCOUT
        );
        Output = \UART_Bluetooth:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Bluetooth:BUART:rx_fifonotempty\ * 
              \UART_Bluetooth:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Bluetooth:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_state_3\ * 
              \UART_Bluetooth:BUART:rx_state_2\
        );
        Output = \UART_Bluetooth:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Bluetooth:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              \UART_Bluetooth:BUART:rx_bitclk_enable\ * 
              \UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_Bluetooth:BUART:rx_state_1\ * 
              \UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_Bluetooth:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Bluetooth:BUART:rx_state_1\ * 
              !\UART_Bluetooth:BUART:rx_state_0\ * 
              !\UART_Bluetooth:BUART:rx_state_3\ * 
              !\UART_Bluetooth:BUART:rx_state_2\
        );
        Output = \UART_Bluetooth:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Control:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_1 => \Timer_Control:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Control:TimerUDB:per_zero\ ,
        chain_out => \Timer_Control:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Control:TimerUDB:sT24:timerdp:u1\

count7cell: Name =\UART_Bluetooth:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Bluetooth:Net_9\ ,
        load => \UART_Bluetooth:BUART:rx_counter_load\ ,
        count_6 => MODIN6_6 ,
        count_5 => MODIN6_5 ,
        count_4 => MODIN6_4 ,
        count_3 => MODIN6_3 ,
        count_2 => \UART_Bluetooth:BUART:rx_count_2\ ,
        count_1 => \UART_Bluetooth:BUART:rx_count_1\ ,
        count_0 => \UART_Bluetooth:BUART:rx_count_0\ ,
        tc => \UART_Bluetooth:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Bluetooth:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Bluetooth:BUART:rx_load_fifo\ * 
              \UART_Bluetooth:BUART:rx_fifofull\
        );
        Output = \UART_Bluetooth:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_Bluetooth:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Bluetooth:Net_9\ ,
        status_5 => \UART_Bluetooth:BUART:rx_status_5\ ,
        status_4 => \UART_Bluetooth:BUART:rx_status_4\ ,
        status_3 => \UART_Bluetooth:BUART:rx_status_3\ ,
        interrupt => Net_2288 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY901:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              !\UART_JY901:BUART:pollcount_1\ * 
              \UART_JY901:BUART:pollcount_0\ * Net_2398_SYNCOUT
            + !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              \UART_JY901:BUART:pollcount_1\ * 
              !\UART_JY901:BUART:pollcount_0\
            + !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              \UART_JY901:BUART:pollcount_1\ * !Net_2398_SYNCOUT
        );
        Output = \UART_JY901:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_JY901:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              !\UART_JY901:BUART:pollcount_0\ * Net_2398_SYNCOUT
            + !\UART_JY901:BUART:rx_count_2\ * !\UART_JY901:BUART:rx_count_1\ * 
              \UART_JY901:BUART:pollcount_0\ * !Net_2398_SYNCOUT
        );
        Output = \UART_JY901:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_JY901:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY901:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2398_SYNCOUT
        );
        Output = \UART_JY901:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY901:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_JY901:BUART:pollcount_1\
            + \UART_JY901:BUART:pollcount_0\ * Net_2398_SYNCOUT
        );
        Output = \UART_JY901:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Rx_JY901(0)_SYNC
    PORT MAP (
        in => Net_2398 ,
        out => Net_2398_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_120 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_2258 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_120 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2161, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_2161 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2205, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp2_less\
        );
        Output = Net_2205 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_2:PWMUDB:cmp2_less\ ,
        chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_120 ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2173, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_2173 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_775, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_120) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_775 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_120 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(3,2)] contents:
datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_120 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_Ctrl
        PORT MAP (
            interrupt => Net_2258 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_RX
        PORT MAP (
            interrupt => Net_2288 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_Timer_1
        PORT MAP (
            interrupt => Net_2258 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_jyRX
        PORT MAP (
            interrupt => Net_2412 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_2390 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_PWM_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_1(0)__PA ,
        input => Net_775 ,
        pad => Pin_PWM_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_PWM_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_2(0)__PA ,
        input => Net_2173 ,
        pad => Pin_PWM_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_PWM_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_3(0)__PA ,
        input => Net_2161 ,
        pad => Pin_PWM_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_PWM_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_4(0)__PA ,
        input => Net_2205 ,
        pad => Pin_PWM_4(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_JY901(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_JY901(0)__PA ,
        fb => Net_2398 ,
        pad => Rx_JY901(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_bluetooth(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_bluetooth(0)__PA ,
        fb => Net_2275 ,
        pad => Rx_bluetooth(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART_JY901:Net_9\ ,
            dclk_0 => \UART_JY901:Net_9_local\ ,
            dclk_glb_1 => Net_120 ,
            dclk_1 => Net_120_local ,
            dclk_glb_2 => \UART_Bluetooth:Net_9\ ,
            dclk_2 => \UART_Bluetooth:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_2390 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |      Pin_PWM_1(0) | In(Net_775)
     |   2 |     * |      NONE |         CMOS_OUT |      Pin_PWM_2(0) | In(Net_2173)
     |   4 |     * |      NONE |         CMOS_OUT |      Pin_PWM_3(0) | In(Net_2161)
     |   6 |     * |      NONE |         CMOS_OUT |      Pin_PWM_4(0) | In(Net_2205)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |       Rx_JY901(0) | FB(Net_2398)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   Rx_bluetooth(0) | FB(Net_2275)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 2s.473ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.221ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.301ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in UAV_Control_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.582ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.566ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.622ms
API generation phase: Elapsed time ==> 5s.288ms
Dependency generation phase: Elapsed time ==> 0s.129ms
Cleanup phase: Elapsed time ==> 0s.000ms
