{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512664450110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512664450110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 00:34:09 2017 " "Processing started: Fri Dec 08 00:34:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512664450110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512664450110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512664450110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512664450485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/fpgaProject/sc_computer/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/sc_computer/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmen.v" "" { Text "C:/fpgaProject/sc_computer/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "sc_datamem.v" "" { Text "C:/fpgaProject/sc_computer/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sc_cu.v" "" { Text "C:/fpgaProject/sc_computer/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "sc_cpu.v" "" { Text "C:/fpgaProject/sc_computer/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/fpgaProject/sc_computer/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "C:/fpgaProject/sc_computer/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "C:/fpgaProject/sc_computer/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "C:/fpgaProject/sc_computer/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "C:/fpgaProject/sc_computer/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/fpgaProject/sc_computer/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "C:/fpgaProject/sc_computer/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "dff32.v" "" { Text "C:/fpgaProject/sc_computer/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/fpgaProject/sc_computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_and_mem_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_and_mem_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_mem_clock " "Found entity 1: clock_and_mem_clock" {  } { { "clock_and_mem_clock.v" "" { Text "C:/fpgaProject/sc_computer/clock_and_mem_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "io_output.v" "" { Text "C:/fpgaProject/sc_computer/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input.v" "" { Text "C:/fpgaProject/sc_computer/io_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier in_port.v(12) " "Verilog HDL syntax error at in_port.v(12) near text \"<=\";  expecting \".\", or an identifier" {  } { { "in_port.v" "" { Text "C:/fpgaProject/sc_computer/in_port.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier in_port.v(13) " "Verilog HDL syntax error at in_port.v(13) near text \"<=\";  expecting \".\", or an identifier" {  } { { "in_port.v" "" { Text "C:/fpgaProject/sc_computer/in_port.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier in_port.v(14) " "Verilog HDL syntax error at in_port.v(14) near text \"<=\";  expecting \".\", or an identifier" {  } { { "in_port.v" "" { Text "C:/fpgaProject/sc_computer/in_port.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier in_port.v(15) " "Verilog HDL syntax error at in_port.v(15) near text \"<=\";  expecting \".\", or an identifier" {  } { { "in_port.v" "" { Text "C:/fpgaProject/sc_computer/in_port.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "in_port in_port.v(1) " "Ignored design unit \"in_port\" at in_port.v(1) due to previous errors" {  } { { "in_port.v" "" { Text "C:/fpgaProject/sc_computer/in_port.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port.v 0 0 " "Found 0 design units, including 0 entities, in source file in_port.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/sc_computer/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer_main.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer_main " "Found entity 1: sc_computer_main" {  } { { "sc_computer_main.v" "" { Text "C:/fpgaProject/sc_computer/sc_computer_main.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512664450595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512664450595 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512664450673 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 08 00:34:10 2017 " "Processing ended: Fri Dec 08 00:34:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512664450673 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512664450673 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512664450673 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512664450673 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512664451298 ""}
