\hypertarget{struct_d_m_a___channel___type_def}{\section{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_m_a___channel___type_def}\index{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def}}
}


D\-M\-A Controller.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}{C\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}{C\-N\-D\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}{C\-P\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}{C\-M\-A\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\-M\-A Controller. 

\subsection{Member Data Documentation}
\hypertarget{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}{\index{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def}!C\-C\-R@{C\-C\-R}}
\index{C\-C\-R@{C\-C\-R}!DMA_Channel_TypeDef@{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def}}
\subsubsection[{C\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def\-::\-C\-C\-R}}\label{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}
D\-M\-A channel x configuration register \hypertarget{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}{\index{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def}!C\-M\-A\-R@{C\-M\-A\-R}}
\index{C\-M\-A\-R@{C\-M\-A\-R}!DMA_Channel_TypeDef@{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def}}
\subsubsection[{C\-M\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def\-::\-C\-M\-A\-R}}\label{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}
D\-M\-A channel x memory address register \hypertarget{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}{\index{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def}!C\-N\-D\-T\-R@{C\-N\-D\-T\-R}}
\index{C\-N\-D\-T\-R@{C\-N\-D\-T\-R}!DMA_Channel_TypeDef@{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def}}
\subsubsection[{C\-N\-D\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def\-::\-C\-N\-D\-T\-R}}\label{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}
D\-M\-A channel x number of data register \hypertarget{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}{\index{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def}!C\-P\-A\-R@{C\-P\-A\-R}}
\index{C\-P\-A\-R@{C\-P\-A\-R}!DMA_Channel_TypeDef@{D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def}}
\subsubsection[{C\-P\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Channel\-\_\-\-Type\-Def\-::\-C\-P\-A\-R}}\label{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}
D\-M\-A channel x peripheral address register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\end{DoxyCompactItemize}
