--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.008 - 0.009)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y0.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y1.G4       net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X60Y1.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.267ns logic, 0.340ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y1.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y1.BX       net (fanout=2)        0.573   ftop/clkN210/unlock2
    SLICE_X60Y1.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.833ns logic, 0.573ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y1.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y1.BX       net (fanout=2)        0.459   ftop/clkN210/unlock2
    SLICE_X60Y1.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.579ns logic, 0.459ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.009 - 0.008)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y0.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y1.G4       net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X60Y1.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.927ns logic, 0.272ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X68Y20.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X68Y20.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X68Y20.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.883ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.758ns (Levels of Logic = 4)
  Clock Path Skew:      -0.125ns (0.577 - 0.702)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X111Y81.G3     net (fanout=8)        1.040   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X111Y81.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X111Y81.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X111Y81.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y80.G4     net (fanout=7)        0.155   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y80.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X98Y66.G2      net (fanout=40)       1.903   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X98Y66.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N64
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<6>_SW0
    SLICE_X99Y67.SR      net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_outF/N6
    SLICE_X99Y67.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.758ns (3.312ns logic, 4.446ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 7)
  Clock Path Skew:      -0.130ns (0.617 - 0.747)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y191.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y190.G2    net (fanout=5)        0.617   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.G4    net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y192.F3    net (fanout=11)       0.353   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X104Y194.G3    net (fanout=10)       0.944   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X104Y194.F4    net (fanout=4)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X104Y194.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X104Y196.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X104Y196.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (4.762ns logic, 2.936ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.679ns (Levels of Logic = 7)
  Clock Path Skew:      -0.121ns (0.617 - 0.738)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y190.G4    net (fanout=5)        0.497   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.G4    net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y192.F3    net (fanout=11)       0.353   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X104Y194.G3    net (fanout=10)       0.944   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X104Y194.F4    net (fanout=4)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X104Y194.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X104Y196.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X104Y196.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.679ns (4.863ns logic, 2.816ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.764ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.303 - 0.296)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y183.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X91Y183.BX     net (fanout=27)       1.087   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X91Y183.F5     Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y182.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y182.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X93Y183.F2     net (fanout=3)        0.458   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y182.G4     net (fanout=7)        0.145   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y182.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X92Y176.F3     net (fanout=40)       1.333   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X92Y176.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X93Y177.SR     net (fanout=1)        1.170   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X93Y177.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.764ns (3.571ns logic, 4.193ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.764ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.303 - 0.296)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y183.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X91Y182.BX     net (fanout=27)       1.087   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X91Y182.F5     Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y182.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y182.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X93Y183.F2     net (fanout=3)        0.458   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y182.G4     net (fanout=7)        0.145   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y182.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X92Y176.F3     net (fanout=40)       1.333   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X92Y176.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X93Y177.SR     net (fanout=1)        1.170   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X93Y177.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.764ns (3.571ns logic, 4.193ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.677ns (Levels of Logic = 6)
  Clock Path Skew:      -0.066ns (0.617 - 0.683)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X106Y190.F2    net (fanout=11)       1.242   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X106Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.G4    net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y192.F3    net (fanout=11)       0.353   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X104Y194.G3    net (fanout=10)       0.944   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X104Y194.F4    net (fanout=4)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X104Y194.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X104Y196.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X104Y196.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.677ns (4.172ns logic, 3.505ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.733ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.730 - 0.739)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txDV to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/gmac/txRS_txDV
    D26.O2               net (fanout=2)        2.530   ftop/gbe0/gmac/gmac/txRS_txDV
    D26.OTCLK2           Tioock                0.708   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.733ns (1.203ns logic, 2.530ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.311 - 0.296)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y183.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X91Y182.BX     net (fanout=27)       1.087   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X91Y182.F5     Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y182.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y182.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X93Y183.F2     net (fanout=3)        0.458   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y183.G4     net (fanout=7)        0.145   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y182.G4    net (fanout=40)       1.558   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X100Y182.SR    net (fanout=1)        0.953   ftop/gbe0/gmac/txfun_inF/N56
    SLICE_X100Y182.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (3.531ns logic, 4.201ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.311 - 0.296)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y183.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X91Y183.BX     net (fanout=27)       1.087   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X91Y183.F5     Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y182.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y182.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X93Y183.F2     net (fanout=3)        0.458   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y183.G4     net (fanout=7)        0.145   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y182.G4    net (fanout=40)       1.558   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X100Y182.SR    net (fanout=1)        0.953   ftop/gbe0/gmac/txfun_inF/N56
    SLICE_X100Y182.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (3.531ns logic, 4.201ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.405 - 0.453)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X110Y81.G2     net (fanout=8)        1.083   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X110Y81.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X110Y81.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X110Y81.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X109Y83.G1     net (fanout=23)       0.750   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X109Y83.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N2
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X112Y86.F3     net (fanout=10)       1.355   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X112Y86.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_inF/N18
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X113Y86.SR     net (fanout=1)        1.098   ftop/gbe0/gmac/rxfun_inF/N18
    SLICE_X113Y86.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (3.336ns logic, 4.307ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.517ns (Levels of Logic = 5)
  Clock Path Skew:      -0.155ns (0.592 - 0.747)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y191.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y190.G2    net (fanout=5)        0.617   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.G4    net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y188.F3    net (fanout=11)       0.679   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/gmac/txRS_crc_EN_add1
    SLICE_X103Y191.G3    net (fanout=1)        0.317   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
    SLICE_X103Y191.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N32
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_EN1
    SLICE_X100Y194.CE    net (fanout=28)       1.712   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_EN
    SLICE_X100Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.517ns (3.590ns logic, 3.927ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.520ns (Levels of Logic = 6)
  Clock Path Skew:      -0.145ns (0.602 - 0.747)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y191.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y190.G2    net (fanout=5)        0.617   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.G4    net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y192.F3    net (fanout=11)       0.353   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X104Y194.G3    net (fanout=10)       0.944   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X103Y198.F1    net (fanout=4)        0.912   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X103Y198.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<16>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.520ns (4.092ns logic, 3.428ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.525ns (Levels of Logic = 7)
  Clock Path Skew:      -0.130ns (0.617 - 0.747)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y191.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y190.G3    net (fanout=5)        0.415   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.G4    net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y192.F3    net (fanout=11)       0.353   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X104Y194.G3    net (fanout=10)       0.944   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X104Y194.F4    net (fanout=4)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X104Y194.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X104Y196.G1    net (fanout=1)        0.365   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X104Y196.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.525ns (4.791ns logic, 2.734ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.499ns (Levels of Logic = 4)
  Clock Path Skew:      -0.150ns (0.552 - 0.702)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y82.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X111Y81.G3     net (fanout=8)        1.040   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X111Y81.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X111Y81.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X111Y81.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y80.G4     net (fanout=7)        0.155   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y80.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X96Y69.F1      net (fanout=40)       2.382   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X96Y69.X       Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF/N62
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<17>_SW0
    SLICE_X97Y69.SR      net (fanout=1)        0.242   ftop/gbe0/gmac/rxfun_outF/N62
    SLICE_X97Y69.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      7.499ns (3.297ns logic, 4.202ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.498ns (Levels of Logic = 5)
  Clock Path Skew:      -0.146ns (0.592 - 0.738)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y190.G4    net (fanout=5)        0.497   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.G4    net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y188.F3    net (fanout=11)       0.679   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/gmac/txRS_crc_EN_add1
    SLICE_X103Y191.G3    net (fanout=1)        0.317   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
    SLICE_X103Y191.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N32
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_EN1
    SLICE_X100Y194.CE    net (fanout=28)       1.712   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_EN
    SLICE_X100Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (3.691ns logic, 3.807ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.583ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.238 - 0.296)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y183.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X91Y182.BX     net (fanout=27)       1.087   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X91Y182.F5     Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y182.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y182.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X93Y183.F2     net (fanout=3)        0.458   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y182.G4     net (fanout=7)        0.145   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y182.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X87Y178.G1     net (fanout=40)       1.672   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X87Y178.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N38
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<34>_SW0
    SLICE_X86Y176.SR     net (fanout=1)        0.690   ftop/gbe0/gmac/txfun_inF/N24
    SLICE_X86Y176.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<34>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                      7.583ns (3.531ns logic, 4.052ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.583ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.238 - 0.296)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y183.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X91Y183.BX     net (fanout=27)       1.087   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X91Y183.F5     Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y182.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y182.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X93Y183.F2     net (fanout=3)        0.458   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y182.G4     net (fanout=7)        0.145   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y182.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X87Y178.G1     net (fanout=40)       1.672   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X87Y178.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N38
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<34>_SW0
    SLICE_X86Y176.SR     net (fanout=1)        0.690   ftop/gbe0/gmac/txfun_inF/N24
    SLICE_X86Y176.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<34>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                      7.583ns (3.531ns logic, 4.052ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.501ns (Levels of Logic = 6)
  Clock Path Skew:      -0.136ns (0.602 - 0.738)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y191.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y190.G4    net (fanout=5)        0.497   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y190.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.G4    net (fanout=10)       0.546   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y192.F3    net (fanout=11)       0.353   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X104Y194.G3    net (fanout=10)       0.944   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X103Y198.F1    net (fanout=4)        0.912   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X103Y198.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<16>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (4.193ns logic, 3.308ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.311 - 0.296)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y183.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X91Y182.BX     net (fanout=27)       1.087   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X91Y182.F5     Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y182.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X91Y182.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X93Y183.F2     net (fanout=3)        0.458   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y183.G4     net (fanout=7)        0.145   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y182.F2    net (fanout=40)       1.380   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y182.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<11>_SW0
    SLICE_X101Y183.SR    net (fanout=1)        1.049   ftop/gbe0/gmac/txfun_inF/N74
    SLICE_X101Y183.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<11>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (3.532ns logic, 4.119ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.311 - 0.296)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y183.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X91Y183.BX     net (fanout=27)       1.087   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X91Y183.F5     Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y182.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X91Y182.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X93Y183.F2     net (fanout=3)        0.458   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y183.G4     net (fanout=7)        0.145   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y182.F2    net (fanout=40)       1.380   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y182.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<11>_SW0
    SLICE_X101Y183.SR    net (fanout=1)        1.049   ftop/gbe0/gmac/txfun_inF/N74
    SLICE_X101Y183.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<11>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (3.532ns logic, 4.119ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_26 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.419 - 0.375)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_26 to ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y63.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<26>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_26
    SLICE_X104Y63.BY     net (fanout=2)        0.344   ftop/gbe0/gmac/rxfun_outF_D_OUT<26>
    SLICE_X104Y63.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<26>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.289ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_26 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.419 - 0.375)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_26 to ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y63.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<26>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_26
    SLICE_X104Y63.BY     net (fanout=2)        0.344   ftop/gbe0/gmac/rxfun_outF_D_OUT<26>
    SLICE_X104Y63.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<26>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.290ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.350 - 0.327)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_6 to ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y67.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    SLICE_X96Y67.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
    SLICE_X96Y67.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.350 - 0.327)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_6 to ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y67.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    SLICE_X96Y67.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
    SLICE_X96Y67.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.133 - 0.112)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_14 to ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    SLICE_X110Y74.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
    SLICE_X110Y74.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<14>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.133 - 0.112)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_14 to ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    SLICE_X110Y74.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
    SLICE_X110Y74.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<14>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.121 - 0.103)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_5 to ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y77.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    SLICE_X110Y76.BY     net (fanout=2)        0.343   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
    SLICE_X110Y76.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.289ns logic, 0.343ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.121 - 0.103)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_5 to ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y77.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    SLICE_X110Y76.BY     net (fanout=2)        0.343   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
    SLICE_X110Y76.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.290ns logic, 0.343ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.334 - 0.276)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_2 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y188.YQ     Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<2>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_2
    SLICE_X96Y190.BY     net (fanout=2)        0.364   ftop/gbe0/gmac/txfun_outF_D_OUT<2>
    SLICE_X96Y190.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<2>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.347ns logic, 0.364ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.334 - 0.276)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_2 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y188.YQ     Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<2>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_2
    SLICE_X96Y190.BY     net (fanout=2)        0.364   ftop/gbe0/gmac/txfun_outF_D_OUT<2>
    SLICE_X96Y190.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<2>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.712ns (0.348ns logic, 0.364ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.019 - 0.016)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y85.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_1
    SLICE_X108Y84.BY     net (fanout=2)        0.371   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
    SLICE_X108Y84.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.289ns logic, 0.371ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.019 - 0.016)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y85.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_1
    SLICE_X108Y84.BY     net (fanout=2)        0.371   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
    SLICE_X108Y84.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.290ns logic, 0.371ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.377 - 0.276)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_3 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y188.YQ     Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_3
    SLICE_X98Y191.BY     net (fanout=2)        0.506   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
    SLICE_X98Y191.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.289ns logic, 0.506ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.377 - 0.276)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_3 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y188.YQ     Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_3
    SLICE_X98Y191.BY     net (fanout=2)        0.506   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
    SLICE_X98Y191.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.290ns logic, 0.506ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.047 - 0.040)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y175.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X89Y174.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X89Y174.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.746ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.446 - 0.357)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y82.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X106Y83.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X106Y83.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.028 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y96.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X111Y95.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X111Y95.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.027 - 0.014)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y180.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_3
    SLICE_X105Y178.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
    SLICE_X105Y178.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.458ns logic, 0.310ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.075 - 0.060)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_4 to ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y77.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    SLICE_X108Y75.BY     net (fanout=2)        0.483   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
    SLICE_X108Y75.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.289ns logic, 0.483ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.075 - 0.060)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_4 to ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y77.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    SLICE_X108Y75.BY     net (fanout=2)        0.483   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
    SLICE_X108Y75.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.290ns logic, 0.483ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X88Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X88Y175.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X112Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X112Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X112Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X112Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X90Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X90Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_2/SR
  Location pin: SLICE_X90Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_2/SR
  Location pin: SLICE_X90Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_4/SR
  Location pin: SLICE_X90Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_4/SR
  Location pin: SLICE_X90Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_0/SR
  Location pin: SLICE_X108Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_0/SR
  Location pin: SLICE_X108Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_1/SR
  Location pin: SLICE_X108Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_1/SR
  Location pin: SLICE_X108Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.771ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.716ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.752 - 0.807)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y103.F2    net (fanout=20)       1.234   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y70.CE     net (fanout=17)       2.657   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (2.364ns logic, 4.352ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.716ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.752 - 0.807)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y103.F2    net (fanout=20)       1.234   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y70.CE     net (fanout=17)       2.657   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (2.364ns logic, 4.352ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.567ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.752 - 0.860)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y105.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.G2    net (fanout=2)        0.430   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y103.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y70.CE     net (fanout=17)       2.657   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.567ns (2.997ns logic, 3.570ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.567ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.752 - 0.860)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y105.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.G2    net (fanout=2)        0.430   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y103.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y70.CE     net (fanout=17)       2.657   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.567ns (2.997ns logic, 3.570ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.762 - 0.807)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y103.F2    net (fanout=20)       1.234   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y71.CE     net (fanout=17)       2.508   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y71.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.567ns (2.364ns logic, 4.203ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.762 - 0.807)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y103.F2    net (fanout=20)       1.234   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y71.CE     net (fanout=17)       2.508   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y71.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.567ns (2.364ns logic, 4.203ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.771 - 0.807)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y103.F2    net (fanout=20)       1.234   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y67.CE     net (fanout=17)       2.441   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y67.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.500ns (2.364ns logic, 4.136ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.771 - 0.807)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y103.F2    net (fanout=20)       1.234   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y67.CE     net (fanout=17)       2.441   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y67.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.500ns (2.364ns logic, 4.136ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.400ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.609 - 0.732)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y102.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y103.G4    net (fanout=4)        0.364   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y103.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y103.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y70.CE     net (fanout=17)       2.657   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.400ns (2.896ns logic, 3.504ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.400ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.609 - 0.732)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y102.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y103.G4    net (fanout=4)        0.364   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y103.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y103.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y70.CE     net (fanout=17)       2.657   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y70.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.400ns (2.896ns logic, 3.504ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.418ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.762 - 0.860)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y105.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.G2    net (fanout=2)        0.430   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y103.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y71.CE     net (fanout=17)       2.508   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y71.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.418ns (2.997ns logic, 3.421ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.418ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.762 - 0.860)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y105.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.G2    net (fanout=2)        0.430   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y103.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y71.CE     net (fanout=17)       2.508   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y71.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.418ns (2.997ns logic, 3.421ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.775 - 0.807)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y103.F2    net (fanout=20)       1.234   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y68.CE     net (fanout=17)       2.395   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y68.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.454ns (2.364ns logic, 4.090ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.775 - 0.807)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y103.F2    net (fanout=20)       1.234   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y68.CE     net (fanout=17)       2.395   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y68.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.454ns (2.364ns logic, 4.090ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.351ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.771 - 0.860)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y105.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.G2    net (fanout=2)        0.430   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y103.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y67.CE     net (fanout=17)       2.441   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y67.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.351ns (2.997ns logic, 3.354ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.351ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.771 - 0.860)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y105.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.G2    net (fanout=2)        0.430   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y103.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y67.CE     net (fanout=17)       2.441   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y67.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.351ns (2.997ns logic, 3.354ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.376 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y103.F2    net (fanout=20)       1.234   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y74.F4     net (fanout=34)       1.516   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y74.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN1
    SLICE_X108Y105.CE    net (fanout=1)        1.105   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
    SLICE_X108Y105.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (2.404ns logic, 4.002ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.775 - 0.860)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y105.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.G2    net (fanout=2)        0.430   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y103.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y68.CE     net (fanout=17)       2.395   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y68.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (2.997ns logic, 3.308ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.775 - 0.860)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y105.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.G2    net (fanout=2)        0.430   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y103.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y103.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y68.CE     net (fanout=17)       2.395   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y68.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (2.997ns logic, 3.308ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.280ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.723 - 0.807)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y117.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y103.F2    net (fanout=20)       1.234   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y103.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.F1    net (fanout=2)        0.147   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y102.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y104.G4    net (fanout=34)       0.314   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y104.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y72.CE     net (fanout=17)       2.221   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y72.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      6.280ns (2.364ns logic, 3.916ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.434 - 0.332)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y93.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X106Y93.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X106Y93.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.050 - 0.043)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y96.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X109Y97.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X109Y97.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.051 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y98.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y97.G2     net (fanout=13)       0.324   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y97.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.416ns logic, 0.324ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.051 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y98.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y97.G2     net (fanout=13)       0.324   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y97.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.416ns logic, 0.324ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.464 - 0.412)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y96.G3     net (fanout=13)       0.376   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y96.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.418ns logic, 0.376ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.464 - 0.412)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y96.G3     net (fanout=13)       0.376   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y96.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.418ns logic, 0.376ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.464 - 0.412)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y97.G3     net (fanout=13)       0.376   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y97.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.418ns logic, 0.376ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.464 - 0.412)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y97.G3     net (fanout=13)       0.376   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y97.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.418ns logic, 0.376ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.055 - 0.043)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y77.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X103Y75.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X103Y75.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.458ns logic, 0.325ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.425 - 0.364)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y74.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X104Y75.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X104Y75.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.051 - 0.044)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y98.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X106Y99.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X106Y99.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.055 - 0.043)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y76.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X102Y74.BX     net (fanout=2)        0.311   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X102Y74.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.519ns logic, 0.311ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.464 - 0.412)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y98.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y97.G1     net (fanout=10)       0.397   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y97.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.476ns logic, 0.397ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.464 - 0.412)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y98.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y97.G1     net (fanout=10)       0.397   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y97.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.476ns logic, 0.397ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.464 - 0.412)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y98.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y96.G1     net (fanout=10)       0.397   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y96.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.476ns logic, 0.397ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.464 - 0.412)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y98.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y96.G1     net (fanout=10)       0.397   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y96.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.476ns logic, 0.397ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.042 - 0.043)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y76.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X102Y78.BX     net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X102Y78.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.498ns logic, 0.330ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y118.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X105Y117.BY    net (fanout=1)        0.298   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X105Y117.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.541ns logic, 0.298ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.434 - 0.332)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y93.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_34
    SLICE_X106Y93.BY     net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/rxRS_rxPipe<34>
    SLICE_X106Y93.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.614ns logic, 0.330ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.050 - 0.043)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y96.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X109Y97.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X109Y97.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y101.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y101.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X106Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X106Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X106Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X106Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y98.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y98.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y98.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y98.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y98.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y98.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X109Y97.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X109Y97.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.062ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 0)
  Clock Path Skew:      -3.904ns (-1.388 - 2.516)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y20.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y46.SR      net (fanout=3)        2.129   ftop/clkN210/rstInD
    SLICE_X72Y46.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (1.029ns logic, 2.129ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.470ns (Levels of Logic = 0)
  Clock Path Skew:      -2.635ns (-0.622 - 2.013)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y20.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X72Y46.SR      net (fanout=3)        1.703   ftop/clkN210/rstInD
    SLICE_X72Y46.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (0.767ns logic, 1.703ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y46.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y46.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X72Y46.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3161672 paths analyzed, 49656 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.573ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.412ns (Levels of Logic = 10)
  Clock Path Skew:      -0.161ns (0.548 - 0.709)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y152.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X64Y148.G1     net (fanout=30)       0.803   ftop/cp/cpReq<37>
    SLICE_X64Y148.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X61Y149.G3     net (fanout=12)       0.321   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y129.F3     net (fanout=40)       1.345   ftop/cp/cpRespF/d0h
    SLICE_X72Y129.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X72Y128.SR     net (fanout=1)        0.913   ftop/cp/cpRespF/N14
    SLICE_X72Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.412ns (6.956ns logic, 11.456ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_mhFsm_state_mkFSMstate_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.547ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.826 - 0.837)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_mhFsm_state_mkFSMstate_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y91.YQ      Tcko                  0.596   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_mhFsm_state_mkFSMstate_0
    SLICE_X64Y82.G1      net (fanout=2)        0.852   ftop/edp0/edp_mhFsm_state_mkFSMstate<0>
    SLICE_X64Y82.Y       Tilo                  0.616   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c1111
    SLICE_X64Y82.F4      net (fanout=3)        0.076   ftop/edp0/N55
    SLICE_X64Y82.X       Tilo                  0.601   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH21
    SLICE_X56Y42.G4      net (fanout=5)        3.074   ftop/edp0/N210
    SLICE_X56Y42.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead_SW0
    SLICE_X56Y42.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead_SW0/O
    SLICE_X56Y42.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X61Y56.G3      net (fanout=40)       1.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X61Y56.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.F3      net (fanout=20)       0.086   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X52Y54.G4      net (fanout=3)        0.851   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X52Y54.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X51Y54.G3      net (fanout=7)        0.321   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X51Y54.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X40Y15.G4      net (fanout=135)      4.258   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X40Y15.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N174
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<20>_SW0
    SLICE_X41Y15.SR      net (fanout=1)        1.014   ftop/edp0/edp_tlpBRAM_mRespF/N174
    SLICE_X41Y15.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<20>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     18.547ns (6.379ns logic, 12.168ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_mhFsm_state_mkFSMstate_6 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.468ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.826 - 0.835)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_mhFsm_state_mkFSMstate_6 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.YQ      Tcko                  0.596   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/edp_mhFsm_state_mkFSMstate_6
    SLICE_X64Y82.G3      net (fanout=3)        0.773   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
    SLICE_X64Y82.Y       Tilo                  0.616   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c1111
    SLICE_X64Y82.F4      net (fanout=3)        0.076   ftop/edp0/N55
    SLICE_X64Y82.X       Tilo                  0.601   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH21
    SLICE_X56Y42.G4      net (fanout=5)        3.074   ftop/edp0/N210
    SLICE_X56Y42.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead_SW0
    SLICE_X56Y42.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead_SW0/O
    SLICE_X56Y42.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X61Y56.G3      net (fanout=40)       1.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X61Y56.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.F3      net (fanout=20)       0.086   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X52Y54.G4      net (fanout=3)        0.851   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X52Y54.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X51Y54.G3      net (fanout=7)        0.321   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X51Y54.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X40Y15.G4      net (fanout=135)      4.258   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X40Y15.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N174
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<20>_SW0
    SLICE_X41Y15.SR      net (fanout=1)        1.014   ftop/edp0/edp_tlpBRAM_mRespF/N174
    SLICE_X41Y15.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<20>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     18.468ns (6.379ns logic, 12.089ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.431ns (Levels of Logic = 10)
  Clock Path Skew:      0.015ns (0.429 - 0.414)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y152.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X64Y148.G1     net (fanout=30)       0.803   ftop/cp/cpReq<37>
    SLICE_X64Y148.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X61Y149.G3     net (fanout=12)       0.321   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X65Y143.G1     net (fanout=40)       1.376   ftop/cp/cpRespF/d0h
    SLICE_X65Y143.Y      Tilo                  0.561   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X64Y143.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N2
    SLICE_X64Y143.CLK    Tsrck                 0.433   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     18.431ns (6.916ns logic, 11.515ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_mhFsm_state_mkFSMstate_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.398ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.826 - 0.837)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_mhFsm_state_mkFSMstate_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y91.YQ      Tcko                  0.596   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_mhFsm_state_mkFSMstate_0
    SLICE_X64Y82.G1      net (fanout=2)        0.852   ftop/edp0/edp_mhFsm_state_mkFSMstate<0>
    SLICE_X64Y82.Y       Tilo                  0.616   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c1111
    SLICE_X64Y82.F4      net (fanout=3)        0.076   ftop/edp0/N55
    SLICE_X64Y82.X       Tilo                  0.601   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH21
    SLICE_X56Y42.G4      net (fanout=5)        3.074   ftop/edp0/N210
    SLICE_X56Y42.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead_SW0
    SLICE_X56Y42.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead_SW0/O
    SLICE_X56Y42.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X61Y56.G3      net (fanout=40)       1.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X61Y56.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.F3      net (fanout=20)       0.086   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X52Y54.G4      net (fanout=3)        0.851   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X52Y54.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X51Y54.G3      net (fanout=7)        0.321   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X51Y54.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X41Y14.G4      net (fanout=135)      4.207   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X41Y14.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N184
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<16>_SW0
    SLICE_X40Y14.SR      net (fanout=1)        0.971   ftop/edp0/edp_tlpBRAM_mRespF/N184
    SLICE_X40Y14.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<16>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     18.398ns (6.324ns logic, 12.074ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.283ns (Levels of Logic = 10)
  Clock Path Skew:      -0.082ns (0.627 - 0.709)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y152.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X64Y148.G1     net (fanout=30)       0.803   ftop/cp/cpReq<37>
    SLICE_X64Y148.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X61Y149.G3     net (fanout=12)       0.321   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y135.F3     net (fanout=40)       1.215   ftop/cp/cpRespF/d0h
    SLICE_X62Y135.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X62Y134.SR     net (fanout=1)        0.914   ftop/cp/cpRespF/N46
    SLICE_X62Y134.CLK    Tsrck                 0.433   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     18.283ns (6.956ns logic, 11.327ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.176ns (Levels of Logic = 10)
  Clock Path Skew:      -0.188ns (0.548 - 0.736)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y149.YQ     Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_20
    SLICE_X64Y149.G2     net (fanout=13)       0.587   ftop/cp/cpReq<20>
    SLICE_X64Y149.Y      Tilo                  0.616   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X61Y149.G4     net (fanout=2)        0.272   ftop/cp/wn__h36490<1>
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y129.F3     net (fanout=40)       1.345   ftop/cp/cpRespF/d0h
    SLICE_X72Y129.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X72Y128.SR     net (fanout=1)        0.913   ftop/cp/cpRespF/N14
    SLICE_X72Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.176ns (6.985ns logic, 11.191ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_mhFsm_state_mkFSMstate_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.344ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.826 - 0.837)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_mhFsm_state_mkFSMstate_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y91.YQ      Tcko                  0.596   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_mhFsm_state_mkFSMstate_0
    SLICE_X64Y82.G1      net (fanout=2)        0.852   ftop/edp0/edp_mhFsm_state_mkFSMstate<0>
    SLICE_X64Y82.Y       Tilo                  0.616   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c1111
    SLICE_X64Y82.F4      net (fanout=3)        0.076   ftop/edp0/N55
    SLICE_X64Y82.X       Tilo                  0.601   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH21
    SLICE_X58Y47.G2      net (fanout=5)        2.874   ftop/edp0/N210
    SLICE_X58Y47.Y       Tilo                  0.616   ftop/edp0/N172
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2_SW0
    SLICE_X58Y47.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2_SW0/O
    SLICE_X58Y47.X       Tilo                  0.601   ftop/edp0/N172
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2
    SLICE_X60Y56.F3      net (fanout=6)        0.856   ftop/edp0/N172
    SLICE_X60Y56.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y56.G4      net (fanout=377)      0.155   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y56.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.F3      net (fanout=20)       0.086   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X52Y54.G4      net (fanout=3)        0.851   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X52Y54.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X51Y54.G3      net (fanout=7)        0.321   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X51Y54.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X40Y15.G4      net (fanout=135)      4.258   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X40Y15.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N174
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<20>_SW0
    SLICE_X41Y15.SR      net (fanout=1)        1.014   ftop/edp0/edp_tlpBRAM_mRespF/N174
    SLICE_X41Y15.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<20>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     18.344ns (6.980ns logic, 11.364ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_mhFsm_state_mkFSMstate_6 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.319ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.826 - 0.835)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_mhFsm_state_mkFSMstate_6 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.YQ      Tcko                  0.596   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/edp_mhFsm_state_mkFSMstate_6
    SLICE_X64Y82.G3      net (fanout=3)        0.773   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
    SLICE_X64Y82.Y       Tilo                  0.616   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c1111
    SLICE_X64Y82.F4      net (fanout=3)        0.076   ftop/edp0/N55
    SLICE_X64Y82.X       Tilo                  0.601   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH21
    SLICE_X56Y42.G4      net (fanout=5)        3.074   ftop/edp0/N210
    SLICE_X56Y42.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead_SW0
    SLICE_X56Y42.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead_SW0/O
    SLICE_X56Y42.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X61Y56.G3      net (fanout=40)       1.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X61Y56.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.F3      net (fanout=20)       0.086   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X52Y54.G4      net (fanout=3)        0.851   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X52Y54.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X51Y54.G3      net (fanout=7)        0.321   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X51Y54.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X41Y14.G4      net (fanout=135)      4.207   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X41Y14.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N184
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<16>_SW0
    SLICE_X40Y14.SR      net (fanout=1)        0.971   ftop/edp0/edp_tlpBRAM_mRespF/N184
    SLICE_X40Y14.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<16>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     18.319ns (6.324ns logic, 11.995ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.286ns (Levels of Logic = 10)
  Clock Path Skew:      -0.038ns (0.671 - 0.709)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y152.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X64Y148.G1     net (fanout=30)       0.803   ftop/cp/cpReq<37>
    SLICE_X64Y148.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X61Y149.G3     net (fanout=12)       0.321   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y134.F3     net (fanout=40)       1.230   ftop/cp/cpRespF/d0h
    SLICE_X61Y134.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X60Y135.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N30
    SLICE_X60Y135.CLK    Tsrck                 0.433   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     18.286ns (6.917ns logic, 11.369ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.113ns (Levels of Logic = 9)
  Clock Path Skew:      -0.194ns (0.548 - 0.742)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y147.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X61Y149.G2     net (fanout=6)        1.415   ftop/cp/cpReq<25>
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y129.F3     net (fanout=40)       1.345   ftop/cp/cpRespF/d0h
    SLICE_X72Y129.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X72Y128.SR     net (fanout=1)        0.913   ftop/cp/cpRespF/N14
    SLICE_X72Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.113ns (6.366ns logic, 11.747ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.245ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (0.663 - 0.709)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y152.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X64Y148.G1     net (fanout=30)       0.803   ftop/cp/cpReq<37>
    SLICE_X64Y148.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X61Y149.G3     net (fanout=12)       0.321   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X59Y132.F3     net (fanout=40)       1.189   ftop/cp/cpRespF/d0h
    SLICE_X59Y132.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<23>
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X58Y132.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N48
    SLICE_X58Y132.CLK    Tsrck                 0.433   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     18.245ns (6.917ns logic, 11.328ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_mhFsm_state_mkFSMstate_0 (FF)
  Destination:          ftop/edp0/edp_outFunl_inF/data0_reg_40 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.182ns (Levels of Logic = 8)
  Clock Path Skew:      -0.102ns (0.735 - 0.837)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_mhFsm_state_mkFSMstate_0 to ftop/edp0/edp_outFunl_inF/data0_reg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y91.YQ      Tcko                  0.596   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_mhFsm_state_mkFSMstate_0
    SLICE_X64Y82.G1      net (fanout=2)        0.852   ftop/edp0/edp_mhFsm_state_mkFSMstate<0>
    SLICE_X64Y82.Y       Tilo                  0.616   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c1111
    SLICE_X64Y82.F4      net (fanout=3)        0.076   ftop/edp0/N55
    SLICE_X64Y82.X       Tilo                  0.601   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH21
    SLICE_X56Y42.G4      net (fanout=5)        3.074   ftop/edp0/N210
    SLICE_X56Y42.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead_SW0
    SLICE_X56Y42.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead_SW0/O
    SLICE_X56Y42.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X61Y56.G3      net (fanout=40)       1.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X61Y56.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X57Y56.G1      net (fanout=20)       0.671   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X57Y56.Y       Tilo                  0.561   ftop/edp0/edp_outFunl_inF/empty_reg_and0001
                                                       ftop/edp0/edp_outFunl_inF_ENQ1
    SLICE_X56Y50.G3      net (fanout=7)        0.550   ftop/edp0/edp_outFunl_inF_ENQ
    SLICE_X56Y50.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/N01
                                                       ftop/edp0/edp_outFunl_inF/d0h1
    SLICE_X26Y44.G3      net (fanout=128)      4.925   ftop/edp0/edp_outFunl_inF/d0h
    SLICE_X26Y44.Y       Tilo                  0.616   ftop/edp0/edp_outFunl_inF/N130
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_or0000<40>_SW0
    SLICE_X29Y44.SR      net (fanout=1)        0.581   ftop/edp0/edp_outFunl_inF/N130
    SLICE_X29Y44.CLK     Tsrck                 0.433   ftop/edp0/edp_outFunl_inF_D_OUT<40>
                                                       ftop/edp0/edp_outFunl_inF/data0_reg_40
    -------------------------------------------------  ---------------------------
    Total                                     18.182ns (5.817ns logic, 12.365ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.082ns (Levels of Logic = 10)
  Clock Path Skew:      -0.192ns (0.517 - 0.709)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y152.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X64Y148.G1     net (fanout=30)       0.803   ftop/cp/cpReq<37>
    SLICE_X64Y148.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X61Y149.G3     net (fanout=12)       0.321   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y133.F1     net (fanout=40)       1.686   ftop/cp/cpRespF/d0h
    SLICE_X74Y133.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X75Y133.SR     net (fanout=1)        0.242   ftop/cp/cpRespF/N18
    SLICE_X75Y133.CLK    Tsrck                 0.433   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     18.082ns (6.956ns logic, 11.126ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_mhFsm_state_mkFSMstate_6 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.265ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.826 - 0.835)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_mhFsm_state_mkFSMstate_6 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.YQ      Tcko                  0.596   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/edp_mhFsm_state_mkFSMstate_6
    SLICE_X64Y82.G3      net (fanout=3)        0.773   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
    SLICE_X64Y82.Y       Tilo                  0.616   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c1111
    SLICE_X64Y82.F4      net (fanout=3)        0.076   ftop/edp0/N55
    SLICE_X64Y82.X       Tilo                  0.601   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH21
    SLICE_X58Y47.G2      net (fanout=5)        2.874   ftop/edp0/N210
    SLICE_X58Y47.Y       Tilo                  0.616   ftop/edp0/N172
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2_SW0
    SLICE_X58Y47.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2_SW0/O
    SLICE_X58Y47.X       Tilo                  0.601   ftop/edp0/N172
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2
    SLICE_X60Y56.F3      net (fanout=6)        0.856   ftop/edp0/N172
    SLICE_X60Y56.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y56.G4      net (fanout=377)      0.155   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y56.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.F3      net (fanout=20)       0.086   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X52Y54.G4      net (fanout=3)        0.851   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X52Y54.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X51Y54.G3      net (fanout=7)        0.321   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X51Y54.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X40Y15.G4      net (fanout=135)      4.258   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X40Y15.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N174
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<20>_SW0
    SLICE_X41Y15.SR      net (fanout=1)        1.014   ftop/edp0/edp_tlpBRAM_mRespF/N174
    SLICE_X41Y15.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<20>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     18.265ns (6.980ns logic, 11.285ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.322ns (Levels of Logic = 10)
  Clock Path Skew:      0.061ns (0.475 - 0.414)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y152.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X64Y148.G1     net (fanout=30)       0.803   ftop/cp/cpReq<37>
    SLICE_X64Y148.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X61Y149.G3     net (fanout=12)       0.321   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y141.G3     net (fanout=40)       1.243   ftop/cp/cpRespF/d0h
    SLICE_X63Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X60Y141.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N4
    SLICE_X60Y141.CLK    Tsrck                 0.433   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     18.322ns (6.916ns logic, 11.406ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.056ns (Levels of Logic = 10)
  Clock Path Skew:      -0.188ns (0.548 - 0.736)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y148.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X64Y149.G4     net (fanout=11)       0.496   ftop/cp/cpReq<21>
    SLICE_X64Y149.Y      Tilo                  0.616   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X61Y149.G4     net (fanout=2)        0.272   ftop/cp/wn__h36490<1>
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y129.F3     net (fanout=40)       1.345   ftop/cp/cpRespF/d0h
    SLICE_X72Y129.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X72Y128.SR     net (fanout=1)        0.913   ftop/cp/cpRespF/N14
    SLICE_X72Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.056ns (6.956ns logic, 11.100ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.062ns (Levels of Logic = 10)
  Clock Path Skew:      -0.174ns (0.548 - 0.722)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y151.XQ     Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X64Y148.G3     net (fanout=47)       0.427   ftop/cp/cpReq<36>
    SLICE_X64Y148.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X61Y149.G3     net (fanout=12)       0.321   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y129.F3     net (fanout=40)       1.345   ftop/cp/cpRespF/d0h
    SLICE_X72Y129.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X72Y128.SR     net (fanout=1)        0.913   ftop/cp/cpRespF/N14
    SLICE_X72Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     18.062ns (6.982ns logic, 11.080ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.195ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.429 - 0.441)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y149.YQ     Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_20
    SLICE_X64Y149.G2     net (fanout=13)       0.587   ftop/cp/cpReq<20>
    SLICE_X64Y149.Y      Tilo                  0.616   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<1>11
    SLICE_X61Y149.G4     net (fanout=2)        0.272   ftop/cp/wn__h36490<1>
    SLICE_X61Y149.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X69Y153.G1     net (fanout=11)       1.464   ftop/cp/_theResult_____1__h36509<1>
    SLICE_X69Y153.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X72Y156.G4     net (fanout=11)       2.138   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X72Y156.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X72Y160.G4     net (fanout=38)       0.702   ftop/cp/N206
    SLICE_X72Y160.Y      Tilo                  0.616   ftop/cp/N373
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y155.G3     net (fanout=6)        1.261   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y155.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y156.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X62Y140.G4     net (fanout=12)       1.606   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X62Y140.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G2     net (fanout=7)        0.903   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X65Y143.G1     net (fanout=40)       1.376   ftop/cp/cpRespF/d0h
    SLICE_X65Y143.Y      Tilo                  0.561   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X64Y143.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N2
    SLICE_X64Y143.CLK    Tsrck                 0.433   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     18.195ns (6.945ns logic, 11.250ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_mhFsm_state_mkFSMstate_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.195ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.826 - 0.837)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_mhFsm_state_mkFSMstate_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y91.YQ      Tcko                  0.596   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_mhFsm_state_mkFSMstate_0
    SLICE_X64Y82.G1      net (fanout=2)        0.852   ftop/edp0/edp_mhFsm_state_mkFSMstate<0>
    SLICE_X64Y82.Y       Tilo                  0.616   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l219c1111
    SLICE_X64Y82.F4      net (fanout=3)        0.076   ftop/edp0/N55
    SLICE_X64Y82.X       Tilo                  0.601   ftop/edp0/N210
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH21
    SLICE_X58Y47.G2      net (fanout=5)        2.874   ftop/edp0/N210
    SLICE_X58Y47.Y       Tilo                  0.616   ftop/edp0/N172
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2_SW0
    SLICE_X58Y47.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2_SW0/O
    SLICE_X58Y47.X       Tilo                  0.601   ftop/edp0/N172
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody2
    SLICE_X60Y56.F3      net (fanout=6)        0.856   ftop/edp0/N172
    SLICE_X60Y56.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X61Y56.G4      net (fanout=377)      0.155   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X61Y56.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.F3      net (fanout=20)       0.086   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X61Y56.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X52Y54.G4      net (fanout=3)        0.851   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X52Y54.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X51Y54.G3      net (fanout=7)        0.321   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X51Y54.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N2
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X41Y14.G4      net (fanout=135)      4.207   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X41Y14.Y       Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mRespF/N184
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<16>_SW0
    SLICE_X40Y14.SR      net (fanout=1)        0.971   ftop/edp0/edp_tlpBRAM_mRespF/N184
    SLICE_X40Y14.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<16>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     18.195ns (6.925ns logic, 11.270ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_3 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.210ns (1.030 - 0.820)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_3 to ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y103.XQ     Tcko                  0.417   ftop/cp_wci_Vm_6_MData<3>
                                                       ftop/cp/wci_reqF_1_q_0_3
    SLICE_X50Y103.BY     net (fanout=2)        0.359   ftop/cp_wci_Vm_6_MData<3>
    SLICE_X50Y103.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.287ns logic, 0.359ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_3 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.210ns (1.030 - 0.820)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_3 to ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y103.XQ     Tcko                  0.417   ftop/cp_wci_Vm_6_MData<3>
                                                       ftop/cp/wci_reqF_1_q_0_3
    SLICE_X50Y103.BY     net (fanout=2)        0.359   ftop/cp_wci_Vm_6_MData<3>
    SLICE_X50Y103.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.288ns logic, 0.359ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_7 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.304 - 0.234)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_7 to ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y154.XQ     Tcko                  0.417   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_3_q_0_7
    SLICE_X88Y155.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<7>
    SLICE_X88Y155.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_7 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.304 - 0.234)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_7 to ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y154.XQ     Tcko                  0.417   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_3_q_0_7
    SLICE_X88Y155.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<7>
    SLICE_X88Y155.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.288ns logic, 0.311ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_25 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.507 - 0.426)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_25 to ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y193.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<25>
                                                       ftop/cp/wci_reqF_2_q_0_25
    SLICE_X48Y192.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<25>
    SLICE_X48Y192.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_25 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.507 - 0.426)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_25 to ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y193.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<25>
                                                       ftop/cp/wci_reqF_2_q_0_25
    SLICE_X48Y192.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<25>
    SLICE_X48Y192.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_4 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.349 - 0.275)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_4 to ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y155.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<5>
                                                       ftop/cp/wci_reqF_3_q_0_4
    SLICE_X94Y154.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_9_MData<4>
    SLICE_X94Y154.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.289ns logic, 0.330ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_4 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.349 - 0.275)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_4 to ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y155.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<5>
                                                       ftop/cp/wci_reqF_3_q_0_4
    SLICE_X94Y154.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_9_MData<4>
    SLICE_X94Y154.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.290ns logic, 0.330ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_19 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.345 - 0.289)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_19 to ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y117.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<19>
                                                       ftop/cp/wci_reqF_4_q_0_19
    SLICE_X12Y117.BY     net (fanout=2)        0.340   ftop/cp_wci_Vm_10_MData<19>
    SLICE_X12Y117.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.266ns logic, 0.340ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_19 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.345 - 0.289)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_19 to ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y117.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<19>
                                                       ftop/cp/wci_reqF_4_q_0_19
    SLICE_X12Y117.BY     net (fanout=2)        0.340   ftop/cp_wci_Vm_10_MData<19>
    SLICE_X12Y117.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.267ns logic, 0.340ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_22 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.368 - 0.290)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_22 to ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y122.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<23>
                                                       ftop/cp/wci_reqF_4_q_0_22
    SLICE_X10Y122.BY     net (fanout=2)        0.345   ftop/cp_wci_Vm_10_MData<22>
    SLICE_X10Y122.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.289ns logic, 0.345ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_22 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.368 - 0.290)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_22 to ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y122.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<23>
                                                       ftop/cp/wci_reqF_4_q_0_22
    SLICE_X10Y122.BY     net (fanout=2)        0.345   ftop/cp_wci_Vm_10_MData<22>
    SLICE_X10Y122.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.290ns logic, 0.345ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_6 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.129ns (0.579 - 0.450)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_6 to ftop/sma0/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y106.YQ     Tcko                  0.477   ftop/cp_wci_Vm_6_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_6
    SLICE_X54Y107.BY     net (fanout=2)        0.340   ftop/cp_wci_Vm_6_MData<6>
    SLICE_X54Y107.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.347ns logic, 0.340ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_6 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.129ns (0.579 - 0.450)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_6 to ftop/sma0/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y106.YQ     Tcko                  0.477   ftop/cp_wci_Vm_6_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_6
    SLICE_X54Y107.BY     net (fanout=2)        0.340   ftop/cp_wci_Vm_6_MData<6>
    SLICE_X54Y107.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.348ns logic, 0.340ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_11 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.405 - 0.354)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_11 to ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y189.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<11>
                                                       ftop/cp/wci_reqF_2_q_0_11
    SLICE_X36Y189.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<11>
    SLICE_X36Y189.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_11 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.405 - 0.354)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_11 to ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y189.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<11>
                                                       ftop/cp/wci_reqF_2_q_0_11
    SLICE_X36Y189.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<11>
    SLICE_X36Y189.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_23 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.094 - 0.059)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_23 to ftop/edp0/wci_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y80.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<23>
                                                       ftop/cp/wci_reqF_5_q_0_23
    SLICE_X78Y78.BY      net (fanout=2)        0.313   ftop/cp_wci_Vm_13_MData<23>
    SLICE_X78Y78.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<23>
                                                       ftop/edp0/wci_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.287ns logic, 0.313ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_23 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.094 - 0.059)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_23 to ftop/edp0/wci_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y80.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<23>
                                                       ftop/cp/wci_reqF_5_q_0_23
    SLICE_X78Y78.BY      net (fanout=2)        0.313   ftop/cp_wci_Vm_13_MData<23>
    SLICE_X78Y78.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<23>
                                                       ftop/edp0/wci_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.288ns logic, 0.313ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_13 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.388 - 0.298)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_13 to ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y129.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<13>
                                                       ftop/cp/wci_reqF_4_q_0_13
    SLICE_X14Y128.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_10_MData<13>
    SLICE_X14Y128.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.287ns logic, 0.371ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.138 - 0.102)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y160.XQ     Tcko                  0.417   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X94Y162.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_9_MData<25>
    SLICE_X94Y162.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_6/SR
  Location pin: SLICE_X58Y94.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_6/SR
  Location pin: SLICE_X58Y94.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X60Y94.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X60Y94.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_1/SR
  Location pin: SLICE_X58Y100.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_1/SR
  Location pin: SLICE_X58Y100.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_0/SR
  Location pin: SLICE_X58Y100.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_0/SR
  Location pin: SLICE_X58Y100.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X74Y179.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X74Y179.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X74Y179.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X74Y179.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_7/SR
  Location pin: SLICE_X74Y181.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_7/SR
  Location pin: SLICE_X74Y181.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_6/SR
  Location pin: SLICE_X74Y181.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_6/SR
  Location pin: SLICE_X74Y181.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X102Y173.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X102Y173.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X102Y173.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X102Y173.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.287ns|            0|            0|            2|      3161673|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.062ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     18.573ns|          N/A|            0|            0|      3161672|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.771|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.883|         |    3.742|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.573|         |         |         |
sys0_clkp      |   18.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.573|         |         |         |
sys0_clkp      |   18.573|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3177956 paths, 0 nets, and 92128 connections

Design statistics:
   Minimum period:  18.573ns{1}   (Maximum frequency:  53.842MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 15 10:01:33 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



