Loading plugins phase: Elapsed time ==> 0s.339ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\footpedaljoystick.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_1's accuracy range '100  Hz -55% +100%, (45  Hz - 200  Hz)' is not within the specified tolerance range '100  Hz +/- 10%, (90  Hz - 110  Hz)'.).
 * C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\footpedaljoystick.cydwr (Clock_1)
 * C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.559ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.060ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  footpedaljoystick.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\footpedaljoystick.cyprj -dcpsoc3 footpedaljoystick.v -verilog
======================================================================

======================================================================
Compiling:  footpedaljoystick.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\footpedaljoystick.cyprj -dcpsoc3 footpedaljoystick.v -verilog
======================================================================

======================================================================
Compiling:  footpedaljoystick.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\footpedaljoystick.cyprj -dcpsoc3 -verilog footpedaljoystick.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Mar 29 02:36:28 2017


======================================================================
Compiling:  footpedaljoystick.v
Program  :   vpp
Options  :    -yv2 -q10 footpedaljoystick.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Mar 29 02:36:28 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'footpedaljoystick.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  footpedaljoystick.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\footpedaljoystick.cyprj -dcpsoc3 -verilog footpedaljoystick.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Mar 29 02:36:28 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\codegentemp\footpedaljoystick.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\codegentemp\footpedaljoystick.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.

tovif:  No errors.


======================================================================
Compiling:  footpedaljoystick.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\footpedaljoystick.cyprj -dcpsoc3 -verilog footpedaljoystick.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Mar 29 02:36:28 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\codegentemp\footpedaljoystick.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\codegentemp\footpedaljoystick.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBFS_1:dma_complete_0\
	\USBFS_1:Net_1922\
	\USBFS_1:dma_complete_1\
	\USBFS_1:Net_1921\
	\USBFS_1:dma_complete_2\
	\USBFS_1:Net_1920\
	\USBFS_1:dma_complete_3\
	\USBFS_1:Net_1919\
	\USBFS_1:dma_complete_4\
	\USBFS_1:Net_1918\
	\USBFS_1:dma_complete_5\
	\USBFS_1:Net_1917\
	\USBFS_1:dma_complete_6\
	\USBFS_1:Net_1916\
	\USBFS_1:dma_complete_7\
	\USBFS_1:Net_1915\


Deleted 16 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBFS_1:tmpOE__Dm_net_0\
Aliasing \USBFS_1:tmpOE__Dp_net_0\ to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_23 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_22 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_21 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_20 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_19 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_18 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_17 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_16 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_15 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_14 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_13 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_12 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_11 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_10 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_9 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_8 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_7 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_6 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_5 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_4 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_3 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_2 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_1 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_0 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing \Debouncer_11:DEBOUNCER[0]:d_sync_1\\D\ to debounced_10
Aliasing Net_455D to zero
Aliasing Net_453D to zero
Aliasing Net_454D to zero
Aliasing \Debouncer_12:DEBOUNCER[0]:d_sync_1\\D\ to debounced_11
Aliasing Net_452D to zero
Aliasing Net_450D to zero
Aliasing Net_451D to zero
Aliasing \Debouncer_10:DEBOUNCER[0]:d_sync_1\\D\ to debounced_9
Aliasing Net_458D to zero
Aliasing Net_456D to zero
Aliasing Net_457D to zero
Aliasing \Debouncer_9:DEBOUNCER[0]:d_sync_1\\D\ to debounced_8
Aliasing Net_461D to zero
Aliasing Net_459D to zero
Aliasing Net_460D to zero
Aliasing \Debouncer_8:DEBOUNCER[0]:d_sync_1\\D\ to debounced_7
Aliasing Net_464D to zero
Aliasing Net_462D to zero
Aliasing Net_463D to zero
Aliasing \Debouncer_7:DEBOUNCER[0]:d_sync_1\\D\ to debounced_6
Aliasing Net_467D to zero
Aliasing Net_465D to zero
Aliasing Net_466D to zero
Aliasing \Debouncer_6:DEBOUNCER[0]:d_sync_1\\D\ to debounced_5
Aliasing Net_470D to zero
Aliasing Net_468D to zero
Aliasing Net_469D to zero
Aliasing \Debouncer_5:DEBOUNCER[0]:d_sync_1\\D\ to debounced_4
Aliasing Net_473D to zero
Aliasing Net_471D to zero
Aliasing Net_472D to zero
Aliasing \Debouncer_4:DEBOUNCER[0]:d_sync_1\\D\ to debounced_3
Aliasing Net_476D to zero
Aliasing Net_474D to zero
Aliasing Net_475D to zero
Aliasing \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\ to debounced_2
Aliasing Net_479D to zero
Aliasing Net_477D to zero
Aliasing Net_478D to zero
Aliasing \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\ to debounced_1
Aliasing Net_482D to zero
Aliasing Net_480D to zero
Aliasing Net_481D to zero
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to debounced_0
Aliasing Net_485D to zero
Aliasing Net_483D to zero
Aliasing Net_484D to zero
Aliasing \Debouncer_24:DEBOUNCER[0]:d_sync_1\\D\ to debounced_23
Aliasing Net_488D to zero
Aliasing Net_486D to zero
Aliasing Net_487D to zero
Aliasing \Debouncer_23:DEBOUNCER[0]:d_sync_1\\D\ to debounced_22
Aliasing Net_491D to zero
Aliasing Net_489D to zero
Aliasing Net_490D to zero
Aliasing \Debouncer_22:DEBOUNCER[0]:d_sync_1\\D\ to debounced_21
Aliasing Net_494D to zero
Aliasing Net_492D to zero
Aliasing Net_493D to zero
Aliasing \Debouncer_21:DEBOUNCER[0]:d_sync_1\\D\ to debounced_20
Aliasing Net_497D to zero
Aliasing Net_495D to zero
Aliasing Net_496D to zero
Aliasing \Debouncer_20:DEBOUNCER[0]:d_sync_1\\D\ to debounced_19
Aliasing Net_500D to zero
Aliasing Net_498D to zero
Aliasing Net_499D to zero
Aliasing \Debouncer_19:DEBOUNCER[0]:d_sync_1\\D\ to debounced_18
Aliasing Net_503D to zero
Aliasing Net_501D to zero
Aliasing Net_502D to zero
Aliasing \Debouncer_18:DEBOUNCER[0]:d_sync_1\\D\ to debounced_17
Aliasing Net_506D to zero
Aliasing Net_504D to zero
Aliasing Net_505D to zero
Aliasing \Debouncer_17:DEBOUNCER[0]:d_sync_1\\D\ to debounced_16
Aliasing Net_509D to zero
Aliasing Net_507D to zero
Aliasing Net_508D to zero
Aliasing \Debouncer_16:DEBOUNCER[0]:d_sync_1\\D\ to debounced_15
Aliasing Net_512D to zero
Aliasing Net_510D to zero
Aliasing Net_511D to zero
Aliasing \Debouncer_15:DEBOUNCER[0]:d_sync_1\\D\ to debounced_14
Aliasing Net_515D to zero
Aliasing Net_513D to zero
Aliasing Net_514D to zero
Aliasing \Debouncer_14:DEBOUNCER[0]:d_sync_1\\D\ to debounced_13
Aliasing Net_518D to zero
Aliasing Net_516D to zero
Aliasing Net_517D to zero
Aliasing \Debouncer_13:DEBOUNCER[0]:d_sync_1\\D\ to debounced_12
Aliasing Net_521D to zero
Aliasing Net_519D to zero
Aliasing Net_520D to zero
Removing Rhs of wire one[9] = \USBFS_1:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBFS_1:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_23[63] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_22[64] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_21[65] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_20[66] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_19[67] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_18[68] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_17[69] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_16[70] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_15[71] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_14[72] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_13[73] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_12[74] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_11[75] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_10[76] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_9[77] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_8[78] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_7[79] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_6[80] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_5[81] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_4[82] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_3[83] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_2[84] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_1[85] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_0[86] = one[9]
Removing Rhs of wire debounced_10[142] = \Debouncer_11:DEBOUNCER[0]:d_sync_0\[140]
Removing Rhs of wire debounced_11[150] = \Debouncer_12:DEBOUNCER[0]:d_sync_0\[148]
Removing Rhs of wire debounced_9[158] = \Debouncer_10:DEBOUNCER[0]:d_sync_0\[156]
Removing Rhs of wire debounced_8[166] = \Debouncer_9:DEBOUNCER[0]:d_sync_0\[164]
Removing Rhs of wire debounced_7[174] = \Debouncer_8:DEBOUNCER[0]:d_sync_0\[172]
Removing Rhs of wire debounced_6[182] = \Debouncer_7:DEBOUNCER[0]:d_sync_0\[180]
Removing Lhs of wire \Status_Reg_1:status_7\[186] = debounced_7[174]
Removing Lhs of wire \Status_Reg_1:status_6\[187] = debounced_6[182]
Removing Lhs of wire \Status_Reg_1:status_5\[188] = debounced_5[189]
Removing Rhs of wire debounced_5[189] = \Debouncer_6:DEBOUNCER[0]:d_sync_0\[204]
Removing Lhs of wire \Status_Reg_1:status_4\[190] = debounced_4[191]
Removing Rhs of wire debounced_4[191] = \Debouncer_5:DEBOUNCER[0]:d_sync_0\[211]
Removing Lhs of wire \Status_Reg_1:status_3\[192] = debounced_3[193]
Removing Rhs of wire debounced_3[193] = \Debouncer_4:DEBOUNCER[0]:d_sync_0\[218]
Removing Lhs of wire \Status_Reg_1:status_2\[194] = debounced_2[195]
Removing Rhs of wire debounced_2[195] = \Debouncer_3:DEBOUNCER[0]:d_sync_0\[225]
Removing Lhs of wire \Status_Reg_1:status_1\[196] = debounced_1[197]
Removing Rhs of wire debounced_1[197] = \Debouncer_2:DEBOUNCER[0]:d_sync_0\[232]
Removing Lhs of wire \Status_Reg_1:status_0\[198] = debounced_0[199]
Removing Rhs of wire debounced_0[199] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[239]
Removing Rhs of wire debounced_23[248] = \Debouncer_24:DEBOUNCER[0]:d_sync_0\[246]
Removing Rhs of wire debounced_22[256] = \Debouncer_23:DEBOUNCER[0]:d_sync_0\[254]
Removing Rhs of wire debounced_21[264] = \Debouncer_22:DEBOUNCER[0]:d_sync_0\[262]
Removing Rhs of wire debounced_20[272] = \Debouncer_21:DEBOUNCER[0]:d_sync_0\[270]
Removing Rhs of wire debounced_19[280] = \Debouncer_20:DEBOUNCER[0]:d_sync_0\[278]
Removing Rhs of wire debounced_18[288] = \Debouncer_19:DEBOUNCER[0]:d_sync_0\[286]
Removing Rhs of wire debounced_17[296] = \Debouncer_18:DEBOUNCER[0]:d_sync_0\[294]
Removing Rhs of wire debounced_16[304] = \Debouncer_17:DEBOUNCER[0]:d_sync_0\[302]
Removing Rhs of wire debounced_15[312] = \Debouncer_16:DEBOUNCER[0]:d_sync_0\[310]
Removing Rhs of wire debounced_14[320] = \Debouncer_15:DEBOUNCER[0]:d_sync_0\[318]
Removing Rhs of wire debounced_13[328] = \Debouncer_14:DEBOUNCER[0]:d_sync_0\[326]
Removing Rhs of wire debounced_12[336] = \Debouncer_13:DEBOUNCER[0]:d_sync_0\[334]
Removing Lhs of wire \Status_Reg_2:status_7\[340] = debounced_15[312]
Removing Lhs of wire \Status_Reg_2:status_6\[341] = debounced_14[320]
Removing Lhs of wire \Status_Reg_2:status_5\[342] = debounced_13[328]
Removing Lhs of wire \Status_Reg_2:status_4\[343] = debounced_12[336]
Removing Lhs of wire \Status_Reg_2:status_3\[344] = debounced_11[150]
Removing Lhs of wire \Status_Reg_2:status_2\[345] = debounced_10[142]
Removing Lhs of wire \Status_Reg_2:status_1\[346] = debounced_9[158]
Removing Lhs of wire \Status_Reg_2:status_0\[347] = debounced_8[166]
Removing Lhs of wire \Status_Reg_3:status_7\[349] = debounced_23[248]
Removing Lhs of wire \Status_Reg_3:status_6\[350] = debounced_22[256]
Removing Lhs of wire \Status_Reg_3:status_5\[351] = debounced_21[264]
Removing Lhs of wire \Status_Reg_3:status_4\[352] = debounced_20[272]
Removing Lhs of wire \Status_Reg_3:status_3\[353] = debounced_19[280]
Removing Lhs of wire \Status_Reg_3:status_2\[354] = debounced_18[288]
Removing Lhs of wire \Status_Reg_3:status_1\[355] = debounced_17[296]
Removing Lhs of wire \Status_Reg_3:status_0\[356] = debounced_16[304]
Removing Lhs of wire \Debouncer_11:DEBOUNCER[0]:d_sync_0\\D\[358] = button_10[100]
Removing Lhs of wire \Debouncer_11:DEBOUNCER[0]:d_sync_1\\D\[359] = debounced_10[142]
Removing Lhs of wire Net_455D[360] = zero[4]
Removing Lhs of wire Net_453D[361] = zero[4]
Removing Lhs of wire Net_454D[362] = zero[4]
Removing Lhs of wire \Debouncer_12:DEBOUNCER[0]:d_sync_0\\D\[363] = button_11[99]
Removing Lhs of wire \Debouncer_12:DEBOUNCER[0]:d_sync_1\\D\[364] = debounced_11[150]
Removing Lhs of wire Net_452D[365] = zero[4]
Removing Lhs of wire Net_450D[366] = zero[4]
Removing Lhs of wire Net_451D[367] = zero[4]
Removing Lhs of wire \Debouncer_10:DEBOUNCER[0]:d_sync_0\\D\[368] = button_9[101]
Removing Lhs of wire \Debouncer_10:DEBOUNCER[0]:d_sync_1\\D\[369] = debounced_9[158]
Removing Lhs of wire Net_458D[370] = zero[4]
Removing Lhs of wire Net_456D[371] = zero[4]
Removing Lhs of wire Net_457D[372] = zero[4]
Removing Lhs of wire \Debouncer_9:DEBOUNCER[0]:d_sync_0\\D\[373] = button_8[102]
Removing Lhs of wire \Debouncer_9:DEBOUNCER[0]:d_sync_1\\D\[374] = debounced_8[166]
Removing Lhs of wire Net_461D[375] = zero[4]
Removing Lhs of wire Net_459D[376] = zero[4]
Removing Lhs of wire Net_460D[377] = zero[4]
Removing Lhs of wire \Debouncer_8:DEBOUNCER[0]:d_sync_0\\D\[378] = button_7[103]
Removing Lhs of wire \Debouncer_8:DEBOUNCER[0]:d_sync_1\\D\[379] = debounced_7[174]
Removing Lhs of wire Net_464D[380] = zero[4]
Removing Lhs of wire Net_462D[381] = zero[4]
Removing Lhs of wire Net_463D[382] = zero[4]
Removing Lhs of wire \Debouncer_7:DEBOUNCER[0]:d_sync_0\\D\[383] = button_6[104]
Removing Lhs of wire \Debouncer_7:DEBOUNCER[0]:d_sync_1\\D\[384] = debounced_6[182]
Removing Lhs of wire Net_467D[385] = zero[4]
Removing Lhs of wire Net_465D[386] = zero[4]
Removing Lhs of wire Net_466D[387] = zero[4]
Removing Lhs of wire \Debouncer_6:DEBOUNCER[0]:d_sync_0\\D\[388] = button_5[105]
Removing Lhs of wire \Debouncer_6:DEBOUNCER[0]:d_sync_1\\D\[389] = debounced_5[189]
Removing Lhs of wire Net_470D[390] = zero[4]
Removing Lhs of wire Net_468D[391] = zero[4]
Removing Lhs of wire Net_469D[392] = zero[4]
Removing Lhs of wire \Debouncer_5:DEBOUNCER[0]:d_sync_0\\D\[393] = button_4[106]
Removing Lhs of wire \Debouncer_5:DEBOUNCER[0]:d_sync_1\\D\[394] = debounced_4[191]
Removing Lhs of wire Net_473D[395] = zero[4]
Removing Lhs of wire Net_471D[396] = zero[4]
Removing Lhs of wire Net_472D[397] = zero[4]
Removing Lhs of wire \Debouncer_4:DEBOUNCER[0]:d_sync_0\\D\[398] = button_3[107]
Removing Lhs of wire \Debouncer_4:DEBOUNCER[0]:d_sync_1\\D\[399] = debounced_3[193]
Removing Lhs of wire Net_476D[400] = zero[4]
Removing Lhs of wire Net_474D[401] = zero[4]
Removing Lhs of wire Net_475D[402] = zero[4]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_0\\D\[403] = button_2[108]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\[404] = debounced_2[195]
Removing Lhs of wire Net_479D[405] = zero[4]
Removing Lhs of wire Net_477D[406] = zero[4]
Removing Lhs of wire Net_478D[407] = zero[4]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\[408] = button_1[109]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\[409] = debounced_1[197]
Removing Lhs of wire Net_482D[410] = zero[4]
Removing Lhs of wire Net_480D[411] = zero[4]
Removing Lhs of wire Net_481D[412] = zero[4]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[413] = button_0[110]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[414] = debounced_0[199]
Removing Lhs of wire Net_485D[415] = zero[4]
Removing Lhs of wire Net_483D[416] = zero[4]
Removing Lhs of wire Net_484D[417] = zero[4]
Removing Lhs of wire \Debouncer_24:DEBOUNCER[0]:d_sync_0\\D\[418] = button_23[87]
Removing Lhs of wire \Debouncer_24:DEBOUNCER[0]:d_sync_1\\D\[419] = debounced_23[248]
Removing Lhs of wire Net_488D[420] = zero[4]
Removing Lhs of wire Net_486D[421] = zero[4]
Removing Lhs of wire Net_487D[422] = zero[4]
Removing Lhs of wire \Debouncer_23:DEBOUNCER[0]:d_sync_0\\D\[423] = button_22[88]
Removing Lhs of wire \Debouncer_23:DEBOUNCER[0]:d_sync_1\\D\[424] = debounced_22[256]
Removing Lhs of wire Net_491D[425] = zero[4]
Removing Lhs of wire Net_489D[426] = zero[4]
Removing Lhs of wire Net_490D[427] = zero[4]
Removing Lhs of wire \Debouncer_22:DEBOUNCER[0]:d_sync_0\\D\[428] = button_21[89]
Removing Lhs of wire \Debouncer_22:DEBOUNCER[0]:d_sync_1\\D\[429] = debounced_21[264]
Removing Lhs of wire Net_494D[430] = zero[4]
Removing Lhs of wire Net_492D[431] = zero[4]
Removing Lhs of wire Net_493D[432] = zero[4]
Removing Lhs of wire \Debouncer_21:DEBOUNCER[0]:d_sync_0\\D\[433] = button_20[90]
Removing Lhs of wire \Debouncer_21:DEBOUNCER[0]:d_sync_1\\D\[434] = debounced_20[272]
Removing Lhs of wire Net_497D[435] = zero[4]
Removing Lhs of wire Net_495D[436] = zero[4]
Removing Lhs of wire Net_496D[437] = zero[4]
Removing Lhs of wire \Debouncer_20:DEBOUNCER[0]:d_sync_0\\D\[438] = button_19[91]
Removing Lhs of wire \Debouncer_20:DEBOUNCER[0]:d_sync_1\\D\[439] = debounced_19[280]
Removing Lhs of wire Net_500D[440] = zero[4]
Removing Lhs of wire Net_498D[441] = zero[4]
Removing Lhs of wire Net_499D[442] = zero[4]
Removing Lhs of wire \Debouncer_19:DEBOUNCER[0]:d_sync_0\\D\[443] = button_18[92]
Removing Lhs of wire \Debouncer_19:DEBOUNCER[0]:d_sync_1\\D\[444] = debounced_18[288]
Removing Lhs of wire Net_503D[445] = zero[4]
Removing Lhs of wire Net_501D[446] = zero[4]
Removing Lhs of wire Net_502D[447] = zero[4]
Removing Lhs of wire \Debouncer_18:DEBOUNCER[0]:d_sync_0\\D\[448] = button_17[93]
Removing Lhs of wire \Debouncer_18:DEBOUNCER[0]:d_sync_1\\D\[449] = debounced_17[296]
Removing Lhs of wire Net_506D[450] = zero[4]
Removing Lhs of wire Net_504D[451] = zero[4]
Removing Lhs of wire Net_505D[452] = zero[4]
Removing Lhs of wire \Debouncer_17:DEBOUNCER[0]:d_sync_0\\D\[453] = button_16[94]
Removing Lhs of wire \Debouncer_17:DEBOUNCER[0]:d_sync_1\\D\[454] = debounced_16[304]
Removing Lhs of wire Net_509D[455] = zero[4]
Removing Lhs of wire Net_507D[456] = zero[4]
Removing Lhs of wire Net_508D[457] = zero[4]
Removing Lhs of wire \Debouncer_16:DEBOUNCER[0]:d_sync_0\\D\[458] = button_15[95]
Removing Lhs of wire \Debouncer_16:DEBOUNCER[0]:d_sync_1\\D\[459] = debounced_15[312]
Removing Lhs of wire Net_512D[460] = zero[4]
Removing Lhs of wire Net_510D[461] = zero[4]
Removing Lhs of wire Net_511D[462] = zero[4]
Removing Lhs of wire \Debouncer_15:DEBOUNCER[0]:d_sync_0\\D\[463] = button_14[96]
Removing Lhs of wire \Debouncer_15:DEBOUNCER[0]:d_sync_1\\D\[464] = debounced_14[320]
Removing Lhs of wire Net_515D[465] = zero[4]
Removing Lhs of wire Net_513D[466] = zero[4]
Removing Lhs of wire Net_514D[467] = zero[4]
Removing Lhs of wire \Debouncer_14:DEBOUNCER[0]:d_sync_0\\D\[468] = button_13[97]
Removing Lhs of wire \Debouncer_14:DEBOUNCER[0]:d_sync_1\\D\[469] = debounced_13[328]
Removing Lhs of wire Net_518D[470] = zero[4]
Removing Lhs of wire Net_516D[471] = zero[4]
Removing Lhs of wire Net_517D[472] = zero[4]
Removing Lhs of wire \Debouncer_13:DEBOUNCER[0]:d_sync_0\\D\[473] = button_12[98]
Removing Lhs of wire \Debouncer_13:DEBOUNCER[0]:d_sync_1\\D\[474] = debounced_12[336]
Removing Lhs of wire Net_521D[475] = zero[4]
Removing Lhs of wire Net_519D[476] = zero[4]
Removing Lhs of wire Net_520D[477] = zero[4]

------------------------------------------------------
Aliased 0 equations, 194 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\footpedaljoystick.cyprj -dcpsoc3 footpedaljoystick.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.526ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Wednesday, 29 March 2017 02:36:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Keshuai\Desktop\footpedaljoystick.cydsn\footpedaljoystick.cyprj -d CY8C5888LTI-LP097 footpedaljoystick.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_455 from registered to combinatorial
    Converted constant MacroCell: Net_453 from registered to combinatorial
    Converted constant MacroCell: Net_454 from registered to combinatorial
    Converted constant MacroCell: Net_452 from registered to combinatorial
    Converted constant MacroCell: Net_450 from registered to combinatorial
    Converted constant MacroCell: Net_451 from registered to combinatorial
    Converted constant MacroCell: Net_458 from registered to combinatorial
    Converted constant MacroCell: Net_456 from registered to combinatorial
    Converted constant MacroCell: Net_457 from registered to combinatorial
    Converted constant MacroCell: Net_461 from registered to combinatorial
    Converted constant MacroCell: Net_459 from registered to combinatorial
    Converted constant MacroCell: Net_460 from registered to combinatorial
    Converted constant MacroCell: Net_464 from registered to combinatorial
    Converted constant MacroCell: Net_462 from registered to combinatorial
    Converted constant MacroCell: Net_463 from registered to combinatorial
    Converted constant MacroCell: Net_467 from registered to combinatorial
    Converted constant MacroCell: Net_465 from registered to combinatorial
    Converted constant MacroCell: Net_466 from registered to combinatorial
    Converted constant MacroCell: Net_470 from registered to combinatorial
    Converted constant MacroCell: Net_468 from registered to combinatorial
    Converted constant MacroCell: Net_469 from registered to combinatorial
    Converted constant MacroCell: Net_473 from registered to combinatorial
    Converted constant MacroCell: Net_471 from registered to combinatorial
    Converted constant MacroCell: Net_472 from registered to combinatorial
    Converted constant MacroCell: Net_476 from registered to combinatorial
    Converted constant MacroCell: Net_474 from registered to combinatorial
    Converted constant MacroCell: Net_475 from registered to combinatorial
    Converted constant MacroCell: Net_479 from registered to combinatorial
    Converted constant MacroCell: Net_477 from registered to combinatorial
    Converted constant MacroCell: Net_478 from registered to combinatorial
    Converted constant MacroCell: Net_482 from registered to combinatorial
    Converted constant MacroCell: Net_480 from registered to combinatorial
    Converted constant MacroCell: Net_481 from registered to combinatorial
    Converted constant MacroCell: Net_485 from registered to combinatorial
    Converted constant MacroCell: Net_483 from registered to combinatorial
    Converted constant MacroCell: Net_484 from registered to combinatorial
    Converted constant MacroCell: Net_488 from registered to combinatorial
    Converted constant MacroCell: Net_486 from registered to combinatorial
    Converted constant MacroCell: Net_487 from registered to combinatorial
    Converted constant MacroCell: Net_491 from registered to combinatorial
    Converted constant MacroCell: Net_489 from registered to combinatorial
    Converted constant MacroCell: Net_490 from registered to combinatorial
    Converted constant MacroCell: Net_494 from registered to combinatorial
    Converted constant MacroCell: Net_492 from registered to combinatorial
    Converted constant MacroCell: Net_493 from registered to combinatorial
    Converted constant MacroCell: Net_497 from registered to combinatorial
    Converted constant MacroCell: Net_495 from registered to combinatorial
    Converted constant MacroCell: Net_496 from registered to combinatorial
    Converted constant MacroCell: Net_500 from registered to combinatorial
    Converted constant MacroCell: Net_498 from registered to combinatorial
    Converted constant MacroCell: Net_499 from registered to combinatorial
    Converted constant MacroCell: Net_503 from registered to combinatorial
    Converted constant MacroCell: Net_501 from registered to combinatorial
    Converted constant MacroCell: Net_502 from registered to combinatorial
    Converted constant MacroCell: Net_506 from registered to combinatorial
    Converted constant MacroCell: Net_504 from registered to combinatorial
    Converted constant MacroCell: Net_505 from registered to combinatorial
    Converted constant MacroCell: Net_509 from registered to combinatorial
    Converted constant MacroCell: Net_507 from registered to combinatorial
    Converted constant MacroCell: Net_508 from registered to combinatorial
    Converted constant MacroCell: Net_512 from registered to combinatorial
    Converted constant MacroCell: Net_510 from registered to combinatorial
    Converted constant MacroCell: Net_511 from registered to combinatorial
    Converted constant MacroCell: Net_515 from registered to combinatorial
    Converted constant MacroCell: Net_513 from registered to combinatorial
    Converted constant MacroCell: Net_514 from registered to combinatorial
    Converted constant MacroCell: Net_518 from registered to combinatorial
    Converted constant MacroCell: Net_516 from registered to combinatorial
    Converted constant MacroCell: Net_517 from registered to combinatorial
    Converted constant MacroCell: Net_521 from registered to combinatorial
    Converted constant MacroCell: Net_519 from registered to combinatorial
    Converted constant MacroCell: Net_520 from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=24, Signal=debounce_clk
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_11:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_12:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_10:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_9:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_8:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_7:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_6:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_5:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_4:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_3:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_2:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_24:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_23:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_22:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_21:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_20:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_19:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_18:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_17:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_16:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_15:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_14:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_13:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBFS_1:Dm(0)\, \USBFS_1:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBFS_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS_1:Dm(0)\__PA ,
            analog_term => \USBFS_1:Net_597\ ,
            pad => \USBFS_1:Dm(0)_PAD\ );

    Pin : Name = \USBFS_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS_1:Dp(0)\__PA ,
            analog_term => \USBFS_1:Net_1000\ ,
            pad => \USBFS_1:Dp(0)_PAD\ );

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => button_0 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(1)__PA ,
            fb => button_1 ,
            pad => Pin_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(2)__PA ,
            fb => button_2 ,
            pad => Pin_1(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(3)__PA ,
            fb => button_3 ,
            pad => Pin_1(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(4)__PA ,
            fb => button_4 ,
            pad => Pin_1(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(5)__PA ,
            fb => button_5 ,
            pad => Pin_1(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(6)__PA ,
            fb => button_6 ,
            pad => Pin_1(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(7)__PA ,
            fb => button_7 ,
            pad => Pin_1(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(8)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(8)__PA ,
            fb => button_8 ,
            pad => Pin_1(8)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(9)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(9)__PA ,
            fb => button_9 ,
            pad => Pin_1(9)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(10)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(10)__PA ,
            fb => button_10 ,
            pad => Pin_1(10)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(11)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(11)__PA ,
            fb => button_11 ,
            pad => Pin_1(11)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(12)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(12)__PA ,
            fb => button_12 ,
            pad => Pin_1(12)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(13)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(13)__PA ,
            fb => button_13 ,
            pad => Pin_1(13)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(14)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(14)__PA ,
            fb => button_14 ,
            pad => Pin_1(14)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(15)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(15)__PA ,
            fb => button_15 ,
            pad => Pin_1(15)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(16)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(16)__PA ,
            fb => button_16 ,
            pad => Pin_1(16)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(17)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(17)__PA ,
            fb => button_17 ,
            pad => Pin_1(17)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(18)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(18)__PA ,
            fb => button_18 ,
            pad => Pin_1(18)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(19)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(19)__PA ,
            fb => button_19 ,
            pad => Pin_1(19)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(20)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(20)__PA ,
            fb => button_20 ,
            pad => Pin_1(20)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(21)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(21)__PA ,
            fb => button_21 ,
            pad => Pin_1(21)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(22)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(22)__PA ,
            fb => button_22 ,
            pad => Pin_1(22)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(23)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(23)__PA ,
            fb => button_23 ,
            pad => Pin_1(23)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=debounced_10, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_10
        );
        Output = debounced_10 (fanout=1)

    MacroCell: Name=debounced_11, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_11
        );
        Output = debounced_11 (fanout=1)

    MacroCell: Name=debounced_9, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_9
        );
        Output = debounced_9 (fanout=1)

    MacroCell: Name=debounced_8, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_8
        );
        Output = debounced_8 (fanout=1)

    MacroCell: Name=debounced_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_7
        );
        Output = debounced_7 (fanout=1)

    MacroCell: Name=debounced_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_6
        );
        Output = debounced_6 (fanout=1)

    MacroCell: Name=debounced_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_5
        );
        Output = debounced_5 (fanout=1)

    MacroCell: Name=debounced_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_4
        );
        Output = debounced_4 (fanout=1)

    MacroCell: Name=debounced_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_3
        );
        Output = debounced_3 (fanout=1)

    MacroCell: Name=debounced_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_2
        );
        Output = debounced_2 (fanout=1)

    MacroCell: Name=debounced_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_1
        );
        Output = debounced_1 (fanout=1)

    MacroCell: Name=debounced_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_0
        );
        Output = debounced_0 (fanout=1)

    MacroCell: Name=debounced_23, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_23
        );
        Output = debounced_23 (fanout=1)

    MacroCell: Name=debounced_22, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_22
        );
        Output = debounced_22 (fanout=1)

    MacroCell: Name=debounced_21, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_21
        );
        Output = debounced_21 (fanout=1)

    MacroCell: Name=debounced_20, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_20
        );
        Output = debounced_20 (fanout=1)

    MacroCell: Name=debounced_19, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_19
        );
        Output = debounced_19 (fanout=1)

    MacroCell: Name=debounced_18, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_18
        );
        Output = debounced_18 (fanout=1)

    MacroCell: Name=debounced_17, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_17
        );
        Output = debounced_17 (fanout=1)

    MacroCell: Name=debounced_16, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_16
        );
        Output = debounced_16 (fanout=1)

    MacroCell: Name=debounced_15, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_15
        );
        Output = debounced_15 (fanout=1)

    MacroCell: Name=debounced_14, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_14
        );
        Output = debounced_14 (fanout=1)

    MacroCell: Name=debounced_13, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_13
        );
        Output = debounced_13 (fanout=1)

    MacroCell: Name=debounced_12, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_12
        );
        Output = debounced_12 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            status_7 => debounced_7 ,
            status_6 => debounced_6 ,
            status_5 => debounced_5 ,
            status_4 => debounced_4 ,
            status_3 => debounced_3 ,
            status_2 => debounced_2 ,
            status_1 => debounced_1 ,
            status_0 => debounced_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Reg_2:sts:sts_reg\
        PORT MAP (
            status_7 => debounced_15 ,
            status_6 => debounced_14 ,
            status_5 => debounced_13 ,
            status_4 => debounced_12 ,
            status_3 => debounced_11 ,
            status_2 => debounced_10 ,
            status_1 => debounced_9 ,
            status_0 => debounced_8 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Reg_3:sts:sts_reg\
        PORT MAP (
            status_7 => debounced_23 ,
            status_6 => debounced_22 ,
            status_5 => debounced_21 ,
            status_4 => debounced_20 ,
            status_3 => debounced_19 ,
            status_2 => debounced_18 ,
            status_1 => debounced_17 ,
            status_0 => debounced_16 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS_1:dp_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:ord_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:ep_1\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:ep_0\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:bus_reset\
        PORT MAP (
            interrupt => \USBFS_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:arb_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:sof_int\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   29 :   19 :   48 : 60.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   24 :  168 :  192 : 12.50 %
  Unique P-terms              :   24 :  360 :  384 :  6.25 %
  Total P-terms               :   24 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    Status Registers          :    3 :      :      :        
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.067ms
Tech Mapping phase: Elapsed time ==> 0s.138ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Pin_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_1(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_1(10) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_1(11) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin_1(12) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_1(13) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin_1(14) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_1(15) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin_1(16) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_1(17) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_1(18) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_1(19) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Pin_1(2) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Pin_1(20) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Pin_1(21) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Pin_1(22) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Pin_1(23) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Pin_1(3) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Pin_1(4) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_1(5) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_1(6) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_1(7) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_1(8) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_1(9) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS_1:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS_1:USB\
Analog Placement phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.351ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            3.00
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       4.80 :       4.80
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=debounced_14, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_14
        );
        Output = debounced_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=debounced_13, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_13
        );
        Output = debounced_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=debounced_8, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_8
        );
        Output = debounced_8 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=debounced_15, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_15
        );
        Output = debounced_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=debounced_9, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_9
        );
        Output = debounced_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=debounced_12, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_12
        );
        Output = debounced_12 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=debounced_11, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_11
        );
        Output = debounced_11 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Status_Reg_2:sts:sts_reg\
    PORT MAP (
        status_7 => debounced_15 ,
        status_6 => debounced_14 ,
        status_5 => debounced_13 ,
        status_4 => debounced_12 ,
        status_3 => debounced_11 ,
        status_2 => debounced_10 ,
        status_1 => debounced_9 ,
        status_0 => debounced_8 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=debounced_10, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_10
        );
        Output = debounced_10 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=debounced_19, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_19
        );
        Output = debounced_19 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=debounced_23, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_23
        );
        Output = debounced_23 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=debounced_21, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_21
        );
        Output = debounced_21 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=debounced_22, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_22
        );
        Output = debounced_22 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=debounced_16, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_16
        );
        Output = debounced_16 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=debounced_17, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_17
        );
        Output = debounced_17 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Status_Reg_3:sts:sts_reg\
    PORT MAP (
        status_7 => debounced_23 ,
        status_6 => debounced_22 ,
        status_5 => debounced_21 ,
        status_4 => debounced_20 ,
        status_3 => debounced_19 ,
        status_2 => debounced_18 ,
        status_1 => debounced_17 ,
        status_0 => debounced_16 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=debounced_20, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_20
        );
        Output = debounced_20 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=debounced_18, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_18
        );
        Output = debounced_18 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=debounced_4, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_4
        );
        Output = debounced_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=debounced_7, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_7
        );
        Output = debounced_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=debounced_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_1
        );
        Output = debounced_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=debounced_5, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_5
        );
        Output = debounced_5 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=debounced_0, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_0
        );
        Output = debounced_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=debounced_2, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_2
        );
        Output = debounced_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=debounced_6, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_6
        );
        Output = debounced_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=debounced_3, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (debounce_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              button_3
        );
        Output = debounced_3 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        status_7 => debounced_7 ,
        status_6 => debounced_6 ,
        status_5 => debounced_5 ,
        status_4 => debounced_4 ,
        status_3 => debounced_3 ,
        status_2 => debounced_2 ,
        status_1 => debounced_1 ,
        status_0 => debounced_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBFS_1:ep_1\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS_1:dp_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS_1:sof_int\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS_1:arb_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS_1:bus_reset\
        PORT MAP (
            interrupt => \USBFS_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS_1:ep_0\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBFS_1:ord_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => button_0 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(1)__PA ,
        fb => button_1 ,
        pad => Pin_1(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(2)__PA ,
        fb => button_2 ,
        pad => Pin_1(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_1(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(3)__PA ,
        fb => button_3 ,
        pad => Pin_1(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_1(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(4)__PA ,
        fb => button_4 ,
        pad => Pin_1(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(5)__PA ,
        fb => button_5 ,
        pad => Pin_1(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(6)__PA ,
        fb => button_6 ,
        pad => Pin_1(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_1(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(7)__PA ,
        fb => button_7 ,
        pad => Pin_1(7)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(8)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(8)__PA ,
        fb => button_8 ,
        pad => Pin_1(8)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_1(9)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(9)__PA ,
        fb => button_9 ,
        pad => Pin_1(9)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_1(10)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(10)__PA ,
        fb => button_10 ,
        pad => Pin_1(10)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_1(11)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(11)__PA ,
        fb => button_11 ,
        pad => Pin_1(11)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_1(12)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(12)__PA ,
        fb => button_12 ,
        pad => Pin_1(12)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(13)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(13)__PA ,
        fb => button_13 ,
        pad => Pin_1(13)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(14)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(14)__PA ,
        fb => button_14 ,
        pad => Pin_1(14)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_1(15)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(15)__PA ,
        fb => button_15 ,
        pad => Pin_1(15)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(16)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(16)__PA ,
        fb => button_16 ,
        pad => Pin_1(16)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_1(17)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(17)__PA ,
        fb => button_17 ,
        pad => Pin_1(17)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_1(18)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(18)__PA ,
        fb => button_18 ,
        pad => Pin_1(18)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_1(19)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(19)__PA ,
        fb => button_19 ,
        pad => Pin_1(19)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_1(20)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(20)__PA ,
        fb => button_20 ,
        pad => Pin_1(20)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(21)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(21)__PA ,
        fb => button_21 ,
        pad => Pin_1(21)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(22)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(22)__PA ,
        fb => button_22 ,
        pad => Pin_1(22)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_1(23)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(23)__PA ,
        fb => button_23 ,
        pad => Pin_1(23)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS_1:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "7be80a1a-83d4-456b-b277-c70f3736c34b/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS_1:Dp(0)\__PA ,
        analog_term => \USBFS_1:Net_1000\ ,
        pad => \USBFS_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS_1:Dm(0)\__PA ,
        analog_term => \USBFS_1:Net_597\ ,
        pad => \USBFS_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => debounce_clk ,
            dclk_0 => debounce_clk_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS_1:USB\
        PORT MAP (
            dp => \USBFS_1:Net_1000\ ,
            dm => \USBFS_1:Net_597\ ,
            sof_int => Net_1 ,
            arb_int => \USBFS_1:Net_1889\ ,
            usb_int => \USBFS_1:Net_1876\ ,
            ept_int_8 => \USBFS_1:ep_int_8\ ,
            ept_int_7 => \USBFS_1:ep_int_7\ ,
            ept_int_6 => \USBFS_1:ep_int_6\ ,
            ept_int_5 => \USBFS_1:ep_int_5\ ,
            ept_int_4 => \USBFS_1:ep_int_4\ ,
            ept_int_3 => \USBFS_1:ep_int_3\ ,
            ept_int_2 => \USBFS_1:ep_int_2\ ,
            ept_int_1 => \USBFS_1:ep_int_1\ ,
            ept_int_0 => \USBFS_1:ep_int_0\ ,
            ord_int => \USBFS_1:Net_95\ ,
            dma_req_7 => \USBFS_1:dma_request_7\ ,
            dma_req_6 => \USBFS_1:dma_request_6\ ,
            dma_req_5 => \USBFS_1:dma_request_5\ ,
            dma_req_4 => \USBFS_1:dma_request_4\ ,
            dma_req_3 => \USBFS_1:dma_request_3\ ,
            dma_req_2 => \USBFS_1:dma_request_2\ ,
            dma_req_1 => \USBFS_1:dma_request_1\ ,
            dma_req_0 => \USBFS_1:dma_request_0\ ,
            dma_termin => \USBFS_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |        Pin_1(0) | FB(button_0)
     |   1 |     * |      NONE |      RES_PULL_UP |        Pin_1(1) | FB(button_1)
     |   2 |     * |      NONE |      RES_PULL_UP |        Pin_1(2) | FB(button_2)
     |   3 |     * |      NONE |      RES_PULL_UP |        Pin_1(3) | FB(button_3)
     |   4 |     * |      NONE |      RES_PULL_UP |        Pin_1(4) | FB(button_4)
     |   5 |     * |      NONE |      RES_PULL_UP |        Pin_1(5) | FB(button_5)
     |   6 |     * |      NONE |      RES_PULL_UP |        Pin_1(6) | FB(button_6)
     |   7 |     * |      NONE |      RES_PULL_UP |        Pin_1(7) | FB(button_7)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |        Pin_1(8) | FB(button_8)
     |   1 |     * |      NONE |      RES_PULL_UP |        Pin_1(9) | FB(button_9)
     |   2 |     * |      NONE |      RES_PULL_UP |       Pin_1(10) | FB(button_10)
     |   3 |     * |      NONE |      RES_PULL_UP |       Pin_1(11) | FB(button_11)
     |   4 |     * |      NONE |      RES_PULL_UP |       Pin_1(12) | FB(button_12)
     |   5 |     * |      NONE |      RES_PULL_UP |       Pin_1(13) | FB(button_13)
     |   6 |     * |      NONE |      RES_PULL_UP |       Pin_1(14) | FB(button_14)
     |   7 |     * |      NONE |      RES_PULL_UP |       Pin_1(15) | FB(button_15)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |       Pin_1(16) | FB(button_16)
     |   1 |     * |      NONE |      RES_PULL_UP |       Pin_1(17) | FB(button_17)
     |   2 |     * |      NONE |      RES_PULL_UP |       Pin_1(18) | FB(button_18)
     |   3 |     * |      NONE |      RES_PULL_UP |       Pin_1(19) | FB(button_19)
     |   4 |     * |      NONE |      RES_PULL_UP |       Pin_1(20) | FB(button_20)
     |   5 |     * |      NONE |      RES_PULL_UP |       Pin_1(21) | FB(button_21)
     |   6 |     * |      NONE |      RES_PULL_UP |       Pin_1(22) | FB(button_22)
     |   7 |     * |      NONE |      RES_PULL_UP |       Pin_1(23) | FB(button_23)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG | \USBFS_1:Dp(0)\ | Analog(\USBFS_1:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBFS_1:Dm(0)\ | Analog(\USBFS_1:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 1s.097ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.733ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.348ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in footpedaljoystick_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.398ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.456ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.456ms
API generation phase: Elapsed time ==> 2s.037ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.003ms
