<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>7 | Genetic Logic Lab</title><link>/publication-type/7/</link><atom:link href="/publication-type/7/index.xml" rel="self" type="application/rss+xml"/><description>7</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 19 Mar 2024 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>7</title><link>/publication-type/7/</link></image><item><title>Decoding Genetic Circuit Failures: Analyzing Static and Dynamic Failures in Genetic Circuitry</title><link>/publication/buecherl-decoding-genetic-circuit-failures-2024/</link><pubDate>Tue, 19 Mar 2024 00:00:00 +0000</pubDate><guid>/publication/buecherl-decoding-genetic-circuit-failures-2024/</guid><description/></item><item><title>Investigating Genetic Circuit Failures</title><link>/publication/investigating-genetic-circuit-fontanarrosa-2022/</link><pubDate>Mon, 01 Aug 2022 00:00:00 +0000</pubDate><guid>/publication/investigating-genetic-circuit-fontanarrosa-2022/</guid><description/></item><item><title>SynBioHub 3 - An Improved Synthetic Biology Repository</title><link>/publication/syn-bio-hub-improved-synthetic-yu-2022/</link><pubDate>Fri, 01 Apr 2022 00:00:00 +0000</pubDate><guid>/publication/syn-bio-hub-improved-synthetic-yu-2022/</guid><description/></item><item><title>Promotion of Data Reuse in Synthetic Biology</title><link>/publication/promotion-data-reuse-mante-2022/</link><pubDate>Sat, 01 Jan 2022 00:00:00 +0000</pubDate><guid>/publication/promotion-data-reuse-mante-2022/</guid><description/></item><item><title>Asynchronous Genetic Design</title><link>/publication/nguyen-asynchronous-2019/</link><pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate><guid>/publication/nguyen-asynchronous-2019/</guid><description/></item><item><title>Automated Generation of Dynamic Models for Genetic Regulatory Networks</title><link>/publication/fontanarrosa-automated-2019/</link><pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate><guid>/publication/fontanarrosa-automated-2019/</guid><description/></item><item><title>Improving Authentication and Authorization on SynBioHub</title><link>/publication/zundel-improving-2019/</link><pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate><guid>/publication/zundel-improving-2019/</guid><description/></item><item><title>SBOLExplorer: Data Infrastructure and Data Mining for Genetic Design Repositories</title><link>/publication/zhang-sbolexplorer-2019-1/</link><pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate><guid>/publication/zhang-sbolexplorer-2019-1/</guid><description/></item><item><title>Scalable and Reproducible Modeling and Simulation for Heterogeneous Populations</title><link>/publication/watanabe-scalable-2019/</link><pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate><guid>/publication/watanabe-scalable-2019/</guid><description/></item><item><title>Software Compliance Testing for Workflows Using the Synthetic Biology Open Language</title><link>/publication/samineni-software-2019/</link><pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate><guid>/publication/samineni-software-2019/</guid><description/></item><item><title>SBOLDesigner: A Hierarchical Genetic Design Editor</title><link>/publication/zhang-sboldesigner-2018/</link><pubDate>Sun, 01 Apr 2018 00:00:00 +0000</pubDate><guid>/publication/zhang-sboldesigner-2018/</guid><description/></item><item><title>Software Compliance Testing for the Synthetic Biology Open Language</title><link>/publication/samineni-software-2017/</link><pubDate>Tue, 01 Aug 2017 00:00:00 +0000</pubDate><guid>/publication/samineni-software-2017/</guid><description/></item><item><title>Verification methodologies for fault-tolerant network-on-chip systems</title><link>/publication/zhang-verification-2016/</link><pubDate>Sun, 01 May 2016 00:00:00 +0000</pubDate><guid>/publication/zhang-verification-2016/</guid><description/></item><item><title>Efficient, Sound Formal Verification for Analog/Mixed-Signal Circuits</title><link>/publication/fisher-efficient-2015/</link><pubDate>Sat, 01 Aug 2015 00:00:00 +0000</pubDate><guid>/publication/fisher-efficient-2015/</guid><description/></item><item><title>Technology mapping of genetic circuit designs</title><link>/publication/roehner-technology-2014/</link><pubDate>Mon, 01 Dec 2014 00:00:00 +0000</pubDate><guid>/publication/roehner-technology-2014/</guid><description/></item><item><title>Hierarchical Stochastic Simulation of Genetic Circuits</title><link>/publication/watanabe-hierarchical-2014-2/</link><pubDate>Thu, 01 May 2014 00:00:00 +0000</pubDate><guid>/publication/watanabe-hierarchical-2014-2/</guid><description/></item><item><title>Improved Model Generation and Property Specification for Analog/Mixed-Signal Circuits</title><link>/publication/kulkarni-improved-2013/</link><pubDate>Thu, 01 Aug 2013 00:00:00 +0000</pubDate><guid>/publication/kulkarni-improved-2013/</guid><description/></item><item><title>Stochastic Analysis of Synthetic Genetic Circuits</title><link>/publication/madsen-stochastic-2013/</link><pubDate>Thu, 01 Aug 2013 00:00:00 +0000</pubDate><guid>/publication/madsen-stochastic-2013/</guid><description/></item><item><title>Automated Abstraction of Labeled Petri Nets</title><link>/publication/jones-automated-2011/</link><pubDate>Sun, 01 May 2011 00:00:00 +0000</pubDate><guid>/publication/jones-automated-2011/</guid><description/></item><item><title>Modeling and Visualization of Synthetic Genetic Circuits</title><link>/publication/patterson-modeling-2011/</link><pubDate>Sun, 01 May 2011 00:00:00 +0000</pubDate><guid>/publication/patterson-modeling-2011/</guid><description/></item><item><title>Automatic Extraction of Behavioral Models from Simulations of Analog/Mixed-Signal (AMS) Circuits</title><link>/publication/batchu-automatic-2010/</link><pubDate>Wed, 01 Dec 2010 00:00:00 +0000</pubDate><guid>/publication/batchu-automatic-2010/</guid><description/></item><item><title>A New Verification Method For Embedded Systems</title><link>/publication/thacker-new-2009-1/</link><pubDate>Tue, 01 Dec 2009 00:00:00 +0000</pubDate><guid>/publication/thacker-new-2009-1/</guid><description/></item><item><title>Representing Genetic Networks as Labeled Hybrid Petri Nets for State Space Exploration and Markov Chain Analysis</title><link>/publication/madsen-representing-2009/</link><pubDate>Mon, 01 Jun 2009 00:00:00 +0000</pubDate><guid>/publication/madsen-representing-2009/</guid><description/></item><item><title>Efficient Modeling and Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-efficient-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/little-efficient-2008/</guid><description/></item><item><title>Design and Analysis of Genetic Circuits</title><link>/publication/nguyen-design-2008/</link><pubDate>Fri, 01 Aug 2008 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2008/</guid><description/></item><item><title>Learning Genetic Regulatory Network Connectivity from Time Series Data</title><link>/publication/barker-learning-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/barker-learning-2007/</guid><description/></item><item><title>Model Abstraction and Temporal Behavior Analysis of Genetic Regulatory Networks</title><link>/publication/kuwahara-model-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/kuwahara-model-2007/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/walter-verification-2007/</link><pubDate>Wed, 01 Aug 2007 00:00:00 +0000</pubDate><guid>/publication/walter-verification-2007/</guid><description/></item><item><title>Application of Synchronous Synthesis Tools for High-Level Asynchronous Design</title><link>/publication/yanyi-application-2004/</link><pubDate>Wed, 01 Dec 2004 00:00:00 +0000</pubDate><guid>/publication/yanyi-application-2004/</guid><description/></item><item><title>Technology Mapping of Timed Asynchronous Circuits</title><link>/publication/nelson-technology-2004/</link><pubDate>Wed, 01 Dec 2004 00:00:00 +0000</pubDate><guid>/publication/nelson-technology-2004/</guid><description/></item><item><title>Interlocked Synchronous Pipelines</title><link>/publication/jacobson-interlocked-2004/</link><pubDate>Sat, 01 May 2004 00:00:00 +0000</pubDate><guid>/publication/jacobson-interlocked-2004/</guid><description/></item><item><title>A Comparison of Timed State Space Analysis Methods</title><link>/publication/little-comparison-2003/</link><pubDate>Sun, 01 Jun 2003 00:00:00 +0000</pubDate><guid>/publication/little-comparison-2003/</guid><description/></item><item><title>Design of an Asynchronous Ditherer for an MPEG Decoder</title><link>/publication/zhao-design-2003/</link><pubDate>Sun, 01 Jun 2003 00:00:00 +0000</pubDate><guid>/publication/zhao-design-2003/</guid><description/></item><item><title>Complete State Coding of Timed Asynchronous Circuits</title><link>/publication/krieger-complete-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/krieger-complete-2002/</guid><description/></item><item><title>Correctness and Reduction in Timed Circuit Analysis</title><link>/publication/mercer-correctness-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/mercer-correctness-2002/</guid><description/></item><item><title>Design Methodology for Analog VLSI Implementations of Error Control Decoders</title><link>/publication/dai-design-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/dai-design-2002/</guid><description/></item><item><title>Protocol Selection, Implementation, and Analysis for Asynchronous Circuits</title><link>/publication/peskin-protocol-2002/</link><pubDate>Thu, 01 Aug 2002 00:00:00 +0000</pubDate><guid>/publication/peskin-protocol-2002/</guid><description/></item><item><title>Analysis and Characterization of a Locally-Clocked Module</title><link>/publication/killpack-analysis-2002/</link><pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate><guid>/publication/killpack-analysis-2002/</guid><description/></item><item><title>Modular Synthesis and Verification of Timed Circuits Using Automatic Abstraction</title><link>/publication/zheng-modular-2001/</link><pubDate>Wed, 01 Aug 2001 00:00:00 +0000</pubDate><guid>/publication/zheng-modular-2001/</guid><description/></item><item><title>Algorithms for Synthesis and Verification of Timed Circuits and Systems</title><link>/publication/belluomini-algorithms-1999/</link><pubDate>Wed, 01 Sep 1999 00:00:00 +0000</pubDate><guid>/publication/belluomini-algorithms-1999/</guid><description/></item><item><title>Stochastic Cycle Period Analysis in Timed Circuits</title><link>/publication/mercer-stochastic-1999-1/</link><pubDate>Sat, 01 May 1999 00:00:00 +0000</pubDate><guid>/publication/mercer-stochastic-1999-1/</guid><description/></item><item><title>Architectural-Level Synthesis of Asynchronous Systems</title><link>/publication/bachman-architectural-level-1998/</link><pubDate>Tue, 01 Dec 1998 00:00:00 +0000</pubDate><guid>/publication/bachman-architectural-level-1998/</guid><description/></item><item><title>Implicit Methods for Timed Circuit Synthesis</title><link>/publication/thacker-implicit-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>/publication/thacker-implicit-1998/</guid><description/></item><item><title>Specification and Compilation of Timed Systems</title><link>/publication/zheng-specification-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>/publication/zheng-specification-1998/</guid><description/></item><item><title>Computer Aided Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/myers-computer-1995/</link><pubDate>Sun, 01 Oct 1995 00:00:00 +0000</pubDate><guid>/publication/myers-computer-1995/</guid><description/></item></channel></rss>