#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Aug 14 14:30:21 2023
# Process ID: 9184
# Current directory: /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/vivado.log
# Journal file: /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/vivado.jou
# Running On: cadence24, OS: Linux, CPU Frequency: 3732.812 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# source scripts/project_details.tcl
## set project_name vga_project
## set top_module top_vga_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_vga_basys3.xdc
##     constraints/clk_wiz_0.xdc
## }
## set sv_files {
##     ../rtl/draw/ifs_pkgs/vga_pkg.sv
##     ../rtl/draw/ifs_pkgs/colour_pkg.sv
##     ../rtl/draw/ifs_pkgs/vga_if.sv
##     ../rtl/draw/top_draw_board/top_draw_board.sv
##     ../rtl/draw/top_draw_board/vga_timing.sv
##     ../rtl/draw/top_draw_board/draw_bg.sv
##     ../rtl/draw/top_draw_board/draw_board.sv
##     ../rtl/draw/top_draw_board/draw_button.sv
##     ../rtl/draw/top_redraw_board/top_redraw_board.sv
##     ../rtl/draw/top_redraw_board/draw_flag.sv
##     ../rtl/draw/top_redraw_board/draw_defused.sv
##     ../rtl/draw/top_redraw_board/draw_mine.sv
##     ../rtl/draw/top_redraw_board/generate_flag_array.sv
##     ../rtl/draw/top_redraw_board/generate_defuse_array.sv
##     ../rtl/draw/edge_ctr/edge_detector.sv
##     ../rtl/draw/edge_ctr/edge_ctr.sv
##     ../rtl/draw/edge_ctr/ts_counter.sv
##     ../rtl/top_vga.sv
##     ../rtl/game/top_game_setup/top_game_setup.sv
##     ../rtl/game/top_game_setup/select_level.sv
##     ../rtl/game/top_game_setup/latch.sv
##     ../rtl/game/top_game_setup/settings_latch.sv
##     ../rtl/game/top_mine/top_mine.sv
##     ../rtl/game/game_set_if.sv
##     ../rtl/game/detect_index.sv
##     ../rtl/game/mine_board.sv
##     ../rtl/game/mine_check.sv
##     ../rtl/game/dim_counter.sv
##     ../rtl/game/random_gen.sv
##     ../rtl/mouse/top_mouse.sv
##     ../rtl/mouse/draw_mouse.sv
##     ../rtl/mouse/synchr.sv
##     rtl/top_vga_basys3.sv
## }
## set verilog_files {
##     rtl/clk_wiz_0_clk_wiz.v
##     rtl/clk_wiz_0.v
##     ../rtl/import/list_ch04_15_disp_hex_mux.v
##     ../rtl/import/delay.v
##  }
## set vhdl_files {
##     ../rtl/mouse/MouseCtl.vhd
##     ../rtl/mouse/MouseDisplay.vhd
##     ../rtl/mouse/Ps2Interface.vhd
##  }
# proc create_new_project {project_name target top_module} {
#     file mkdir build
#     create_project ${project_name} build -part ${target} -force
# 
#     # read files from the variables provided by the project_details.tcl
#     if {[info exists ::xdc_files]}     {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]}      {read_verilog -sv ${::sv_files}}
#     if {[info exists ::verilog_files]} {read_verilog ${::verilog_files}}
#     if {[info exists ::vhdl_files]}    {read_vhdl ${::vhdl_files}}
#     if {[info exists ::mem_files]}     {read_mem ${::mem_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# create_new_project $project_name $target $top_module
# generate_bitstream
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Aug 14 14:30:36 2023] Launched synth_1...
Run output will be captured here: /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/synth_1/runme.log
[Mon Aug 14 14:30:36 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: synth_design -top top_vga_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9587
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 6249 ; free virtual = 16593
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_vga_basys3' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/top_vga_basys3.sv:17]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.875000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.875000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (6#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6157] synthesizing module 'top_vga' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/top_vga.sv:17]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'game_set_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/game_set_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'game_set_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/game_set_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'top_draw_board' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/top_draw_board.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/vga_timing.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (7#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/vga_timing.sv:12]
INFO: [Synth 8-6157] synthesizing module 'draw_bg' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_bg.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'draw_bg' (8#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_bg.sv:13]
INFO: [Synth 8-6157] synthesizing module 'draw_board' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_board.sv:10]
INFO: [Synth 8-6157] synthesizing module 'edge_ctr' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/edge_ctr.sv:2]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/edge_detector.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (9#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/edge_detector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ts_counter' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/ts_counter.sv:10]
	Parameter DATA_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ts_counter' (10#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/ts_counter.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'edge_ctr' (11#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/edge_ctr.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'draw_board' (12#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_board.sv:10]
INFO: [Synth 8-6157] synthesizing module 'draw_button' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_button.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'draw_button' (13#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/draw_button.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_draw_board' (14#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_draw_board/top_draw_board.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_redraw_board' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/top_redraw_board.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (14#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (14#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'draw_flag' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_flag.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'draw_flag' (15#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_flag.sv:3]
INFO: [Synth 8-6157] synthesizing module 'draw_defused' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_defused.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'draw_defused' (16#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_defused.sv:3]
INFO: [Synth 8-6157] synthesizing module 'latch' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
	Parameter DATA_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch' (17#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized0' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized0' (17#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
INFO: [Synth 8-6157] synthesizing module 'draw_mine' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_mine.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'draw_mine' (18#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/draw_mine.sv:3]
INFO: [Synth 8-6157] synthesizing module 'generate_flag_array' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_flag_array.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'generate_flag_array' (19#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_flag_array.sv:10]
INFO: [Synth 8-6157] synthesizing module 'generate_defuse_array' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:10]
WARNING: [Synth 8-5856] 3D RAM defuse_arr_easy_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM defuse_arr_medium_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM defuse_arr_hard_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM defuse_arr_hard_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM defuse_arr_medium_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM defuse_arr_easy_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element arr_hcount_l_reg was removed.  [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:45]
WARNING: [Synth 8-6014] Unused sequential element arr_vcount_reg was removed.  [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:48]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][15]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][14]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][13]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][12]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][11]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][10]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][9]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][8]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][7]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][6]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][5]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][4]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][3]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][2]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][1]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[15][0]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][15]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][14]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][13]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][12]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][11]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][10]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][9]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][8]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][7]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][6]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][5]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][4]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][3]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][2]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][1]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[14][0]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][15]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][14]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][13]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][12]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][11]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][10]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][9]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][8]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][7]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][6]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][5]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][4]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][3]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][2]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][1]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[13][0]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][15]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][14]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][13]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][12]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][11]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][10]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][9]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][8]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][7]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][6]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][5]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][4]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][3]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][2]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][1]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[12][0]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][15]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][14]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][13]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][12]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][11]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][10]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][9]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][8]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][7]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][6]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][5]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][4]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][3]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][2]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][1]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[11][0]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][15]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][14]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][13]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][12]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][11]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][10]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][9]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][8]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][7]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][6]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][5]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][4]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][3]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][2]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][1]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[10][0]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[9][15]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[9][14]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[9][13]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-87] always_comb on 'defuse_arr_hard_nxt_reg[9][12]' did not result in combinational logic [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
INFO: [Common 17-14] Message 'Synth 8-87' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'generate_defuse_array' (20#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_redraw_board' (21#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/top_redraw_board.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_game_setup' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/top_game_setup.sv:12]
INFO: [Synth 8-6157] synthesizing module 'game_set_if' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/game_set_if.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'game_set_if' (21#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/game_set_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'select_level' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/select_level.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'select_level' (22#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/select_level.sv:10]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized1' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
	Parameter DATA_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized1' (22#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized2' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
	Parameter DATA_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized2' (22#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/latch.sv:9]
INFO: [Synth 8-6157] synthesizing module 'settings_latch' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/settings_latch.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'settings_latch' (23#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/settings_latch.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'top_game_setup' (24#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_game_setup/top_game_setup.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_mouse' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/top_mouse.sv:12]
INFO: [Synth 8-6157] synthesizing module 'draw_mouse' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/draw_mouse.sv:10]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseDisplay.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (25#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseDisplay.vhd:119]
INFO: [Synth 8-6155] done synthesizing module 'draw_mouse' (26#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/draw_mouse.sv:10]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:207]
INFO: [Synth 8-3491] module 'Ps2Interface' declared at '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (27#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (28#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/MouseCtl.vhd:207]
INFO: [Synth 8-6155] done synthesizing module 'top_mouse' (29#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/mouse/top_mouse.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_mine' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_mine/top_mine.sv:12]
INFO: [Synth 8-6157] synthesizing module 'detect_index' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/detect_index.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'detect_index' (30#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/detect_index.sv:11]
INFO: [Synth 8-6157] synthesizing module 'random_gen' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/random_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'random_gen' (31#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/random_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mine_board' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/mine_board.sv:10]
INFO: [Synth 8-6157] synthesizing module 'dim_counter' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/dim_counter.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'dim_counter' (32#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/dim_counter.sv:10]
WARNING: [Synth 8-5856] 3D RAM array_easy_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM array_medium_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM array_hard_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'mine_board' (33#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/mine_board.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mine_check' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/mine_check.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mine_check' (34#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/mine_check.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_mine' (35#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/game/top_mine/top_mine.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ts_counter__parameterized0' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/ts_counter.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'ts_counter__parameterized0' (35#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/edge_ctr/ts_counter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'disp_hex_mux' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/import/list_ch04_15_disp_hex_mux.v:2]
INFO: [Synth 8-226] default block is never used [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/import/list_ch04_15_disp_hex_mux.v:64]
INFO: [Synth 8-6155] done synthesizing module 'disp_hex_mux' (36#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/import/list_ch04_15_disp_hex_mux.v:2]
WARNING: [Synth 8-689] width (7) of port connection 'sseg' does not match port width (8) of module 'disp_hex_mux' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/top_vga.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'top_vga' (37#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/top_vga.sv:17]
WARNING: [Synth 8-3848] Net pclk in module/entity top_vga_basys3 does not have driver. [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/top_vga_basys3.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'top_vga_basys3' (38#1) [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/rtl/top_vga_basys3.sv:17]
WARNING: [Synth 8-7129] Port dp_in[3] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[2] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[1] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[0] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_x_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_y_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[10] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[10] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[4] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[3] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[2] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[1] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_num[0] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[9] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[8] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[7] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[6] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[5] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[4] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[3] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[2] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[1] in module draw_mine is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[0] in module draw_mine is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 6797 ; free virtual = 17145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 6845 ; free virtual = 17193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 6845 ; free virtual = 17193
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 6831 ; free virtual = 17179
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/top_vga_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.508 ; gain = 0.000 ; free physical = 6697 ; free virtual = 17045
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2839.508 ; gain = 0.000 ; free physical = 6697 ; free virtual = 17045
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6839 ; free virtual = 17187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6839 ; free virtual = 17187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6839 ; free virtual = 17187
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'draw_button'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'select_level'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                    DRAW |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'draw_button'
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][9]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][9]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][9]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][9]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][9]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][9]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][9]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][9]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][9]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][9]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][8]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][8]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][8]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][8]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][8]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][8]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][8]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][8]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][8]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][8]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][7]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][7]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][7]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][7]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][7]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][7]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][7]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][7]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][7]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][7]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][6]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][6]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][6]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][6]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][6]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][6]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][6]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][6]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][6]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][6]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][5]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][5]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][5]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][5]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][5]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][5]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][5]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][5]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][5]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][5]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][4]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][4]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][4]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][4]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][4]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][4]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][4]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][4]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][4]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][4]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][3]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][3]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][3]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][3]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][3]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][3]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][3]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][3]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][3]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][3]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][2]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][2]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][2]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][2]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][2]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][2]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][2]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][2]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][2]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][2]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][1]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][1]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][1]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][1]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][1]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][1]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][1]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][1]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][1]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][1]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[9][0]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[8][0]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[7][0]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[6][0]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[5][0]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[4][0]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[3][0]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[2][0]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[1][0]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'defuse_arr_hard_nxt_reg[0][0]' [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/rtl/draw/top_redraw_board/generate_defuse_array.sv:91]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
             CHOSE_LEVEL |                               01 |                               01
                 DISABLE |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'select_level'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6855 ; free virtual = 17206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 13    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 9     
	   3 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 4     
	   3 Input   11 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 5     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 22    
	               10 Bit    Registers := 14    
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 928   
+---Muxes : 
	  37 Input   37 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 69    
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   16 Bit        Muxes := 49    
	   2 Input   12 Bit        Muxes := 28    
	   3 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 9     
	   2 Input   10 Bit        Muxes := 32    
	   3 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 25    
	   6 Input    8 Bit        Muxes := 1     
	  37 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	  37 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1445  
	   3 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 4     
	  37 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rect_ypos0, operation Mode is: (D'+(A:0x3fffffff))*B.
DSP Report: register array_vcount_reg is absorbed into DSP rect_ypos0.
DSP Report: operator rect_ypos0 is absorbed into DSP rect_ypos0.
DSP Report: operator rect_ypos1 is absorbed into DSP rect_ypos0.
DSP Report: Generating DSP rect_xpos0, operation Mode is: (D'+(A:0x3fffffff))*B.
DSP Report: register array_hcount_reg is absorbed into DSP rect_xpos0.
DSP Report: operator rect_xpos0 is absorbed into DSP rect_xpos0.
DSP Report: operator rect_xpos1 is absorbed into DSP rect_xpos0.
DSP Report: Generating DSP u_draw_defused/rect_ypos0, operation Mode is: (D'+(A:0x3fffffff))*B.
DSP Report: register u_draw_defused/array_vcount_reg is absorbed into DSP u_draw_defused/rect_ypos0.
DSP Report: operator u_draw_defused/rect_ypos0 is absorbed into DSP u_draw_defused/rect_ypos0.
DSP Report: operator u_draw_defused/rect_ypos1 is absorbed into DSP u_draw_defused/rect_ypos0.
DSP Report: Generating DSP u_draw_defused/rect_xpos0, operation Mode is: (D'+(A:0x3fffffff))*B.
DSP Report: register u_draw_defused/array_hcount_reg is absorbed into DSP u_draw_defused/rect_xpos0.
DSP Report: operator u_draw_defused/rect_xpos0 is absorbed into DSP u_draw_defused/rect_xpos0.
DSP Report: operator u_draw_defused/rect_xpos1 is absorbed into DSP u_draw_defused/rect_xpos0.
DSP Report: Generating DSP u_draw_mine/rect_ypos, operation Mode is: C+(D'+(A:0x3fffffff))*B.
DSP Report: register ind_y_latch/Data_out_reg is absorbed into DSP u_draw_mine/rect_ypos.
DSP Report: operator u_draw_mine/rect_ypos is absorbed into DSP u_draw_mine/rect_ypos.
DSP Report: operator u_draw_mine/rect_ypos0 is absorbed into DSP u_draw_mine/rect_ypos.
DSP Report: operator u_draw_mine/rect_ypos1 is absorbed into DSP u_draw_mine/rect_ypos.
DSP Report: Generating DSP u_draw_mine/rect_xpos, operation Mode is: C+(D'+(A:0x3fffffff))*B.
DSP Report: register ind_x_latch/Data_out_reg is absorbed into DSP u_draw_mine/rect_xpos.
DSP Report: operator u_draw_mine/rect_xpos is absorbed into DSP u_draw_mine/rect_xpos.
DSP Report: operator u_draw_mine/rect_xpos0 is absorbed into DSP u_draw_mine/rect_xpos.
DSP Report: operator u_draw_mine/rect_xpos1 is absorbed into DSP u_draw_mine/rect_xpos.
WARNING: [Synth 8-7129] Port dp_in[3] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[2] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[1] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port dp_in[0] in module disp_hex_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_x_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_ind_y_in[4] in module mine_check is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_size[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[10] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_xpos[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[10] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[9] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[8] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[7] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[5] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[4] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[3] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[2] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[1] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.board_ypos[0] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[6] in module generate_defuse_array is either unconnected or has no load
WARNING: [Synth 8-7129] Port gin\.button_size[5] in module generate_defuse_array is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6811 ; free virtual = 17176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+-----------------------------------------+---------------+----------------+
|Module Name  | RTL Object                              | Depth x Width | Implemented As | 
+-------------+-----------------------------------------+---------------+----------------+
|MouseDisplay | mouserom[0]                             | 256x2         | LUT            | 
|top_mouse    | u_draw_mouse/u_MouseDisplay/mouserom[0] | 256x2         | LUT            | 
+-------------+-----------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|draw_flag        | (D'+(A:0x3fffffff))*B   | 11     | 7      | -      | 5      | 18     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|draw_flag        | (D'+(A:0x3fffffff))*B   | 11     | 7      | -      | 5      | 18     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|top_redraw_board | (D'+(A:0x3fffffff))*B   | 11     | 7      | -      | 5      | 18     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|top_redraw_board | (D'+(A:0x3fffffff))*B   | 11     | 7      | -      | 5      | 18     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|top_redraw_board | C+(D'+(A:0x3fffffff))*B | 11     | 7      | 11     | 5      | 11     | 0    | 0    | 0    | 1    | 0     | 0    | 0    | 
|top_redraw_board | C+(D'+(A:0x3fffffff))*B | 11     | 7      | 11     | 5      | 11     | 0    | 0    | 0    | 1    | 0     | 0    | 0    | 
+-----------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6675 ; free virtual = 17041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:18 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6654 ; free virtual = 17019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6649 ; free virtual = 17014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:25 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6649 ; free virtual = 17014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:25 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6649 ; free virtual = 17014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6648 ; free virtual = 17013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6648 ; free virtual = 17013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6648 ; free virtual = 17014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6648 ; free virtual = 17014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_vga_basys3 | u_top_vga/u_redraw_board/u_draw_mine/out\.vblnk_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_redraw_board/u_draw_mine/out\.hblnk_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_top_mouse/u_draw_mouse/out\.vsync_reg   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_top_mouse/u_draw_mouse/out\.hsync_reg   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   286|
|3     |DSP48E1    |     6|
|5     |LUT1       |   120|
|6     |LUT2       |   519|
|7     |LUT3       |   558|
|8     |LUT4       |   430|
|9     |LUT5       |  1059|
|10    |LUT6       |  1847|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |   301|
|13    |MUXF8      |   120|
|14    |ODDR       |     1|
|15    |SRL16E     |     4|
|16    |FDCE       |   145|
|17    |FDPE       |     4|
|18    |FDRE       |  1853|
|19    |FDSE       |    12|
|20    |LD         |   256|
|21    |IBUF       |     5|
|22    |IOBUF      |     2|
|23    |OBUF       |    26|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6648 ; free virtual = 17014
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 302 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 2839.508 ; gain = 0.000 ; free physical = 6707 ; free virtual = 17072
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:26 . Memory (MB): peak = 2839.508 ; gain = 121.699 ; free physical = 6707 ; free virtual = 17072
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2839.508 ; gain = 0.000 ; free physical = 6797 ; free virtual = 17162
INFO: [Netlist 29-17] Analyzing 973 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.508 ; gain = 0.000 ; free physical = 6740 ; free virtual = 17106
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 258 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 256 instances

Synth Design complete, checksum: b8e4c4e5
INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 318 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:31 . Memory (MB): peak = 2839.508 ; gain = 121.812 ; free physical = 6967 ; free virtual = 17332
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/synth_1/top_vga_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_synth.rpt -pb top_vga_basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 14 14:32:20 2023...
[Mon Aug 14 14:32:30 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:32 ; elapsed = 00:01:54 . Memory (MB): peak = 2715.805 ; gain = 0.000 ; free physical = 7883 ; free virtual = 18229
[Mon Aug 14 14:32:30 2023] Launched impl_1...
Run output will be captured here: /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/runme.log
[Mon Aug 14 14:32:30 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_vga_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: link_design -top top_vga_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 7310 ; free virtual = 17656
INFO: [Netlist 29-17] Analyzing 717 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2837.750 ; gain = 64.031 ; free physical = 6774 ; free virtual = 17121
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.754 ; gain = 0.000 ; free physical = 6826 ; free virtual = 17173
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2837.754 ; gain = 120.059 ; free physical = 6826 ; free virtual = 17173
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2901.781 ; gain = 64.027 ; free physical = 6819 ; free virtual = 17165

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a821b504

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2901.781 ; gain = 0.000 ; free physical = 6805 ; free virtual = 17151

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_1 into driver instance u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_1 into driver instance u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15c45bf4e

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3092.875 ; gain = 0.004 ; free physical = 6585 ; free virtual = 16931
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 22 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 138ac52dc

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3092.875 ; gain = 0.004 ; free physical = 6585 ; free virtual = 16931
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a44cf335

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3092.875 ; gain = 0.004 ; free physical = 6586 ; free virtual = 16933
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a44cf335

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3092.875 ; gain = 0.004 ; free physical = 6586 ; free virtual = 16933
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a44cf335

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3092.875 ; gain = 0.004 ; free physical = 6586 ; free virtual = 16933
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a44cf335

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3092.875 ; gain = 0.004 ; free physical = 6586 ; free virtual = 16933
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              22  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3092.875 ; gain = 0.000 ; free physical = 6586 ; free virtual = 16933
Ending Logic Optimization Task | Checksum: 1bb65eaf3

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3092.875 ; gain = 0.004 ; free physical = 6586 ; free virtual = 16933

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1bb65eaf3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3092.875 ; gain = 0.000 ; free physical = 6586 ; free virtual = 16933

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bb65eaf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.875 ; gain = 0.000 ; free physical = 6586 ; free virtual = 16933

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.875 ; gain = 0.000 ; free physical = 6587 ; free virtual = 16933
Ending Netlist Obfuscation Task | Checksum: 1bb65eaf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.875 ; gain = 0.000 ; free physical = 6587 ; free virtual = 16933
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3100.879 ; gain = 0.004 ; free physical = 6582 ; free virtual = 16930
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
Command: report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6529 ; free virtual = 16877
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19333de06

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6529 ; free virtual = 16877
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6529 ; free virtual = 16876

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 94435225

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6541 ; free virtual = 16888

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c4607cd4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6548 ; free virtual = 16896

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c4607cd4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6548 ; free virtual = 16896
Phase 1 Placer Initialization | Checksum: c4607cd4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6549 ; free virtual = 16897

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 119e7095a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6541 ; free virtual = 16889

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 143176e75

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6541 ; free virtual = 16889

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 143176e75

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6541 ; free virtual = 16889

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 62 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 27 nets or LUTs. Breaked 0 LUT, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net u_top_vga/u_top_game_setup/u_settings_latch/Q[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net u_top_vga/u_top_game_setup/u_settings_latch/out\\.button_size_reg[5]_rep__0_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net u_top_vga/u_top_game_setup/u_settings_latch/out\\.button_size_reg[1]_rep_0[1]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 15 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6503 ; free virtual = 16851
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6504 ; free virtual = 16851

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             27  |                    27  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           15  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |             27  |                    30  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 2c1d7749d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6513 ; free virtual = 16861
Phase 2.4 Global Placement Core | Checksum: 17955eff1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6513 ; free virtual = 16861
Phase 2 Global Placement | Checksum: 17955eff1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6515 ; free virtual = 16862

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 211b43236

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6516 ; free virtual = 16863

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2ada7f097

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6515 ; free virtual = 16863

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 207c0e6ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6515 ; free virtual = 16863

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 29722d04f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6515 ; free virtual = 16863

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c53620c1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6514 ; free virtual = 16862

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 233e183fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6511 ; free virtual = 16859

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 254efbaa0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6511 ; free virtual = 16859

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e83edb03

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6511 ; free virtual = 16859

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 21f7aba3f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6498 ; free virtual = 16846
Phase 3 Detail Placement | Checksum: 21f7aba3f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6508 ; free virtual = 16856

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 104b8fa6b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.470 | TNS=-561.882 |
Phase 1 Physical Synthesis Initialization | Checksum: 1164fec24

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6506 ; free virtual = 16854
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19eea807e

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6506 ; free virtual = 16854
Phase 4.1.1.1 BUFG Insertion | Checksum: 104b8fa6b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6506 ; free virtual = 16854

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-21.641. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bd58fdaa

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6502 ; free virtual = 16850

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6502 ; free virtual = 16850
Phase 4.1 Post Commit Optimization | Checksum: 1bd58fdaa

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6502 ; free virtual = 16850

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bd58fdaa

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6504 ; free virtual = 16851

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bd58fdaa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6504 ; free virtual = 16851
Phase 4.3 Placer Reporting | Checksum: 1bd58fdaa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6504 ; free virtual = 16851

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6504 ; free virtual = 16851

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6504 ; free virtual = 16851
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f7a705a6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6504 ; free virtual = 16851
Ending Placer Task | Checksum: 13fa476ee

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6504 ; free virtual = 16851
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6521 ; free virtual = 16869
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6511 ; free virtual = 16868
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_vga_basys3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6512 ; free virtual = 16861
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_placed.rpt -pb top_vga_basys3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_vga_basys3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6517 ; free virtual = 16867
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.88s |  WALL: 0.59s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6501 ; free virtual = 16851

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.789 | TNS=-555.373 |
Phase 1 Physical Synthesis Initialization | Checksum: 1437653bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6481 ; free virtual = 16831
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.789 | TNS=-555.373 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1437653bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6495 ; free virtual = 16845

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.789 | TNS=-555.373 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x_reg[4]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk0_wiz/inst/clk100MHz_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__232_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__232_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__209_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__209_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__185_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__185_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__161_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__161_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__137_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__137_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__65_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__65_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__65_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__41_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__41_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__41_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__17_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__17_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__17_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__0_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_game_setup/u_settings_latch/out\\.button_size_reg[5]_rep__0_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/xpos_reg[10][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/cur_xpos_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net u_top_vga/u_top_mouse/u_MouseCtl/xpos_reg[7]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.641 | TNS=-554.189 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/cur_xpos_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/xpos_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_top_vga/u_top_mouse/u_MouseCtl/xpos_reg[10]_0[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_top_vga/u_top_mouse/u_MouseCtl/xpos_reg[10]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.630 | TNS=-553.936 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/xpos_reg[10]_0[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x_reg[4]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk0_wiz/inst/clk100MHz_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__232_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__209_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__185_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__161_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__137_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__65_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__65_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__41_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__41_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__17_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__17_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__0_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_game_setup/u_settings_latch/out\\.button_size_reg[5]_rep__0_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/xpos_reg[10][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/xpos_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/xpos_reg[10]_0[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.630 | TNS=-553.936 |
Phase 3 Critical Path Optimization | Checksum: 1437653bd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6496 ; free virtual = 16846

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.630 | TNS=-553.936 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x_reg[4]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk0_wiz/inst/clk100MHz_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__232_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__232_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__209_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__209_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__185_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__185_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__161_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__161_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__137_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__137_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__65_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__65_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__65_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__41_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__41_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__41_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__17_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__17_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__17_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__0_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_game_setup/u_settings_latch/out\\.button_size_reg[5]_rep__0_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/xpos_reg[10][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/cur_xpos_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/cur_xpos_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/xpos_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/xpos_reg[10]_0[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x_reg[4]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk0_wiz/inst/clk100MHz_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__232_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__209_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__185_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__161_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__137_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__113_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__89_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__65_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__65_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__41_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__41_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__17_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__17_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x1__0_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_game_setup/u_settings_latch/out\\.button_size_reg[5]_rep__0_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/xpos_reg[10][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/xpos_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mine/u_detect_index/button_index_x[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_top_mouse/u_MouseCtl/xpos_reg[10]_0[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.630 | TNS=-553.936 |
Phase 4 Critical Path Optimization | Checksum: 1437653bd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6495 ; free virtual = 16845
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6495 ; free virtual = 16845
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-21.630 | TNS=-553.936 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.159  |          1.437  |            1  |              0  |                     2  |           0  |           2  |  00:00:03  |
|  Total          |          0.159  |          1.437  |            1  |              0  |                     2  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6495 ; free virtual = 16845
Ending Physical Synthesis Task | Checksum: e61f3033

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6495 ; free virtual = 16845
INFO: [Common 17-83] Releasing license: Implementation
239 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3251.410 ; gain = 0.000 ; free physical = 6489 ; free virtual = 16848
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 32d7dddb ConstDB: 0 ShapeSum: 9c9153ab RouteDB: 0
Post Restoration Checksum: NetGraph: 70992d74 NumContArr: e1dc4c3a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1527579ae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.645 ; gain = 7.234 ; free physical = 6387 ; free virtual = 16740

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1527579ae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.645 ; gain = 7.234 ; free physical = 6389 ; free virtual = 16741

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1527579ae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.641 ; gain = 29.230 ; free physical = 6355 ; free virtual = 16707

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1527579ae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.641 ; gain = 29.230 ; free physical = 6355 ; free virtual = 16707
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1afcecf31

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3293.641 ; gain = 42.230 ; free physical = 6344 ; free virtual = 16696
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.076| TNS=-540.784| WHS=-0.157 | THS=-63.092|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.143108 %
  Global Horizontal Routing Utilization  = 0.171916 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4051
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4032
  Number of Partially Routed Nets     = 19
  Number of Node Overlaps             = 1363

Phase 2 Router Initialization | Checksum: 1487f155f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3301.641 ; gain = 50.230 ; free physical = 6341 ; free virtual = 16693

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1487f155f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3301.641 ; gain = 50.230 ; free physical = 6341 ; free virtual = 16693
Phase 3 Initial Routing | Checksum: 173dad698

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3336.656 ; gain = 85.246 ; free physical = 6339 ; free virtual = 16691
INFO: [Route 35-580] Design has 16 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+========================+====================================================================+
| Launch Clock        | Capture Clock          | Pin                                                                |
+=====================+========================+====================================================================+
| clk100MHz_clk_wiz_0 | clk88_750MHz_clk_wiz_0 | u_top_vga/u_top_mouse/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]/D |
| clk100MHz_clk_wiz_0 | clk88_750MHz_clk_wiz_0 | u_top_vga/u_top_mine/u_detect_index/flag_reg/D                     |
| clk100MHz_clk_wiz_0 | clk88_750MHz_clk_wiz_0 | u_top_vga/u_top_mouse/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/D |
| clk100MHz_clk_wiz_0 | clk88_750MHz_clk_wiz_0 | u_top_vga/u_top_mouse/u_draw_mouse/u_MouseDisplay/rgb_out_reg[4]/D |
| clk100MHz_clk_wiz_0 | clk88_750MHz_clk_wiz_0 | u_top_vga/u_top_mouse/u_draw_mouse/u_MouseDisplay/rgb_out_reg[9]/D |
+---------------------+------------------------+--------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 597
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.950| TNS=-916.991| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26f1f6cd0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3394.656 ; gain = 143.246 ; free physical = 6323 ; free virtual = 16675

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.929| TNS=-910.933| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29f8a9295

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3401.656 ; gain = 150.246 ; free physical = 6317 ; free virtual = 16669
Phase 4 Rip-up And Reroute | Checksum: 29f8a9295

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3401.656 ; gain = 150.246 ; free physical = 6317 ; free virtual = 16669

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c76b9b09

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3401.656 ; gain = 150.246 ; free physical = 6318 ; free virtual = 16670
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.950| TNS=-887.240| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20c3103f6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3401.656 ; gain = 150.246 ; free physical = 6314 ; free virtual = 16667

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20c3103f6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3401.656 ; gain = 150.246 ; free physical = 6314 ; free virtual = 16667
Phase 5 Delay and Skew Optimization | Checksum: 20c3103f6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3401.656 ; gain = 150.246 ; free physical = 6314 ; free virtual = 16667

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28923a7f2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3401.656 ; gain = 150.246 ; free physical = 6316 ; free virtual = 16669
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.940| TNS=-719.558| WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28923a7f2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3401.656 ; gain = 150.246 ; free physical = 6316 ; free virtual = 16669
Phase 6 Post Hold Fix | Checksum: 28923a7f2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3401.656 ; gain = 150.246 ; free physical = 6316 ; free virtual = 16669

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.35358 %
  Global Horizontal Routing Utilization  = 1.78644 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 27e8e951a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3401.656 ; gain = 150.246 ; free physical = 6316 ; free virtual = 16669

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27e8e951a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3401.656 ; gain = 150.246 ; free physical = 6316 ; free virtual = 16668

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26dc52656

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3449.676 ; gain = 198.266 ; free physical = 6316 ; free virtual = 16669

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-21.940| TNS=-719.558| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 26dc52656

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3449.676 ; gain = 198.266 ; free physical = 6316 ; free virtual = 16669
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3449.676 ; gain = 198.266 ; free physical = 6365 ; free virtual = 16718

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
258 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3449.676 ; gain = 198.266 ; free physical = 6366 ; free virtual = 16718
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3449.676 ; gain = 0.000 ; free physical = 6357 ; free virtual = 16720
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
Command: report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
Command: report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/wmiskowicz/Projekt/Ver5_1/Saper_game/fpga/build/vga_project.runs/impl_1/top_vga_basys3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
Command: report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
270 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_vga_basys3_route_status.rpt -pb top_vga_basys3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_vga_basys3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_vga_basys3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_vga_basys3_bus_skew_routed.rpt -pb top_vga_basys3_bus_skew_routed.pb -rpx top_vga_basys3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_vga_basys3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0 input u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0 input u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0 input u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0 input u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos input u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos input u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos input u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos input u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0 output u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0 output u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0 output u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0 output u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos output u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos output u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0 multiplier stage u_top_vga/u_redraw_board/u_draw_defused/rect_xpos0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0 multiplier stage u_top_vga/u_redraw_board/u_draw_defused/rect_ypos0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0 multiplier stage u_top_vga/u_redraw_board/u_draw_flag/rect_xpos0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0 multiplier stage u_top_vga/u_redraw_board/u_draw_flag/rect_ypos0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_xpos multiplier stage u_top_vga/u_redraw_board/u_draw_mine/rect_xpos/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_redraw_board/u_draw_mine/rect_ypos multiplier stage u_top_vga/u_redraw_board/u_draw_mine/rect_ypos/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt100_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt102_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt104_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt106_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt108_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt10_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt110_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt112_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt114_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt116_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt118_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][12]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt128_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt12_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt130_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt132_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt134_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt136_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt138_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt140_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt142_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt144_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt146_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt148_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt14_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt150_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][11]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt160_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt162_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt164_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt166_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt168_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt16_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt170_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt172_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[9][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt174_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[8][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt176_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[7][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt178_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt180_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt182_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][10]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt18_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[6][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt192_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt194_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt196_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt198_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt200_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt202_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][9]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt204_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt206_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt208_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt20_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[5][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt210_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt212_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt214_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][8]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt216_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt218_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt220_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt222_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt224_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt226_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][7]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt228_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt22_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[4][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt230_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt232_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt234_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt236_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt238_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][6]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt240_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt242_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt244_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt246_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt248_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt250_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][5]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt252_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt254_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt256_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt258_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt260_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt262_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][4]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt264_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt266_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt268_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt270_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt272_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt274_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][3]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt276_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt278_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt280_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt282_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt284_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt286_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][2]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt288_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt290_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt292_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt294_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt296_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[11][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt298_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][1]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[10][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt2_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][15]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt300_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][0]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[15][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt302_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][0]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[14][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt304_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][0]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[13][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt306_out is a gated clock net sourced by a combinational pin u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][0]_i_1/O, cell u_top_vga/u_redraw_board/u_generate_defuse_array/defuse_arr_hard_nxt_reg[12][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 276 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_vga_basys3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3674.141 ; gain = 192.430 ; free physical = 6316 ; free virtual = 16678
INFO: [Common 17-206] Exiting Vivado at Mon Aug 14 14:34:17 2023...
[Mon Aug 14 14:34:17 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:02:39 ; elapsed = 00:01:47 . Memory (MB): peak = 2715.805 ; gain = 0.000 ; free physical = 7868 ; free virtual = 18231
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 14 14:34:17 2023...
