<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p295" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_295{left:69px;top:1124px;}
#t2_295{left:650px;top:49px;letter-spacing:-0.3px;word-spacing:0.1px;}
#t3_295{left:777px;top:1124px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t4_295{left:823px;top:1124px;letter-spacing:0.1px;}
#t5_295{left:165px;top:168px;}
#t6_295{left:236px;top:168px;}
#t7_295{left:236px;top:185px;}
#t8_295{left:236px;top:202px;}
#t9_295{left:236px;top:218px;}
#ta_295{left:236px;top:235px;}
#tb_295{left:236px;top:252px;}
#tc_295{left:236px;top:269px;}
#td_295{left:236px;top:286px;}
#te_295{left:236px;top:306px;letter-spacing:-0.8px;}
#tf_295{left:236px;top:325px;letter-spacing:0.1px;}
#tg_295{left:251px;top:325px;letter-spacing:-0.2px;word-spacing:-1.3px;}
#th_295{left:251px;top:342px;letter-spacing:-0.3px;}
#ti_295{left:165px;top:367px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tj_295{left:103px;top:391px;letter-spacing:-0.1px;}
#tk_295{left:165px;top:391px;}
#tl_295{left:236px;top:391px;}
#tm_295{left:236px;top:408px;}
#tn_295{left:236px;top:425px;}
#to_295{left:236px;top:442px;}
#tp_295{left:236px;top:458px;}
#tq_295{left:236px;top:475px;}
#tr_295{left:236px;top:492px;}
#ts_295{left:236px;top:509px;}
#tt_295{left:236px;top:526px;}
#tu_295{left:236px;top:542px;}
#tv_295{left:236px;top:559px;}
#tw_295{left:236px;top:576px;}
#tx_295{left:236px;top:593px;}
#ty_295{left:236px;top:610px;}
#tz_295{left:236px;top:626px;}
#t10_295{left:236px;top:643px;}
#t11_295{left:236px;top:660px;}
#t12_295{left:165px;top:684px;}
#t13_295{left:236px;top:684px;}
#t14_295{left:236px;top:701px;}
#t15_295{left:165px;top:726px;letter-spacing:-0.1px;}
#t16_295{left:236px;top:726px;}
#t17_295{left:236px;top:743px;}
#t18_295{left:236px;top:759px;}
#t19_295{left:236px;top:776px;}
#t1a_295{left:236px;top:793px;word-spacing:-1.9px;}
#t1b_295{left:236px;top:810px;}
#t1c_295{left:236px;top:827px;}
#t1d_295{left:165px;top:851px;}
#t1e_295{left:236px;top:851px;}
#t1f_295{left:248px;top:102px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t1g_295{left:324px;top:102px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1h_295{left:84px;top:127px;word-spacing:0.2px;}
#t1i_295{left:98px;top:144px;letter-spacing:-0.1px;}
#t1j_295{left:375px;top:144px;word-spacing:0.2px;}

.s1_295{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_295{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_295{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s4_295{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_295{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel-Italic_2kok;
	color: rgb(0,0,0);
}

.s6_295{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s7_295{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts295" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel-Italic_2kok;
	src: url("fonts/NeoSansIntel-Italic_2kok.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg295Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg295" style="-webkit-user-select: none;"><object width="935" height="1210" data="295/295.svg" type="image/svg+xml" id="pdf295" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_295" class="t s1_295">CPUIDâ€”CPU Identification</div>
<div id="t2_295" class="t s2_295">INSTRUCTION SET REFERENCE, A-L</div>
<div id="t3_295" class="t s1_295">Vol. 2A</div>
<div id="t4_295" class="t s1_295">3-193</div>
<div id="t5_295" class="t s3_295">EDX</div>
<div id="t6_295" class="t s3_295">Bits 03 - 00: Number of C0* sub C-states supported using MWAIT.</div>
<div id="t7_295" class="t s3_295">Bits 07 - 04: Number of C1* sub C-states supported using MWAIT.</div>
<div id="t8_295" class="t s3_295">Bits 11 - 08: Number of C2* sub C-states supported using MWAIT.</div>
<div id="t9_295" class="t s3_295">Bits 15 - 12: Number of C3* sub C-states supported using MWAIT.</div>
<div id="ta_295" class="t s3_295">Bits 19 - 16: Number of C4* sub C-states supported using MWAIT.</div>
<div id="tb_295" class="t s3_295">Bits 23 - 20: Number of C5* sub C-states supported using MWAIT.</div>
<div id="tc_295" class="t s3_295">Bits 27 - 24: Number of C6* sub C-states supported using MWAIT.</div>
<div id="td_295" class="t s3_295">Bits 31 - 28: Number of C7* sub C-states supported using MWAIT.</div>
<div id="te_295" class="t s4_295">NOTE:</div>
<div id="tf_295" class="t s3_295">* </div>
<div id="tg_295" class="t s3_295">The definition of C0 through C7 states for MWAIT extension are processor-specific C-states, not ACPI C-</div>
<div id="th_295" class="t s3_295">states.</div>
<div id="ti_295" class="t s5_295">Thermal and Power Management Leaf </div>
<div id="tj_295" class="t s3_295">06H</div>
<div id="tk_295" class="t s3_295">EAX</div>
<div id="tl_295" class="t s3_295">Bit 00: Digital temperature sensor is supported if set.</div>
<div id="tm_295" class="t s3_295">Bit 01: Intel Turbo Boost Technology Available (see description of IA32_MISC_ENABLE[38]).</div>
<div id="tn_295" class="t s3_295">Bit 02: ARAT. APIC-Timer-always-running feature is supported if set.</div>
<div id="to_295" class="t s3_295">Bit 03: Reserved.</div>
<div id="tp_295" class="t s3_295">Bit 04: PLN. Power limit notification controls are supported if set.</div>
<div id="tq_295" class="t s3_295">Bit 05: ECMD. Clock modulation duty cycle extension is supported if set.</div>
<div id="tr_295" class="t s3_295">Bit 06: PTM. Package thermal management is supported if set.</div>
<div id="ts_295" class="t s3_295">Bit 07: HWP. HWP base registers (IA32_PM_ENABLE[bit 0], IA32_HWP_CAPABILITIES, </div>
<div id="tt_295" class="t s3_295">IA32_HWP_REQUEST, IA32_HWP_STATUS) are supported if set.</div>
<div id="tu_295" class="t s3_295">Bit 08: HWP_Notification. IA32_HWP_INTERRUPT MSR is supported if set.</div>
<div id="tv_295" class="t s3_295">Bit 09: HWP_Activity_Window. IA32_HWP_REQUEST[bits 41:32] is supported if set.</div>
<div id="tw_295" class="t s3_295">Bit 10: HWP_Energy_Performance_Preference. IA32_HWP_REQUEST[bits 31:24] is supported if set.</div>
<div id="tx_295" class="t s3_295">Bit 11: HWP_Package_Level_Request. IA32_HWP_REQUEST_PKG MSR is supported if set.</div>
<div id="ty_295" class="t s3_295">Bit 12: Reserved.</div>
<div id="tz_295" class="t s3_295">Bit 13: HDC. HDC base registers IA32_PKG_HDC_CTL, IA32_PM_CTL1, IA32_THREAD_STALL MSRs are </div>
<div id="t10_295" class="t s3_295">supported if set.</div>
<div id="t11_295" class="t s3_295">Bits 31 - 15: Reserved.</div>
<div id="t12_295" class="t s3_295">EBX</div>
<div id="t13_295" class="t s3_295">Bits 03 - 00: Number of Interrupt Thresholds in Digital Thermal Sensor.</div>
<div id="t14_295" class="t s3_295">Bits 31 - 04: Reserved. </div>
<div id="t15_295" class="t s3_295">ECX</div>
<div id="t16_295" class="t s3_295">Bit 00: Hardware Coordination Feedback Capability (Presence of IA32_MPERF and IA32_APERF). The </div>
<div id="t17_295" class="t s3_295">capability to provide a measure of delivered processor performance (since last reset of the counters), as </div>
<div id="t18_295" class="t s3_295">a percentage of the expected processor performance when running at the TSC frequency.</div>
<div id="t19_295" class="t s3_295">Bits 02 - 01: Reserved = 0.</div>
<div id="t1a_295" class="t s3_295">Bit 03: The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set </div>
<div id="t1b_295" class="t s3_295">and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H).</div>
<div id="t1c_295" class="t s3_295">Bits 31 - 04: Reserved = 0.</div>
<div id="t1d_295" class="t s3_295">EDX</div>
<div id="t1e_295" class="t s3_295">Reserved = 0.</div>
<div id="t1f_295" class="t s6_295">Table 3-8. </div>
<div id="t1g_295" class="t s6_295">Information Returned by CPUID Instruction (Contd.)</div>
<div id="t1h_295" class="t s7_295">Initial EAX </div>
<div id="t1i_295" class="t s7_295">Value</div>
<div id="t1j_295" class="t s7_295">Information Provided about the Processor</div>

<!-- End text definitions -->


</div>
</body>
</html>
