xcharalloc DUM,jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|sub|rsp|8|	|call|const_5|	|nop|	|nop|word|ptr|cs:rax|+|rax|	|jmp|const_0|	|jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|CONS|<Bool|__eq__|ret_0|const_6|>	|<Bool|__ne__|reg_rdi|const_6|>	|<Bool|__ne__|Extract|63|63|__mul__|ZeroExt|64|reg_rdi|ZeroExt|64|reg_rsi|0|>	|<Bool|__eq__|ret_1|const_6|>	|<Bool|__ne__|__mul__|reg_rdi|reg_rsi|const_6|>	|<Bool|__ne__|Extract|63|63|__mul__|ZeroExt|64|__mul__|reg_rdi|reg_rsi|ZeroExt|64|reg_rsi|0|>	,DUM
xcharalloc DUM,jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|sub|rsp|8|	|call|const_5|	|nop|	|nop|word|ptr|cs:rax|+|rax|	|jmp|const_0|	|jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|CONS|<Bool|__eq__|ret_0|const_6|>	|<Bool|__ne__|reg_rdi|const_6|>	|<Bool|__ne__|Extract|63|63|__mul__|ZeroExt|64|reg_rdi|ZeroExt|64|reg_rsi|0|>	|<Bool|__eq__|ret_1|const_6|>	|<Bool|__ne__|__mul__|reg_rdi|reg_rsi|const_6|>	|<Bool|__eq__|Extract|63|63|__mul__|ZeroExt|64|__mul__|reg_rdi|reg_rsi|ZeroExt|64|reg_rsi|0|>	,DUM
xcharalloc DUM,jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|sub|rsp|8|	|call|const_5|	|nop|	|nop|word|ptr|cs:rax|+|rax|	|jmp|const_0|	|jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|pop|rbx|	|ret|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|sub|rsp|8|	|call|const_5|	|CONS|<Bool|__eq__|ret_0|const_6|>	|<Bool|__ne__|reg_rdi|const_6|>	|<Bool|__ne__|Extract|63|63|__mul__|ZeroExt|64|reg_rdi|ZeroExt|64|reg_rsi|0|>	|<Bool|__ne__|ret_1|const_6|>	|<Bool|__ne__|Extract|63|63|__mul__|ZeroExt|64|__mul__|reg_rdi|reg_rsi|ZeroExt|64|reg_rsi|0|>	,DUM
xcharalloc DUM,jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|sub|rsp|8|	|call|const_5|	|nop|	|nop|word|ptr|cs:rax|+|rax|	|jmp|const_0|	|jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|pop|rbx|	|ret|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|movzx|eax|al|	|test|rax|rax|	|jne|const_3|	|CONS|<Bool|__eq__|ret_0|const_6|>	|<Bool|__ne__|reg_rdi|const_6|>	|<Bool|__ne__|Extract|63|63|__mul__|ZeroExt|64|reg_rdi|ZeroExt|64|reg_rsi|0|>	|<Bool|__ne__|ret_1|const_6|>	|<Bool|__eq__|Extract|63|63|__mul__|ZeroExt|64|__mul__|reg_rdi|reg_rsi|ZeroExt|64|reg_rsi|0|>	|<Bool|__eq__|ZeroExt|56|Concat|0|If|__eq__|__rshift__|__mul__|reg_rdi|reg_rsi|reg_rsi|const_7|const_6|0|1|const_6|>	,DUM
xcharalloc DUM,jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|movzx|eax|al|	|test|rax|rax|	|jne|const_3|	|jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|sub|rsp|8|	|call|const_5|	|CONS|<Bool|__eq__|ret_0|const_6|>	|<Bool|__ne__|reg_rdi|const_6|>	|<Bool|__eq__|Extract|63|63|__mul__|ZeroExt|64|reg_rdi|ZeroExt|64|reg_rsi|0|>	|<Bool|__eq__|ZeroExt|56|Concat|0|If|__eq__|__rshift__|__mul__|reg_rdi|reg_rsi|const_7|const_6|0|1|const_6|>	|<Bool|__eq__|ret_2|const_6|>	|<Bool|__ne__|__mul__|reg_rdi|reg_rsi|const_6|>	|<Bool|__ne__|Extract|63|63|__mul__|ZeroExt|64|__mul__|reg_rdi|reg_rsi|ZeroExt|64|reg_rsi|0|>	,DUM
xcharalloc DUM,jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|movzx|eax|al|	|test|rax|rax|	|jne|const_3|	|jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|movzx|eax|al|	|test|rax|rax|	|jne|const_3|	|CONS|<Bool|__eq__|ret_0|const_6|>	|<Bool|__ne__|reg_rdi|const_6|>	|<Bool|__eq__|Extract|63|63|__mul__|ZeroExt|64|reg_rdi|ZeroExt|64|reg_rsi|0|>	|<Bool|__eq__|ZeroExt|56|Concat|0|If|__eq__|__rshift__|__mul__|reg_rdi|reg_rsi|const_7|const_6|0|1|const_6|>	|<Bool|__eq__|ret_2|const_6|>	|<Bool|__ne__|__mul__|reg_rdi|reg_rsi|const_6|>	|<Bool|__eq__|Extract|63|63|__mul__|ZeroExt|64|__mul__|reg_rdi|reg_rsi|ZeroExt|64|reg_rsi|0|>	|<Bool|__eq__|ZeroExt|56|Concat|0|If|__eq__|__rshift__|__mul__|reg_rdi|reg_rsi|reg_rsi|const_7|const_6|0|1|const_6|>	,DUM
xcharalloc DUM,jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|pop|rbx|	|ret|	|CONS|<Bool|__ne__|ret_0|const_6|>	,DUM
xcharalloc DUM,jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|pop|rbx|	|ret|	|CONS|<Bool|__eq__|ret_0|const_6|>	|<Bool|__eq__|reg_rdi|const_6|>	,DUM
xcharalloc DUM,jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|movzx|eax|al|	|test|rax|rax|	|jne|const_3|	|jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|pop|rbx|	|ret|	|CONS|<Bool|__eq__|ret_0|const_6|>	|<Bool|Not|__eq__|reg_rdi|const_6|>	|<Bool|__eq__|Extract|63|63|__mul__|Concat|const_6|reg_rdi|Concat|const_6|reg_rsi|0|>	|<Bool|__eq__|__rshift__|__mul__|reg_rdi|reg_rsi|const_7|const_6|>	|<Bool|Not|__eq__|ret_2|const_6|>	,DUM
xcharalloc DUM,jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|call|const_5|	|nop|word|ptr|rax|+|rax|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|mov|rax|rdi|	|mul|rsi|	|mov|rdi|rax|	|seto|al|	|test|rdi|rdi|	|js|const_3|	|movzx|eax|al|	|test|rax|rax|	|jne|const_3|	|jmp|const_0|	|push|rbx|	|mov|rbx|rdi|	|call|const_2|	|test|rax|rax|	|jne|const_4|	|test|rbx|rbx|	|jne|const_1|	|pop|rbx|	|ret|	|CONS|<Bool|__eq__|ret_0|const_6|>	|<Bool|Not|__eq__|reg_rdi|const_6|>	|<Bool|__eq__|Extract|63|63|__mul__|Concat|const_6|reg_rdi|Concat|const_6|reg_rsi|0|>	|<Bool|__eq__|__mul__|reg_rdi|reg_rsi|const_6|>	|<Bool|__eq__|ret_2|const_6|>	,DUM
