0a1,81
> //////////////////////////////////////////////////////////////////////
> ////                                                              ////
> ////  uart_debug_if.v                                             ////
> ////                                                              ////
> ////                                                              ////
> ////  This file is part of the "UART 16550 compatible" project    ////
> ////  http://www.opencores.org/cores/uart16550/                   ////
> ////                                                              ////
> ////  Documentation related to this project:                      ////
> ////  - http://www.opencores.org/cores/uart16550/                 ////
> ////                                                              ////
> ////  Projects compatibility:                                     ////
> ////  - WISHBONE                                                  ////
> ////  RS232 Protocol                                              ////
> ////  16550D uart (mostly supported)                              ////
> ////                                                              ////
> ////  Overview (main Features):                                   ////
> ////  UART core debug interface.                                  ////
> ////                                                              ////
> ////  Author(s):                                                  ////
> ////      - gorban@opencores.org                                  ////
> ////      - Jacob Gorban                                          ////
> ////                                                              ////
> ////  Created:        2001/12/02                                  ////
> ////                  (See log for the revision history)          ////
> ////                                                              ////
> //////////////////////////////////////////////////////////////////////
> ////                                                              ////
> //// Copyright (C) 2000, 2001 Authors                             ////
> ////                                                              ////
> //// This source file may be used and distributed without         ////
> //// restriction provided that this copyright statement is not    ////
> //// removed from the file and that any derivative work contains  ////
> //// the original copyright notice and the associated disclaimer. ////
> ////                                                              ////
> //// This source file is free software; you can redistribute it   ////
> //// and/or modify it under the terms of the GNU Lesser General   ////
> //// Public License as published by the Free Software Foundation; ////
> //// either version 2.1 of the License, or (at your option) any   ////
> //// later version.                                               ////
> ////                                                              ////
> //// This source is distributed in the hope that it will be       ////
> //// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
> //// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
> //// PURPOSE.  See the GNU Lesser General Public License for more ////
> //// details.                                                     ////
> ////                                                              ////
> //// You should have received a copy of the GNU Lesser General    ////
> //// Public License along with this source; if not, download it   ////
> //// from http://www.opencores.org/lgpl.shtml                     ////
> ////                                                              ////
> //////////////////////////////////////////////////////////////////////
> //
> // CVS Revision History
> //
> // $Log: not supported by cvs2svn $
> // Revision 1.4  2002/07/22 23:02:23  gorban
> // Bug Fixes:
> //  * Possible loss of sync and bad reception of stop bit on slow baud rates fixed.
> //   Problem reported by Kenny.Tung.
> //  * Bad (or lack of ) loopback handling fixed. Reported by Cherry Withers.
> //
> // Improvements:
> //  * Made FIFO's as general inferrable memory where possible.
> //  So on FPGA they should be inferred as RAM (Distributed RAM on Xilinx).
> //  This saves about 1/3 of the Slice count and reduces P&R and synthesis times.
> //
> //  * Added optional baudrate output (baud_o).
> //  This is identical to BAUDOUT* signal on 16550 chip.
> //  It outputs 16xbit_clock_rate - the divided clock.
> //  It's disabled by default. Define UART_HAS_BAUDRATE_OUTPUT to use.
> //
> // Revision 1.3  2001/12/19 08:40:03  mohor
> // Warnings fixed (unused signals removed).
> //
> // Revision 1.2  2001/12/12 22:17:30  gorban
> // some synthesis bugs fixed
> //
> // Revision 1.1  2001/12/04 21:14:16  gorban
> // committed the debug interface file
> //
1a83,83
> // synopsys translate_off
2,83d82
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
< 
84a85,85
> // synopsys translate_on
85,85d84
< 
89,89c89,89
< module uart_debug_if (
---
> module uart_debug_if (/*AUTOARG*/
89a90,90
> // Outputs
90,90d89
< 
91a92,92
> // Inputs
92,92d91
< 
100a101,101
> input [1:0] 							fcr;  /// bits 7 and 6 of fcr. Other bits are ignored
101,101d100
< input [1:0] fcr;
115,115c115,115
< always @(fcr or ier or iir or lcr or lsr or mcr or msr
---
> always @(/*AUTOSENSE*/fcr or ier or iir or lcr or lsr or mcr or msr
117a118,118
> 		                      // 8 + 8 + 4 + 4 + 8
118,118d117
< 
119a120,120
> 		               // 5 + 2 + 5 + 4 + 5 + 3
120,120d119
< 
122a123,123
> 	endcase // case(wb_adr_i)
123,123d122
<  endcase
124a125,125
> endmodule // uart_debug_if
125,125d124
< endmodule
