Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne15.ecn.purdue.edu, pid 7674
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/ns_s_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/ns_s_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d40c630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d4146a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d41c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d4276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d42f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3b96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3c16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3ca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3d46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3dc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3e66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3ee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d38a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d39d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d33f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3526a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d35c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3646a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d36e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2f76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3006a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d30a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d31c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d3246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d32e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2b66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2bf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2c86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2d26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2db6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2e46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2ed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2766a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d29b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2a46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2366a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d23f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2486a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d25a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2646a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d26d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d1f66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d1ff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2086a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d21a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d22c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d2346a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d1bd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f577d1c66a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1d1390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1d1dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1da860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1e22e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1e2d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1eb7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1f4240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1f4c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d17d710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d186198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d186be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d18e668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1970f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d197b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1a05c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1aa048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1aaa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1b3518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1b3f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d13c9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d144470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d144eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d14d940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1563c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d156e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d15f898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d169320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d169d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1727f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0fb278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0fbcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d104748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d10d1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d10dc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1166a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d11f128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d11fb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d1285f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d131080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d131ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0ba550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0baf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0c4a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0cd4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0cdef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0d5978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0de400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0dee48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0e88d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0f0358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0f0da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d079828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0812b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d081cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d08b780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d094208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d094c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d09c6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577e153080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577e153b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d0ac5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d036048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d036a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f577d03f518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d03fe48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d0460b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d0462e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d046518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d046748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d046978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d046ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d046dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d053048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d053278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d0534a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d0536d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d053908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d053b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d053d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f577d053f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f577d005eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f577d00e518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41178364385500 because a thread reached the max instruction count
