/**************************************************************************
**
** Version: @(#)regtc23x_adas.xml	1.1 14/02/13
** Generated by @(#)XmlSfrfilePrinter.java	1.48 13/06/07
** 
** This file contains all SFR and BIT names and on-chip register definitions
** It is based on the following document(s):
** - mira/tc23xadas_um_sfrs_MCSFR.xml (UM_V1.0p1)
** 
** Copyright 2002-2014 Altium BV
**
**************************************************************************/
#ifndef _REGTC23X_ADAS_H
#define _REGTC23X_ADAS_H

/* Core Base */
#define core_base	0xf881	/* The base address off the memory for the CSFR's */

/* Core Special Function Registers (CSFR). Macros, such as TASK_ASI, that expand to a 16-bit number do not directly represent a memory address.
   They are intended to be used with the intrinsic functions __mfcr(...) and __mtcr(...). */
#define TASK_ASI	0x8004	/* CPUn Task Address Space Identifier Register */
#define PMA0	0x8100	/* Data Access CacheabilityRegister */
#define PMA1	0x8104	/* Code Access CacheabilityRegister */
#define PMA2	0x8108	/* Peripheral Space Identifier register */
#define SMACON	0x900c	/* SIST Mode Access Control Register */
#define DIEAR	0x9020	/* Data Integrity Error Address Register */
#define DIETR	0x9024	/* Data Integrity Error Trap Register */
#define PCON1	0x9204	/* Program Control 1 */
#define PCON2	0x9208	/* Program Control 2 */
#define PCON0	0x920c	/* Program Control 0 */
#define PSTR	0x9200	/* Program Synchronous Trap Register */
#define DCON0	0x9040	/* Data Memory Control Register */
#define DCON2	0x9000	/* Data Control Register 2 */
#define DSTR	0x9010	/* Data Synchronous Trap Register */
#define DATR	0x9018	/* Data Asynchronous Trap Register */
#define DEADD	0x901c	/* Data Error Address Register */
#define PIEAR	0x9210	/* Program Integrity Error Address Register */
#define PIETR	0x9214	/* Program Integrity Error Trap Register */
#define COMPAT	0x9400	/* Compatibility Control Register */
#define FPU_TRAP_CON	0xa000	/* CPUn Trap Control Register */
#define FPU_TRAP_PC	0xa004	/* CPUn Trapping Instruction Program Counter Register */
#define FPU_TRAP_OPC	0xa008	/* CPUn Trapping Instruction Opcode Register */
#define FPU_TRAP_SRC1	0xa010	/* CPUn Trapping Instruction Operand Register */
#define FPU_TRAP_SRC2	0xa014	/* CPUn Trapping Instruction Operand Register */
#define FPU_TRAP_SRC3	0xa018	/* Trapping Instruction Operand Register */
#define DPR0_L	0xc000	/* CPUn Data Protection Range 0, Lower Bound Register */
#define DPR1_L	0xc008	/* CPUn Data Protection Range 1, Lower Bound Register */
#define DPR2_L	0xc010	/* CPUn Data Protection Range 2, Lower Bound Register */
#define DPR3_L	0xc018	/* CPUn Data Protection Range 3, Lower Bound Register */
#define DPR4_L	0xc020	/* CPUn Data Protection Range 4, Lower Bound Register */
#define DPR5_L	0xc028	/* CPUn Data Protection Range 5, Lower Bound Register */
#define DPR6_L	0xc030	/* CPUn Data Protection Range 6, Lower Bound Register */
#define DPR7_L	0xc038	/* CPUn Data Protection Range 7, Lower Bound Register */
#define DPR8_L	0xc040	/* CPUn Data Protection Range 8, Lower Bound Register */
#define DPR9_L	0xc048	/* CPUn Data Protection Range 9, Lower Bound Register */
#define DPR10_L	0xc050	/* CPUn Data Protection Range 10, Lower Bound Register */
#define DPR11_L	0xc058	/* CPUn Data Protection Range 11, Lower Bound Register */
#define DPR12_L	0xc060	/* CPUn Data Protection Range 12, Lower Bound Register */
#define DPR13_L	0xc068	/* CPUn Data Protection Range 13, Lower Bound Register */
#define DPR14_L	0xc070	/* CPUn Data Protection Range 14, Lower Bound Register */
#define DPR15_L	0xc078	/* CPUn Data Protection Range 15, Lower Bound Register */
#define DPR0_U	0xc004	/* CPUn Data Protection Range 0, Upper Bound Register */
#define DPR1_U	0xc00c	/* CPUn Data Protection Range 1, Upper Bound Register */
#define DPR2_U	0xc014	/* CPUn Data Protection Range 2, Upper Bound Register */
#define DPR3_U	0xc01c	/* CPUn Data Protection Range 3, Upper Bound Register */
#define DPR4_U	0xc024	/* CPUn Data Protection Range 4, Upper Bound Register */
#define DPR5_U	0xc02c	/* CPUn Data Protection Range 5, Upper Bound Register */
#define DPR6_U	0xc034	/* CPUn Data Protection Range 6, Upper Bound Register */
#define DPR7_U	0xc03c	/* CPUn Data Protection Range 7, Upper Bound Register */
#define DPR8_U	0xc044	/* CPUn Data Protection Range 8, Upper Bound Register */
#define DPR9_U	0xc04c	/* CPUn Data Protection Range 9, Upper Bound Register */
#define DPR10_U	0xc054	/* CPUn Data Protection Range 10, Upper Bound Register */
#define DPR11_U	0xc05c	/* CPUn Data Protection Range 11, Upper Bound Register */
#define DPR12_U	0xc064	/* CPUn Data Protection Range 12, Upper Bound Register */
#define DPR13_U	0xc06c	/* CPUn Data Protection Range 13, Upper Bound Register */
#define DPR14_U	0xc074	/* CPUn Data Protection Range 14, Upper Bound Register */
#define DPR15_U	0xc07c	/* CPUn Data Protection Range 15, Upper Bound Register */
#define CPR0_L	0xd000	/* CPUnCode Protection Range 0 Lower Bound Register */
#define CPR1_L	0xd008	/* CPUnCode Protection Range 1 Lower Bound Register */
#define CPR2_L	0xd010	/* CPUnCode Protection Range 2 Lower Bound Register */
#define CPR3_L	0xd018	/* CPUnCode Protection Range 3 Lower Bound Register */
#define CPR4_L	0xd020	/* CPUnCode Protection Range 4 Lower Bound Register */
#define CPR5_L	0xd028	/* CPUnCode Protection Range 5 Lower Bound Register */
#define CPR6_L	0xd030	/* CPUnCode Protection Range 6 Lower Bound Register */
#define CPR7_L	0xd038	/* CPUnCode Protection Range 7 Lower Bound Register */
#define CPR0_U	0xd004	/* CPUn Code Protection Range 0 Upper Bound Register */
#define CPR1_U	0xd00c	/* CPUn Code Protection Range 1 Upper Bound Register */
#define CPR2_U	0xd014	/* CPUn Code Protection Range 2 Upper Bound Register */
#define CPR3_U	0xd01c	/* CPUn Code Protection Range 3 Upper Bound Register */
#define CPR4_U	0xd024	/* CPUn Code Protection Range 4 Upper Bound Register */
#define CPR5_U	0xd02c	/* CPUn Code Protection Range 5 Upper Bound Register */
#define CPR6_U	0xd034	/* CPUn Code Protection Range 6 Upper Bound Register */
#define CPR7_U	0xd03c	/* CPUn Code Protection Range 7 Upper Bound Register */
#define DPRE_0	0xe010	/* CPUn Data Protection Read Enable Register Set 0 */
#define DPRE_1	0xe014	/* CPUn Data Protection Read Enable Register Set 1 */
#define DPRE_2	0xe018	/* CPUn Data Protection Read Enable Register Set 2 */
#define DPRE_3	0xe01c	/* CPUn Data Protection Read Enable Register Set 3 */
#define DPWE_0	0xe020	/* CPUn Data Protection Write Enable Register Set 0 */
#define DPWE_1	0xe024	/* CPUn Data Protection Write Enable Register Set 1 */
#define DPWE_2	0xe028	/* CPUn Data Protection Write Enable Register Set 2 */
#define DPWE_3	0xe02c	/* CPUn Data Protection Write Enable Register Set 3 */
#define CPXE_0	0xe000	/* CPUn Code Protection Execute Enable Register Set 0 */
#define CPXE_1	0xe004	/* CPUn Code Protection Execute Enable Register Set 1 */
#define CPXE_2	0xe008	/* CPUn Code Protection Execute Enable Register Set 2 */
#define CPXE_3	0xe00c	/* CPUn Code Protection Execute Enable Register Set 3 */
#define TPS_TIMER0	0xe404	/* CPUn Temporal Protection System Timer Register 0 */
#define TPS_TIMER1	0xe408	/* CPUn Temporal Protection System Timer Register 0 */
#define TPS_TIMER2	0xe40c	/* CPUn Temporal Protection System Timer Register 0 */
#define TPS_CON	0xe400	/* CPUn Temporal Protection System Control Register */
#define DBGSR	0xfd00	/* Debug Status Register */
#define EXEVT	0xfd08	/* External Event Register */
#define CREVT	0xfd0c	/* Core Register Access Event */
#define SWEVT	0xfd10	/* Software Debug Event */
#define TR0EVT	0xf000	/* Trigger Event 0 */
#define TR1EVT	0xf008	/* Trigger Event 1 */
#define TR2EVT	0xf010	/* Trigger Event 2 */
#define TR3EVT	0xf018	/* Trigger Event 3 */
#define TR4EVT	0xf020	/* Trigger Event 4 */
#define TR5EVT	0xf028	/* Trigger Event 5 */
#define TR6EVT	0xf030	/* Trigger Event 6 */
#define TR7EVT	0xf038	/* Trigger Event 7 */
#define TR0ADR	0xf004	/* Trigger Address 0 */
#define TR1ADR	0xf00c	/* Trigger Address 1 */
#define TR2ADR	0xf014	/* Trigger Address 2 */
#define TR3ADR	0xf01c	/* Trigger Address 3 */
#define TR4ADR	0xf024	/* Trigger Address 4 */
#define TR5ADR	0xf02c	/* Trigger Address 5 */
#define TR6ADR	0xf034	/* Trigger Address 6 */
#define TR7ADR	0xf03c	/* Trigger Address 7 */
#define TRIG_ACC	0xfd30	/* CPUn Trigger Address x */
#define DMS	0xfd40	/* CPUn Debug Monitor Start Address */
#define DCX	0xfd44	/* CPUn Debug Context Save Area Pointer */
#define DBGTCR	0xfd48	/* Debug Trap Control Register */
#define CCTRL	0xfc00	/* Counter Control */
#define CCNT	0xfc04	/* CPU Clock Cycle Count */
#define ICNT	0xfc08	/* Instruction Count */
#define M1CNT	0xfc0c	/* Multi-Count Register 1 */
#define M2CNT	0xfc10	/* Multi-Count Register 2 */
#define M3CNT	0xfc14	/* Multi-Count Register 3 */
#define PCXI	0xfe00	/* Previous Context Information Register */
#define PSW	0xfe04	/* Program Status Word */
#define PC	0xfe08	/* Program Counter */
#define SYSCON	0xfe14	/* System Configuration Register */
#define CORE_ID	0xfe1c	/* CPUn Core Identification Register */
#define CPU_ID	0xfe18	/* CPUn Identification Register TC1.6P */
#define CUS_ID	0xfe50	/* CPUn Customer ID register */
#define BIV	0xfe20	/* Base Interrupt Vector Table Pointer */
#define BTV	0xfe24	/* Base Trap Vector Table Pointer */
#define ISP	0xfe28	/* Interrupt Stack Pointer */
#define ICR	0xfe2c	/* Interrupt Control Register */
#define FCX	0xfe38	/* Free CSA List Head Pointer */
#define LCX	0xfe3c	/* Free CSA List Limit Pointer */
#define SEGEN	0x1030	/* SRI Error Generation Register */

/* SPROT */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 EN             : 32;	/* Access Enable for Master TAG ID n (n= 0-31) */
	} B;
	int I;
	unsigned int U;

} CPU0_SPROT_ACCENA_type;
#define CPU0_SPROT_ACCENA	(*( CPU0_SPROT_ACCENA_type *) 0xf880e100u)	/* CPU0 Safety Protection Register Access Enable Register A */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 RES            : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} CPU0_SPROT_ACCENB_type;
#define CPU0_SPROT_ACCENB	(*( CPU0_SPROT_ACCENB_type *) 0xf880e104u)	/* CPU0 Safety Protection Region Access Enable Register B */
#define CPU0_SPROT_RGNACCENB0	(*( CPU0_SPROT_ACCENB_type *) 0xf880e00cu)	/* CPU0 Safety Protection Region Access Enable Register B */
#define CPU0_SPROT_RGNACCENB1	(*( CPU0_SPROT_ACCENB_type *) 0xf880e01cu)	/* CPU0 Safety Protection Region Access Enable Register B */
#define CPU0_SPROT_RGNACCENB2	(*( CPU0_SPROT_ACCENB_type *) 0xf880e02cu)	/* CPU0 Safety Protection Region Access Enable Register B */
#define CPU0_SPROT_RGNACCENB3	(*( CPU0_SPROT_ACCENB_type *) 0xf880e03cu)	/* CPU0 Safety Protection Region Access Enable Register B */
#define CPU0_SPROT_RGNACCENB4	(*( CPU0_SPROT_ACCENB_type *) 0xf880e04cu)	/* CPU0 Safety Protection Region Access Enable Register B */
#define CPU0_SPROT_RGNACCENB5	(*( CPU0_SPROT_ACCENB_type *) 0xf880e05cu)	/* CPU0 Safety Protection Region Access Enable Register B */
#define CPU0_SPROT_RGNACCENB6	(*( CPU0_SPROT_ACCENB_type *) 0xf880e06cu)	/* CPU0 Safety Protection Region Access Enable Register B */
#define CPU0_SPROT_RGNACCENB7	(*( CPU0_SPROT_ACCENB_type *) 0xf880e07cu)	/* CPU0 Safety Protection Region Access Enable Register B */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 EN             : 32;	/* Access Enable for Master TAG ID n (n = 0-31) */
	} B;
	int I;
	unsigned int U;

} CPU0_SPROT_RGNACCENA0_type;
#define CPU0_SPROT_RGNACCENA0	(*( CPU0_SPROT_RGNACCENA0_type *) 0xf880e008u)	/* CPU0 Safety Protection Region Access Enable Register A */
#define CPU0_SPROT_RGNACCENA1	(*( CPU0_SPROT_RGNACCENA0_type *) 0xf880e018u)	/* CPU0 Safety Protection Region Access Enable Register A */
#define CPU0_SPROT_RGNACCENA2	(*( CPU0_SPROT_RGNACCENA0_type *) 0xf880e028u)	/* CPU0 Safety Protection Region Access Enable Register A */
#define CPU0_SPROT_RGNACCENA3	(*( CPU0_SPROT_RGNACCENA0_type *) 0xf880e038u)	/* CPU0 Safety Protection Region Access Enable Register A */
#define CPU0_SPROT_RGNACCENA4	(*( CPU0_SPROT_RGNACCENA0_type *) 0xf880e048u)	/* CPU0 Safety Protection Region Access Enable Register A */
#define CPU0_SPROT_RGNACCENA5	(*( CPU0_SPROT_RGNACCENA0_type *) 0xf880e058u)	/* CPU0 Safety Protection Region Access Enable Register A */
#define CPU0_SPROT_RGNACCENA6	(*( CPU0_SPROT_RGNACCENA0_type *) 0xf880e068u)	/* CPU0 Safety Protection Region Access Enable Register A */
#define CPU0_SPROT_RGNACCENA7	(*( CPU0_SPROT_RGNACCENA0_type *) 0xf880e078u)	/* CPU0 Safety Protection Region Access Enable Register A */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 RES            : 5;	/* Reserved */
		unsigned __sfrbit32 ADDR           : 27;	/* Region Lower Address */
	} B;
	int I;
	unsigned int U;

} CPU0_SPROT_RGNLA0_type;
#define CPU0_SPROT_RGNLA0	(*( CPU0_SPROT_RGNLA0_type *) 0xf880e000u)	/* CPU0_Safety Protection Region Lower Address Register */
#define CPU0_SPROT_RGNLA1	(*( CPU0_SPROT_RGNLA0_type *) 0xf880e010u)	/* CPU0_Safety Protection Region Lower Address Register */
#define CPU0_SPROT_RGNLA2	(*( CPU0_SPROT_RGNLA0_type *) 0xf880e020u)	/* CPU0_Safety Protection Region Lower Address Register */
#define CPU0_SPROT_RGNLA3	(*( CPU0_SPROT_RGNLA0_type *) 0xf880e030u)	/* CPU0_Safety Protection Region Lower Address Register */
#define CPU0_SPROT_RGNLA4	(*( CPU0_SPROT_RGNLA0_type *) 0xf880e040u)	/* CPU0_Safety Protection Region Lower Address Register */
#define CPU0_SPROT_RGNLA5	(*( CPU0_SPROT_RGNLA0_type *) 0xf880e050u)	/* CPU0_Safety Protection Region Lower Address Register */
#define CPU0_SPROT_RGNLA6	(*( CPU0_SPROT_RGNLA0_type *) 0xf880e060u)	/* CPU0_Safety Protection Region Lower Address Register */
#define CPU0_SPROT_RGNLA7	(*( CPU0_SPROT_RGNLA0_type *) 0xf880e070u)	/* CPU0_Safety Protection Region Lower Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 RES            : 5;	/* Reserved */
		unsigned __sfrbit32 ADDR           : 27;	/* Region Upper Address */
	} B;
	int I;
	unsigned int U;

} CPU0_SPROT_RGNUA0_type;
#define CPU0_SPROT_RGNUA0	(*( CPU0_SPROT_RGNUA0_type *) 0xf880e004u)	/* CPU0 Safety protection Region Upper Address Register */
#define CPU0_SPROT_RGNUA1	(*( CPU0_SPROT_RGNUA0_type *) 0xf880e014u)	/* CPU0 Safety protection Region Upper Address Register */
#define CPU0_SPROT_RGNUA2	(*( CPU0_SPROT_RGNUA0_type *) 0xf880e024u)	/* CPU0 Safety protection Region Upper Address Register */
#define CPU0_SPROT_RGNUA3	(*( CPU0_SPROT_RGNUA0_type *) 0xf880e034u)	/* CPU0 Safety protection Region Upper Address Register */
#define CPU0_SPROT_RGNUA4	(*( CPU0_SPROT_RGNUA0_type *) 0xf880e044u)	/* CPU0 Safety protection Region Upper Address Register */
#define CPU0_SPROT_RGNUA5	(*( CPU0_SPROT_RGNUA0_type *) 0xf880e054u)	/* CPU0 Safety protection Region Upper Address Register */
#define CPU0_SPROT_RGNUA6	(*( CPU0_SPROT_RGNUA0_type *) 0xf880e064u)	/* CPU0 Safety protection Region Upper Address Register */
#define CPU0_SPROT_RGNUA7	(*( CPU0_SPROT_RGNUA0_type *) 0xf880e074u)	/* CPU0 Safety protection Region Upper Address Register */


/* BUS */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} SBCU_ACCEN0_type;
#define SBCU_ACCEN0	(*( SBCU_ACCEN0_type *) 0xf00300fcu)	/* Access Enable Register 0 */
#define XBAR_ACCEN0	(*( SBCU_ACCEN0_type *) 0xf87004fcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} SBCU_ACCEN1_type;
#define SBCU_ACCEN1	(*( SBCU_ACCEN1_type *) 0xf00300f8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int TOUT           : 16;	/* SBCU Bus Time-Out Value */
		unsigned int DBG            : 1;	/* SBCU Debug Trace Enable */
		unsigned int                : 2;
		/* const */ unsigned int ONE            : 1;	/* Reserved */
		unsigned int                : 4;
		unsigned int SPC            : 8;	/* Starvation Period Control */
	} B;
	int I;
	unsigned int U;

} SBCU_CON_type;
#define SBCU_CON	(*( SBCU_CON_type *) 0xf0030010u)	/* SBCU Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADR1           : 32;	/* Debug Trigger Address 1 */
	} B;
	int I;
	unsigned int U;

} SBCU_DBADR1_type;
#define SBCU_DBADR1	(*( SBCU_DBADR1_type *) 0xf0030038u)	/* SBCU Debug Address 1 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADR2           : 32;	/* Debug Trigger Address 2 */
	} B;
	int I;
	unsigned int U;

} SBCU_DBADR2_type;
#define SBCU_DBADR2	(*( SBCU_DBADR2_type *) 0xf003003cu)	/* SBCU Debug Address 2 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIADR         : 32;	/* FPI Bus Address Status */
	} B;
	int I;
	unsigned int U;

} SBCU_DBADRT_type;
#define SBCU_DBADRT	(*( SBCU_DBADRT_type *) 0xf0030048u)	/* SBCU Debug Trapped Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int OPC            : 4;	/* Opcode for Signal Status Debug Trigger */
		unsigned int SVM            : 1;	/* SVM Signal for Status Debug Trigger */
		unsigned int                : 3;
		unsigned int WR             : 1;	/* Write Signal for Status Debug Trigger */
		unsigned int                : 3;
		unsigned int RD             : 1;	/* Write Signal for Status Debug Trigger */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SBCU_DBBOS_type;
#define SBCU_DBBOS	(*( SBCU_DBBOS_type *) 0xf0030040u)	/* SBCU Debug Bus Operation Signals Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIOPC         : 4;	/* FPI Bus Opcode Status */
		/* const */ unsigned int FPISVM         : 1;	/* FPI Bus Supervisor Mode Status */
		/* const */ unsigned int FPIACK         : 2;	/* FPI Bus Acknowledge Status */
		/* const */ unsigned int FPIRDY         : 1;	/* FPI Bus Ready Status */
		/* const */ unsigned int FPIWR          : 1;	/* FPI Bus Write Indication Status */
		/* const */ unsigned int FPIRST         : 2;	/* FPI Bus Reset Status */
		/* const */ unsigned int FPIOPS         : 1;	/* FPI Bus OCDS Suspend Status */
		/* const */ unsigned int FPIRD          : 1;	/* FPI Bus Read Indication Status */
		/* const */ unsigned int FPIABORT       : 1;	/* FPI Bus Abort Status */
		/* const */ unsigned int FPITOUT        : 1;	/* FPI Bus Time-out Status */
		/* const */ unsigned int ENDINIT        : 1;	/* FPI Bus Endinit Status */
		/* const */ unsigned int FPITAG         : 6;	/* FPI Bus Master TAG Status */
		/* const */ unsigned int                : 10;
	} B;
	int I;
	unsigned int U;

} SBCU_DBBOST_type;
#define SBCU_DBBOST	(*( SBCU_DBBOST_type *) 0xf003004cu)	/* SBCU Debug Trapped Bus Operation Signals Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EO             : 1;	/* Status of SBCU Debug Support Enable */
		/* const */ unsigned int OA             : 1;	/* Status of SBCU Breakpoint Logic */
		unsigned int                : 2;
		unsigned int RA             : 1;	/* Rearm SBCU Breakpoint Logic */
		unsigned int                : 7;
		unsigned int CONCOM0        : 1;	/* Grant and Address Trigger Relation */
		unsigned int CONCOM1        : 1;	/* Address 1 and Address 2 Trigger Relation */
		unsigned int CONCOM2        : 1;	/* Address and Signal Trigger Relation */
		unsigned int                : 1;
		unsigned int ONG            : 1;	/* Grant Trigger Enable */
		unsigned int                : 3;
		unsigned int ONA1           : 2;	/* Address 1 Trigger Control */
		unsigned int                : 2;
		unsigned int ONA2           : 2;	/* Address 2 Trigger Control */
		unsigned int                : 2;
		unsigned int ONBOS0         : 1;	/* Opcode Signal Status Trigger Condition */
		unsigned int ONBOS1         : 1;	/* Supervisor Mode Signal Trigger Condition */
		unsigned int ONBOS2         : 1;	/* Write Signal Trigger Condition */
		unsigned int ONBOS3         : 1;	/* Read Signal Trigger Condition */
	} B;
	int I;
	unsigned int U;

} SBCU_DBCNTL_type;
#define SBCU_DBCNTL	(*( SBCU_DBCNTL_type *) 0xf0030030u)	/* SBCU Debug Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIDATA        : 32;	/* FPI Bus Data Status */
	} B;
	int I;
	unsigned int U;

} SBCU_DBDAT_type;
#define SBCU_DBDAT	(*( SBCU_DBDAT_type *) 0xf0030050u)	/* SBCU Debug Data Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DMAH           : 1;	/* High-Priority DMA FPI Bus Master Status */
		unsigned int ONE            : 4;	/* Reserved */
		unsigned int DMAM           : 1;	/* Medium-Priority DMA FPI Bus Master Status */
		unsigned int ONE_4          : 1;	/* Reserved */
		unsigned int CPU0           : 1;	/* CPU0 FPI Bus Master Status */
		unsigned int ONE_6          : 4;	/* Reserved */
		unsigned int HSMRMI         : 1;	/* HSM Register FPI Bus Master Interface Status */
		unsigned int HSMCMI         : 1;	/* HSM Cache FPI Bus Master Interface Status */
		unsigned int ONE_9          : 1;	/* Reserved */
		unsigned int DMAL           : 1;	/* Low-Priority DMA FPI Bus Master Status */
		unsigned int DMACHNR        : 8;	/* DMA-FPI Channel Grant Status */
		unsigned int ONE_12         : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} SBCU_DBGNTT_type;
#define SBCU_DBGNTT	(*( SBCU_DBGNTT_type *) 0xf0030044u)	/* SBCU Debug Trapped Master Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DMAH           : 1;	/* Cerberus Grant Trigger Enable, High Priority */
		unsigned int ONE            : 4;	/* Reserved */
		unsigned int DMAM           : 1;	/* DMA Grant Trigger Enable, Medium Priority */
		unsigned int ONE_4          : 1;	/* Reserved */
		unsigned int CPU0           : 1;	/* CPU0 Grant Trigger Enable */
		unsigned int ONE_6          : 4;	/* Reserved */
		unsigned int HSMRMI         : 1;	/* HSM Register Master Interface Grant Trigger Enable */
		unsigned int HSMCMI         : 1;	/* HSM Cache Master Interface Grant Trigger Enable */
		unsigned int ONE_9          : 1;	/* Reserved */
		unsigned int DMAL           : 1;	/* DMA Grant Trigger Enable, Low Priority */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SBCU_DBGRNT_type;
#define SBCU_DBGRNT	(*( SBCU_DBGRNT_type *) 0xf0030034u)	/* SBCU Debug Grant Mask Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIADR         : 32;	/* Captured FPI Bus Address */
	} B;
	int I;
	unsigned int U;

} SBCU_EADD_type;
#define SBCU_EADD	(*( SBCU_EADD_type *) 0xf0030024u)	/* SBCU Error Address Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ERRCNT         : 14;	/* FPI Bus Error Counter */
		unsigned int TOUT           : 1;	/* State of FPI Bus Time-Out Signal */
		unsigned int RDY            : 1;	/* State of FPI Bus Ready Signal */
		unsigned int ABT            : 1;	/* State of FPI Bus Abort Signal */
		unsigned int ACK            : 2;	/* State of FPI Bus Acknowledge Signals */
		unsigned int SVM            : 1;	/* State of FPI Bus Supervisor Mode Signal */
		unsigned int WRN            : 1;	/* State of FPI Bus Write Signal */
		unsigned int RDN            : 1;	/* State of FPI Bus Read Signal */
		unsigned int TAG            : 6;	/* FPI Bus Master Tag Number Signals */
		unsigned int OPC            : 4;	/* FPI Bus Operation Code Signals */
	} B;
	int I;
	unsigned int U;

} SBCU_ECON_type;
#define SBCU_ECON	(*( SBCU_ECON_type *) 0xf0030020u)	/* SBCU Error Control Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIDAT         : 32;	/* Captured FPI Bus Data */
	} B;
	int I;
	unsigned int U;

} SBCU_EDAT_type;
#define SBCU_EDAT	(*( SBCU_EDAT_type *) 0xf0030028u)	/* SBCU Error Data Capture Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_NUMBER     : 8;	/* Module Number Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SBCU_ID_type;
#define SBCU_ID	(*( SBCU_ID_type *) 0xf0030008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESERVED8      : 4;	/* Reserved */
		/* const */ unsigned int RESERVED9      : 4;	/* Reserved */
		/* const */ unsigned int RESERVEDA      : 4;	/* Reserved */
		/* const */ unsigned int RESERVEDB      : 4;	/* Reserved */
		unsigned int HSMRMI         : 4;	/* Master 12 Priority */
		unsigned int HSMCMI         : 4;	/* Master 13 Priority */
		/* const */ unsigned int RESERVEDE      : 4;	/* Reserved */
		unsigned int DMAL           : 4;	/* Master 15 Priority */
	} B;
	int I;
	unsigned int U;

} SBCU_PRIOH_type;
#define SBCU_PRIOH	(*( SBCU_PRIOH_type *) 0xf0030014u)	/* Arbiter Priority Register High */

typedef volatile union
{
	struct
	{ 
		unsigned int DMAH           : 4;	/* Master 0 Priority */
		/* const */ unsigned int RESERVED1      : 4;	/* Reserved */
		/* const */ unsigned int RESERVED2      : 4;	/* Reserved */
		/* const */ unsigned int RESERVED3      : 4;	/* Reserved */
		/* const */ unsigned int RESERVED4      : 4;	/* Reserved */
		unsigned int DMAM           : 4;	/* Master 5 Priority */
		/* const */ unsigned int RESERVED6      : 4;	/* Reserved */
		unsigned int CPU0           : 4;	/* Master 7 Priority */
	} B;
	int I;
	unsigned int U;

} SBCU_PRIOL_type;
#define SBCU_PRIOL	(*( SBCU_PRIOL_type *) 0xf0030018u)	/* Arbiter Priority Register Low */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_ACCEN1_type;
#define XBAR_ACCEN1	(*( XBAR_ACCEN1_type *) 0xf87004f8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 PRERREN        : 1;	/* SRI Protocol Error Enable */
		unsigned __sfrbit32 SCERREN        : 1;	/* SRI Starvation Error Enable */
		unsigned __sfrbit32 SETPRINT       : 1;	/* Set SRI Protocol Interrupt */
		unsigned __sfrbit32 SETSCINT       : 1;	/* Set SRI Starvation Interrupt */
		unsigned __sfrbit32 INTACK         : 1;	/* Interrupt Acknowledge */
		unsigned __sfrbit32                : 15;
		unsigned __sfrbit32 SPC            : 12;	/* Starvation Protection Counter Reload Value */
	} B;
	int I;
	unsigned int U;

} XBAR_ARBCON0_type;
#define XBAR_ARBCON0	(*( XBAR_ARBCON0_type *) 0xf8700044u)	/* Arbiter Control Register 0 */
#define XBAR_ARBCON4	(*( XBAR_ARBCON0_type *) 0xf8700144u)	/* Arbiter Control Register 4 */
#define XBAR_ARBCON6	(*( XBAR_ARBCON0_type *) 0xf87001c4u)	/* Arbiter Control Register 6 */
#define XBAR_ARBCON7	(*( XBAR_ARBCON0_type *) 0xf8700204u)	/* Arbiter Control Register 7 */
#define XBAR_ARBCOND	(*( XBAR_ARBCON0_type *) 0xf8700004u)	/* Arbiter Control Register D */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRESS        : 19;	/* Debug Address Boundary */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRESS_2      : 1;	/* Debug Address Boundary */
		unsigned __sfrbit32                : 3;
		unsigned __sfrbit32 ADDRESS_3      : 1;	/* Debug Address Boundary */
		/* const */ unsigned __sfrbit32 ONE            : 3;	/* Reserved */
		unsigned __sfrbit32 ADDRESS_5      : 1;	/* Debug Address Boundary */
	} B;
	int I;
	unsigned int U;

} XBAR_DBADD0_type;
#define XBAR_DBADD0	(*( XBAR_DBADD0_type *) 0xf870005cu)	/* Debug Address Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRESS        : 29;	/* Debug Address Boundary */
		/* const */ unsigned __sfrbit32 ONE            : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_DBADD4_type;
#define XBAR_DBADD4	(*( XBAR_DBADD4_type *) 0xf870015cu)	/* Debug Address Register 4 */
#define XBAR_DBMADD4	(*( XBAR_DBADD4_type *) 0xf8700160u)	/* Debug Mask Address Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRESS        : 25;	/* Debug Address Boundary */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 ADDRESS_2      : 3;	/* Debug Address Boundary */
		/* const */ unsigned __sfrbit32 ONE            : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_DBADD6_type;
#define XBAR_DBADD6	(*( XBAR_DBADD6_type *) 0xf87001dcu)	/* Debug Address Register 6 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRESS        : 19;	/* Debug Address Boundary */
		unsigned __sfrbit32                : 8;
		unsigned __sfrbit32 ADDRESS_2      : 1;	/* Debug Address Boundary */
		unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 ONE            : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_DBADD7_type;
#define XBAR_DBADD7	(*( XBAR_DBADD7_type *) 0xf870021cu)	/* Debug Address Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRESS        : 30;	/* Debug Address Boundary */
	} B;
	int I;
	unsigned int U;

} XBAR_DBADDD_type;
#define XBAR_DBADDD	(*( XBAR_DBADDD_type *) 0xf870001cu)	/* Debug Address Register D */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 DBEN           : 1;	/* Status of OCDS Enable Signal */
		/* const */ unsigned __sfrbit32 DBSAT          : 1;	/* Debug (OCDS) Trigger Status */
		unsigned __sfrbit32 REARM          : 1;	/* Rearm Debug (OCDS) Trigger */
		unsigned __sfrbit32 SETDBEVT       : 1;	/* Set Debug Event */
		unsigned __sfrbit32                : 12;
		unsigned __sfrbit32 RDEN           : 1;	/* Read Trigger Enable */
		unsigned __sfrbit32 WREN           : 1;	/* Write Trigger Enable */
		unsigned __sfrbit32 SVMEN          : 1;	/* SVM Trigger Enable */
		unsigned __sfrbit32 ADDEN          : 1;	/* Address Trigger Enable */
		unsigned __sfrbit32 ERREN          : 1;	/* Error Trigger Enable */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 MASEN          : 1;	/* Master Trigger Enable */
		unsigned __sfrbit32 MASTER         : 6;	/* Master TAG ID Trigger Selector */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} XBAR_DBCON0_type;
#define XBAR_DBCON0	(*( XBAR_DBCON0_type *) 0xf8700058u)	/* Debug Control Register 0 */
#define XBAR_DBCON4	(*( XBAR_DBCON0_type *) 0xf8700158u)	/* Debug Control Register 4 */
#define XBAR_DBCON6	(*( XBAR_DBCON0_type *) 0xf87001d8u)	/* Debug Control Register 6 */
#define XBAR_DBCON7	(*( XBAR_DBCON0_type *) 0xf8700218u)	/* Debug Control Register 7 */
#define XBAR_DBCOND	(*( XBAR_DBCON0_type *) 0xf8700018u)	/* Debug Control Register D */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRESS        : 19;	/* Debug Address Boundary */
		/* const */ unsigned __sfrbit32 ONE            : 2;	/* Reserved */
		unsigned __sfrbit32 ADDRESS_3      : 1;	/* Debug Address Boundary */
		/* const */ unsigned __sfrbit32 ONE_4          : 3;	/* Reserved */
		unsigned __sfrbit32 ADDRESS_5      : 1;	/* Debug Address Boundary */
		/* const */ unsigned __sfrbit32 ONE_6          : 3;	/* Reserved */
		unsigned __sfrbit32 ADDRESS_7      : 1;	/* Debug Address Boundary */
	} B;
	int I;
	unsigned int U;

} XBAR_DBMADD0_type;
#define XBAR_DBMADD0	(*( XBAR_DBMADD0_type *) 0xf8700060u)	/* Debug Mask Address Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRESS        : 25;	/* Debug Address Boundary */
		/* const */ unsigned __sfrbit32 ONE            : 1;	/* Reserved */
		unsigned __sfrbit32 ADDRESS_3      : 3;	/* Debug Address Boundary */
		/* const */ unsigned __sfrbit32 ONE_4          : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_DBMADD6_type;
#define XBAR_DBMADD6	(*( XBAR_DBMADD6_type *) 0xf87001e0u)	/* Debug Mask Address Register 6 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 ADDRESS        : 19;	/* Debug Address Boundary */
		/* const */ unsigned __sfrbit32 ONE            : 8;	/* Reserved */
		unsigned __sfrbit32 ADDRESS_3      : 1;	/* Debug Address Boundary */
		/* const */ unsigned __sfrbit32 ONE_4          : 2;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_DBMADD7_type;
#define XBAR_DBMADD7	(*( XBAR_DBMADD7_type *) 0xf8700220u)	/* Debug Mask Address Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ADDRESS        : 32;	/* Debug Address Boundary */
	} B;
	int I;
	unsigned int U;

} XBAR_DBMADDD_type;
#define XBAR_DBMADDD	(*( XBAR_DBMADDD_type *) 0xf8700020u)	/* Debug Mask Address Register D */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SCI0           : 1;	/* SCI Debug Trigger Event Status */
		unsigned __sfrbit32                : 3;
		unsigned __sfrbit32 SCI4           : 1;	/* SCI Debug Trigger Event Status */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 SCI6           : 1;	/* SCI Debug Trigger Event Status */
		unsigned __sfrbit32 SCI7           : 1;	/* SCI Debug Trigger Event Status */
		unsigned __sfrbit32                : 7;
		unsigned __sfrbit32 SCID           : 1;	/* Default Slave Debug Trigger Event Status */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} XBAR_DBSAT_type;
#define XBAR_DBSAT	(*( XBAR_DBSAT_type *) 0xf870040cu)	/* Debug Trigger Event Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 RD             : 1;	/* Read Indication Status */
		/* const */ unsigned __sfrbit32 WR             : 1;	/* Write Indication Status */
		/* const */ unsigned __sfrbit32 SVM            : 1;	/* Supervisor Mode Indication Status */
		/* const */ unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 OPC            : 4;	/* Operation Code */
		/* const */ unsigned __sfrbit32 TR_ID          : 8;	/* Transaction ID */
		/* const */ unsigned __sfrbit32 ADDR_ECC       : 8;	/* SRI Address Phase ECC */
		/* const */ unsigned __sfrbit32 MCI_SBS        : 8;	/* MCI Sideband Signals [7:0] */
	} B;
	int I;
	unsigned int U;

} XBAR_ERR0_type;
#define XBAR_ERR0	(*( XBAR_ERR0_type *) 0xf8700054u)	/* Error/Debug Capture Register 0 */
#define XBAR_ERR4	(*( XBAR_ERR0_type *) 0xf8700154u)	/* Error/Debug Capture Register 4 */
#define XBAR_ERR6	(*( XBAR_ERR0_type *) 0xf87001d4u)	/* Error/Debug Capture Register 6 */
#define XBAR_ERR7	(*( XBAR_ERR0_type *) 0xf8700214u)	/* Error/Debug Capture Register 7 */
#define XBAR_ERRD	(*( XBAR_ERR0_type *) 0xf8700014u)	/* Error/Debug Capture Register D */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 ADDR           : 32;	/* Transaction Address */
	} B;
	int I;
	unsigned int U;

} XBAR_ERRADDR0_type;
#define XBAR_ERRADDR0	(*( XBAR_ERRADDR0_type *) 0xf8700050u)	/* Error/Debug Address Capture Register 0 */
#define XBAR_ERRADDR4	(*( XBAR_ERRADDR0_type *) 0xf8700150u)	/* Error/Debug Address Capture Register 4 */
#define XBAR_ERRADDR6	(*( XBAR_ERRADDR0_type *) 0xf87001d0u)	/* Error/Debug Address Capture Register 6 */
#define XBAR_ERRADDR7	(*( XBAR_ERRADDR0_type *) 0xf8700210u)	/* Error/Debug Address Capture Register 7 */
#define XBAR_ERRADDRD	(*( XBAR_ERRADDR0_type *) 0xf8700010u)	/* Error/Debug Address Capture Register D */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 3;
		unsigned __sfrbit32 WFWD           : 1;	/* Wait for FPI Write Data */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 FREQDISF       : 1;	/* Disable Fast Request Feature for FPI to SRI Transactions */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 NODELTR        : 1;	/* Control Signal for deferred transactions */
		unsigned __sfrbit32 NORMW          : 1;	/* Control Signal for deferred transactions */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 MAX_WS         : 7;	/* FPI-Bus Wait State Retry Ratio */
		unsigned __sfrbit32                : 12;
	} B;
	int I;
	unsigned int U;

} XBAR_EXTCOND_type;
#define XBAR_EXTCOND	(*( XBAR_EXTCOND_type *) 0xf8700000u)	/* External Control Register D */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned __sfrbit32 MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned __sfrbit32 MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} XBAR_ID_type;
#define XBAR_ID	(*( XBAR_ID_type *) 0xf8700408u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ENSCI0         : 1;	/* Enable ID Error from SCI0 */
		unsigned __sfrbit32                : 3;
		unsigned __sfrbit32 ENSCI4         : 1;	/* Enable ID Error from SCI4 */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 ENSCI6         : 1;	/* Enable ID Error from SCI6 */
		unsigned __sfrbit32 ENSCI7         : 1;	/* Enable ID Error from SCI7 */
		unsigned __sfrbit32                : 7;
		unsigned __sfrbit32 ENSCID         : 1;	/* Enable ID Error from Default Slave */
		unsigned __sfrbit32 ENMCI0         : 1;	/* Enable ID Error from MCI0 */
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 ENMCI5         : 1;	/* Enable ID Error from MCI5 */
		unsigned __sfrbit32                : 6;
		unsigned __sfrbit32 ENMCI12        : 1;	/* Enable ID Error from MCI12 */
		unsigned __sfrbit32 ENMCI13        : 1;	/* Enable ID Error from MCI13 */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} XBAR_IDINTEN_type;
#define XBAR_IDINTEN	(*( XBAR_IDINTEN_type *) 0xf8700418u)	/* Transaction ID Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 IDSCI0         : 1;	/* Transaction ID Error from SCI0 Status */
		unsigned __sfrbit32                : 3;
		unsigned __sfrbit32 IDCSCI4        : 1;	/* Transaction ID Error from SCI4 Status */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 IDSCI6         : 1;	/* Transaction ID Error from SCI6 Status */
		unsigned __sfrbit32 IDSCI7         : 1;	/* Transaction ID Error from SCI7 Status */
		unsigned __sfrbit32                : 7;
		unsigned __sfrbit32 IDSCID         : 1;	/* Transaction ID Error from Default Slave Status */
		unsigned __sfrbit32 IDMCI0         : 1;	/* Transaction ID Error from MCI0 Status */
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 IDMCI5         : 1;	/* Transaction ID Error from MCI5 Status */
		unsigned __sfrbit32                : 6;
		unsigned __sfrbit32 IDMCI12        : 1;	/* Transaction ID Error from MCI12 Status */
		unsigned __sfrbit32 IDMCI13        : 1;	/* Transaction ID Error from MCI13 Status */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} XBAR_IDINTSAT_type;
#define XBAR_IDINTSAT	(*( XBAR_IDINTSAT_type *) 0xf8700414u)	/* Transaction ID Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SCSCI0         : 1;	/* Starvation Error from SCI0 Status */
		unsigned __sfrbit32                : 3;
		unsigned __sfrbit32 SCSCI4         : 1;	/* Starvation Error from SCI4 Status */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 SCSCI6         : 1;	/* Starvation Error from SCI6 Status */
		unsigned __sfrbit32 SCSCI7         : 1;	/* Starvation Error from SCI7 Status */
		unsigned __sfrbit32                : 7;
		unsigned __sfrbit32 SCSCID         : 1;	/* Starvation Error from Default Slave Status */
		unsigned __sfrbit32 PRSCI0         : 1;	/* Protocol Error from SCI0 Status */
		unsigned __sfrbit32                : 3;
		unsigned __sfrbit32 PRSCI4         : 1;	/* Protocol Error from SCI4 Status */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 PRSCI6         : 1;	/* Protocol Error from SCI6 Status */
		unsigned __sfrbit32 PRSCI7         : 1;	/* Protocol Error from SCI7 Status */
		unsigned __sfrbit32                : 7;
		unsigned __sfrbit32 PRSCID         : 1;	/* Protocol Error from Default Slave Status */
	} B;
	int I;
	unsigned int U;

} XBAR_INTSAT_type;
#define XBAR_INTSAT	(*( XBAR_INTSAT_type *) 0xf8700410u)	/* Arbiter Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_PRIOH0_type;
#define XBAR_PRIOH0	(*( XBAR_PRIOH0_type *) 0xf8700048u)	/* Arbiter Priority Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_PRIOH4_type;
#define XBAR_PRIOH4	(*( XBAR_PRIOH4_type *) 0xf8700148u)	/* Arbiter Priority Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_PRIOH6_type;
#define XBAR_PRIOH6	(*( XBAR_PRIOH6_type *) 0xf87001c8u)	/* Arbiter Priority Register 6 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_PRIOH7_type;
#define XBAR_PRIOH7	(*( XBAR_PRIOH7_type *) 0xf8700208u)	/* Arbiter Priority Register 7 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} XBAR_PRIOHD_type;
#define XBAR_PRIOHD	(*( XBAR_PRIOHD_type *) 0xf8700008u)	/* Arbiter Priority Register D */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 MASTER0        : 4;	/* Master 0 Priority */
		unsigned __sfrbit32                : 16;
		unsigned __sfrbit32 MASTER5        : 4;	/* Master 5 Priority */
		unsigned __sfrbit32 MASTER6        : 4;	/* Master 6 Priority */
		unsigned __sfrbit32 MASTER7        : 4;	/* Master 7 Priority */
	} B;
	int I;
	unsigned int U;

} XBAR_PRIOL0_type;
#define XBAR_PRIOL0	(*( XBAR_PRIOL0_type *) 0xf870004cu)	/* Arbiter Priority Register 0 */
#define XBAR_PRIOL4	(*( XBAR_PRIOL0_type *) 0xf870014cu)	/* Arbiter Priority Register 4 */
#define XBAR_PRIOL6	(*( XBAR_PRIOL0_type *) 0xf87001ccu)	/* Arbiter Priority Register 6 */
#define XBAR_PRIOL7	(*( XBAR_PRIOL0_type *) 0xf870020cu)	/* Arbiter Priority Register 7 */
#define XBAR_PRIOLD	(*( XBAR_PRIOL0_type *) 0xf870000cu)	/* Arbiter Priority Register D */


/* INT */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} INT_ACCEN00_type;
#define INT_ACCEN00	(*( INT_ACCEN00_type *) 0xf00370f4u)	/* Access Enable Register 0 */
#define INT_ACCEN10	(*( INT_ACCEN00_type *) 0xf00370fcu)	/* Kernel 1 Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} INT_ACCEN01_type;
#define INT_ACCEN01	(*( INT_ACCEN01_type *) 0xf00370f0u)	/* Kernel 0 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} INT_ACCEN11_type;
#define INT_ACCEN11	(*( INT_ACCEN11_type *) 0xf00370f8u)	/* Kernel 1 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int PN             : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int ECC            : 6;	/* Service Request ECC */
		unsigned int ID             : 10;	/* Service Request Node Index Number */
		unsigned int                : 4;
		unsigned int EOV            : 1;	/* Error Overflow Bit */
		unsigned int STAT           : 1;	/* Error Status Bit */
	} B;
	int I;
	unsigned int U;

} INT_ECR0_type;
#define INT_ECR0	(*( INT_ECR0_type *) 0xf0037108u)	/* Error Capture Register 0 */
#define INT_ECR1	(*( INT_ECR0_type *) 0xf0037118u)	/* Error Capture Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} INT_ID_type;
#define INT_ID	(*( INT_ID_type *) 0xf0037008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PN             : 8;	/* Last Acknowledged Service Request Priority Number */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int ECC            : 6;	/* Last Acknowledged Interrupt ECC */
		/* const */ unsigned int ID             : 10;	/* Last Acknowledged Interrupt SRN Index Number */
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} INT_LASR0_type;
#define INT_LASR0	(*( INT_LASR0_type *) 0xf0037104u)	/* Last Acknowledged Service Request Register 0 */
#define INT_LASR1	(*( INT_LASR0_type *) 0xf0037114u)	/* Last Acknowledged Service Request Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PN             : 8;	/* Latest Winner Priority Number */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int ECC            : 6;	/* Latest Winner ECC */
		/* const */ unsigned int ID             : 10;	/* Latest Winner Index Number */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int STAT           : 1;	/* LWSR Register Status */
	} B;
	int I;
	unsigned int U;

} INT_LWSR0_type;
#define INT_LWSR0	(*( INT_LWSR0_type *) 0xf0037100u)	/* Latest Winning Service Request Register 0 */
#define INT_LWSR1	(*( INT_LWSR0_type *) 0xf0037110u)	/* Latest Winning Service Request Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TOS0           : 2;	/* Type of Service for Observation on OTGB0 */
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 OE0            : 1;	/* Output Enable for OTGB0 */
		unsigned __sfrbit32 TOS1           : 2;	/* Type of Service for Observation on OTGB1 */
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 OE1            : 1;	/* Output Enable for OTGB1 */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} INT_OIT_type;
#define INT_OIT	(*( INT_OIT_type *) 0xf00370a0u)	/* OTGM IRQ Trace */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 MIRQ           : 10;	/* SRN Index for Missed Interrupt Trigger */
		unsigned __sfrbit32                : 22;
	} B;
	int I;
	unsigned int U;

} INT_OIXMS_type;
#define INT_OIXMS	(*( INT_OIXMS_type *) 0xf003708cu)	/* OTGM IRQ MUX Missed IRQ Select */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 IRQ0           : 10;	/* SRN Index for Interrupt Trigger 0 */
		unsigned __sfrbit32                : 6;
		unsigned __sfrbit32 IRQ1           : 10;	/* SRN Index for Interrupt Trigger 1 */
		unsigned __sfrbit32                : 6;
	} B;
	int I;
	unsigned int U;

} INT_OIXS0_type;
#define INT_OIXS0	(*( INT_OIXS0_type *) 0xf0037090u)	/* OTGM IRQ MUX Select 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 IRQ2           : 10;	/* SRN Index for Interrupt Trigger 2 */
		unsigned __sfrbit32                : 6;
		unsigned __sfrbit32 IRQ3           : 10;	/* SRN Index for Interrupt Trigger 3 */
		unsigned __sfrbit32                : 6;
	} B;
	int I;
	unsigned int U;

} INT_OIXS1_type;
#define INT_OIXS1	(*( INT_OIXS1_type *) 0xf0037094u)	/* OTGM IRQ MUX Select 1 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TGS            : 2;	/* Trigger Set Select for OTGB0/1 Overlay */
		unsigned __sfrbit32                : 6;
		unsigned __sfrbit32 OBS            : 2;	/* Overlay Byte Select */
		unsigned __sfrbit32                : 22;
	} B;
	int I;
	unsigned int U;

} INT_OIXTS_type;
#define INT_OIXTS	(*( INT_OIXTS_type *) 0xf0037088u)	/* OTGM IRQ MUX Trigger Set Select */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 OTGB0          : 16;	/* Bitwise Negedge Sensitivity for OTGB0 */
		unsigned __sfrbit32 OTGB1          : 16;	/* Bitwise Negedge Sensitivity for OTGB1 */
	} B;
	int I;
	unsigned int U;

} INT_OMISN_type;
#define INT_OMISN	(*( INT_OMISN_type *) 0xf00370a8u)	/* OTGM MCDS I/F Sensitivity Negedge */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 OTGB0          : 16;	/* Bitwise Posedge Sensitivity for OTGB0 */
		unsigned __sfrbit32 OTGB1          : 16;	/* Bitwise Posedge Sensitivity for OTGB1 */
	} B;
	int I;
	unsigned int U;

} INT_OMISP_type;
#define INT_OMISP	(*( INT_OMISP_type *) 0xf00370a4u)	/* OTGM MCDS I/F Sensitivity Posedge */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 OTGB0          : 16;	/* Status of OTGB0 */
		/* const */ unsigned __sfrbit32 OTGB1          : 16;	/* Status of OTGB1 */
	} B;
	int I;
	unsigned int U;

} INT_OOBS_type;
#define INT_OOBS	(*( INT_OOBS_type *) 0xf0037080u)	/* OTGM OTGB0/1 Status */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TGS            : 2;	/* Trigger Set for OTGB0/1 */
		unsigned __sfrbit32 TGB            : 1;	/* OTGB0/1 Bus Select */
		unsigned __sfrbit32                : 29;
	} B;
	int I;
	unsigned int U;

} INT_OSSIC_type;
#define INT_OSSIC	(*( INT_OSSIC_type *) 0xf0037084u)	/* OTGM SSI Control */

typedef volatile union
{
	struct
	{ 
		unsigned int TRIG0          : 1;	/* General Purpose Service Request Trigger 0 */
		unsigned int TRIG1          : 1;	/* General Purpose Service Request Trigger 1 */
		unsigned int TRIG2          : 1;	/* General Purpose Service Request Trigger 2 */
		unsigned int TRIG3          : 1;	/* General Purpose Service Request Trigger 3 */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} INT_SRB0_type;
#define INT_SRB0	(*( INT_SRB0_type *) 0xf0037010u)	/* Service Request Broadcast Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;	/* Service Request Priority Number */
		unsigned int                : 2;
		unsigned int SRE            : 1;	/* Service Request Enable */
		unsigned int TOS            : 1;	/* Type of Service Control */
		unsigned int                : 4;
		unsigned int ECC            : 5;	/* ECC */
		unsigned int                : 3;
		/* const */ unsigned int SRR            : 1;	/* Service Request Flag */
		unsigned int CLRR           : 1;	/* Request Clear Bit */
		unsigned int SETR           : 1;	/* Request Set Bit */
		/* const */ unsigned int IOV            : 1;	/* Interrupt Trigger Overflow Bit */
		unsigned int IOVCLR         : 1;	/* Interrupt Trigger Overflow Clear Bit */
		/* const */ unsigned int SWS            : 1;	/* SW Sticky Bit */
		unsigned int SWSCLR         : 1;	/* SW Sticky Clear Bit */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} SRC_ASCLIN0ERR_type;
#define SRC_ASCLIN0ERR	(*( SRC_ASCLIN0ERR_type *) 0xf0038088u)	/* ASCLIN 0 Error Service Request */
#define SRC_ASCLIN0RX	(*( SRC_ASCLIN0ERR_type *) 0xf0038084u)	/* ASCLIN 0 Receive Service Request */
#define SRC_ASCLIN0TX	(*( SRC_ASCLIN0ERR_type *) 0xf0038080u)	/* ASCLIN 0 Transmit Service Request */
#define SRC_ASCLIN1ERR	(*( SRC_ASCLIN0ERR_type *) 0xf0038094u)	/* ASCLIN 1 Error Service Request */
#define SRC_ASCLIN1RX	(*( SRC_ASCLIN0ERR_type *) 0xf0038090u)	/* ASCLIN 1 Receive Service Request */
#define SRC_ASCLIN1TX	(*( SRC_ASCLIN0ERR_type *) 0xf003808cu)	/* ASCLIN 1 Transmit Service Request */
#define SRC_BCUSPBSBSRC	(*( SRC_ASCLIN0ERR_type *) 0xf0038040u)	/* Bus Control Unit SPB Service Request */
#define SRC_CAN1INT0	(*( SRC_ASCLIN0ERR_type *) 0xf0038940u)	/* MULTICAN1 Service Request 0 */
#define SRC_CAN1INT1	(*( SRC_ASCLIN0ERR_type *) 0xf0038944u)	/* MULTICAN1 Service Request 1 */
#define SRC_CAN1INT2	(*( SRC_ASCLIN0ERR_type *) 0xf0038948u)	/* MULTICAN1 Service Request 2 */
#define SRC_CAN1INT3	(*( SRC_ASCLIN0ERR_type *) 0xf003894cu)	/* MULTICAN1 Service Request 3 */
#define SRC_CAN1INT4	(*( SRC_ASCLIN0ERR_type *) 0xf0038950u)	/* MULTICAN1 Service Request 4 */
#define SRC_CAN1INT5	(*( SRC_ASCLIN0ERR_type *) 0xf0038954u)	/* MULTICAN1 Service Request 5 */
#define SRC_CAN1INT6	(*( SRC_ASCLIN0ERR_type *) 0xf0038958u)	/* MULTICAN1 Service Request 6 */
#define SRC_CAN1INT7	(*( SRC_ASCLIN0ERR_type *) 0xf003895cu)	/* MULTICAN1 Service Request 7 */
#define SRC_CANINT0	(*( SRC_ASCLIN0ERR_type *) 0xf0038900u)	/* MULTICAN Service Request 0 */
#define SRC_CANINT1	(*( SRC_ASCLIN0ERR_type *) 0xf0038904u)	/* MULTICAN Service Request 1 */
#define SRC_CANINT10	(*( SRC_ASCLIN0ERR_type *) 0xf0038928u)	/* MULTICAN Service Request 10 */
#define SRC_CANINT11	(*( SRC_ASCLIN0ERR_type *) 0xf003892cu)	/* MULTICAN Service Request 11 */
#define SRC_CANINT12	(*( SRC_ASCLIN0ERR_type *) 0xf0038930u)	/* MULTICAN Service Request 12 */
#define SRC_CANINT13	(*( SRC_ASCLIN0ERR_type *) 0xf0038934u)	/* MULTICAN Service Request 13 */
#define SRC_CANINT14	(*( SRC_ASCLIN0ERR_type *) 0xf0038938u)	/* MULTICAN Service Request 14 */
#define SRC_CANINT15	(*( SRC_ASCLIN0ERR_type *) 0xf003893cu)	/* MULTICAN Service Request 15 */
#define SRC_CANINT2	(*( SRC_ASCLIN0ERR_type *) 0xf0038908u)	/* MULTICAN Service Request 2 */
#define SRC_CANINT3	(*( SRC_ASCLIN0ERR_type *) 0xf003890cu)	/* MULTICAN Service Request 3 */
#define SRC_CANINT4	(*( SRC_ASCLIN0ERR_type *) 0xf0038910u)	/* MULTICAN Service Request 4 */
#define SRC_CANINT5	(*( SRC_ASCLIN0ERR_type *) 0xf0038914u)	/* MULTICAN Service Request 5 */
#define SRC_CANINT6	(*( SRC_ASCLIN0ERR_type *) 0xf0038918u)	/* MULTICAN Service Request 6 */
#define SRC_CANINT7	(*( SRC_ASCLIN0ERR_type *) 0xf003891cu)	/* MULTICAN Service Request 7 */
#define SRC_CANINT8	(*( SRC_ASCLIN0ERR_type *) 0xf0038920u)	/* MULTICAN Service Request 8 */
#define SRC_CANINT9	(*( SRC_ASCLIN0ERR_type *) 0xf0038924u)	/* MULTICAN Service Request 9 */
#define SRC_CCU60SR0	(*( SRC_ASCLIN0ERR_type *) 0xf0038420u)	/* CCU6 0 Service Request 0 */
#define SRC_CCU60SR1	(*( SRC_ASCLIN0ERR_type *) 0xf0038424u)	/* CCU6 0 Service Request 1 */
#define SRC_CCU60SR2	(*( SRC_ASCLIN0ERR_type *) 0xf0038428u)	/* CCU6 0 Service Request 2 */
#define SRC_CCU60SR3	(*( SRC_ASCLIN0ERR_type *) 0xf003842cu)	/* CCU6 0 Service Request 3 */
#define SRC_CCU61SR0	(*( SRC_ASCLIN0ERR_type *) 0xf0038430u)	/* CCU6 1 Service Request 0 */
#define SRC_CCU61SR1	(*( SRC_ASCLIN0ERR_type *) 0xf0038434u)	/* CCU6 1 Service Request 1 */
#define SRC_CCU61SR2	(*( SRC_ASCLIN0ERR_type *) 0xf0038438u)	/* CCU6 1 Service Request 2 */
#define SRC_CCU61SR3	(*( SRC_ASCLIN0ERR_type *) 0xf003843cu)	/* CCU6 1 Service Request 3 */
#define SRC_CERBERUS0	(*( SRC_ASCLIN0ERR_type *) 0xf0038050u)	/* Cerberus Service Request 0 */
#define SRC_CERBERUS1	(*( SRC_ASCLIN0ERR_type *) 0xf0038054u)	/* Cerberus Service Request 1 */
#define SRC_CPU0SBSRC	(*( SRC_ASCLIN0ERR_type *) 0xf0038000u)	/* CPU 0Software Breakpoint Service Request */
#define SRC_DMACH0	(*( SRC_ASCLIN0ERR_type *) 0xf0038500u)	/* DMA Channel 0 Service Request */
#define SRC_DMACH1	(*( SRC_ASCLIN0ERR_type *) 0xf0038504u)	/* DMA Channel 1 Service Request */
#define SRC_DMACH10	(*( SRC_ASCLIN0ERR_type *) 0xf0038528u)	/* DMA Channel 10 Service Request */
#define SRC_DMACH11	(*( SRC_ASCLIN0ERR_type *) 0xf003852cu)	/* DMA Channel 11 Service Request */
#define SRC_DMACH12	(*( SRC_ASCLIN0ERR_type *) 0xf0038530u)	/* DMA Channel 12 Service Request */
#define SRC_DMACH13	(*( SRC_ASCLIN0ERR_type *) 0xf0038534u)	/* DMA Channel 13 Service Request */
#define SRC_DMACH14	(*( SRC_ASCLIN0ERR_type *) 0xf0038538u)	/* DMA Channel 14 Service Request */
#define SRC_DMACH15	(*( SRC_ASCLIN0ERR_type *) 0xf003853cu)	/* DMA Channel 15 Service Request */
#define SRC_DMACH2	(*( SRC_ASCLIN0ERR_type *) 0xf0038508u)	/* DMA Channel 2 Service Request */
#define SRC_DMACH3	(*( SRC_ASCLIN0ERR_type *) 0xf003850cu)	/* DMA Channel 3 Service Request */
#define SRC_DMACH4	(*( SRC_ASCLIN0ERR_type *) 0xf0038510u)	/* DMA Channel 4 Service Request */
#define SRC_DMACH5	(*( SRC_ASCLIN0ERR_type *) 0xf0038514u)	/* DMA Channel 5 Service Request */
#define SRC_DMACH6	(*( SRC_ASCLIN0ERR_type *) 0xf0038518u)	/* DMA Channel 6 Service Request */
#define SRC_DMACH7	(*( SRC_ASCLIN0ERR_type *) 0xf003851cu)	/* DMA Channel 7 Service Request */
#define SRC_DMACH8	(*( SRC_ASCLIN0ERR_type *) 0xf0038520u)	/* DMA Channel 8 Service Request */
#define SRC_DMACH9	(*( SRC_ASCLIN0ERR_type *) 0xf0038524u)	/* DMA Channel 9 Service Request */
#define SRC_DMAERR	(*( SRC_ASCLIN0ERR_type *) 0xf00384f0u)	/* DMA Error Service Request */
#define SRC_EMEM	(*( SRC_ASCLIN0ERR_type *) 0xf0038020u)	/* Emulation Memory Service Request */
#define SRC_ERAYIBUSY	(*( SRC_ASCLIN0ERR_type *) 0xf0038c04u)	/* E-RAY Input Buffer Busy Service Request */
#define SRC_ERAYINT0	(*( SRC_ASCLIN0ERR_type *) 0xf0038be0u)	/* E-RAY Service Request 0 */
#define SRC_ERAYINT1	(*( SRC_ASCLIN0ERR_type *) 0xf0038be4u)	/* E-RAY Service Request 1 */
#define SRC_ERAYMBSC0	(*( SRC_ASCLIN0ERR_type *) 0xf0038bf8u)	/* E-RAY Message Buffer Status Changed 0 Service Request */
#define SRC_ERAYMBSC1	(*( SRC_ASCLIN0ERR_type *) 0xf0038bfcu)	/* E-RAY Message Buffer Status Changed 1 Service Request */
#define SRC_ERAYNDAT0	(*( SRC_ASCLIN0ERR_type *) 0xf0038bf0u)	/* E-RAY New Data 0 Service Request */
#define SRC_ERAYNDAT1	(*( SRC_ASCLIN0ERR_type *) 0xf0038bf4u)	/* E-RAY New Data 1 Service Request */
#define SRC_ERAYOBUSY	(*( SRC_ASCLIN0ERR_type *) 0xf0038c00u)	/* E-RAY Output Buffer Busy Service Request */
#define SRC_ERAYTINT0	(*( SRC_ASCLIN0ERR_type *) 0xf0038be8u)	/* E-RAY Timer Interrupt 0 Service Request */
#define SRC_ERAYTINT1	(*( SRC_ASCLIN0ERR_type *) 0xf0038becu)	/* E-RAY Timer Interrupt 1 Service Request */
#define SRC_ETH	(*( SRC_ASCLIN0ERR_type *) 0xf00388f0u)	/* Ethernet Service Request */
#define SRC_EVRSCDC	(*( SRC_ASCLIN0ERR_type *) 0xf0038fb4u)	/* EVR Supply Service Request */
#define SRC_EVRWUT	(*( SRC_ASCLIN0ERR_type *) 0xf0038fb0u)	/* EVR Wake Up Timer Service Request */
#define SRC_FFTDONE	(*( SRC_ASCLIN0ERR_type *) 0xf0038fc0u)	/* FFT Done Service Request */
#define SRC_FFTERR	(*( SRC_ASCLIN0ERR_type *) 0xf0038fc4u)	/* FFT Error Service Request */
#define SRC_FFTRFS	(*( SRC_ASCLIN0ERR_type *) 0xf0038fc8u)	/* FFT Ready For Start Service Request */
#define SRC_GPSR00	(*( SRC_ASCLIN0ERR_type *) 0xf0039000u)	/* General Purpose Service Request 00 */
#define SRC_GPSR01	(*( SRC_ASCLIN0ERR_type *) 0xf0039004u)	/* General Purpose Service Request 01 */
#define SRC_GPSR02	(*( SRC_ASCLIN0ERR_type *) 0xf0039008u)	/* General Purpose Service Request 02 */
#define SRC_GPSR03	(*( SRC_ASCLIN0ERR_type *) 0xf003900cu)	/* General Purpose Service Request 03 */
#define SRC_GPT120CIRQ	(*( SRC_ASCLIN0ERR_type *) 0xf0038460u)	/* GPT120 CAPREL Service Request */
#define SRC_GPT120T2	(*( SRC_ASCLIN0ERR_type *) 0xf0038464u)	/* GPT120 T2 Overflow/Underflow Service Request */
#define SRC_GPT120T3	(*( SRC_ASCLIN0ERR_type *) 0xf0038468u)	/* GPT120 T3 Overflow/Underflow Service Request */
#define SRC_GPT120T4	(*( SRC_ASCLIN0ERR_type *) 0xf003846cu)	/* GPT120 T4 Overflow/Underflow Service Request */
#define SRC_GPT120T5	(*( SRC_ASCLIN0ERR_type *) 0xf0038470u)	/* GPT120 T5 Overflow/Underflow Service Request */
#define SRC_GPT120T6	(*( SRC_ASCLIN0ERR_type *) 0xf0038474u)	/* GPT120 T6 Overflow/Underflow Service Request */
#define SRC_GTMAEIIRQ	(*( SRC_ASCLIN0ERR_type *) 0xf0039600u)	/* GTM AEI Shared Service Request */
#define SRC_GTMERR	(*( SRC_ASCLIN0ERR_type *) 0xf0039770u)	/* GTM Error Service Request */
#define SRC_GTMTIM00	(*( SRC_ASCLIN0ERR_type *) 0xf0039780u)	/* GTM TIM0 Shared Service Request 0 */
#define SRC_GTMTIM01	(*( SRC_ASCLIN0ERR_type *) 0xf0039784u)	/* GTM TIM0 Shared Service Request 1 */
#define SRC_GTMTIM02	(*( SRC_ASCLIN0ERR_type *) 0xf0039788u)	/* GTM TIM0 Shared Service Request 2 */
#define SRC_GTMTIM03	(*( SRC_ASCLIN0ERR_type *) 0xf003978cu)	/* GTM TIM0 Shared Service Request 3 */
#define SRC_GTMTIM04	(*( SRC_ASCLIN0ERR_type *) 0xf0039790u)	/* GTM TIM0 Shared Service Request 4 */
#define SRC_GTMTIM05	(*( SRC_ASCLIN0ERR_type *) 0xf0039794u)	/* GTM TIM0 Shared Service Request 5 */
#define SRC_GTMTIM06	(*( SRC_ASCLIN0ERR_type *) 0xf0039798u)	/* GTM TIM0 Shared Service Request 6 */
#define SRC_GTMTIM07	(*( SRC_ASCLIN0ERR_type *) 0xf003979cu)	/* GTM TIM0 Shared Service Request 7 */
#define SRC_GTMTOM00	(*( SRC_ASCLIN0ERR_type *) 0xf0039b80u)	/* GTM TOM0 Shared Service Request 0 */
#define SRC_GTMTOM01	(*( SRC_ASCLIN0ERR_type *) 0xf0039b84u)	/* GTM TOM0 Shared Service Request 1 */
#define SRC_GTMTOM02	(*( SRC_ASCLIN0ERR_type *) 0xf0039b88u)	/* GTM TOM0 Shared Service Request 2 */
#define SRC_GTMTOM03	(*( SRC_ASCLIN0ERR_type *) 0xf0039b8cu)	/* GTM TOM0 Shared Service Request 3 */
#define SRC_GTMTOM04	(*( SRC_ASCLIN0ERR_type *) 0xf0039b90u)	/* GTM TOM0 Shared Service Request 4 */
#define SRC_GTMTOM05	(*( SRC_ASCLIN0ERR_type *) 0xf0039b94u)	/* GTM TOM0 Shared Service Request 5 */
#define SRC_GTMTOM06	(*( SRC_ASCLIN0ERR_type *) 0xf0039b98u)	/* GTM TOM0 Shared Service Request 6 */
#define SRC_GTMTOM07	(*( SRC_ASCLIN0ERR_type *) 0xf0039b9cu)	/* GTM TOM0 Shared Service Request 7 */
#define SRC_GTMTOM10	(*( SRC_ASCLIN0ERR_type *) 0xf0039ba0u)	/* GTM TOM1 Shared Service Request 0 */
#define SRC_GTMTOM11	(*( SRC_ASCLIN0ERR_type *) 0xf0039ba4u)	/* GTM TOM1 Shared Service Request 1 */
#define SRC_GTMTOM12	(*( SRC_ASCLIN0ERR_type *) 0xf0039ba8u)	/* GTM TOM1 Shared Service Request 2 */
#define SRC_GTMTOM13	(*( SRC_ASCLIN0ERR_type *) 0xf0039bacu)	/* GTM TOM1 Shared Service Request 3 */
#define SRC_GTMTOM14	(*( SRC_ASCLIN0ERR_type *) 0xf0039bb0u)	/* GTM TOM1 Shared Service Request 4 */
#define SRC_GTMTOM15	(*( SRC_ASCLIN0ERR_type *) 0xf0039bb4u)	/* GTM TOM1 Shared Service Request 5 */
#define SRC_GTMTOM16	(*( SRC_ASCLIN0ERR_type *) 0xf0039bb8u)	/* GTM TOM1 Shared Service Request 6 */
#define SRC_GTMTOM17	(*( SRC_ASCLIN0ERR_type *) 0xf0039bbcu)	/* GTM TOM1 Shared Service Request 7 */
#define SRC_HSM0	(*( SRC_ASCLIN0ERR_type *) 0xf0038cc0u)	/* HSM Service Request 0 */
#define SRC_HSM1	(*( SRC_ASCLIN0ERR_type *) 0xf0038cc4u)	/* HSM Service Request 1 */
#define SRC_LMU	(*( SRC_ASCLIN0ERR_type *) 0xf0038de0u)	/* LMU Service Request */
#define SRC_PMU00	(*( SRC_ASCLIN0ERR_type *) 0xf0038c30u)	/* PMU 0 Service Request 0 */
#define SRC_PMU01	(*( SRC_ASCLIN0ERR_type *) 0xf0038c34u)	/* PMU 0 Service Request 1 */
#define SRC_QSPI0ERR	(*( SRC_ASCLIN0ERR_type *) 0xf0038198u)	/* QSPI 0 Error Service Request */
#define SRC_QSPI0PT	(*( SRC_ASCLIN0ERR_type *) 0xf003819cu)	/* QSPI 0 Phase Transition Service Request */
#define SRC_QSPI0RX	(*( SRC_ASCLIN0ERR_type *) 0xf0038194u)	/* QSPI 0 Receive Service Request */
#define SRC_QSPI0TX	(*( SRC_ASCLIN0ERR_type *) 0xf0038190u)	/* QSPI 0 Transmit Service Request */
#define SRC_QSPI0U	(*( SRC_ASCLIN0ERR_type *) 0xf00381a4u)	/* QSPI 0 User Defined Service Request */
#define SRC_QSPI1ERR	(*( SRC_ASCLIN0ERR_type *) 0xf00381b0u)	/* QSPI 1 Error Service Request */
#define SRC_QSPI1PT	(*( SRC_ASCLIN0ERR_type *) 0xf00381b4u)	/* QSPI 1 Phase Transition Service Request */
#define SRC_QSPI1RX	(*( SRC_ASCLIN0ERR_type *) 0xf00381acu)	/* QSPI 1 Receive Service Request */
#define SRC_QSPI1TX	(*( SRC_ASCLIN0ERR_type *) 0xf00381a8u)	/* QSPI 1 Transmit Service Request */
#define SRC_QSPI1U	(*( SRC_ASCLIN0ERR_type *) 0xf00381bcu)	/* QSPI 1 User Defined Service Request */
#define SRC_QSPI2ERR	(*( SRC_ASCLIN0ERR_type *) 0xf00381c8u)	/* QSPI 2 Error Service Request */
#define SRC_QSPI2HC	(*( SRC_ASCLIN0ERR_type *) 0xf00381d0u)	/* QSPI 2 High Speed Capture Service Request */
#define SRC_QSPI2PT	(*( SRC_ASCLIN0ERR_type *) 0xf00381ccu)	/* QSPI 2 Phase Transition Service Request */
#define SRC_QSPI2RX	(*( SRC_ASCLIN0ERR_type *) 0xf00381c4u)	/* QSPI 2 Receive Service Request */
#define SRC_QSPI2TX	(*( SRC_ASCLIN0ERR_type *) 0xf00381c0u)	/* QSPI 2 Transmit Service Request */
#define SRC_QSPI2U	(*( SRC_ASCLIN0ERR_type *) 0xf00381d4u)	/* QSPI 2 User Defined Service Request */
#define SRC_QSPI3ERR	(*( SRC_ASCLIN0ERR_type *) 0xf00381e0u)	/* QSPI 3 Error Service Request */
#define SRC_QSPI3HC	(*( SRC_ASCLIN0ERR_type *) 0xf00381e8u)	/* QSPI 3 High Speed Capture Service Request */
#define SRC_QSPI3PT	(*( SRC_ASCLIN0ERR_type *) 0xf00381e4u)	/* QSPI 3 Phase Transition Service Request */
#define SRC_QSPI3RX	(*( SRC_ASCLIN0ERR_type *) 0xf00381dcu)	/* QSPI 3 Receive Service Request */
#define SRC_QSPI3TX	(*( SRC_ASCLIN0ERR_type *) 0xf00381d8u)	/* QSPI 3 Transmit Service Request */
#define SRC_QSPI3U	(*( SRC_ASCLIN0ERR_type *) 0xf00381ecu)	/* QSPI 3 User Defined Service Request */
#define SRC_RESERVED10	(*( SRC_ASCLIN0ERR_type *) 0xf00381a0u)	/* Reserved Service Request 10 */
#define SRC_RESERVED11	(*( SRC_ASCLIN0ERR_type *) 0xf00381b8u)	/* Reserved Service Request 11 */
#define SRC_SCUDTS	(*( SRC_ASCLIN0ERR_type *) 0xf0038cd0u)	/* SCU DTS Busy Service Request */
#define SRC_SCUERU0	(*( SRC_ASCLIN0ERR_type *) 0xf0038cd4u)	/* SCU ERU Service Request 0 */
#define SRC_SCUERU1	(*( SRC_ASCLIN0ERR_type *) 0xf0038cd8u)	/* SCU ERU Service Request 1 */
#define SRC_SCUERU2	(*( SRC_ASCLIN0ERR_type *) 0xf0038cdcu)	/* SCU ERU Service Request 2 */
#define SRC_SCUERU3	(*( SRC_ASCLIN0ERR_type *) 0xf0038ce0u)	/* SCU ERU Service Request 3 */
#define SRC_SENT0	(*( SRC_ASCLIN0ERR_type *) 0xf0038350u)	/* SENT TRIG0 Service Request */
#define SRC_SENT1	(*( SRC_ASCLIN0ERR_type *) 0xf0038354u)	/* SENT TRIG1 Service Request */
#define SRC_SENT2	(*( SRC_ASCLIN0ERR_type *) 0xf0038358u)	/* SENT TRIG2 Service Request */
#define SRC_SENT3	(*( SRC_ASCLIN0ERR_type *) 0xf003835cu)	/* SENT TRIG3 Service Request */
#define SRC_SMU0	(*( SRC_ASCLIN0ERR_type *) 0xf0038d10u)	/* SMU Service Request 0 */
#define SRC_SMU1	(*( SRC_ASCLIN0ERR_type *) 0xf0038d14u)	/* SMU Service Request 1 */
#define SRC_SMU2	(*( SRC_ASCLIN0ERR_type *) 0xf0038d18u)	/* SMU Service Request 2 */
#define SRC_STM0SR0	(*( SRC_ASCLIN0ERR_type *) 0xf0038490u)	/* System Timer 0 Service Request 0 */
#define SRC_STM0SR1	(*( SRC_ASCLIN0ERR_type *) 0xf0038494u)	/* System Timer 0 Service Request 1 */
#define SRC_VADCCG0SR0	(*( SRC_ASCLIN0ERR_type *) 0xf0038aa0u)	/* VADC Common Group 0 Service Request 0 */
#define SRC_VADCCG0SR1	(*( SRC_ASCLIN0ERR_type *) 0xf0038aa4u)	/* VADC Common Group 0 Service Request 1 */
#define SRC_VADCCG0SR2	(*( SRC_ASCLIN0ERR_type *) 0xf0038aa8u)	/* VADC Common Group 0 Service Request 2 */
#define SRC_VADCCG0SR3	(*( SRC_ASCLIN0ERR_type *) 0xf0038aacu)	/* VADC Common Group 0 Service Request 3 */
#define SRC_VADCG0SR0	(*( SRC_ASCLIN0ERR_type *) 0xf0038980u)	/* VADC Group 0 Service Request 0 */
#define SRC_VADCG0SR1	(*( SRC_ASCLIN0ERR_type *) 0xf0038984u)	/* VADC Group 0 Service Request 1 */
#define SRC_VADCG0SR2	(*( SRC_ASCLIN0ERR_type *) 0xf0038988u)	/* VADC Group 0 Service Request 2 */
#define SRC_VADCG0SR3	(*( SRC_ASCLIN0ERR_type *) 0xf003898cu)	/* VADC Group 0 Service Request 3 */
#define SRC_VADCG1SR0	(*( SRC_ASCLIN0ERR_type *) 0xf0038990u)	/* VADC Group 1 Service Request 0 */
#define SRC_VADCG1SR1	(*( SRC_ASCLIN0ERR_type *) 0xf0038994u)	/* VADC Group 1 Service Request 1 */
#define SRC_VADCG1SR2	(*( SRC_ASCLIN0ERR_type *) 0xf0038998u)	/* VADC Group 1 Service Request 2 */
#define SRC_VADCG1SR3	(*( SRC_ASCLIN0ERR_type *) 0xf003899cu)	/* VADC Group 1 Service Request 3 */
#define SRC_VADCG2SR0	(*( SRC_ASCLIN0ERR_type *) 0xf00389a0u)	/* VADC Group 2 Service Request 0 */
#define SRC_VADCG2SR1	(*( SRC_ASCLIN0ERR_type *) 0xf00389a4u)	/* VADC Group 2 Service Request 1 */
#define SRC_VADCG2SR2	(*( SRC_ASCLIN0ERR_type *) 0xf00389a8u)	/* VADC Group 2 Service Request 2 */
#define SRC_VADCG2SR3	(*( SRC_ASCLIN0ERR_type *) 0xf00389acu)	/* VADC Group 2 Service Request 3 */
#define SRC_VADCG3SR0	(*( SRC_ASCLIN0ERR_type *) 0xf00389b0u)	/* VADC Group 3 Service Request 0 */
#define SRC_VADCG3SR1	(*( SRC_ASCLIN0ERR_type *) 0xf00389b4u)	/* VADC Group 3 Service Request 1 */
#define SRC_VADCG3SR2	(*( SRC_ASCLIN0ERR_type *) 0xf00389b8u)	/* VADC Group 3 Service Request 2 */
#define SRC_VADCG3SR3	(*( SRC_ASCLIN0ERR_type *) 0xf00389bcu)	/* VADC Group 3 Service Request 3 */
#define SRC_XBARSRC	(*( SRC_ASCLIN0ERR_type *) 0xf0038048u)	/* XBAR_SRI Service Request */


/* DMA */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} DMA_ACCEN00_type;
#define DMA_ACCEN00	(*( DMA_ACCEN00_type *) 0xf0010040u)	/* DMA Hardware Resource 0 Access Enable Register 0 */
#define DMA_ACCEN10	(*( DMA_ACCEN00_type *) 0xf0010048u)	/* DMA Hardware Resource 1 Access Enable Register 0 */
#define DMA_ACCEN20	(*( DMA_ACCEN00_type *) 0xf0010050u)	/* DMA Hardware Resource 2 Access Enable Register 0 */
#define DMA_ACCEN30	(*( DMA_ACCEN00_type *) 0xf0010058u)	/* DMA Hardware Resource 3 Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RES            : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_ACCEN01_type;
#define DMA_ACCEN01	(*( DMA_ACCEN01_type *) 0xf0010044u)	/* DMA Hardware Resource 0 Access Enable Register 1 */
#define DMA_ACCEN11	(*( DMA_ACCEN01_type *) 0xf001004cu)	/* DMA Hardware Resource 1 Access Enable Register 1 */
#define DMA_ACCEN21	(*( DMA_ACCEN01_type *) 0xf0010054u)	/* DMA Hardware Resource 2 Access Enable Register 1 */
#define DMA_ACCEN31	(*( DMA_ACCEN01_type *) 0xf001005cu)	/* DMA Hardware Resource 3 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SMF            : 3;	/* Source Address Modification Factor */
		unsigned int INCS           : 1;	/* Increment of Source Address */
		unsigned int DMF            : 3;	/* Destination Address Modification Factor */
		unsigned int INCD           : 1;	/* Increment of Destination Address */
		unsigned int CBLS           : 4;	/* Circular Buffer Length Source */
		unsigned int CBLD           : 4;	/* Circular Buffer Length Destination */
		unsigned int SHCT           : 4;	/* Shadow Control */
		unsigned int SCBE           : 1;	/* Source Circular Buffer Enable */
		unsigned int DCBE           : 1;	/* Destination Circular Buffer Enable */
		unsigned int STAMP          : 1;	/* Time Stamp */
		unsigned int ETRL           : 1;	/* Enable Transaction Request Lost Interrupt */
		unsigned int WRPSE          : 1;	/* Wrap Source Enable */
		unsigned int WRPDE          : 1;	/* Wrap Destination Enable */
		unsigned int INTCT          : 2;	/* Interrupt Control */
		unsigned int IRDV           : 4;	/* Interrupt Raise Detect Value */
	} B;
	int I;
	unsigned int U;

} DMA_ADICR000_type;
#define DMA_ADICR000	(*( DMA_ADICR000_type *) 0xf0012010u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR001	(*( DMA_ADICR000_type *) 0xf0012030u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR002	(*( DMA_ADICR000_type *) 0xf0012050u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR003	(*( DMA_ADICR000_type *) 0xf0012070u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR004	(*( DMA_ADICR000_type *) 0xf0012090u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR005	(*( DMA_ADICR000_type *) 0xf00120b0u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR006	(*( DMA_ADICR000_type *) 0xf00120d0u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR007	(*( DMA_ADICR000_type *) 0xf00120f0u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR008	(*( DMA_ADICR000_type *) 0xf0012110u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR009	(*( DMA_ADICR000_type *) 0xf0012130u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR010	(*( DMA_ADICR000_type *) 0xf0012150u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR011	(*( DMA_ADICR000_type *) 0xf0012170u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR012	(*( DMA_ADICR000_type *) 0xf0012190u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR013	(*( DMA_ADICR000_type *) 0xf00121b0u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR014	(*( DMA_ADICR000_type *) 0xf00121d0u)	/* DMA Channel Address and Interrupt Control Register x */
#define DMA_ADICR015	(*( DMA_ADICR000_type *) 0xf00121f0u)	/* DMA Channel Address and Interrupt Control Register x */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 14;	/* Transfer Reload Value */
		/* const */ unsigned int RES            : 2;	/* Reserved */
		unsigned int BLKM           : 3;	/* Block Mode */
		unsigned int RROAT          : 1;	/* Reset Request Only After Transaction */
		unsigned int CHMODE         : 1;	/* Channel Operation Mode */
		unsigned int CHDW           : 3;	/* Channel Data Width */
		unsigned int PATSEL         : 3;	/* Pattern Select */
		/* const */ unsigned int RES_8          : 1;	/* Reserved */
		unsigned int PRSEL          : 1;	/* Peripheral Request Select */
		/* const */ unsigned int RES_10         : 1;	/* Reserved */
		unsigned int DMAPRIO        : 2;	/* DMA Priority */
	} B;
	int I;
	unsigned int U;

} DMA_CHCFGR000_type;
#define DMA_CHCFGR000	(*( DMA_CHCFGR000_type *) 0xf0012014u)	/* DMA Channel Configuration Register 000 */
#define DMA_CHCFGR001	(*( DMA_CHCFGR000_type *) 0xf0012034u)	/* DMA Channel Configuration Register 001 */
#define DMA_CHCFGR002	(*( DMA_CHCFGR000_type *) 0xf0012054u)	/* DMA Channel Configuration Register 002 */
#define DMA_CHCFGR003	(*( DMA_CHCFGR000_type *) 0xf0012074u)	/* DMA Channel Configuration Register 003 */
#define DMA_CHCFGR004	(*( DMA_CHCFGR000_type *) 0xf0012094u)	/* DMA Channel Configuration Register 004 */
#define DMA_CHCFGR005	(*( DMA_CHCFGR000_type *) 0xf00120b4u)	/* DMA Channel Configuration Register 005 */
#define DMA_CHCFGR006	(*( DMA_CHCFGR000_type *) 0xf00120d4u)	/* DMA Channel Configuration Register 006 */
#define DMA_CHCFGR007	(*( DMA_CHCFGR000_type *) 0xf00120f4u)	/* DMA Channel Configuration Register 007 */
#define DMA_CHCFGR008	(*( DMA_CHCFGR000_type *) 0xf0012114u)	/* DMA Channel Configuration Register 008 */
#define DMA_CHCFGR009	(*( DMA_CHCFGR000_type *) 0xf0012134u)	/* DMA Channel Configuration Register 009 */
#define DMA_CHCFGR010	(*( DMA_CHCFGR000_type *) 0xf0012154u)	/* DMA Channel Configuration Register 010 */
#define DMA_CHCFGR011	(*( DMA_CHCFGR000_type *) 0xf0012174u)	/* DMA Channel Configuration Register 011 */
#define DMA_CHCFGR012	(*( DMA_CHCFGR000_type *) 0xf0012194u)	/* DMA Channel Configuration Register 012 */
#define DMA_CHCFGR013	(*( DMA_CHCFGR000_type *) 0xf00121b4u)	/* DMA Channel Configuration Register 013 */
#define DMA_CHCFGR014	(*( DMA_CHCFGR000_type *) 0xf00121d4u)	/* DMA Channel Configuration Register 014 */
#define DMA_CHCFGR015	(*( DMA_CHCFGR000_type *) 0xf00121f4u)	/* DMA Channel Configuration Register 015 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 14;	/* Transfer Count Status */
		/* const */ unsigned int RES            : 1;	/* Reserved */
		/* const */ unsigned int LXO            : 1;	/* Old Value of Pattern Detection */
		/* const */ unsigned int WRPS           : 1;	/* Wrap Source Buffer */
		/* const */ unsigned int WRPD           : 1;	/* Wrap Destination Buffer */
		/* const */ unsigned int ICH            : 1;	/* Interrupt from Channel */
		/* const */ unsigned int IPM            : 1;	/* Pattern Detection from Channel */
		/* const */ unsigned int RES_8          : 2;	/* Reserved */
		/* const */ unsigned int BUFFER         : 1;	/* DMA Double Buffering Active Buffer */
		unsigned int FROZEN         : 1;	/* DMA Double Buffering Frozen Buffer */
		unsigned int SWB            : 1;	/* DMA Double Buffering Switch Buffer */
		unsigned int CWRP           : 1;	/* Clear Wrap Buffer Interrupt z */
		unsigned int CICH           : 1;	/* Clear Interrupt for DMA Channel z */
		unsigned int SIT            : 1;	/* Set Interrupt Trigger for DMA Channel z */
		/* const */ unsigned int RES_15         : 3;	/* Reserved */
		unsigned int SCH            : 1;	/* Set Transaction Request for DMA Channel */
	} B;
	int I;
	unsigned int U;

} DMA_CHCSR000_type;
#define DMA_CHCSR000	(*( DMA_CHCSR000_type *) 0xf001201cu)	/* DMARAM Channel Control and Status Register 000 */
#define DMA_CHCSR001	(*( DMA_CHCSR000_type *) 0xf001203cu)	/* DMARAM Channel Control and Status Register 001 */
#define DMA_CHCSR002	(*( DMA_CHCSR000_type *) 0xf001205cu)	/* DMARAM Channel Control and Status Register 002 */
#define DMA_CHCSR003	(*( DMA_CHCSR000_type *) 0xf001207cu)	/* DMARAM Channel Control and Status Register 003 */
#define DMA_CHCSR004	(*( DMA_CHCSR000_type *) 0xf001209cu)	/* DMARAM Channel Control and Status Register 004 */
#define DMA_CHCSR005	(*( DMA_CHCSR000_type *) 0xf00120bcu)	/* DMARAM Channel Control and Status Register 005 */
#define DMA_CHCSR006	(*( DMA_CHCSR000_type *) 0xf00120dcu)	/* DMARAM Channel Control and Status Register 006 */
#define DMA_CHCSR007	(*( DMA_CHCSR000_type *) 0xf00120fcu)	/* DMARAM Channel Control and Status Register 007 */
#define DMA_CHCSR008	(*( DMA_CHCSR000_type *) 0xf001211cu)	/* DMARAM Channel Control and Status Register 008 */
#define DMA_CHCSR009	(*( DMA_CHCSR000_type *) 0xf001213cu)	/* DMARAM Channel Control and Status Register 009 */
#define DMA_CHCSR010	(*( DMA_CHCSR000_type *) 0xf001215cu)	/* DMARAM Channel Control and Status Register 010 */
#define DMA_CHCSR011	(*( DMA_CHCSR000_type *) 0xf001217cu)	/* DMARAM Channel Control and Status Register 011 */
#define DMA_CHCSR012	(*( DMA_CHCSR000_type *) 0xf001219cu)	/* DMARAM Channel Control and Status Register 012 */
#define DMA_CHCSR013	(*( DMA_CHCSR000_type *) 0xf00121bcu)	/* DMARAM Channel Control and Status Register 013 */
#define DMA_CHCSR014	(*( DMA_CHCSR000_type *) 0xf00121dcu)	/* DMARAM Channel Control and Status Register 014 */
#define DMA_CHCSR015	(*( DMA_CHCSR000_type *) 0xf00121fcu)	/* DMARAM Channel Control and Status Register 015 */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		/* const */ unsigned int RES            : 1;	/* Reserved */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		/* const */ unsigned int RES_5          : 28;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_CLC_type;
#define DMA_CLC	(*( DMA_CLC_type *) 0xf0010000u)	/* DMA Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RES            : 16;	/* Reserved */
		unsigned int CSER           : 1;	/* Clear Move Engine x Source Error */
		unsigned int CDER           : 1;	/* Clear Move Engine x Destination Error */
		/* const */ unsigned int RES_4          : 2;	/* Reserved */
		unsigned int CSPBER         : 1;	/* Clear SPB Error */
		unsigned int CSRIER         : 1;	/* Clear SRI Error */
		/* const */ unsigned int RES_7          : 2;	/* Reserved */
		unsigned int CRAMER         : 1;	/* Clear RAM Error */
		unsigned int CSLLER         : 1;	/* Clear SLL Error */
		unsigned int CDLLER         : 1;	/* Clear DLL Error */
		/* const */ unsigned int RES_11         : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_CLRE0_type;
#define DMA_CLRE0	(*( DMA_CLRE0_type *) 0xf0010128u)	/* DMA Clear Error Register 0 */
#define DMA_CLRE1	(*( DMA_CLRE0_type *) 0xf0011128u)	/* DMA Clear Error Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;	/* Destination Address */
	} B;
	int I;
	unsigned int U;

} DMA_DADR000_type;
#define DMA_DADR000	(*( DMA_DADR000_type *) 0xf001200cu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR001	(*( DMA_DADR000_type *) 0xf001202cu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR002	(*( DMA_DADR000_type *) 0xf001204cu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR003	(*( DMA_DADR000_type *) 0xf001206cu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR004	(*( DMA_DADR000_type *) 0xf001208cu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR005	(*( DMA_DADR000_type *) 0xf00120acu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR006	(*( DMA_DADR000_type *) 0xf00120ccu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR007	(*( DMA_DADR000_type *) 0xf00120ecu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR008	(*( DMA_DADR000_type *) 0xf001210cu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR009	(*( DMA_DADR000_type *) 0xf001212cu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR010	(*( DMA_DADR000_type *) 0xf001214cu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR011	(*( DMA_DADR000_type *) 0xf001216cu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR012	(*( DMA_DADR000_type *) 0xf001218cu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR013	(*( DMA_DADR000_type *) 0xf00121acu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR014	(*( DMA_DADR000_type *) 0xf00121ccu)	/* DMA Channel Destination Address Register x */
#define DMA_DADR015	(*( DMA_DADR000_type *) 0xf00121ecu)	/* DMA Channel Destination Address Register x */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RES            : 16;	/* Reserved */
		unsigned int ESER           : 1;	/* Enable Move Engine x Source Error */
		unsigned int EDER           : 1;	/* Enable Move Engine x Destination Error */
		/* const */ unsigned int RES_4          : 6;	/* Reserved */
		unsigned int ERER           : 1;	/* Enable Move Engine x RAM Error */
		/* const */ unsigned int RES_6          : 1;	/* Reserved */
		unsigned int ELER           : 1;	/* Enable Move Engine x DMA Linked List Error */
		/* const */ unsigned int RES_8          : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_EER0_type;
#define DMA_EER0	(*( DMA_EER0_type *) 0xf0010120u)	/* DMA Enable Error Register 0 */
#define DMA_EER1	(*( DMA_EER0_type *) 0xf0011120u)	/* DMA Enable Error Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SIT            : 1;	/* Set Error Interrupt Service Request */
		/* const */ unsigned int RES            : 31;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_ERRINTR_type;
#define DMA_ERRINTR	(*( DMA_ERRINTR_type *) 0xf0011204u)	/* DMA Error Interrupt Set Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int LEC            : 7;	/* Move Engine x Last Error Channel */
		/* const */ unsigned int RES            : 9;	/* Reserved */
		/* const */ unsigned int SER            : 1;	/* Move Engine x Source Error */
		/* const */ unsigned int DER            : 1;	/* Move Engine x Destination Error */
		/* const */ unsigned int RES_5          : 2;	/* Reserved */
		/* const */ unsigned int SPBER          : 1;	/* Move Engine x SPB Bus Error */
		/* const */ unsigned int SRIER          : 1;	/* Move Engine x SRI Bus Error */
		/* const */ unsigned int RES_8          : 2;	/* Reserved */
		/* const */ unsigned int RAMER          : 1;	/* Move Engine x RAM Error */
		/* const */ unsigned int SLLER          : 1;	/* Move Engine x Safe Linked List Error */
		/* const */ unsigned int DLLER          : 1;	/* Move Engine x DMA Linked List Error */
		/* const */ unsigned int RES_12         : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_ERRSR0_type;
#define DMA_ERRSR0	(*( DMA_ERRSR0_type *) 0xf0010124u)	/* DMA Error Status Register 0 */
#define DMA_ERRSR1	(*( DMA_ERRSR0_type *) 0xf0011124u)	/* DMA Error Status Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int HRP            : 2;	/* Hardware Resource Partition y */
		/* const */ unsigned int RES            : 30;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_HRR000_type;
#define DMA_HRR000	(*( DMA_HRR000_type *) 0xf0011800u)	/* DMA Channel Hardware Resource Register 000 */
#define DMA_HRR001	(*( DMA_HRR000_type *) 0xf0011804u)	/* DMA Channel Hardware Resource Register 001 */
#define DMA_HRR002	(*( DMA_HRR000_type *) 0xf0011808u)	/* DMA Channel Hardware Resource Register 002 */
#define DMA_HRR003	(*( DMA_HRR000_type *) 0xf001180cu)	/* DMA Channel Hardware Resource Register 003 */
#define DMA_HRR004	(*( DMA_HRR000_type *) 0xf0011810u)	/* DMA Channel Hardware Resource Register 004 */
#define DMA_HRR005	(*( DMA_HRR000_type *) 0xf0011814u)	/* DMA Channel Hardware Resource Register 005 */
#define DMA_HRR006	(*( DMA_HRR000_type *) 0xf0011818u)	/* DMA Channel Hardware Resource Register 006 */
#define DMA_HRR007	(*( DMA_HRR000_type *) 0xf001181cu)	/* DMA Channel Hardware Resource Register 007 */
#define DMA_HRR008	(*( DMA_HRR000_type *) 0xf0011820u)	/* DMA Channel Hardware Resource Register 008 */
#define DMA_HRR009	(*( DMA_HRR000_type *) 0xf0011824u)	/* DMA Channel Hardware Resource Register 009 */
#define DMA_HRR010	(*( DMA_HRR000_type *) 0xf0011828u)	/* DMA Channel Hardware Resource Register 010 */
#define DMA_HRR011	(*( DMA_HRR000_type *) 0xf001182cu)	/* DMA Channel Hardware Resource Register 011 */
#define DMA_HRR012	(*( DMA_HRR000_type *) 0xf0011830u)	/* DMA Channel Hardware Resource Register 012 */
#define DMA_HRR013	(*( DMA_HRR000_type *) 0xf0011834u)	/* DMA Channel Hardware Resource Register 013 */
#define DMA_HRR014	(*( DMA_HRR000_type *) 0xf0011838u)	/* DMA Channel Hardware Resource Register 014 */
#define DMA_HRR015	(*( DMA_HRR000_type *) 0xf001183cu)	/* DMA Channel Hardware Resource Register 015 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} DMA_ID_type;
#define DMA_ID	(*( DMA_ID_type *) 0xf0010008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD00           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD01           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD02           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD03           : 8;	/* Read Value for Move Engine x */
	} B;
	int I;
	unsigned int U;

} DMA_ME00R_type;
#define DMA_ME00R	(*( DMA_ME00R_type *) 0xf0010140u)	/* DMA Move Engine 0 Read Register 0 */
#define DMA_ME10R	(*( DMA_ME00R_type *) 0xf0011140u)	/* DMA Move Engine 1 Read Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD10           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD11           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD12           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD13           : 8;	/* Read Value for Move Engine x */
	} B;
	int I;
	unsigned int U;

} DMA_ME01R_type;
#define DMA_ME01R	(*( DMA_ME01R_type *) 0xf0010144u)	/* DMA Move Engine 0 Read Register 1 */
#define DMA_ME11R	(*( DMA_ME01R_type *) 0xf0011144u)	/* DMA Move Engine 1 Read Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD20           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD21           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD22           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD23           : 8;	/* Read Value for Move Engine x */
	} B;
	int I;
	unsigned int U;

} DMA_ME02R_type;
#define DMA_ME02R	(*( DMA_ME02R_type *) 0xf0010148u)	/* DMA Move Engine 0 Read Register 2 */
#define DMA_ME12R	(*( DMA_ME02R_type *) 0xf0011148u)	/* DMA Move Engine 1 Read Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD30           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD31           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD32           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD33           : 8;	/* Read Value for Move Engine x */
	} B;
	int I;
	unsigned int U;

} DMA_ME03R_type;
#define DMA_ME03R	(*( DMA_ME03R_type *) 0xf001014cu)	/* DMA Move Engine 0 Read Register 3 */
#define DMA_ME13R	(*( DMA_ME03R_type *) 0xf001114cu)	/* DMA Move Engine 1 Read Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD40           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD41           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD42           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD43           : 8;	/* Read Value for Move Engine x */
	} B;
	int I;
	unsigned int U;

} DMA_ME04R_type;
#define DMA_ME04R	(*( DMA_ME04R_type *) 0xf0010150u)	/* DMA Move Engine 0 Read Register 4 */
#define DMA_ME14R	(*( DMA_ME04R_type *) 0xf0011150u)	/* DMA Move Engine 1 Read Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD50           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD51           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD52           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD53           : 8;	/* Read Value for Move Engine x */
	} B;
	int I;
	unsigned int U;

} DMA_ME05R_type;
#define DMA_ME05R	(*( DMA_ME05R_type *) 0xf0010154u)	/* DMA Move Engine 0 Read Register 5 */
#define DMA_ME15R	(*( DMA_ME05R_type *) 0xf0011154u)	/* DMA Move Engine 1 Read Register 5 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD60           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD61           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD62           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD63           : 8;	/* Read Value for Move Engine x */
	} B;
	int I;
	unsigned int U;

} DMA_ME06R_type;
#define DMA_ME06R	(*( DMA_ME06R_type *) 0xf0010158u)	/* DMA Move Engine 0 Read Register 6 */
#define DMA_ME16R	(*( DMA_ME06R_type *) 0xf0011158u)	/* DMA Move Engine 1 Read Register 6 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD70           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD71           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD72           : 8;	/* Read Value for Move Engine x */
		/* const */ unsigned int RD73           : 8;	/* Read Value for Move Engine x */
	} B;
	int I;
	unsigned int U;

} DMA_ME07R_type;
#define DMA_ME07R	(*( DMA_ME07R_type *) 0xf001015cu)	/* DMA Move Engine 0 Read Register 7 */
#define DMA_ME17R	(*( DMA_ME07R_type *) 0xf001115cu)	/* DMA Move Engine 1 Read Register 7 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SMF            : 3;	/* Source Address Modification Factor */
		/* const */ unsigned int INCS           : 1;	/* Increment of Source Address */
		/* const */ unsigned int DMF            : 3;	/* Destination Address Modification Factor */
		/* const */ unsigned int INCD           : 1;	/* Increment of Destination Address */
		/* const */ unsigned int CBLS           : 4;	/* Circular Buffer Length Source */
		/* const */ unsigned int CBLD           : 4;	/* Circular Buffer Length Destination */
		/* const */ unsigned int SHCT           : 4;	/* Shadow Control */
		/* const */ unsigned int SCBE           : 1;	/* Source Circular Buffer Enable */
		/* const */ unsigned int DCBE           : 1;	/* Destination Circular Buffer Enable */
		/* const */ unsigned int STAMP          : 1;	/* Time Stamp */
		/* const */ unsigned int ETRL           : 1;	/* Enable Transaction Request Lost Interrupt */
		/* const */ unsigned int WRPSE          : 1;	/* Wrap Source Enable */
		/* const */ unsigned int WRPDE          : 1;	/* Wrap Destination Enable */
		/* const */ unsigned int INTCT          : 2;	/* Interrupt Control */
		/* const */ unsigned int IRDV           : 4;	/* Interrupt Raise Detect Value */
	} B;
	int I;
	unsigned int U;

} DMA_ME0ADICR_type;
#define DMA_ME0ADICR	(*( DMA_ME0ADICR_type *) 0xf0010190u)	/* DMA Move Engine 0 Channel Address and Interrupt Control Register */
#define DMA_ME1ADICR	(*( DMA_ME0ADICR_type *) 0xf0011190u)	/* DMA Move Engine 1 Channel Address and Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TREL           : 14;	/* Transfer Reload Value */
		/* const */ unsigned int RES            : 2;	/* Reserved */
		/* const */ unsigned int BLKM           : 3;	/* Block Mode */
		/* const */ unsigned int RROAT          : 1;	/* Reset Request Only After Transaction */
		/* const */ unsigned int CHMODE         : 1;	/* Channel Operation Mode */
		/* const */ unsigned int CHDW           : 3;	/* Channel Data Width */
		/* const */ unsigned int PATSEL         : 3;	/* Pattern Select */
		/* const */ unsigned int RES_8          : 1;	/* Reserved */
		/* const */ unsigned int PRSEL          : 1;	/* Peripheral Request Select */
		/* const */ unsigned int RES_10         : 1;	/* Reserved */
		/* const */ unsigned int DMAPRIO        : 2;	/* DMA Priority */
	} B;
	int I;
	unsigned int U;

} DMA_ME0CHCR_type;
#define DMA_ME0CHCR	(*( DMA_ME0CHCR_type *) 0xf0010194u)	/* DMA Move Engine 0 Channel Control Register */
#define DMA_ME1CHCR	(*( DMA_ME0CHCR_type *) 0xf0011194u)	/* DMA Move Engine 1 Channel Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 14;	/* Transfer Count Status */
		/* const */ unsigned int RES            : 1;	/* Reserved */
		/* const */ unsigned int LXO            : 1;	/* Old Value of Pattern Detection */
		/* const */ unsigned int WRPS           : 1;	/* Wrap Source Buffer */
		/* const */ unsigned int WRPD           : 1;	/* Wrap Destination Buffer */
		/* const */ unsigned int ICH            : 1;	/* Interrupt from Channel */
		/* const */ unsigned int IPM            : 1;	/* Pattern Detection from Channel */
		/* const */ unsigned int RES_8          : 2;	/* Reserved */
		/* const */ unsigned int BUFFER         : 1;	/* DMA Double Buffering Active Buffer */
		/* const */ unsigned int FROZEN         : 1;	/* DMA Double Buffering Frozen Buffer */
		/* const */ unsigned int RES_11         : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_ME0CHSR_type;
#define DMA_ME0CHSR	(*( DMA_ME0CHSR_type *) 0xf001019cu)	/* DMA Move Engine 0 Channel Status Register */
#define DMA_ME1CHSR	(*( DMA_ME0CHSR_type *) 0xf001119cu)	/* DMA Move Engine 1 Channel Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DADR           : 32;	/* Destination Address */
	} B;
	int I;
	unsigned int U;

} DMA_ME0DADR_type;
#define DMA_ME0DADR	(*( DMA_ME0DADR_type *) 0xf001018cu)	/* DMA Move Engine 0 Channel Destination Address Register x */
#define DMA_ME1DADR	(*( DMA_ME0DADR_type *) 0xf001118cu)	/* DMA Move Engine 1 Channel Destination Address Register x */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RDCRC          : 32;	/* Read Data CRC */
	} B;
	int I;
	unsigned int U;

} DMA_ME0RDCRC_type;
#define DMA_ME0RDCRC	(*( DMA_ME0RDCRC_type *) 0xf0010180u)	/* DMA Move Engine 0 Channel Read Data CRC Register */
#define DMA_ME1RDCRC	(*( DMA_ME0RDCRC_type *) 0xf0011180u)	/* DMA Move Engine 1 Channel Read Data CRC Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SADR           : 32;	/* Source Start Address */
	} B;
	int I;
	unsigned int U;

} DMA_ME0SADR_type;
#define DMA_ME0SADR	(*( DMA_ME0SADR_type *) 0xf0010188u)	/* DMA Move Engine 0 Channel Source Address Register */
#define DMA_ME1SADR	(*( DMA_ME0SADR_type *) 0xf0011188u)	/* DMA Move Engine 1 Channel Source Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SDCRC          : 32;	/* Source and Destination Address CRC */
	} B;
	int I;
	unsigned int U;

} DMA_ME0SDCRC_type;
#define DMA_ME0SDCRC	(*( DMA_ME0SDCRC_type *) 0xf0010184u)	/* DMA Move Engine 0 Channel Source and Destination Address CRC Register */
#define DMA_ME1SDCRC	(*( DMA_ME0SDCRC_type *) 0xf0011184u)	/* DMA Move Engine 1 Channel Source and Destination Address CRC Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SHADR          : 32;	/* Shadowed Address */
	} B;
	int I;
	unsigned int U;

} DMA_ME0SHADR_type;
#define DMA_ME0SHADR	(*( DMA_ME0SHADR_type *) 0xf0010198u)	/* DMA Move Engine 0 Channel Shadow Address Register */
#define DMA_ME1SHADR	(*( DMA_ME0SHADR_type *) 0xf0011198u)	/* DMA Move Engine 1 Channel Shadow Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RS             : 1;	/* Move Engine x Read Status */
		/* const */ unsigned int RES            : 3;	/* Reserved */
		/* const */ unsigned int WS             : 1;	/* Move Engine x Write Status */
		/* const */ unsigned int RES_4          : 11;	/* Reserved */
		/* const */ unsigned int CH             : 7;	/* Active Channel z in Move Engine x */
		/* const */ unsigned int RES_6          : 9;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_ME0SR_type;
#define DMA_ME0SR	(*( DMA_ME0SR_type *) 0xf0010130u)	/* DMA Move Engine 0 Status Register */
#define DMA_ME1SR	(*( DMA_ME0SR_type *) 0xf0011130u)	/* DMA Move Engine 1 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 RES            : 2;	/* Reserved */
		unsigned __sfrbit32 INTERR         : 1;	/* Internal ECC Error */
		/* const */ unsigned __sfrbit32 RES_3          : 1;	/* Reserved */
		unsigned __sfrbit32 RMWERR         : 1;	/* Internal Read Modify Write Error */
		/* const */ unsigned __sfrbit32 RES_5          : 1;	/* Reserved */
		unsigned __sfrbit32 DATAERR        : 1;	/* SPB Data Phase ECC Error */
		/* const */ unsigned __sfrbit32 RES_7          : 1;	/* Reserved */
		unsigned __sfrbit32 PMIC           : 1;	/* Protection Bit for Memory Integrity Control Bit */
		unsigned __sfrbit32 ERRDIS         : 1;	/* ECC Error Disable */
		/* const */ unsigned __sfrbit32 RES_10         : 22;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_MEMCON_type;
#define DMA_MEMCON	(*( DMA_MEMCON_type *) 0xf0010020u)	/* DMA Memory Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MODE           : 1;	/* Hardware Resource Supervisor Mode */
		/* const */ unsigned int RES            : 31;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_MODE0_type;
#define DMA_MODE0	(*( DMA_MODE0_type *) 0xf0011300u)	/* DMA Mode Register 0 */
#define DMA_MODE1	(*( DMA_MODE0_type *) 0xf0011304u)	/* DMA Mode Register 1 */
#define DMA_MODE2	(*( DMA_MODE0_type *) 0xf0011308u)	/* DMA Mode Register 2 */
#define DMA_MODE3	(*( DMA_MODE0_type *) 0xf001130cu)	/* DMA Mode Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int TGS            : 4;	/* Trigger Set () for OTGB0/1 */
		/* const */ unsigned int RES            : 3;	/* Reserved */
		unsigned int BS             : 1;	/* OTGB0/1 Bus Select */
		/* const */ unsigned int RES_4          : 24;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_OTSS_type;
#define DMA_OTSS	(*( DMA_OTSS_type *) 0xf0011200u)	/* DMA OCDS Trigger Set Select */

typedef volatile union
{
	struct
	{ 
		unsigned int PAT00          : 8;	/* Pattern for Move Engine */
		unsigned int PAT01          : 8;	/* Pattern for Move Engine */
		unsigned int PAT02          : 8;	/* Pattern for Move Engine */
		unsigned int PAT03          : 8;	/* Pattern for Move Engine */
	} B;
	int I;
	unsigned int U;

} DMA_PRR0_type;
#define DMA_PRR0	(*( DMA_PRR0_type *) 0xf0011208u)	/* Pattern Read Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int PAT10          : 8;	/* Pattern for Move Engine */
		unsigned int PAT11          : 8;	/* Pattern for Move Engine */
		unsigned int PAT12          : 8;	/* Pattern for Move Engine */
		unsigned int PAT13          : 8;	/* Pattern for Move Engine */
	} B;
	int I;
	unsigned int U;

} DMA_PRR1_type;
#define DMA_PRR1	(*( DMA_PRR1_type *) 0xf001120cu)	/* Pattern Read Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int RDCRC          : 32;	/* Read Data CRC */
	} B;
	int I;
	unsigned int U;

} DMA_RDCRCR000_type;
#define DMA_RDCRCR000	(*( DMA_RDCRCR000_type *) 0xf0012000u)	/* DMA Channel Read Data CRC Register 000 */
#define DMA_RDCRCR001	(*( DMA_RDCRCR000_type *) 0xf0012020u)	/* DMA Channel Read Data CRC Register 001 */
#define DMA_RDCRCR002	(*( DMA_RDCRCR000_type *) 0xf0012040u)	/* DMA Channel Read Data CRC Register 002 */
#define DMA_RDCRCR003	(*( DMA_RDCRCR000_type *) 0xf0012060u)	/* DMA Channel Read Data CRC Register 003 */
#define DMA_RDCRCR004	(*( DMA_RDCRCR000_type *) 0xf0012080u)	/* DMA Channel Read Data CRC Register 004 */
#define DMA_RDCRCR005	(*( DMA_RDCRCR000_type *) 0xf00120a0u)	/* DMA Channel Read Data CRC Register 005 */
#define DMA_RDCRCR006	(*( DMA_RDCRCR000_type *) 0xf00120c0u)	/* DMA Channel Read Data CRC Register 006 */
#define DMA_RDCRCR007	(*( DMA_RDCRCR000_type *) 0xf00120e0u)	/* DMA Channel Read Data CRC Register 007 */
#define DMA_RDCRCR008	(*( DMA_RDCRCR000_type *) 0xf0012100u)	/* DMA Channel Read Data CRC Register 008 */
#define DMA_RDCRCR009	(*( DMA_RDCRCR000_type *) 0xf0012120u)	/* DMA Channel Read Data CRC Register 009 */
#define DMA_RDCRCR010	(*( DMA_RDCRCR000_type *) 0xf0012140u)	/* DMA Channel Read Data CRC Register 010 */
#define DMA_RDCRCR011	(*( DMA_RDCRCR000_type *) 0xf0012160u)	/* DMA Channel Read Data CRC Register 011 */
#define DMA_RDCRCR012	(*( DMA_RDCRCR000_type *) 0xf0012180u)	/* DMA Channel Read Data CRC Register 012 */
#define DMA_RDCRCR013	(*( DMA_RDCRCR000_type *) 0xf00121a0u)	/* DMA Channel Read Data CRC Register 013 */
#define DMA_RDCRCR014	(*( DMA_RDCRCR000_type *) 0xf00121c0u)	/* DMA Channel Read Data CRC Register 014 */
#define DMA_RDCRCR015	(*( DMA_RDCRCR000_type *) 0xf00121e0u)	/* DMA Channel Read Data CRC Register 015 */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;	/* Source Address */
	} B;
	int I;
	unsigned int U;

} DMA_SADR000_type;
#define DMA_SADR000	(*( DMA_SADR000_type *) 0xf0012008u)	/* DMA Channel Source Address Register 000 */
#define DMA_SADR001	(*( DMA_SADR000_type *) 0xf0012028u)	/* DMA Channel Source Address Register 001 */
#define DMA_SADR002	(*( DMA_SADR000_type *) 0xf0012048u)	/* DMA Channel Source Address Register 002 */
#define DMA_SADR003	(*( DMA_SADR000_type *) 0xf0012068u)	/* DMA Channel Source Address Register 003 */
#define DMA_SADR004	(*( DMA_SADR000_type *) 0xf0012088u)	/* DMA Channel Source Address Register 004 */
#define DMA_SADR005	(*( DMA_SADR000_type *) 0xf00120a8u)	/* DMA Channel Source Address Register 005 */
#define DMA_SADR006	(*( DMA_SADR000_type *) 0xf00120c8u)	/* DMA Channel Source Address Register 006 */
#define DMA_SADR007	(*( DMA_SADR000_type *) 0xf00120e8u)	/* DMA Channel Source Address Register 007 */
#define DMA_SADR008	(*( DMA_SADR000_type *) 0xf0012108u)	/* DMA Channel Source Address Register 008 */
#define DMA_SADR009	(*( DMA_SADR000_type *) 0xf0012128u)	/* DMA Channel Source Address Register 009 */
#define DMA_SADR010	(*( DMA_SADR000_type *) 0xf0012148u)	/* DMA Channel Source Address Register 010 */
#define DMA_SADR011	(*( DMA_SADR000_type *) 0xf0012168u)	/* DMA Channel Source Address Register 011 */
#define DMA_SADR012	(*( DMA_SADR000_type *) 0xf0012188u)	/* DMA Channel Source Address Register 012 */
#define DMA_SADR013	(*( DMA_SADR000_type *) 0xf00121a8u)	/* DMA Channel Source Address Register 013 */
#define DMA_SADR014	(*( DMA_SADR000_type *) 0xf00121c8u)	/* DMA Channel Source Address Register 014 */
#define DMA_SADR015	(*( DMA_SADR000_type *) 0xf00121e8u)	/* DMA Channel Source Address Register 015 */

typedef volatile union
{
	struct
	{ 
		unsigned int SDCRC          : 32;	/* Source and Destination Address CRC */
	} B;
	int I;
	unsigned int U;

} DMA_SDCRCR000_type;
#define DMA_SDCRCR000	(*( DMA_SDCRCR000_type *) 0xf0012004u)	/* DMA Channel Source and Destination Address CRC Register 000 */
#define DMA_SDCRCR001	(*( DMA_SDCRCR000_type *) 0xf0012024u)	/* DMA Channel Source and Destination Address CRC Register 001 */
#define DMA_SDCRCR002	(*( DMA_SDCRCR000_type *) 0xf0012044u)	/* DMA Channel Source and Destination Address CRC Register 002 */
#define DMA_SDCRCR003	(*( DMA_SDCRCR000_type *) 0xf0012064u)	/* DMA Channel Source and Destination Address CRC Register 003 */
#define DMA_SDCRCR004	(*( DMA_SDCRCR000_type *) 0xf0012084u)	/* DMA Channel Source and Destination Address CRC Register 004 */
#define DMA_SDCRCR005	(*( DMA_SDCRCR000_type *) 0xf00120a4u)	/* DMA Channel Source and Destination Address CRC Register 005 */
#define DMA_SDCRCR006	(*( DMA_SDCRCR000_type *) 0xf00120c4u)	/* DMA Channel Source and Destination Address CRC Register 006 */
#define DMA_SDCRCR007	(*( DMA_SDCRCR000_type *) 0xf00120e4u)	/* DMA Channel Source and Destination Address CRC Register 007 */
#define DMA_SDCRCR008	(*( DMA_SDCRCR000_type *) 0xf0012104u)	/* DMA Channel Source and Destination Address CRC Register 008 */
#define DMA_SDCRCR009	(*( DMA_SDCRCR000_type *) 0xf0012124u)	/* DMA Channel Source and Destination Address CRC Register 009 */
#define DMA_SDCRCR010	(*( DMA_SDCRCR000_type *) 0xf0012144u)	/* DMA Channel Source and Destination Address CRC Register 010 */
#define DMA_SDCRCR011	(*( DMA_SDCRCR000_type *) 0xf0012164u)	/* DMA Channel Source and Destination Address CRC Register 011 */
#define DMA_SDCRCR012	(*( DMA_SDCRCR000_type *) 0xf0012184u)	/* DMA Channel Source and Destination Address CRC Register 012 */
#define DMA_SDCRCR013	(*( DMA_SDCRCR000_type *) 0xf00121a4u)	/* DMA Channel Source and Destination Address CRC Register 013 */
#define DMA_SDCRCR014	(*( DMA_SDCRCR000_type *) 0xf00121c4u)	/* DMA Channel Source and Destination Address CRC Register 014 */
#define DMA_SDCRCR015	(*( DMA_SDCRCR000_type *) 0xf00121e4u)	/* DMA Channel Source and Destination Address CRC Register 015 */

typedef volatile union
{
	struct
	{ 
		unsigned int SHADR          : 32;	/* Shadowed Address */
	} B;
	int I;
	unsigned int U;

} DMA_SHADR000_type;
#define DMA_SHADR000	(*( DMA_SHADR000_type *) 0xf0012018u)	/* DMA Channel Shadow Address Register 000 */
#define DMA_SHADR001	(*( DMA_SHADR000_type *) 0xf0012038u)	/* DMA Channel Shadow Address Register 001 */
#define DMA_SHADR002	(*( DMA_SHADR000_type *) 0xf0012058u)	/* DMA Channel Shadow Address Register 002 */
#define DMA_SHADR003	(*( DMA_SHADR000_type *) 0xf0012078u)	/* DMA Channel Shadow Address Register 003 */
#define DMA_SHADR004	(*( DMA_SHADR000_type *) 0xf0012098u)	/* DMA Channel Shadow Address Register 004 */
#define DMA_SHADR005	(*( DMA_SHADR000_type *) 0xf00120b8u)	/* DMA Channel Shadow Address Register 005 */
#define DMA_SHADR006	(*( DMA_SHADR000_type *) 0xf00120d8u)	/* DMA Channel Shadow Address Register 006 */
#define DMA_SHADR007	(*( DMA_SHADR000_type *) 0xf00120f8u)	/* DMA Channel Shadow Address Register 007 */
#define DMA_SHADR008	(*( DMA_SHADR000_type *) 0xf0012118u)	/* DMA Channel Shadow Address Register 008 */
#define DMA_SHADR009	(*( DMA_SHADR000_type *) 0xf0012138u)	/* DMA Channel Shadow Address Register 009 */
#define DMA_SHADR010	(*( DMA_SHADR000_type *) 0xf0012158u)	/* DMA Channel Shadow Address Register 010 */
#define DMA_SHADR011	(*( DMA_SHADR000_type *) 0xf0012178u)	/* DMA Channel Shadow Address Register 011 */
#define DMA_SHADR012	(*( DMA_SHADR000_type *) 0xf0012198u)	/* DMA Channel Shadow Address Register 012 */
#define DMA_SHADR013	(*( DMA_SHADR000_type *) 0xf00121b8u)	/* DMA Channel Shadow Address Register 013 */
#define DMA_SHADR014	(*( DMA_SHADR000_type *) 0xf00121d8u)	/* DMA Channel Shadow Address Register 014 */
#define DMA_SHADR015	(*( DMA_SHADR000_type *) 0xf00121f8u)	/* DMA Channel Shadow Address Register 015 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SUSAC          : 1;	/* Channel Suspend Mode or Frozen State Active for DMA Channel z */
		/* const */ unsigned int RES            : 31;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_SUSACR000_type;
#define DMA_SUSACR000	(*( DMA_SUSACR000_type *) 0xf0011c00u)	/* DMA Suspend Acknowledge Register 000 */
#define DMA_SUSACR001	(*( DMA_SUSACR000_type *) 0xf0011c04u)	/* DMA Suspend Acknowledge Register 001 */
#define DMA_SUSACR002	(*( DMA_SUSACR000_type *) 0xf0011c08u)	/* DMA Suspend Acknowledge Register 002 */
#define DMA_SUSACR003	(*( DMA_SUSACR000_type *) 0xf0011c0cu)	/* DMA Suspend Acknowledge Register 003 */
#define DMA_SUSACR004	(*( DMA_SUSACR000_type *) 0xf0011c10u)	/* DMA Suspend Acknowledge Register 004 */
#define DMA_SUSACR005	(*( DMA_SUSACR000_type *) 0xf0011c14u)	/* DMA Suspend Acknowledge Register 005 */
#define DMA_SUSACR006	(*( DMA_SUSACR000_type *) 0xf0011c18u)	/* DMA Suspend Acknowledge Register 006 */
#define DMA_SUSACR007	(*( DMA_SUSACR000_type *) 0xf0011c1cu)	/* DMA Suspend Acknowledge Register 007 */
#define DMA_SUSACR008	(*( DMA_SUSACR000_type *) 0xf0011c20u)	/* DMA Suspend Acknowledge Register 008 */
#define DMA_SUSACR009	(*( DMA_SUSACR000_type *) 0xf0011c24u)	/* DMA Suspend Acknowledge Register 009 */
#define DMA_SUSACR010	(*( DMA_SUSACR000_type *) 0xf0011c28u)	/* DMA Suspend Acknowledge Register 010 */
#define DMA_SUSACR011	(*( DMA_SUSACR000_type *) 0xf0011c2cu)	/* DMA Suspend Acknowledge Register 011 */
#define DMA_SUSACR012	(*( DMA_SUSACR000_type *) 0xf0011c30u)	/* DMA Suspend Acknowledge Register 012 */
#define DMA_SUSACR013	(*( DMA_SUSACR000_type *) 0xf0011c34u)	/* DMA Suspend Acknowledge Register 013 */
#define DMA_SUSACR014	(*( DMA_SUSACR000_type *) 0xf0011c38u)	/* DMA Suspend Acknowledge Register 014 */
#define DMA_SUSACR015	(*( DMA_SUSACR000_type *) 0xf0011c3cu)	/* DMA Suspend Acknowledge Register 015 */

typedef volatile union
{
	struct
	{ 
		unsigned int SUSEN          : 1;	/* Channel Suspend Enable for DMA Channel z */
		/* const */ unsigned int RES            : 31;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_SUSENR000_type;
#define DMA_SUSENR000	(*( DMA_SUSENR000_type *) 0xf0011a00u)	/* DMA Suspend Enable Register 000 */
#define DMA_SUSENR001	(*( DMA_SUSENR000_type *) 0xf0011a04u)	/* DMA Suspend Enable Register 001 */
#define DMA_SUSENR002	(*( DMA_SUSENR000_type *) 0xf0011a08u)	/* DMA Suspend Enable Register 002 */
#define DMA_SUSENR003	(*( DMA_SUSENR000_type *) 0xf0011a0cu)	/* DMA Suspend Enable Register 003 */
#define DMA_SUSENR004	(*( DMA_SUSENR000_type *) 0xf0011a10u)	/* DMA Suspend Enable Register 004 */
#define DMA_SUSENR005	(*( DMA_SUSENR000_type *) 0xf0011a14u)	/* DMA Suspend Enable Register 005 */
#define DMA_SUSENR006	(*( DMA_SUSENR000_type *) 0xf0011a18u)	/* DMA Suspend Enable Register 006 */
#define DMA_SUSENR007	(*( DMA_SUSENR000_type *) 0xf0011a1cu)	/* DMA Suspend Enable Register 007 */
#define DMA_SUSENR008	(*( DMA_SUSENR000_type *) 0xf0011a20u)	/* DMA Suspend Enable Register 008 */
#define DMA_SUSENR009	(*( DMA_SUSENR000_type *) 0xf0011a24u)	/* DMA Suspend Enable Register 009 */
#define DMA_SUSENR010	(*( DMA_SUSENR000_type *) 0xf0011a28u)	/* DMA Suspend Enable Register 010 */
#define DMA_SUSENR011	(*( DMA_SUSENR000_type *) 0xf0011a2cu)	/* DMA Suspend Enable Register 011 */
#define DMA_SUSENR012	(*( DMA_SUSENR000_type *) 0xf0011a30u)	/* DMA Suspend Enable Register 012 */
#define DMA_SUSENR013	(*( DMA_SUSENR000_type *) 0xf0011a34u)	/* DMA Suspend Enable Register 013 */
#define DMA_SUSENR014	(*( DMA_SUSENR000_type *) 0xf0011a38u)	/* DMA Suspend Enable Register 014 */
#define DMA_SUSENR015	(*( DMA_SUSENR000_type *) 0xf0011a3cu)	/* DMA Suspend Enable Register 015 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int COUNT          : 32;	/* Timestamp Count */
	} B;
	int I;
	unsigned int U;

} DMA_TIME_type;
#define DMA_TIME	(*( DMA_TIME_type *) 0xf0011210u)	/* Time Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* DMA Channel Reset */
		/* const */ unsigned int HTRE           : 1;	/* Hardware Transaction Request Enable State */
		/* const */ unsigned int TRL            : 1;	/* Transaction/Transfer Request Lost of DMA Channel */
		/* const */ unsigned int CH             : 1;	/* Transaction Request State */
		/* const */ unsigned int RES            : 4;	/* Reserved */
		unsigned int HLTREQ         : 1;	/* Halt Request */
		/* const */ unsigned int HLTACK         : 1;	/* Halt Acknowledge */
		/* const */ unsigned int RES_8          : 6;	/* Reserved */
		unsigned int ECH            : 1;	/* Enable Hardware Transfer Request */
		unsigned int DCH            : 1;	/* Disable Hardware Transfer Request */
		unsigned int CTL            : 1;	/* Clear Transaction Request Lost for DMA Channel z */
		/* const */ unsigned int RES_12         : 5;	/* Reserved */
		unsigned int HLTCLR         : 1;	/* Clear Halt Request and Acknowledge */
		/* const */ unsigned int RES_14         : 7;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} DMA_TSR000_type;
#define DMA_TSR000	(*( DMA_TSR000_type *) 0xf0011e00u)	/* DMA Transaction State Register 000 */
#define DMA_TSR001	(*( DMA_TSR000_type *) 0xf0011e04u)	/* DMA Transaction State Register 001 */
#define DMA_TSR002	(*( DMA_TSR000_type *) 0xf0011e08u)	/* DMA Transaction State Register 002 */
#define DMA_TSR003	(*( DMA_TSR000_type *) 0xf0011e0cu)	/* DMA Transaction State Register 003 */
#define DMA_TSR004	(*( DMA_TSR000_type *) 0xf0011e10u)	/* DMA Transaction State Register 004 */
#define DMA_TSR005	(*( DMA_TSR000_type *) 0xf0011e14u)	/* DMA Transaction State Register 005 */
#define DMA_TSR006	(*( DMA_TSR000_type *) 0xf0011e18u)	/* DMA Transaction State Register 006 */
#define DMA_TSR007	(*( DMA_TSR000_type *) 0xf0011e1cu)	/* DMA Transaction State Register 007 */
#define DMA_TSR008	(*( DMA_TSR000_type *) 0xf0011e20u)	/* DMA Transaction State Register 008 */
#define DMA_TSR009	(*( DMA_TSR000_type *) 0xf0011e24u)	/* DMA Transaction State Register 009 */
#define DMA_TSR010	(*( DMA_TSR000_type *) 0xf0011e28u)	/* DMA Transaction State Register 010 */
#define DMA_TSR011	(*( DMA_TSR000_type *) 0xf0011e2cu)	/* DMA Transaction State Register 011 */
#define DMA_TSR012	(*( DMA_TSR000_type *) 0xf0011e30u)	/* DMA Transaction State Register 012 */
#define DMA_TSR013	(*( DMA_TSR000_type *) 0xf0011e34u)	/* DMA Transaction State Register 013 */
#define DMA_TSR014	(*( DMA_TSR000_type *) 0xf0011e38u)	/* DMA Transaction State Register 014 */
#define DMA_TSR015	(*( DMA_TSR000_type *) 0xf0011e3cu)	/* DMA Transaction State Register 015 */


/* PMU */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} FLASH0_ACCEN0_type;
#define FLASH0_ACCEN0	(*( FLASH0_ACCEN0_type *) 0xf80023fcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RES            : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} FLASH0_ACCEN1_type;
#define FLASH0_ACCEN1	(*( FLASH0_ACCEN1_type *) 0xf80023f8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SEL            : 6;	/* Select Bit-Errors */
		unsigned int                : 2;
		unsigned int CLR            : 1;	/* Clear */
		unsigned int DIS            : 1;	/* Disable */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} FLASH0_CBABCFG0_type;
#define FLASH0_CBABCFG0	(*( FLASH0_CBABCFG0_type *) 0xf80020b4u)	/* CBAB Configuration Port 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int VLD0           : 1;	/* Filling Level */
		/* const */ unsigned int VLD1           : 1;	/* Filling Level */
		/* const */ unsigned int VLD2           : 1;	/* Filling Level */
		/* const */ unsigned int VLD3           : 1;	/* Filling Level */
		/* const */ unsigned int VLD4           : 1;	/* Filling Level */
		/* const */ unsigned int VLD5           : 1;	/* Filling Level */
		/* const */ unsigned int VLD6           : 1;	/* Filling Level */
		/* const */ unsigned int VLD7           : 1;	/* Filling Level */
		/* const */ unsigned int VLD8           : 1;	/* Filling Level */
		/* const */ unsigned int VLD9           : 1;	/* Filling Level */
		/* const */ unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} FLASH0_CBABSTAT0_type;
#define FLASH0_CBABSTAT0	(*( FLASH0_CBABSTAT0_type *) 0xf80020b8u)	/* CBAB Status Port 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 5;
		/* const */ unsigned int ADDR           : 19;	/* Address */
		/* const */ unsigned int ERR            : 6;	/* Error Type */
		/* const */ unsigned int VLD            : 1;	/* Valid */
		unsigned int CLR            : 1;	/* Clear */
	} B;
	int I;
	unsigned int U;

} FLASH0_CBABTOP0_type;
#define FLASH0_CBABTOP0	(*( FLASH0_CBABTOP0_type *) 0xf80020bcu)	/* CBAB FIFO TOP Entry Port 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STATUS         : 8;	/* Status */
		/* const */ unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} FLASH0_COMM0_type;
#define FLASH0_COMM0	(*( FLASH0_COMM0_type *) 0xf8001000u)	/* FSI Communication Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STATUS         : 8;	/* Status */
		unsigned int DATA           : 8;	/* Data */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH0_COMM1_type;
#define FLASH0_COMM1	(*( FLASH0_COMM1_type *) 0xf8001004u)	/* FSI Communication Register 1 */
#define FLASH0_COMM2	(*( FLASH0_COMM1_type *) 0xf8001008u)	/* FSI Communication Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RCODE          : 22;	/* Error Correction Read Code */
		/* const */ unsigned int RES            : 2;	/* Reserved */
		unsigned int                : 6;
		unsigned int EDCERRINJ      : 1;	/* EDC Error Injection */
		unsigned int ECCORDIS       : 1;	/* ECC Correction Disable */
	} B;
	int I;
	unsigned int U;

} FLASH0_ECCRD_type;
#define FLASH0_ECCRD	(*( FLASH0_ECCRD_type *) 0xf80020a4u)	/* ECC Read Register DF */
#define FLASH0_ECCRP0	(*( FLASH0_ECCRD_type *) 0xf8002094u)	/* ECC Read Register PF0 */

typedef volatile union
{
	struct
	{ 
		unsigned int WCODE          : 22;	/* Error Correction Write Code */
		unsigned int                : 8;
		unsigned int DECENCDIS      : 1;	/* DF_EEPROM ECC Encoding Disable */
		unsigned int PECENCDIS      : 1;	/* PFlash ECC Encoding Disable */
	} B;
	int I;
	unsigned int U;

} FLASH0_ECCW_type;
#define FLASH0_ECCW	(*( FLASH0_ECCW_type *) 0xf8002090u)	/* ECC Write Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WSPFLASH       : 4;	/* Wait States for read access to PFlash */
		unsigned int WSECPF         : 2;	/* Wait States for Error Correction of PFlash */
		unsigned int WSDFLASH       : 6;	/* Wait States for read access to DFlash */
		unsigned int WSECDF         : 3;	/* Wait State for Error Correction of DFlash */
		unsigned int IDLE           : 1;	/* Dynamic Flash Idle */
		unsigned int ESLDIS         : 1;	/* External Sleep Request Disable */
		unsigned int SLEEP          : 1;	/* Flash SLEEP */
		unsigned int NSAFECC        : 1;	/* Non-Safety PFlash ECC */
		unsigned int STALL          : 1;	/* Stall SRI */
		/* const */ unsigned int RES21          : 2;	/* Reserved */
		/* const */ unsigned int RES23          : 2;	/* Reserved */
		unsigned int VOPERM         : 1;	/* Verify and Operation Error Interrupt Mask */
		unsigned int SQERM          : 1;	/* Command Sequence Error Interrupt Mask */
		unsigned int PROERM         : 1;	/* Protection Error Interrupt Mask */
		unsigned int                : 3;
		unsigned int PR5V           : 1;	/* Programming Supply 5V */
		unsigned int EOBM           : 1;	/* End of Busy Interrupt Mask */
	} B;
	int I;
	unsigned int U;

} FLASH0_FCON_type;
#define FLASH0_FCON	(*( FLASH0_FCON_type *) 0xf8002014u)	/* Flash Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PROINP         : 1;	/* PFlash Protection */
		/* const */ unsigned int PRODISP        : 1;	/* PFlash Protection Disabled */
		/* const */ unsigned int PROIND         : 1;	/* DFlash Protection */
		/* const */ unsigned int PRODISD        : 1;	/* DFlash Protection Disabled */
		/* const */ unsigned int PROINHSMCOTP   : 1;	/* HSM OTP Protection */
		/* const */ unsigned int RES5           : 1;	/* Reserved */
		/* const */ unsigned int PROINOTP       : 1;	/* OTP and Write-Once Protection */
		/* const */ unsigned int RES7           : 1;	/* Reserved */
		/* const */ unsigned int PROINDBG       : 1;	/* Debug Interface Password Protection */
		/* const */ unsigned int PRODISDBG      : 1;	/* Debug Interface Password Protection Disabled */
		/* const */ unsigned int PROINHSM       : 1;	/* HSM Configuration */
		unsigned int                : 5;
		unsigned int DCFP           : 1;	/* Disable Code Fetch from PFlash Memory for CPU0 PMI */
		unsigned int DDFP           : 1;	/* Disable Read from PFlash for CPU0 DMI */
		unsigned int DDFPX          : 1;	/* Disable Read from PFlash for Other Masters */
		unsigned int                : 1;
		unsigned int DDFD           : 1;	/* Disable Data Fetch from DFlash Memory */
		unsigned int                : 1;
		unsigned int ENPE           : 2;	/* Enable Program/Erase */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} FLASH0_FPRO_type;
#define FLASH0_FPRO	(*( FLASH0_FPRO_type *) 0xf800201cu)	/* Flash Protection Control and Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FABUSY         : 1;	/* Flash Array Busy */
		/* const */ unsigned int D0BUSY         : 1;	/* Data Flash Bank 0 Busy */
		/* const */ unsigned int RES1           : 1;	/* Reserved for Data Flash Bank 1 Busy */
		/* const */ unsigned int P0BUSY         : 1;	/* Program Flash PF0 Busy */
		/* const */ unsigned int RES4           : 1;	/* Reserved for Program Flash PF1 Busy */
		/* const */ unsigned int RES5           : 1;	/* Reserved for Program Flash PF2 Busy */
		/* const */ unsigned int RES6           : 1;	/* Reserved for Program Flash PF3 Busy */
		unsigned int PROG           : 1;	/* Programming State */
		unsigned int ERASE          : 1;	/* Erase State */
		/* const */ unsigned int PFPAGE         : 1;	/* Program Flash in Page Mode */
		/* const */ unsigned int DFPAGE         : 1;	/* Data Flash in Page Mode */
		unsigned int OPER           : 1;	/* Flash Operation Error */
		unsigned int SQER           : 1;	/* Command Sequence Error */
		unsigned int PROER          : 1;	/* Protection Error */
		unsigned int PFSBER         : 1;	/* PFlash Single-Bit Error and Correction */
		unsigned int PFDBER         : 1;	/* PFlash Double-Bit Error */
		unsigned int PFMBER         : 1;	/* PFlash Uncorrectable Error */
		unsigned int RES17          : 1;	/* Reserved */
		unsigned int DFSBER         : 1;	/* DFlash Single-Bit Error */
		unsigned int DFDBER         : 1;	/* DFlash Double-Bit Error */
		unsigned int DFTBER         : 1;	/* DFlash Triple-Bit Error */
		unsigned int DFMBER         : 1;	/* DFlash Uncorrectable Error */
		unsigned int SRIADDERR      : 1;	/* SRI Bus Address ECC Error */
		unsigned int                : 1;
		unsigned int RES            : 1;	/* Reserved */
		unsigned int PVER           : 1;	/* Program Verify Error */
		unsigned int EVER           : 1;	/* Erase Verify Error */
		unsigned int SPND           : 1;	/* Operation Suspended */
		/* const */ unsigned int SLM            : 1;	/* Flash Sleep Mode */
		unsigned int                : 1;
		/* const */ unsigned int ORIER          : 1;	/* Original Error */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} FLASH0_FSR_type;
#define FLASH0_FSR	(*( FLASH0_FSR_type *) 0xf8002010u)	/* Flash Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LCKHSMUCB      : 2;	/* Lock Access to UCB_HSMCFG */
		unsigned int                : 22;
		unsigned int VOPERM         : 1;	/* Verify and Operation Error Interrupt Mask */
		unsigned int SQERM          : 1;	/* Command Sequence Error Interrupt Mask */
		unsigned int                : 5;
		unsigned int EOBM           : 1;	/* End of Busy Interrupt Mask */
	} B;
	int I;
	unsigned int U;

} FLASH0_HSMFCON_type;
#define FLASH0_HSMFCON	(*( FLASH0_HSMFCON_type *) 0xf8002204u)	/* HSM Flash Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		/* const */ unsigned int D1BUSY         : 1;	/* Data Flash Bank 1 Busy */
		unsigned int                : 4;
		unsigned int PROG           : 1;	/* Programming State */
		unsigned int ERASE          : 1;	/* Erase State */
		unsigned int                : 1;
		/* const */ unsigned int DFPAGE         : 1;	/* Data Flash in Page Mode */
		unsigned int OPER           : 1;	/* Flash Operation Error */
		unsigned int SQER           : 1;	/* Command Sequence Error */
		unsigned int                : 12;
		unsigned int PVER           : 1;	/* Program Verify Error */
		unsigned int EVER           : 1;	/* Erase Verify Error */
		unsigned int SPND           : 1;	/* Operation Suspended */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} FLASH0_HSMFSR_type;
#define FLASH0_HSMFSR	(*( FLASH0_HSMFSR_type *) 0xf8002200u)	/* Flash Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int SELD1          : 1;	/* HSM DFLASH Bank Selection */
		unsigned int                : 1;
		unsigned int SPND           : 1;	/* Suspend */
		unsigned int SPNDERR        : 1;	/* Suspend Error */
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} FLASH0_HSMMARD_type;
#define FLASH0_HSMMARD	(*( FLASH0_HSMMARD_type *) 0xf8002208u)	/* Margin Control Register HSM DFlash */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int ADD            : 29;	/* Address */
	} B;
	int I;
	unsigned int U;

} FLASH0_HSMRRAD_type;
#define FLASH0_HSMRRAD	(*( FLASH0_HSMRRAD_type *) 0xf8002218u)	/* HSM Requested Read Address Register */
#define FLASH0_RRAD	(*( FLASH0_HSMRRAD_type *) 0xf800214cu)	/* Requested Read Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STRT           : 1;	/* Start Request */
		unsigned int STP            : 1;	/* Stop */
		/* const */ unsigned int BUSY           : 1;	/* Flash Read Busy */
		/* const */ unsigned int DONE           : 1;	/* Flash Read Done */
		/* const */ unsigned int ERR            : 1;	/* Error */
		unsigned int                : 3;
		unsigned int EOBM           : 1;	/* End of Busy Interrupt Mask */
		unsigned int                : 7;
		unsigned int CNT            : 16;	/* Count */
	} B;
	int I;
	unsigned int U;

} FLASH0_HSMRRCT_type;
#define FLASH0_HSMRRCT	(*( FLASH0_HSMRRCT_type *) 0xf800220cu)	/* Requested Read Control Register HSM */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;	/* Read Data */
	} B;
	int I;
	unsigned int U;

} FLASH0_HSMRRD0_type;
#define FLASH0_HSMRRD0	(*( FLASH0_HSMRRD0_type *) 0xf8002210u)	/* HSM Requested Read Data Register 0 */
#define FLASH0_HSMRRD1	(*( FLASH0_HSMRRD0_type *) 0xf8002214u)	/* HSM Requested Read Data Register 1 */
#define FLASH0_RRD0	(*( FLASH0_HSMRRD0_type *) 0xf8002144u)	/* Requested Read Data Register 0 */
#define FLASH0_RRD1	(*( FLASH0_HSMRRD0_type *) 0xf8002148u)	/* Requested Read Data Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} FLASH0_ID_type;
#define FLASH0_ID	(*( FLASH0_ID_type *) 0xf8002008u)	/* Flash Module Identification Register */
#define PMU0_ID	(*( FLASH0_ID_type *) 0xf8000508u)	/* PMU0 Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int HMARGIN        : 1;	/* Hard Margin Selection */
		unsigned int SELD0          : 1;	/* DFLASH Bank Selection */
		unsigned int                : 1;
		unsigned int SPND           : 1;	/* Suspend */
		unsigned int SPNDERR        : 1;	/* Suspend Error */
		unsigned int                : 10;
		unsigned int TRAPDIS        : 1;	/* DFLASH Uncorrectable Bit Error Trap Disable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH0_MARD_type;
#define FLASH0_MARD	(*( FLASH0_MARD_type *) 0xf80020acu)	/* Margin Control Register DFlash */

typedef volatile union
{
	struct
	{ 
		unsigned int SELP0          : 1;	/* PFLASH Bank PF0 Selection */
		unsigned int RES1           : 1;	/* Reserved */
		unsigned int RES2           : 1;	/* Reserved */
		unsigned int RES3           : 1;	/* Reserved */
		unsigned int                : 11;
		unsigned int TRAPDIS        : 1;	/* PFLASH Uncorrectable Bit Error Trap Disable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH0_MARP_type;
#define FLASH0_MARP	(*( FLASH0_MARP_type *) 0xf80020a8u)	/* Margin Control Register PFlash */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int L              : 1;	/* DF_EEPROM Locked for Write Protection */
		/* const */ unsigned int NSAFECC        : 1;	/* Non-Safety PFlash ECC */
		/* const */ unsigned int RAMIN          : 2;	/* RAM Initialization by SSW Control */
		/* const */ unsigned int RAMINSEL       : 4;	/* RAM Initialization Selection */
		/* const */ unsigned int RES8           : 1;	/* Reserved */
		/* const */ unsigned int RES9           : 1;	/* Reserved */
		/* const */ unsigned int RES10          : 1;	/* Reserved */
		/* const */ unsigned int RES11          : 1;	/* Reserved */
		/* const */ unsigned int RES12          : 1;	/* Reserved */
		/* const */ unsigned int RES13          : 1;	/* Reserved */
		/* const */ unsigned int RES14          : 1;	/* Reserved */
		/* const */ unsigned int RES15          : 1;	/* Reserved */
		/* const */ unsigned int ESR0CNT        : 12;	/* ESR0 Prolongation Counter */
		/* const */ unsigned int RES29          : 2;	/* Reserved */
		/* const */ unsigned int RES30          : 1;	/* Reserved */
		/* const */ unsigned int RPRO           : 1;	/* Read Protection Configuration */
	} B;
	int I;
	unsigned int U;

} FLASH0_PROCOND_type;
#define FLASH0_PROCOND	(*( FLASH0_PROCOND_type *) 0xf8002030u)	/* DFlash Protection Configuration */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int OCDSDIS        : 1;	/* OCDS Disabled */
		/* const */ unsigned int DBGIFLCK       : 1;	/* Debug Interface Locked */
		/* const */ unsigned int EDM            : 2;	/* Entered Debug Mode */
		/* const */ unsigned int RES            : 12;	/* Reserved */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH0_PROCONDBG_type;
#define FLASH0_PROCONDBG	(*( FLASH0_PROCONDBG_type *) 0xf8002058u)	/* Debug Interface Protection Configuration */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int HSMDBGDIS      : 1;	/* HSM Debug Disable */
		/* const */ unsigned int DBGIFLCK       : 1;	/* Debug Interface Locked */
		/* const */ unsigned int TSTIFLCK       : 1;	/* Test Interface Locked */
		/* const */ unsigned int HSMTSTDIS      : 1;	/* HSM Test Disable */
		/* const */ unsigned int RES15          : 12;	/* Reserved */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH0_PROCONHSM_type;
#define FLASH0_PROCONHSM	(*( FLASH0_PROCONHSM_type *) 0xf800205cu)	/* HSM Interface Configuration */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int HSMBOOTEN      : 1;	/* HSM Boot Enable */
		/* const */ unsigned int SSWWAIT        : 1;	/* SSW Wait */
		/* const */ unsigned int HSMDX          : 1;	/* HSM Data Sectors Exclusive */
		/* const */ unsigned int HSM6X          : 1;	/* HSM Code Sector 6 Exclusive */
		/* const */ unsigned int HSM16X         : 1;	/* HSM Code Sector 16 Exclusive */
		/* const */ unsigned int HSM17X         : 1;	/* HSM Code Sector 17 Exclusive */
		/* const */ unsigned int S6ROM          : 1;	/* HSM Code Sector 6 Locked Forever */
		/* const */ unsigned int HSMENPINS      : 2;	/* Enable HSM Forcing of Pins HSM1/2 */
		/* const */ unsigned int HSMENRES       : 2;	/* Enable HSM Triggering Resets */
		/* const */ unsigned int DESTDBG        : 2;	/* Destructive Debug Entry */
		/* const */ unsigned int BLKFLAN        : 1;	/* Block Flash Analysis */
		/* const */ unsigned int BOOTSEL        : 2;	/* Boot Sector Selection */
		/* const */ unsigned int S16ROM         : 1;	/* HSM Code Sector 16 Locked Forever */
		/* const */ unsigned int S17ROM         : 1;	/* HSM Code Sector 17 Locked Forever */
		/* const */ unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} FLASH0_PROCONHSMCOTP_type;
#define FLASH0_PROCONHSMCOTP	(*( FLASH0_PROCONHSMCOTP_type *) 0xf8002034u)	/* HSM Code Flash OTP Protection Configuration */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0ROM          : 1;	/* PFlash p Sector 0 Locked Forever */
		/* const */ unsigned int S1ROM          : 1;	/* PFlash p Sector 1 Locked Forever */
		/* const */ unsigned int S2ROM          : 1;	/* PFlash p Sector 2 Locked Forever */
		/* const */ unsigned int S3ROM          : 1;	/* PFlash p Sector 3 Locked Forever */
		/* const */ unsigned int S4ROM          : 1;	/* PFlash p Sector 4 Locked Forever */
		/* const */ unsigned int S5ROM          : 1;	/* PFlash p Sector 5 Locked Forever */
		/* const */ unsigned int S6ROM          : 1;	/* PFlash p Sector 6 Locked Forever */
		/* const */ unsigned int S7ROM          : 1;	/* PFlash p Sector 7 Locked Forever */
		/* const */ unsigned int S8ROM          : 1;	/* PFlash p Sector 8 Locked Forever */
		/* const */ unsigned int S9ROM          : 1;	/* PFlash p Sector 9 Locked Forever */
		/* const */ unsigned int S10ROM         : 1;	/* PFlash p Sector 10 Locked Forever */
		/* const */ unsigned int S11ROM         : 1;	/* PFlash p Sector 11 Locked Forever */
		/* const */ unsigned int S12ROM         : 1;	/* PFlash p Sector 12 Locked Forever */
		/* const */ unsigned int S13ROM         : 1;	/* PFlash p Sector 13 Locked Forever */
		/* const */ unsigned int S14ROM         : 1;	/* PFlash p Sector 14 Locked Forever */
		/* const */ unsigned int S15ROM         : 1;	/* PFlash p Sector 15 Locked Forever */
		/* const */ unsigned int S16ROM         : 1;	/* PFlash p Sector 16 Locked Forever */
		/* const */ unsigned int S17ROM         : 1;	/* PFlash p Sector 17 Locked Forever */
		/* const */ unsigned int S18ROM         : 1;	/* PFlash p Sector 18 Locked Forever */
		/* const */ unsigned int S19ROM         : 1;	/* PFlash p Sector 19 Locked Forever */
		/* const */ unsigned int S20ROM         : 1;	/* PFlash p Sector 20 Locked Forever */
		/* const */ unsigned int S21ROM         : 1;	/* PFlash p Sector 21 Locked Forever */
		/* const */ unsigned int S22ROM         : 1;	/* PFlash p Sector 22 Locked Forever */
		/* const */ unsigned int S23ROM         : 1;	/* PFlash p Sector 23 Locked Forever */
		/* const */ unsigned int S24ROM         : 1;	/* PFlash p Sector 24 Locked Forever */
		/* const */ unsigned int S25ROM         : 1;	/* PFlash p Sector 25 Locked Forever */
		/* const */ unsigned int S26ROM         : 1;	/* PFlash p Sector 26 Locked Forever */
		/* const */ unsigned int RES            : 2;	/* Reserved */
		/* const */ unsigned int BML            : 2;	/* Boot Mode Lock */
		/* const */ unsigned int TP             : 1;	/* Tuning Protection */
	} B;
	int I;
	unsigned int U;

} FLASH0_PROCONOTP0_type;
#define FLASH0_PROCONOTP0	(*( FLASH0_PROCONOTP0_type *) 0xf8002038u)	/* OTP Protection Configuration PF0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0L            : 1;	/* PFlash p Sector 0 Locked for Write Protection */
		/* const */ unsigned int S1L            : 1;	/* PFlash p Sector 1 Locked for Write Protection */
		/* const */ unsigned int S2L            : 1;	/* PFlash p Sector 2 Locked for Write Protection */
		/* const */ unsigned int S3L            : 1;	/* PFlash p Sector 3 Locked for Write Protection */
		/* const */ unsigned int S4L            : 1;	/* PFlash p Sector 4 Locked for Write Protection */
		/* const */ unsigned int S5L            : 1;	/* PFlash p Sector 5 Locked for Write Protection */
		/* const */ unsigned int S6L            : 1;	/* PFlash p Sector 6 Locked for Write Protection */
		/* const */ unsigned int S7L            : 1;	/* PFlash p Sector 7 Locked for Write Protection */
		/* const */ unsigned int S8L            : 1;	/* PFlash p Sector 8 Locked for Write Protection */
		/* const */ unsigned int S9L            : 1;	/* PFlash p Sector 9 Locked for Write Protection */
		/* const */ unsigned int S10L           : 1;	/* PFlash p Sector 10 Locked for Write Protection */
		/* const */ unsigned int S11L           : 1;	/* PFlash p Sector 11 Locked for Write Protection */
		/* const */ unsigned int S12L           : 1;	/* PFlash p Sector 12 Locked for Write Protection */
		/* const */ unsigned int S13L           : 1;	/* PFlash p Sector 13 Locked for Write Protection */
		/* const */ unsigned int S14L           : 1;	/* PFlash p Sector 14 Locked for Write Protection */
		/* const */ unsigned int S15L           : 1;	/* PFlash p Sector 15 Locked for Write Protection */
		/* const */ unsigned int S16L           : 1;	/* PFlash p Sector 16 Locked for Write Protection */
		/* const */ unsigned int S17L           : 1;	/* PFlash p Sector 17 Locked for Write Protection */
		/* const */ unsigned int S18L           : 1;	/* PFlash p Sector 18 Locked for Write Protection */
		/* const */ unsigned int S19L           : 1;	/* PFlash p Sector 19 Locked for Write Protection */
		/* const */ unsigned int S20L           : 1;	/* PFlash p Sector 20 Locked for Write Protection */
		/* const */ unsigned int S21L           : 1;	/* PFlash p Sector 21 Locked for Write Protection */
		/* const */ unsigned int S22L           : 1;	/* PFlash p Sector 22 Locked for Write Protection */
		/* const */ unsigned int S23L           : 1;	/* PFlash p Sector 23 Locked for Write Protection */
		/* const */ unsigned int S24L           : 1;	/* PFlash p Sector 24 Locked for Write Protection */
		/* const */ unsigned int S25L           : 1;	/* PFlash p Sector 25 Locked for Write Protection */
		/* const */ unsigned int S26L           : 1;	/* PFlash p Sector 26 Locked for Write Protection */
		/* const */ unsigned int RES            : 4;	/* Reserved */
		/* const */ unsigned int RPRO           : 1;	/* Read Protection Configuration */
	} B;
	int I;
	unsigned int U;

} FLASH0_PROCONP0_type;
#define FLASH0_PROCONP0	(*( FLASH0_PROCONP0_type *) 0xf8002020u)	/* PFlash Protection Configuration PF0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0WOP          : 1;	/* PFlash p Sector 0 Configured for Write-Once Protection */
		/* const */ unsigned int S1WOP          : 1;	/* PFlash p Sector 1 Configured for Write-Once Protection */
		/* const */ unsigned int S2WOP          : 1;	/* PFlash p Sector 2 Configured for Write-Once Protection */
		/* const */ unsigned int S3WOP          : 1;	/* PFlash p Sector 3 Configured for Write-Once Protection */
		/* const */ unsigned int S4WOP          : 1;	/* PFlash p Sector 4 Configured for Write-Once Protection */
		/* const */ unsigned int S5WOP          : 1;	/* PFlash p Sector 5 Configured for Write-Once Protection */
		/* const */ unsigned int S6WOP          : 1;	/* PFlash p Sector 6 Configured for Write-Once Protection */
		/* const */ unsigned int S7WOP          : 1;	/* PFlash p Sector 7 Configured for Write-Once Protection */
		/* const */ unsigned int S8WOP          : 1;	/* PFlash p Sector 8 Configured for Write-Once Protection */
		/* const */ unsigned int S9WOP          : 1;	/* PFlash p Sector 9 Configured for Write-Once Protection */
		/* const */ unsigned int S10WOP         : 1;	/* PFlash p Sector 10 Configured for Write-Once Protection */
		/* const */ unsigned int S11WOP         : 1;	/* PFlash p Sector 11 Configured for Write-Once Protection */
		/* const */ unsigned int S12WOP         : 1;	/* PFlash p Sector 12 Configured for Write-Once Protection */
		/* const */ unsigned int S13WOP         : 1;	/* PFlash p Sector 13 Configured for Write-Once Protection */
		/* const */ unsigned int S14WOP         : 1;	/* PFlash p Sector 14 Configured for Write-Once Protection */
		/* const */ unsigned int S15WOP         : 1;	/* PFlash p Sector 15 Configured for Write-Once Protection */
		/* const */ unsigned int S16WOP         : 1;	/* PFlash p Sector 16 Configured for Write-Once Protection */
		/* const */ unsigned int S17WOP         : 1;	/* PFlash p Sector 17 Configured for Write-Once Protection */
		/* const */ unsigned int S18WOP         : 1;	/* PFlash p Sector 18 Configured for Write-Once Protection */
		/* const */ unsigned int S19WOP         : 1;	/* PFlash p Sector 19 Configured for Write-Once Protection */
		/* const */ unsigned int S20WOP         : 1;	/* PFlash p Sector 20 Configured for Write-Once Protection */
		/* const */ unsigned int S21WOP         : 1;	/* PFlash p Sector 21 Configured for Write-Once Protection */
		/* const */ unsigned int S22WOP         : 1;	/* PFlash p Sector 22 Configured for Write-Once Protection */
		/* const */ unsigned int S23WOP         : 1;	/* PFlash p Sector 23 Configured for Write-Once Protection */
		/* const */ unsigned int S24WOP         : 1;	/* PFlash p Sector 24 Configured for Write-Once Protection */
		/* const */ unsigned int S25WOP         : 1;	/* PFlash p Sector 25 Configured for Write-Once Protection */
		/* const */ unsigned int S26WOP         : 1;	/* PFlash p Sector 26 Configured for Write-Once Protection */
		/* const */ unsigned int RES            : 4;	/* Reserved */
		/* const */ unsigned int DATM           : 1;	/* Disable ATM */
	} B;
	int I;
	unsigned int U;

} FLASH0_PROCONWOP0_type;
#define FLASH0_PROCONWOP0	(*( FLASH0_PROCONWOP0_type *) 0xf8002048u)	/* Write-Once Protection Configuration PF0 */

typedef volatile union
{
	struct
	{ 
		unsigned int TAG            : 6;	/* Master Tag */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} FLASH0_RDBCFG00_type;
#define FLASH0_RDBCFG00	(*( FLASH0_RDBCFG00_type *) 0xf8002060u)	/* Read Buffer Port 0 Cfg 0 */
#define FLASH0_RDBCFG01	(*( FLASH0_RDBCFG00_type *) 0xf8002064u)	/* Read Buffer Port 0 Cfg 1 */
#define FLASH0_RDBCFG02	(*( FLASH0_RDBCFG00_type *) 0xf8002068u)	/* Read Buffer Port 0 Cfg 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int STRT           : 1;	/* Start Request */
		unsigned int STP            : 1;	/* Stop */
		/* const */ unsigned int BUSY           : 1;	/* Flash Read Busy */
		/* const */ unsigned int DONE           : 1;	/* Flash Read Done */
		/* const */ unsigned int ERR            : 1;	/* Error */
		unsigned int                : 3;
		unsigned int EOBM           : 1;	/* End of Busy Interrupt Mask */
		unsigned int                : 7;
		unsigned int CNT            : 16;	/* Count */
	} B;
	int I;
	unsigned int U;

} FLASH0_RRCT_type;
#define FLASH0_RRCT	(*( FLASH0_RRCT_type *) 0xf8002140u)	/* Requested Read Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SEL            : 6;	/* Select Bit-Errors */
		unsigned int                : 2;
		unsigned int CLR            : 1;	/* Clear */
		unsigned int DIS            : 1;	/* Disable */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} FLASH0_UBABCFG0_type;
#define FLASH0_UBABCFG0	(*( FLASH0_UBABCFG0_type *) 0xf80020e4u)	/* UBAB Configuration Port 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int VLD0           : 1;	/* Filling Level */
		/* const */ unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} FLASH0_UBABSTAT0_type;
#define FLASH0_UBABSTAT0	(*( FLASH0_UBABSTAT0_type *) 0xf80020e8u)	/* UBAB Status Port 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 5;
		/* const */ unsigned int ADDR           : 19;	/* Address */
		/* const */ unsigned int ERR            : 6;	/* Error Type */
		/* const */ unsigned int VLD            : 1;	/* Valid */
		unsigned int CLR            : 1;	/* Clear */
	} B;
	int I;
	unsigned int U;

} FLASH0_UBABTOP0_type;
#define FLASH0_UBABTOP0	(*( FLASH0_UBABTOP0_type *) 0xf80020ecu)	/* UBAB FIFO TOP Entry Port 0 */


/* LMU */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned __sfrbit32 EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned __sfrbit32 EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned __sfrbit32 EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned __sfrbit32 EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned __sfrbit32 EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned __sfrbit32 EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned __sfrbit32 EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned __sfrbit32 EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned __sfrbit32 EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned __sfrbit32 EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned __sfrbit32 EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned __sfrbit32 EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned __sfrbit32 EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned __sfrbit32 EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned __sfrbit32 EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned __sfrbit32 EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned __sfrbit32 EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned __sfrbit32 EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned __sfrbit32 EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned __sfrbit32 EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned __sfrbit32 EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned __sfrbit32 EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned __sfrbit32 EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned __sfrbit32 EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned __sfrbit32 EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned __sfrbit32 EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned __sfrbit32 EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned __sfrbit32 EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned __sfrbit32 EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned __sfrbit32 EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned __sfrbit32 EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} LMU_ACCEN0_type;
#define LMU_ACCEN0	(*( LMU_ACCEN0_type *) 0xf8700810u)	/* LMU Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 RES            : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} LMU_ACCEN1_type;
#define LMU_ACCEN1	(*( LMU_ACCEN1_type *) 0xf8700814u)	/* LMU Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TAG1           : 6;	/* Master Tag ID 1 */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TAG2           : 6;	/* Master Tag ID 2 */
		unsigned __sfrbit32                : 8;
		unsigned __sfrbit32 EREN           : 1;	/* EMEM Read Buffer Enable */
		unsigned __sfrbit32 EPEN           : 1;	/* EMEM Prefetch Enable */
		unsigned __sfrbit32                : 6;
		unsigned __sfrbit32 EN1            : 1;	/* TAG1 Field Enable */
		unsigned __sfrbit32 EN2            : 1;	/* TAG2 Field Enable */
	} B;
	int I;
	unsigned int U;

} LMU_BUFCON0_type;
#define LMU_BUFCON0	(*( LMU_BUFCON0_type *) 0xf8700830u)	/* LMU Buffer Control Register */
#define LMU_BUFCON1	(*( LMU_BUFCON0_type *) 0xf8700834u)	/* LMU Buffer Control Register */
#define LMU_BUFCON2	(*( LMU_BUFCON0_type *) 0xf8700838u)	/* LMU Buffer Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DISR           : 1;	/* LMU Disable Request Bit */
		/* const */ unsigned __sfrbit32 DISS           : 1;	/* LMU Disable Status Bit */
		/* const */ unsigned __sfrbit32 RES            : 30;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} LMU_CLC_type;
#define LMU_CLC	(*( LMU_CLC_type *) 0xf8700800u)	/* LMU Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 OLDAEN         : 1;	/* Online Data Acquisition Enabled */
		unsigned __sfrbit32 POLDAEN        : 1;	/* Protection Bit for OLDAEN */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 ERERR          : 1;	/* EMEM Read Error */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 EWERR          : 1;	/* EMEM Write Error */
		unsigned __sfrbit32 DATAERR        : 1;	/* SRI Data Phase ECC Error */
		unsigned __sfrbit32 ADDERR         : 1;	/* SRI Address Phase ECC Error */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 FFTPFT         : 1;	/* FFT Accelerator Prefetch Disable */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 WSTATES        : 4;	/* EMEM Wait States */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} LMU_MEMCON_type;
#define LMU_MEMCON	(*( LMU_MEMCON_type *) 0xf8700820u)	/* LMU Memory Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 ID_VALUE       : 32;	/* Module Identification Value */
	} B;
	int I;
	unsigned int U;

} LMU_MODID_type;
#define LMU_MODID	(*( LMU_MODID_type *) 0xf8700808u)	/* LMU Module ID Register */


/* OVC */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 OMASK          : 12;	/* Overlay Address Mask */
		/* const */ unsigned __sfrbit32 ONE            : 11;	/* Fixed ?1? Values */
		unsigned __sfrbit32                : 4;
	} B;
	int I;
	unsigned int U;

} OVC0_OMASK0_type;
#define OVC0_OMASK0	(*( OVC0_OMASK0_type *) 0xf880fb18u)	/* Overlay Mask Register 0 */
#define OVC0_OMASK1	(*( OVC0_OMASK0_type *) 0xf880fb24u)	/* Overlay Mask Register 1 */
#define OVC0_OMASK2	(*( OVC0_OMASK0_type *) 0xf880fb30u)	/* Overlay Mask Register 2 */
#define OVC0_OMASK3	(*( OVC0_OMASK0_type *) 0xf880fb3cu)	/* Overlay Mask Register 3 */
#define OVC0_OMASK4	(*( OVC0_OMASK0_type *) 0xf880fb48u)	/* Overlay Mask Register 4 */
#define OVC0_OMASK5	(*( OVC0_OMASK0_type *) 0xf880fb54u)	/* Overlay Mask Register 5 */
#define OVC0_OMASK6	(*( OVC0_OMASK0_type *) 0xf880fb60u)	/* Overlay Mask Register 6 */
#define OVC0_OMASK7	(*( OVC0_OMASK0_type *) 0xf880fb6cu)	/* Overlay Mask Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SHOVEN0        : 1;	/* Shadow Overlay Enable 0 */
		unsigned __sfrbit32 SHOVEN1        : 1;	/* Shadow Overlay Enable 1 */
		unsigned __sfrbit32 SHOVEN2        : 1;	/* Shadow Overlay Enable 2 */
		unsigned __sfrbit32 SHOVEN3        : 1;	/* Shadow Overlay Enable 3 */
		unsigned __sfrbit32 SHOVEN4        : 1;	/* Shadow Overlay Enable 4 */
		unsigned __sfrbit32 SHOVEN5        : 1;	/* Shadow Overlay Enable 5 */
		unsigned __sfrbit32 SHOVEN6        : 1;	/* Shadow Overlay Enable 6 */
		unsigned __sfrbit32 SHOVEN7        : 1;	/* Shadow Overlay Enable 7 */
		unsigned __sfrbit32                : 24;
	} B;
	int I;
	unsigned int U;

} OVC0_OSEL_type;
#define OVC0_OSEL	(*( OVC0_OSEL_type *) 0xf880fb00u)	/* Overlay Range Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 TBASE          : 23;	/* Target Base */
		unsigned __sfrbit32                : 4;
	} B;
	int I;
	unsigned int U;

} OVC0_OTAR0_type;
#define OVC0_OTAR0	(*( OVC0_OTAR0_type *) 0xf880fb14u)	/* Overlay Target Address Register 0 */
#define OVC0_OTAR1	(*( OVC0_OTAR0_type *) 0xf880fb20u)	/* Overlay Target Address Register 1 */
#define OVC0_OTAR2	(*( OVC0_OTAR0_type *) 0xf880fb2cu)	/* Overlay Target Address Register 2 */
#define OVC0_OTAR3	(*( OVC0_OTAR0_type *) 0xf880fb38u)	/* Overlay Target Address Register 3 */
#define OVC0_OTAR4	(*( OVC0_OTAR0_type *) 0xf880fb44u)	/* Overlay Target Address Register 4 */
#define OVC0_OTAR5	(*( OVC0_OTAR0_type *) 0xf880fb50u)	/* Overlay Target Address Register 5 */
#define OVC0_OTAR6	(*( OVC0_OTAR0_type *) 0xf880fb5cu)	/* Overlay Target Address Register 6 */
#define OVC0_OTAR7	(*( OVC0_OTAR0_type *) 0xf880fb68u)	/* Overlay Target Address Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 OBASE          : 17;	/* Overlay Block Base Address */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 OMEM           : 3;	/* Overlay Memory Select */
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 OVEN           : 1;	/* Overlay Enabled */
	} B;
	int I;
	unsigned int U;

} OVC0_RABR0_type;
#define OVC0_RABR0	(*( OVC0_RABR0_type *) 0xf880fb10u)	/* Redirected Address Base Register 0 */
#define OVC0_RABR1	(*( OVC0_RABR0_type *) 0xf880fb1cu)	/* Redirected Address Base Register 1 */
#define OVC0_RABR2	(*( OVC0_RABR0_type *) 0xf880fb28u)	/* Redirected Address Base Register 2 */
#define OVC0_RABR3	(*( OVC0_RABR0_type *) 0xf880fb34u)	/* Redirected Address Base Register 3 */
#define OVC0_RABR4	(*( OVC0_RABR0_type *) 0xf880fb40u)	/* Redirected Address Base Register 4 */
#define OVC0_RABR5	(*( OVC0_RABR0_type *) 0xf880fb4cu)	/* Redirected Address Base Register 5 */
#define OVC0_RABR6	(*( OVC0_RABR0_type *) 0xf880fb58u)	/* Redirected Address Base Register 6 */
#define OVC0_RABR7	(*( OVC0_RABR0_type *) 0xf880fb64u)	/* Redirected Address Base Register 7 */


/* MTU */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit16 ACCSTYPE       : 8;	/* Access type */
		/* const */ unsigned __sfrbit16 Res            : 4;	/* Reserved */
		unsigned __sfrbit16 NUMACCS        : 4;	/* Number of accesses per address */
	} B;
	short S;
	unsigned short US;

} MC0_CONFIG0_type;
#define MC0_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061000u)	/* Configuration Register 0 */
#define MC10_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061a00u)	/* Configuration Register 0 */
#define MC11_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061b00u)	/* Configuration Register 0 */
#define MC12_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061c00u)	/* Configuration Register 0 */
#define MC13_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061d00u)	/* Configuration Register 0 */
#define MC14_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061e00u)	/* Configuration Register 0 */
#define MC15_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061f00u)	/* Configuration Register 0 */
#define MC16_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062000u)	/* Configuration Register 0 */
#define MC17_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062100u)	/* Configuration Register 0 */
#define MC18_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062200u)	/* Configuration Register 0 */
#define MC19_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062300u)	/* Configuration Register 0 */
#define MC1_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061100u)	/* Configuration Register 0 */
#define MC20_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062400u)	/* Configuration Register 0 */
#define MC21_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062500u)	/* Configuration Register 0 */
#define MC22_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062600u)	/* Configuration Register 0 */
#define MC23_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062700u)	/* Configuration Register 0 */
#define MC24_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062800u)	/* Configuration Register 0 */
#define MC25_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062900u)	/* Configuration Register 0 */
#define MC26_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062a00u)	/* Configuration Register 0 */
#define MC27_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062b00u)	/* Configuration Register 0 */
#define MC28_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062c00u)	/* Configuration Register 0 */
#define MC29_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062d00u)	/* Configuration Register 0 */
#define MC2_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061200u)	/* Configuration Register 0 */
#define MC30_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062e00u)	/* Configuration Register 0 */
#define MC31_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0062f00u)	/* Configuration Register 0 */
#define MC32_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063000u)	/* Configuration Register 0 */
#define MC33_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063100u)	/* Configuration Register 0 */
#define MC34_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063200u)	/* Configuration Register 0 */
#define MC35_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063300u)	/* Configuration Register 0 */
#define MC36_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063400u)	/* Configuration Register 0 */
#define MC37_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063500u)	/* Configuration Register 0 */
#define MC38_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063600u)	/* Configuration Register 0 */
#define MC39_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063700u)	/* Configuration Register 0 */
#define MC3_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061300u)	/* Configuration Register 0 */
#define MC40_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063800u)	/* Configuration Register 0 */
#define MC41_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063900u)	/* Configuration Register 0 */
#define MC42_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063a00u)	/* Configuration Register 0 */
#define MC43_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063b00u)	/* Configuration Register 0 */
#define MC44_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063c00u)	/* Configuration Register 0 */
#define MC45_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063d00u)	/* Configuration Register 0 */
#define MC46_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063e00u)	/* Configuration Register 0 */
#define MC47_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0063f00u)	/* Configuration Register 0 */
#define MC48_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064000u)	/* Configuration Register 0 */
#define MC49_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064100u)	/* Configuration Register 0 */
#define MC4_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061400u)	/* Configuration Register 0 */
#define MC50_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064200u)	/* Configuration Register 0 */
#define MC51_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064300u)	/* Configuration Register 0 */
#define MC52_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064400u)	/* Configuration Register 0 */
#define MC53_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064500u)	/* Configuration Register 0 */
#define MC54_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064600u)	/* Configuration Register 0 */
#define MC55_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064700u)	/* Configuration Register 0 */
#define MC56_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064800u)	/* Configuration Register 0 */
#define MC57_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064900u)	/* Configuration Register 0 */
#define MC58_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064a00u)	/* Configuration Register 0 */
#define MC59_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064b00u)	/* Configuration Register 0 */
#define MC5_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061500u)	/* Configuration Register 0 */
#define MC60_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064c00u)	/* Configuration Register 0 */
#define MC61_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064d00u)	/* Configuration Register 0 */
#define MC62_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064e00u)	/* Configuration Register 0 */
#define MC63_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0064f00u)	/* Configuration Register 0 */
#define MC64_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065000u)	/* Configuration Register 0 */
#define MC65_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065100u)	/* Configuration Register 0 */
#define MC66_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065200u)	/* Configuration Register 0 */
#define MC67_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065300u)	/* Configuration Register 0 */
#define MC68_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065400u)	/* Configuration Register 0 */
#define MC69_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065500u)	/* Configuration Register 0 */
#define MC6_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061600u)	/* Configuration Register 0 */
#define MC70_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065600u)	/* Configuration Register 0 */
#define MC71_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065700u)	/* Configuration Register 0 */
#define MC72_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065800u)	/* Configuration Register 0 */
#define MC73_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065900u)	/* Configuration Register 0 */
#define MC74_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065a00u)	/* Configuration Register 0 */
#define MC75_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065b00u)	/* Configuration Register 0 */
#define MC76_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065c00u)	/* Configuration Register 0 */
#define MC77_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065d00u)	/* Configuration Register 0 */
#define MC78_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065e00u)	/* Configuration Register 0 */
#define MC79_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0065f00u)	/* Configuration Register 0 */
#define MC7_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061700u)	/* Configuration Register 0 */
#define MC80_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0066000u)	/* Configuration Register 0 */
#define MC81_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0066100u)	/* Configuration Register 0 */
#define MC82_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0066200u)	/* Configuration Register 0 */
#define MC83_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0066300u)	/* Configuration Register 0 */
#define MC84_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0066400u)	/* Configuration Register 0 */
#define MC85_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0066500u)	/* Configuration Register 0 */
#define MC86_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0066600u)	/* Configuration Register 0 */
#define MC87_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0066700u)	/* Configuration Register 0 */
#define MC8_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061800u)	/* Configuration Register 0 */
#define MC9_CONFIG0	(*( MC0_CONFIG0_type *) 0xf0061900u)	/* Configuration Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit16 ACCSPAT        : 8;	/* Access pattern */
		unsigned __sfrbit16 SELFASTB       : 4;	/* Select Fast Bit */
		unsigned __sfrbit16 AG_MOD         : 4;	/* Address Generator Mode */
	} B;
	short S;
	unsigned short US;

} MC0_CONFIG1_type;
#define MC0_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061002u)	/* Configuration Register 1 */
#define MC10_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061a02u)	/* Configuration Register 1 */
#define MC11_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061b02u)	/* Configuration Register 1 */
#define MC12_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061c02u)	/* Configuration Register 1 */
#define MC13_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061d02u)	/* Configuration Register 1 */
#define MC14_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061e02u)	/* Configuration Register 1 */
#define MC15_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061f02u)	/* Configuration Register 1 */
#define MC16_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062002u)	/* Configuration Register 1 */
#define MC17_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062102u)	/* Configuration Register 1 */
#define MC18_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062202u)	/* Configuration Register 1 */
#define MC19_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062302u)	/* Configuration Register 1 */
#define MC1_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061102u)	/* Configuration Register 1 */
#define MC20_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062402u)	/* Configuration Register 1 */
#define MC21_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062502u)	/* Configuration Register 1 */
#define MC22_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062602u)	/* Configuration Register 1 */
#define MC23_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062702u)	/* Configuration Register 1 */
#define MC24_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062802u)	/* Configuration Register 1 */
#define MC25_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062902u)	/* Configuration Register 1 */
#define MC26_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062a02u)	/* Configuration Register 1 */
#define MC27_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062b02u)	/* Configuration Register 1 */
#define MC28_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062c02u)	/* Configuration Register 1 */
#define MC29_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062d02u)	/* Configuration Register 1 */
#define MC2_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061202u)	/* Configuration Register 1 */
#define MC30_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062e02u)	/* Configuration Register 1 */
#define MC31_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0062f02u)	/* Configuration Register 1 */
#define MC32_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063002u)	/* Configuration Register 1 */
#define MC33_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063102u)	/* Configuration Register 1 */
#define MC34_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063202u)	/* Configuration Register 1 */
#define MC35_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063302u)	/* Configuration Register 1 */
#define MC36_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063402u)	/* Configuration Register 1 */
#define MC37_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063502u)	/* Configuration Register 1 */
#define MC38_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063602u)	/* Configuration Register 1 */
#define MC39_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063702u)	/* Configuration Register 1 */
#define MC3_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061302u)	/* Configuration Register 1 */
#define MC40_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063802u)	/* Configuration Register 1 */
#define MC41_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063902u)	/* Configuration Register 1 */
#define MC42_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063a02u)	/* Configuration Register 1 */
#define MC43_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063b02u)	/* Configuration Register 1 */
#define MC44_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063c02u)	/* Configuration Register 1 */
#define MC45_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063d02u)	/* Configuration Register 1 */
#define MC46_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063e02u)	/* Configuration Register 1 */
#define MC47_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0063f02u)	/* Configuration Register 1 */
#define MC48_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064002u)	/* Configuration Register 1 */
#define MC49_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064102u)	/* Configuration Register 1 */
#define MC4_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061402u)	/* Configuration Register 1 */
#define MC50_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064202u)	/* Configuration Register 1 */
#define MC51_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064302u)	/* Configuration Register 1 */
#define MC52_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064402u)	/* Configuration Register 1 */
#define MC53_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064502u)	/* Configuration Register 1 */
#define MC54_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064602u)	/* Configuration Register 1 */
#define MC55_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064702u)	/* Configuration Register 1 */
#define MC56_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064802u)	/* Configuration Register 1 */
#define MC57_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064902u)	/* Configuration Register 1 */
#define MC58_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064a02u)	/* Configuration Register 1 */
#define MC59_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064b02u)	/* Configuration Register 1 */
#define MC5_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061502u)	/* Configuration Register 1 */
#define MC60_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064c02u)	/* Configuration Register 1 */
#define MC61_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064d02u)	/* Configuration Register 1 */
#define MC62_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064e02u)	/* Configuration Register 1 */
#define MC63_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0064f02u)	/* Configuration Register 1 */
#define MC64_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065002u)	/* Configuration Register 1 */
#define MC65_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065102u)	/* Configuration Register 1 */
#define MC66_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065202u)	/* Configuration Register 1 */
#define MC67_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065302u)	/* Configuration Register 1 */
#define MC68_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065402u)	/* Configuration Register 1 */
#define MC69_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065502u)	/* Configuration Register 1 */
#define MC6_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061602u)	/* Configuration Register 1 */
#define MC70_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065602u)	/* Configuration Register 1 */
#define MC71_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065702u)	/* Configuration Register 1 */
#define MC72_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065802u)	/* Configuration Register 1 */
#define MC73_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065902u)	/* Configuration Register 1 */
#define MC74_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065a02u)	/* Configuration Register 1 */
#define MC75_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065b02u)	/* Configuration Register 1 */
#define MC76_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065c02u)	/* Configuration Register 1 */
#define MC77_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065d02u)	/* Configuration Register 1 */
#define MC78_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065e02u)	/* Configuration Register 1 */
#define MC79_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0065f02u)	/* Configuration Register 1 */
#define MC7_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061702u)	/* Configuration Register 1 */
#define MC80_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0066002u)	/* Configuration Register 1 */
#define MC81_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0066102u)	/* Configuration Register 1 */
#define MC82_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0066202u)	/* Configuration Register 1 */
#define MC83_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0066302u)	/* Configuration Register 1 */
#define MC84_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0066402u)	/* Configuration Register 1 */
#define MC85_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0066502u)	/* Configuration Register 1 */
#define MC86_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0066602u)	/* Configuration Register 1 */
#define MC87_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0066702u)	/* Configuration Register 1 */
#define MC8_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061802u)	/* Configuration Register 1 */
#define MC9_CONFIG1	(*( MC0_CONFIG1_type *) 0xf0061902u)	/* Configuration Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit16 SERR           : 1;	/* Error Detected */
		unsigned __sfrbit16 CERR           : 1;	/* Correctable Error Detected */
		unsigned __sfrbit16 UERR           : 1;	/* Uncorrectable Error Detected */
		unsigned __sfrbit16 AERR           : 1;	/* Address Error Detected */
		unsigned __sfrbit16 TRC            : 1;	/* Tracking Clear */
		/* const */ unsigned __sfrbit16 VAL            : 5;	/* Valid Bits */
		unsigned __sfrbit16 RARVAL         : 1;	/* RAR Valid */
		unsigned __sfrbit16 CENE           : 1;	/* Correctable Error Notification Enable */
		unsigned __sfrbit16 UENE           : 1;	/* Uncorrectable Error Notification Enable */
		unsigned __sfrbit16 AENE           : 1;	/* Address Error Notification Enable */
		unsigned __sfrbit16 ECE            : 1;	/* Error Correction Enable */
		/* const */ unsigned __sfrbit16 EOV            : 1;	/* Error Overflow */
	} B;
	short S;
	unsigned short US;

} MC0_ECCD_type;
#define MC0_ECCD	(*( MC0_ECCD_type *) 0xf0061010u)	/* Memory ECC Detection Register */
#define MC10_ECCD	(*( MC0_ECCD_type *) 0xf0061a10u)	/* Memory ECC Detection Register */
#define MC11_ECCD	(*( MC0_ECCD_type *) 0xf0061b10u)	/* Memory ECC Detection Register */
#define MC12_ECCD	(*( MC0_ECCD_type *) 0xf0061c10u)	/* Memory ECC Detection Register */
#define MC13_ECCD	(*( MC0_ECCD_type *) 0xf0061d10u)	/* Memory ECC Detection Register */
#define MC14_ECCD	(*( MC0_ECCD_type *) 0xf0061e10u)	/* Memory ECC Detection Register */
#define MC15_ECCD	(*( MC0_ECCD_type *) 0xf0061f10u)	/* Memory ECC Detection Register */
#define MC16_ECCD	(*( MC0_ECCD_type *) 0xf0062010u)	/* Memory ECC Detection Register */
#define MC17_ECCD	(*( MC0_ECCD_type *) 0xf0062110u)	/* Memory ECC Detection Register */
#define MC18_ECCD	(*( MC0_ECCD_type *) 0xf0062210u)	/* Memory ECC Detection Register */
#define MC19_ECCD	(*( MC0_ECCD_type *) 0xf0062310u)	/* Memory ECC Detection Register */
#define MC1_ECCD	(*( MC0_ECCD_type *) 0xf0061110u)	/* Memory ECC Detection Register */
#define MC20_ECCD	(*( MC0_ECCD_type *) 0xf0062410u)	/* Memory ECC Detection Register */
#define MC21_ECCD	(*( MC0_ECCD_type *) 0xf0062510u)	/* Memory ECC Detection Register */
#define MC22_ECCD	(*( MC0_ECCD_type *) 0xf0062610u)	/* Memory ECC Detection Register */
#define MC23_ECCD	(*( MC0_ECCD_type *) 0xf0062710u)	/* Memory ECC Detection Register */
#define MC24_ECCD	(*( MC0_ECCD_type *) 0xf0062810u)	/* Memory ECC Detection Register */
#define MC25_ECCD	(*( MC0_ECCD_type *) 0xf0062910u)	/* Memory ECC Detection Register */
#define MC26_ECCD	(*( MC0_ECCD_type *) 0xf0062a10u)	/* Memory ECC Detection Register */
#define MC27_ECCD	(*( MC0_ECCD_type *) 0xf0062b10u)	/* Memory ECC Detection Register */
#define MC28_ECCD	(*( MC0_ECCD_type *) 0xf0062c10u)	/* Memory ECC Detection Register */
#define MC29_ECCD	(*( MC0_ECCD_type *) 0xf0062d10u)	/* Memory ECC Detection Register */
#define MC2_ECCD	(*( MC0_ECCD_type *) 0xf0061210u)	/* Memory ECC Detection Register */
#define MC30_ECCD	(*( MC0_ECCD_type *) 0xf0062e10u)	/* Memory ECC Detection Register */
#define MC31_ECCD	(*( MC0_ECCD_type *) 0xf0062f10u)	/* Memory ECC Detection Register */
#define MC32_ECCD	(*( MC0_ECCD_type *) 0xf0063010u)	/* Memory ECC Detection Register */
#define MC33_ECCD	(*( MC0_ECCD_type *) 0xf0063110u)	/* Memory ECC Detection Register */
#define MC34_ECCD	(*( MC0_ECCD_type *) 0xf0063210u)	/* Memory ECC Detection Register */
#define MC35_ECCD	(*( MC0_ECCD_type *) 0xf0063310u)	/* Memory ECC Detection Register */
#define MC36_ECCD	(*( MC0_ECCD_type *) 0xf0063410u)	/* Memory ECC Detection Register */
#define MC37_ECCD	(*( MC0_ECCD_type *) 0xf0063510u)	/* Memory ECC Detection Register */
#define MC38_ECCD	(*( MC0_ECCD_type *) 0xf0063610u)	/* Memory ECC Detection Register */
#define MC39_ECCD	(*( MC0_ECCD_type *) 0xf0063710u)	/* Memory ECC Detection Register */
#define MC3_ECCD	(*( MC0_ECCD_type *) 0xf0061310u)	/* Memory ECC Detection Register */
#define MC40_ECCD	(*( MC0_ECCD_type *) 0xf0063810u)	/* Memory ECC Detection Register */
#define MC41_ECCD	(*( MC0_ECCD_type *) 0xf0063910u)	/* Memory ECC Detection Register */
#define MC42_ECCD	(*( MC0_ECCD_type *) 0xf0063a10u)	/* Memory ECC Detection Register */
#define MC43_ECCD	(*( MC0_ECCD_type *) 0xf0063b10u)	/* Memory ECC Detection Register */
#define MC44_ECCD	(*( MC0_ECCD_type *) 0xf0063c10u)	/* Memory ECC Detection Register */
#define MC45_ECCD	(*( MC0_ECCD_type *) 0xf0063d10u)	/* Memory ECC Detection Register */
#define MC46_ECCD	(*( MC0_ECCD_type *) 0xf0063e10u)	/* Memory ECC Detection Register */
#define MC47_ECCD	(*( MC0_ECCD_type *) 0xf0063f10u)	/* Memory ECC Detection Register */
#define MC48_ECCD	(*( MC0_ECCD_type *) 0xf0064010u)	/* Memory ECC Detection Register */
#define MC49_ECCD	(*( MC0_ECCD_type *) 0xf0064110u)	/* Memory ECC Detection Register */
#define MC4_ECCD	(*( MC0_ECCD_type *) 0xf0061410u)	/* Memory ECC Detection Register */
#define MC50_ECCD	(*( MC0_ECCD_type *) 0xf0064210u)	/* Memory ECC Detection Register */
#define MC51_ECCD	(*( MC0_ECCD_type *) 0xf0064310u)	/* Memory ECC Detection Register */
#define MC52_ECCD	(*( MC0_ECCD_type *) 0xf0064410u)	/* Memory ECC Detection Register */
#define MC53_ECCD	(*( MC0_ECCD_type *) 0xf0064510u)	/* Memory ECC Detection Register */
#define MC54_ECCD	(*( MC0_ECCD_type *) 0xf0064610u)	/* Memory ECC Detection Register */
#define MC55_ECCD	(*( MC0_ECCD_type *) 0xf0064710u)	/* Memory ECC Detection Register */
#define MC56_ECCD	(*( MC0_ECCD_type *) 0xf0064810u)	/* Memory ECC Detection Register */
#define MC57_ECCD	(*( MC0_ECCD_type *) 0xf0064910u)	/* Memory ECC Detection Register */
#define MC58_ECCD	(*( MC0_ECCD_type *) 0xf0064a10u)	/* Memory ECC Detection Register */
#define MC59_ECCD	(*( MC0_ECCD_type *) 0xf0064b10u)	/* Memory ECC Detection Register */
#define MC5_ECCD	(*( MC0_ECCD_type *) 0xf0061510u)	/* Memory ECC Detection Register */
#define MC60_ECCD	(*( MC0_ECCD_type *) 0xf0064c10u)	/* Memory ECC Detection Register */
#define MC61_ECCD	(*( MC0_ECCD_type *) 0xf0064d10u)	/* Memory ECC Detection Register */
#define MC62_ECCD	(*( MC0_ECCD_type *) 0xf0064e10u)	/* Memory ECC Detection Register */
#define MC63_ECCD	(*( MC0_ECCD_type *) 0xf0064f10u)	/* Memory ECC Detection Register */
#define MC64_ECCD	(*( MC0_ECCD_type *) 0xf0065010u)	/* Memory ECC Detection Register */
#define MC65_ECCD	(*( MC0_ECCD_type *) 0xf0065110u)	/* Memory ECC Detection Register */
#define MC66_ECCD	(*( MC0_ECCD_type *) 0xf0065210u)	/* Memory ECC Detection Register */
#define MC67_ECCD	(*( MC0_ECCD_type *) 0xf0065310u)	/* Memory ECC Detection Register */
#define MC68_ECCD	(*( MC0_ECCD_type *) 0xf0065410u)	/* Memory ECC Detection Register */
#define MC69_ECCD	(*( MC0_ECCD_type *) 0xf0065510u)	/* Memory ECC Detection Register */
#define MC6_ECCD	(*( MC0_ECCD_type *) 0xf0061610u)	/* Memory ECC Detection Register */
#define MC70_ECCD	(*( MC0_ECCD_type *) 0xf0065610u)	/* Memory ECC Detection Register */
#define MC71_ECCD	(*( MC0_ECCD_type *) 0xf0065710u)	/* Memory ECC Detection Register */
#define MC72_ECCD	(*( MC0_ECCD_type *) 0xf0065810u)	/* Memory ECC Detection Register */
#define MC73_ECCD	(*( MC0_ECCD_type *) 0xf0065910u)	/* Memory ECC Detection Register */
#define MC74_ECCD	(*( MC0_ECCD_type *) 0xf0065a10u)	/* Memory ECC Detection Register */
#define MC75_ECCD	(*( MC0_ECCD_type *) 0xf0065b10u)	/* Memory ECC Detection Register */
#define MC76_ECCD	(*( MC0_ECCD_type *) 0xf0065c10u)	/* Memory ECC Detection Register */
#define MC77_ECCD	(*( MC0_ECCD_type *) 0xf0065d10u)	/* Memory ECC Detection Register */
#define MC78_ECCD	(*( MC0_ECCD_type *) 0xf0065e10u)	/* Memory ECC Detection Register */
#define MC79_ECCD	(*( MC0_ECCD_type *) 0xf0065f10u)	/* Memory ECC Detection Register */
#define MC7_ECCD	(*( MC0_ECCD_type *) 0xf0061710u)	/* Memory ECC Detection Register */
#define MC80_ECCD	(*( MC0_ECCD_type *) 0xf0066010u)	/* Memory ECC Detection Register */
#define MC81_ECCD	(*( MC0_ECCD_type *) 0xf0066110u)	/* Memory ECC Detection Register */
#define MC82_ECCD	(*( MC0_ECCD_type *) 0xf0066210u)	/* Memory ECC Detection Register */
#define MC83_ECCD	(*( MC0_ECCD_type *) 0xf0066310u)	/* Memory ECC Detection Register */
#define MC84_ECCD	(*( MC0_ECCD_type *) 0xf0066410u)	/* Memory ECC Detection Register */
#define MC85_ECCD	(*( MC0_ECCD_type *) 0xf0066510u)	/* Memory ECC Detection Register */
#define MC86_ECCD	(*( MC0_ECCD_type *) 0xf0066610u)	/* Memory ECC Detection Register */
#define MC87_ECCD	(*( MC0_ECCD_type *) 0xf0066710u)	/* Memory ECC Detection Register */
#define MC8_ECCD	(*( MC0_ECCD_type *) 0xf0061810u)	/* Memory ECC Detection Register */
#define MC9_ECCD	(*( MC0_ECCD_type *) 0xf0061910u)	/* Memory ECC Detection Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit16 CENE           : 1;	/* Correctable Error Notification Enable */
		unsigned __sfrbit16 UENE           : 1;	/* Uncorrectable Error Notification Enable */
		unsigned __sfrbit16 AENE           : 1;	/* Address Error Notification Enable */
		unsigned __sfrbit16 ECE            : 1;	/* Error Correction Enable */
		unsigned __sfrbit16 TRE            : 1;	/* Tracking Enable */
		unsigned __sfrbit16 BFLE           : 1;	/* Bit Flip Enable */
		unsigned __sfrbit16 SFLE           : 2;	/* Signature Bit Flip Enables */
		unsigned __sfrbit16 ECCMAP         : 2;	/* ECC Bit Mapping Mode */
		unsigned __sfrbit16 TC_WAY_SEL     : 2;	/* TriCore Cache Way Select */
		/* const */ unsigned __sfrbit16 Res            : 4;	/* Reserved */
	} B;
	short S;
	unsigned short US;

} MC0_ECCS_type;
#define MC0_ECCS	(*( MC0_ECCS_type *) 0xf006100eu)	/* ECC Safety Register */
#define MC10_ECCS	(*( MC0_ECCS_type *) 0xf0061a0eu)	/* ECC Safety Register */
#define MC11_ECCS	(*( MC0_ECCS_type *) 0xf0061b0eu)	/* ECC Safety Register */
#define MC12_ECCS	(*( MC0_ECCS_type *) 0xf0061c0eu)	/* ECC Safety Register */
#define MC13_ECCS	(*( MC0_ECCS_type *) 0xf0061d0eu)	/* ECC Safety Register */
#define MC14_ECCS	(*( MC0_ECCS_type *) 0xf0061e0eu)	/* ECC Safety Register */
#define MC15_ECCS	(*( MC0_ECCS_type *) 0xf0061f0eu)	/* ECC Safety Register */
#define MC16_ECCS	(*( MC0_ECCS_type *) 0xf006200eu)	/* ECC Safety Register */
#define MC17_ECCS	(*( MC0_ECCS_type *) 0xf006210eu)	/* ECC Safety Register */
#define MC18_ECCS	(*( MC0_ECCS_type *) 0xf006220eu)	/* ECC Safety Register */
#define MC19_ECCS	(*( MC0_ECCS_type *) 0xf006230eu)	/* ECC Safety Register */
#define MC1_ECCS	(*( MC0_ECCS_type *) 0xf006110eu)	/* ECC Safety Register */
#define MC20_ECCS	(*( MC0_ECCS_type *) 0xf006240eu)	/* ECC Safety Register */
#define MC21_ECCS	(*( MC0_ECCS_type *) 0xf006250eu)	/* ECC Safety Register */
#define MC22_ECCS	(*( MC0_ECCS_type *) 0xf006260eu)	/* ECC Safety Register */
#define MC23_ECCS	(*( MC0_ECCS_type *) 0xf006270eu)	/* ECC Safety Register */
#define MC24_ECCS	(*( MC0_ECCS_type *) 0xf006280eu)	/* ECC Safety Register */
#define MC25_ECCS	(*( MC0_ECCS_type *) 0xf006290eu)	/* ECC Safety Register */
#define MC26_ECCS	(*( MC0_ECCS_type *) 0xf0062a0eu)	/* ECC Safety Register */
#define MC27_ECCS	(*( MC0_ECCS_type *) 0xf0062b0eu)	/* ECC Safety Register */
#define MC28_ECCS	(*( MC0_ECCS_type *) 0xf0062c0eu)	/* ECC Safety Register */
#define MC29_ECCS	(*( MC0_ECCS_type *) 0xf0062d0eu)	/* ECC Safety Register */
#define MC2_ECCS	(*( MC0_ECCS_type *) 0xf006120eu)	/* ECC Safety Register */
#define MC30_ECCS	(*( MC0_ECCS_type *) 0xf0062e0eu)	/* ECC Safety Register */
#define MC31_ECCS	(*( MC0_ECCS_type *) 0xf0062f0eu)	/* ECC Safety Register */
#define MC32_ECCS	(*( MC0_ECCS_type *) 0xf006300eu)	/* ECC Safety Register */
#define MC33_ECCS	(*( MC0_ECCS_type *) 0xf006310eu)	/* ECC Safety Register */
#define MC34_ECCS	(*( MC0_ECCS_type *) 0xf006320eu)	/* ECC Safety Register */
#define MC35_ECCS	(*( MC0_ECCS_type *) 0xf006330eu)	/* ECC Safety Register */
#define MC36_ECCS	(*( MC0_ECCS_type *) 0xf006340eu)	/* ECC Safety Register */
#define MC37_ECCS	(*( MC0_ECCS_type *) 0xf006350eu)	/* ECC Safety Register */
#define MC38_ECCS	(*( MC0_ECCS_type *) 0xf006360eu)	/* ECC Safety Register */
#define MC39_ECCS	(*( MC0_ECCS_type *) 0xf006370eu)	/* ECC Safety Register */
#define MC3_ECCS	(*( MC0_ECCS_type *) 0xf006130eu)	/* ECC Safety Register */
#define MC40_ECCS	(*( MC0_ECCS_type *) 0xf006380eu)	/* ECC Safety Register */
#define MC41_ECCS	(*( MC0_ECCS_type *) 0xf006390eu)	/* ECC Safety Register */
#define MC42_ECCS	(*( MC0_ECCS_type *) 0xf0063a0eu)	/* ECC Safety Register */
#define MC43_ECCS	(*( MC0_ECCS_type *) 0xf0063b0eu)	/* ECC Safety Register */
#define MC44_ECCS	(*( MC0_ECCS_type *) 0xf0063c0eu)	/* ECC Safety Register */
#define MC45_ECCS	(*( MC0_ECCS_type *) 0xf0063d0eu)	/* ECC Safety Register */
#define MC46_ECCS	(*( MC0_ECCS_type *) 0xf0063e0eu)	/* ECC Safety Register */
#define MC47_ECCS	(*( MC0_ECCS_type *) 0xf0063f0eu)	/* ECC Safety Register */
#define MC48_ECCS	(*( MC0_ECCS_type *) 0xf006400eu)	/* ECC Safety Register */
#define MC49_ECCS	(*( MC0_ECCS_type *) 0xf006410eu)	/* ECC Safety Register */
#define MC4_ECCS	(*( MC0_ECCS_type *) 0xf006140eu)	/* ECC Safety Register */
#define MC50_ECCS	(*( MC0_ECCS_type *) 0xf006420eu)	/* ECC Safety Register */
#define MC51_ECCS	(*( MC0_ECCS_type *) 0xf006430eu)	/* ECC Safety Register */
#define MC52_ECCS	(*( MC0_ECCS_type *) 0xf006440eu)	/* ECC Safety Register */
#define MC53_ECCS	(*( MC0_ECCS_type *) 0xf006450eu)	/* ECC Safety Register */
#define MC54_ECCS	(*( MC0_ECCS_type *) 0xf006460eu)	/* ECC Safety Register */
#define MC55_ECCS	(*( MC0_ECCS_type *) 0xf006470eu)	/* ECC Safety Register */
#define MC56_ECCS	(*( MC0_ECCS_type *) 0xf006480eu)	/* ECC Safety Register */
#define MC57_ECCS	(*( MC0_ECCS_type *) 0xf006490eu)	/* ECC Safety Register */
#define MC58_ECCS	(*( MC0_ECCS_type *) 0xf0064a0eu)	/* ECC Safety Register */
#define MC59_ECCS	(*( MC0_ECCS_type *) 0xf0064b0eu)	/* ECC Safety Register */
#define MC5_ECCS	(*( MC0_ECCS_type *) 0xf006150eu)	/* ECC Safety Register */
#define MC60_ECCS	(*( MC0_ECCS_type *) 0xf0064c0eu)	/* ECC Safety Register */
#define MC61_ECCS	(*( MC0_ECCS_type *) 0xf0064d0eu)	/* ECC Safety Register */
#define MC62_ECCS	(*( MC0_ECCS_type *) 0xf0064e0eu)	/* ECC Safety Register */
#define MC63_ECCS	(*( MC0_ECCS_type *) 0xf0064f0eu)	/* ECC Safety Register */
#define MC64_ECCS	(*( MC0_ECCS_type *) 0xf006500eu)	/* ECC Safety Register */
#define MC65_ECCS	(*( MC0_ECCS_type *) 0xf006510eu)	/* ECC Safety Register */
#define MC66_ECCS	(*( MC0_ECCS_type *) 0xf006520eu)	/* ECC Safety Register */
#define MC67_ECCS	(*( MC0_ECCS_type *) 0xf006530eu)	/* ECC Safety Register */
#define MC68_ECCS	(*( MC0_ECCS_type *) 0xf006540eu)	/* ECC Safety Register */
#define MC69_ECCS	(*( MC0_ECCS_type *) 0xf006550eu)	/* ECC Safety Register */
#define MC6_ECCS	(*( MC0_ECCS_type *) 0xf006160eu)	/* ECC Safety Register */
#define MC70_ECCS	(*( MC0_ECCS_type *) 0xf006560eu)	/* ECC Safety Register */
#define MC71_ECCS	(*( MC0_ECCS_type *) 0xf006570eu)	/* ECC Safety Register */
#define MC72_ECCS	(*( MC0_ECCS_type *) 0xf006580eu)	/* ECC Safety Register */
#define MC73_ECCS	(*( MC0_ECCS_type *) 0xf006590eu)	/* ECC Safety Register */
#define MC74_ECCS	(*( MC0_ECCS_type *) 0xf0065a0eu)	/* ECC Safety Register */
#define MC75_ECCS	(*( MC0_ECCS_type *) 0xf0065b0eu)	/* ECC Safety Register */
#define MC76_ECCS	(*( MC0_ECCS_type *) 0xf0065c0eu)	/* ECC Safety Register */
#define MC77_ECCS	(*( MC0_ECCS_type *) 0xf0065d0eu)	/* ECC Safety Register */
#define MC78_ECCS	(*( MC0_ECCS_type *) 0xf0065e0eu)	/* ECC Safety Register */
#define MC79_ECCS	(*( MC0_ECCS_type *) 0xf0065f0eu)	/* ECC Safety Register */
#define MC7_ECCS	(*( MC0_ECCS_type *) 0xf006170eu)	/* ECC Safety Register */
#define MC80_ECCS	(*( MC0_ECCS_type *) 0xf006600eu)	/* ECC Safety Register */
#define MC81_ECCS	(*( MC0_ECCS_type *) 0xf006610eu)	/* ECC Safety Register */
#define MC82_ECCS	(*( MC0_ECCS_type *) 0xf006620eu)	/* ECC Safety Register */
#define MC83_ECCS	(*( MC0_ECCS_type *) 0xf006630eu)	/* ECC Safety Register */
#define MC84_ECCS	(*( MC0_ECCS_type *) 0xf006640eu)	/* ECC Safety Register */
#define MC85_ECCS	(*( MC0_ECCS_type *) 0xf006650eu)	/* ECC Safety Register */
#define MC86_ECCS	(*( MC0_ECCS_type *) 0xf006660eu)	/* ECC Safety Register */
#define MC87_ECCS	(*( MC0_ECCS_type *) 0xf006670eu)	/* ECC Safety Register */
#define MC8_ECCS	(*( MC0_ECCS_type *) 0xf006180eu)	/* ECC Safety Register */
#define MC9_ECCS	(*( MC0_ECCS_type *) 0xf006190eu)	/* ECC Safety Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit16 ADDR           : 13;	/* Address of Error(i) */
		/* const */ unsigned __sfrbit16 MBI            : 3;	/* Memory Block Index of Error(i) */
	} B;
	short S;
	unsigned short US;

} MC0_ETRR0_type;
#define MC0_ETRR0	(*( MC0_ETRR0_type *) 0xf0061012u)	/* Error Tracking Register 0 */
#define MC0_ETRR1	(*( MC0_ETRR0_type *) 0xf0061014u)	/* Error Tracking Register 1 */
#define MC0_ETRR2	(*( MC0_ETRR0_type *) 0xf0061016u)	/* Error Tracking Register 2 */
#define MC0_ETRR3	(*( MC0_ETRR0_type *) 0xf0061018u)	/* Error Tracking Register 3 */
#define MC0_ETRR4	(*( MC0_ETRR0_type *) 0xf006101au)	/* Error Tracking Register 4 */
#define MC10_ETRR0	(*( MC0_ETRR0_type *) 0xf0061a12u)	/* Error Tracking Register 0 */
#define MC10_ETRR1	(*( MC0_ETRR0_type *) 0xf0061a14u)	/* Error Tracking Register 1 */
#define MC10_ETRR2	(*( MC0_ETRR0_type *) 0xf0061a16u)	/* Error Tracking Register 2 */
#define MC10_ETRR3	(*( MC0_ETRR0_type *) 0xf0061a18u)	/* Error Tracking Register 3 */
#define MC10_ETRR4	(*( MC0_ETRR0_type *) 0xf0061a1au)	/* Error Tracking Register 4 */
#define MC11_ETRR0	(*( MC0_ETRR0_type *) 0xf0061b12u)	/* Error Tracking Register 0 */
#define MC11_ETRR1	(*( MC0_ETRR0_type *) 0xf0061b14u)	/* Error Tracking Register 1 */
#define MC11_ETRR2	(*( MC0_ETRR0_type *) 0xf0061b16u)	/* Error Tracking Register 2 */
#define MC11_ETRR3	(*( MC0_ETRR0_type *) 0xf0061b18u)	/* Error Tracking Register 3 */
#define MC11_ETRR4	(*( MC0_ETRR0_type *) 0xf0061b1au)	/* Error Tracking Register 4 */
#define MC12_ETRR0	(*( MC0_ETRR0_type *) 0xf0061c12u)	/* Error Tracking Register 0 */
#define MC12_ETRR1	(*( MC0_ETRR0_type *) 0xf0061c14u)	/* Error Tracking Register 1 */
#define MC12_ETRR2	(*( MC0_ETRR0_type *) 0xf0061c16u)	/* Error Tracking Register 2 */
#define MC12_ETRR3	(*( MC0_ETRR0_type *) 0xf0061c18u)	/* Error Tracking Register 3 */
#define MC12_ETRR4	(*( MC0_ETRR0_type *) 0xf0061c1au)	/* Error Tracking Register 4 */
#define MC13_ETRR0	(*( MC0_ETRR0_type *) 0xf0061d12u)	/* Error Tracking Register 0 */
#define MC13_ETRR1	(*( MC0_ETRR0_type *) 0xf0061d14u)	/* Error Tracking Register 1 */
#define MC13_ETRR2	(*( MC0_ETRR0_type *) 0xf0061d16u)	/* Error Tracking Register 2 */
#define MC13_ETRR3	(*( MC0_ETRR0_type *) 0xf0061d18u)	/* Error Tracking Register 3 */
#define MC13_ETRR4	(*( MC0_ETRR0_type *) 0xf0061d1au)	/* Error Tracking Register 4 */
#define MC14_ETRR0	(*( MC0_ETRR0_type *) 0xf0061e12u)	/* Error Tracking Register 0 */
#define MC14_ETRR1	(*( MC0_ETRR0_type *) 0xf0061e14u)	/* Error Tracking Register 1 */
#define MC14_ETRR2	(*( MC0_ETRR0_type *) 0xf0061e16u)	/* Error Tracking Register 2 */
#define MC14_ETRR3	(*( MC0_ETRR0_type *) 0xf0061e18u)	/* Error Tracking Register 3 */
#define MC14_ETRR4	(*( MC0_ETRR0_type *) 0xf0061e1au)	/* Error Tracking Register 4 */
#define MC15_ETRR0	(*( MC0_ETRR0_type *) 0xf0061f12u)	/* Error Tracking Register 0 */
#define MC15_ETRR1	(*( MC0_ETRR0_type *) 0xf0061f14u)	/* Error Tracking Register 1 */
#define MC15_ETRR2	(*( MC0_ETRR0_type *) 0xf0061f16u)	/* Error Tracking Register 2 */
#define MC15_ETRR3	(*( MC0_ETRR0_type *) 0xf0061f18u)	/* Error Tracking Register 3 */
#define MC15_ETRR4	(*( MC0_ETRR0_type *) 0xf0061f1au)	/* Error Tracking Register 4 */
#define MC16_ETRR0	(*( MC0_ETRR0_type *) 0xf0062012u)	/* Error Tracking Register 0 */
#define MC16_ETRR1	(*( MC0_ETRR0_type *) 0xf0062014u)	/* Error Tracking Register 1 */
#define MC16_ETRR2	(*( MC0_ETRR0_type *) 0xf0062016u)	/* Error Tracking Register 2 */
#define MC16_ETRR3	(*( MC0_ETRR0_type *) 0xf0062018u)	/* Error Tracking Register 3 */
#define MC16_ETRR4	(*( MC0_ETRR0_type *) 0xf006201au)	/* Error Tracking Register 4 */
#define MC17_ETRR0	(*( MC0_ETRR0_type *) 0xf0062112u)	/* Error Tracking Register 0 */
#define MC17_ETRR1	(*( MC0_ETRR0_type *) 0xf0062114u)	/* Error Tracking Register 1 */
#define MC17_ETRR2	(*( MC0_ETRR0_type *) 0xf0062116u)	/* Error Tracking Register 2 */
#define MC17_ETRR3	(*( MC0_ETRR0_type *) 0xf0062118u)	/* Error Tracking Register 3 */
#define MC17_ETRR4	(*( MC0_ETRR0_type *) 0xf006211au)	/* Error Tracking Register 4 */
#define MC18_ETRR0	(*( MC0_ETRR0_type *) 0xf0062212u)	/* Error Tracking Register 0 */
#define MC18_ETRR1	(*( MC0_ETRR0_type *) 0xf0062214u)	/* Error Tracking Register 1 */
#define MC18_ETRR2	(*( MC0_ETRR0_type *) 0xf0062216u)	/* Error Tracking Register 2 */
#define MC18_ETRR3	(*( MC0_ETRR0_type *) 0xf0062218u)	/* Error Tracking Register 3 */
#define MC18_ETRR4	(*( MC0_ETRR0_type *) 0xf006221au)	/* Error Tracking Register 4 */
#define MC19_ETRR0	(*( MC0_ETRR0_type *) 0xf0062312u)	/* Error Tracking Register 0 */
#define MC19_ETRR1	(*( MC0_ETRR0_type *) 0xf0062314u)	/* Error Tracking Register 1 */
#define MC19_ETRR2	(*( MC0_ETRR0_type *) 0xf0062316u)	/* Error Tracking Register 2 */
#define MC19_ETRR3	(*( MC0_ETRR0_type *) 0xf0062318u)	/* Error Tracking Register 3 */
#define MC19_ETRR4	(*( MC0_ETRR0_type *) 0xf006231au)	/* Error Tracking Register 4 */
#define MC1_ETRR0	(*( MC0_ETRR0_type *) 0xf0061112u)	/* Error Tracking Register 0 */
#define MC1_ETRR1	(*( MC0_ETRR0_type *) 0xf0061114u)	/* Error Tracking Register 1 */
#define MC1_ETRR2	(*( MC0_ETRR0_type *) 0xf0061116u)	/* Error Tracking Register 2 */
#define MC1_ETRR3	(*( MC0_ETRR0_type *) 0xf0061118u)	/* Error Tracking Register 3 */
#define MC1_ETRR4	(*( MC0_ETRR0_type *) 0xf006111au)	/* Error Tracking Register 4 */
#define MC20_ETRR0	(*( MC0_ETRR0_type *) 0xf0062412u)	/* Error Tracking Register 0 */
#define MC20_ETRR1	(*( MC0_ETRR0_type *) 0xf0062414u)	/* Error Tracking Register 1 */
#define MC20_ETRR2	(*( MC0_ETRR0_type *) 0xf0062416u)	/* Error Tracking Register 2 */
#define MC20_ETRR3	(*( MC0_ETRR0_type *) 0xf0062418u)	/* Error Tracking Register 3 */
#define MC20_ETRR4	(*( MC0_ETRR0_type *) 0xf006241au)	/* Error Tracking Register 4 */
#define MC21_ETRR0	(*( MC0_ETRR0_type *) 0xf0062512u)	/* Error Tracking Register 0 */
#define MC21_ETRR1	(*( MC0_ETRR0_type *) 0xf0062514u)	/* Error Tracking Register 1 */
#define MC21_ETRR2	(*( MC0_ETRR0_type *) 0xf0062516u)	/* Error Tracking Register 2 */
#define MC21_ETRR3	(*( MC0_ETRR0_type *) 0xf0062518u)	/* Error Tracking Register 3 */
#define MC21_ETRR4	(*( MC0_ETRR0_type *) 0xf006251au)	/* Error Tracking Register 4 */
#define MC22_ETRR0	(*( MC0_ETRR0_type *) 0xf0062612u)	/* Error Tracking Register 0 */
#define MC22_ETRR1	(*( MC0_ETRR0_type *) 0xf0062614u)	/* Error Tracking Register 1 */
#define MC22_ETRR2	(*( MC0_ETRR0_type *) 0xf0062616u)	/* Error Tracking Register 2 */
#define MC22_ETRR3	(*( MC0_ETRR0_type *) 0xf0062618u)	/* Error Tracking Register 3 */
#define MC22_ETRR4	(*( MC0_ETRR0_type *) 0xf006261au)	/* Error Tracking Register 4 */
#define MC23_ETRR0	(*( MC0_ETRR0_type *) 0xf0062712u)	/* Error Tracking Register 0 */
#define MC23_ETRR1	(*( MC0_ETRR0_type *) 0xf0062714u)	/* Error Tracking Register 1 */
#define MC23_ETRR2	(*( MC0_ETRR0_type *) 0xf0062716u)	/* Error Tracking Register 2 */
#define MC23_ETRR3	(*( MC0_ETRR0_type *) 0xf0062718u)	/* Error Tracking Register 3 */
#define MC23_ETRR4	(*( MC0_ETRR0_type *) 0xf006271au)	/* Error Tracking Register 4 */
#define MC24_ETRR0	(*( MC0_ETRR0_type *) 0xf0062812u)	/* Error Tracking Register 0 */
#define MC24_ETRR1	(*( MC0_ETRR0_type *) 0xf0062814u)	/* Error Tracking Register 1 */
#define MC24_ETRR2	(*( MC0_ETRR0_type *) 0xf0062816u)	/* Error Tracking Register 2 */
#define MC24_ETRR3	(*( MC0_ETRR0_type *) 0xf0062818u)	/* Error Tracking Register 3 */
#define MC24_ETRR4	(*( MC0_ETRR0_type *) 0xf006281au)	/* Error Tracking Register 4 */
#define MC25_ETRR0	(*( MC0_ETRR0_type *) 0xf0062912u)	/* Error Tracking Register 0 */
#define MC25_ETRR1	(*( MC0_ETRR0_type *) 0xf0062914u)	/* Error Tracking Register 1 */
#define MC25_ETRR2	(*( MC0_ETRR0_type *) 0xf0062916u)	/* Error Tracking Register 2 */
#define MC25_ETRR3	(*( MC0_ETRR0_type *) 0xf0062918u)	/* Error Tracking Register 3 */
#define MC25_ETRR4	(*( MC0_ETRR0_type *) 0xf006291au)	/* Error Tracking Register 4 */
#define MC26_ETRR0	(*( MC0_ETRR0_type *) 0xf0062a12u)	/* Error Tracking Register 0 */
#define MC26_ETRR1	(*( MC0_ETRR0_type *) 0xf0062a14u)	/* Error Tracking Register 1 */
#define MC26_ETRR2	(*( MC0_ETRR0_type *) 0xf0062a16u)	/* Error Tracking Register 2 */
#define MC26_ETRR3	(*( MC0_ETRR0_type *) 0xf0062a18u)	/* Error Tracking Register 3 */
#define MC26_ETRR4	(*( MC0_ETRR0_type *) 0xf0062a1au)	/* Error Tracking Register 4 */
#define MC27_ETRR0	(*( MC0_ETRR0_type *) 0xf0062b12u)	/* Error Tracking Register 0 */
#define MC27_ETRR1	(*( MC0_ETRR0_type *) 0xf0062b14u)	/* Error Tracking Register 1 */
#define MC27_ETRR2	(*( MC0_ETRR0_type *) 0xf0062b16u)	/* Error Tracking Register 2 */
#define MC27_ETRR3	(*( MC0_ETRR0_type *) 0xf0062b18u)	/* Error Tracking Register 3 */
#define MC27_ETRR4	(*( MC0_ETRR0_type *) 0xf0062b1au)	/* Error Tracking Register 4 */
#define MC28_ETRR0	(*( MC0_ETRR0_type *) 0xf0062c12u)	/* Error Tracking Register 0 */
#define MC28_ETRR1	(*( MC0_ETRR0_type *) 0xf0062c14u)	/* Error Tracking Register 1 */
#define MC28_ETRR2	(*( MC0_ETRR0_type *) 0xf0062c16u)	/* Error Tracking Register 2 */
#define MC28_ETRR3	(*( MC0_ETRR0_type *) 0xf0062c18u)	/* Error Tracking Register 3 */
#define MC28_ETRR4	(*( MC0_ETRR0_type *) 0xf0062c1au)	/* Error Tracking Register 4 */
#define MC29_ETRR0	(*( MC0_ETRR0_type *) 0xf0062d12u)	/* Error Tracking Register 0 */
#define MC29_ETRR1	(*( MC0_ETRR0_type *) 0xf0062d14u)	/* Error Tracking Register 1 */
#define MC29_ETRR2	(*( MC0_ETRR0_type *) 0xf0062d16u)	/* Error Tracking Register 2 */
#define MC29_ETRR3	(*( MC0_ETRR0_type *) 0xf0062d18u)	/* Error Tracking Register 3 */
#define MC29_ETRR4	(*( MC0_ETRR0_type *) 0xf0062d1au)	/* Error Tracking Register 4 */
#define MC2_ETRR0	(*( MC0_ETRR0_type *) 0xf0061212u)	/* Error Tracking Register 0 */
#define MC2_ETRR1	(*( MC0_ETRR0_type *) 0xf0061214u)	/* Error Tracking Register 1 */
#define MC2_ETRR2	(*( MC0_ETRR0_type *) 0xf0061216u)	/* Error Tracking Register 2 */
#define MC2_ETRR3	(*( MC0_ETRR0_type *) 0xf0061218u)	/* Error Tracking Register 3 */
#define MC2_ETRR4	(*( MC0_ETRR0_type *) 0xf006121au)	/* Error Tracking Register 4 */
#define MC30_ETRR0	(*( MC0_ETRR0_type *) 0xf0062e12u)	/* Error Tracking Register 0 */
#define MC30_ETRR1	(*( MC0_ETRR0_type *) 0xf0062e14u)	/* Error Tracking Register 1 */
#define MC30_ETRR2	(*( MC0_ETRR0_type *) 0xf0062e16u)	/* Error Tracking Register 2 */
#define MC30_ETRR3	(*( MC0_ETRR0_type *) 0xf0062e18u)	/* Error Tracking Register 3 */
#define MC30_ETRR4	(*( MC0_ETRR0_type *) 0xf0062e1au)	/* Error Tracking Register 4 */
#define MC31_ETRR0	(*( MC0_ETRR0_type *) 0xf0062f12u)	/* Error Tracking Register 0 */
#define MC31_ETRR1	(*( MC0_ETRR0_type *) 0xf0062f14u)	/* Error Tracking Register 1 */
#define MC31_ETRR2	(*( MC0_ETRR0_type *) 0xf0062f16u)	/* Error Tracking Register 2 */
#define MC31_ETRR3	(*( MC0_ETRR0_type *) 0xf0062f18u)	/* Error Tracking Register 3 */
#define MC31_ETRR4	(*( MC0_ETRR0_type *) 0xf0062f1au)	/* Error Tracking Register 4 */
#define MC32_ETRR0	(*( MC0_ETRR0_type *) 0xf0063012u)	/* Error Tracking Register 0 */
#define MC32_ETRR1	(*( MC0_ETRR0_type *) 0xf0063014u)	/* Error Tracking Register 1 */
#define MC32_ETRR2	(*( MC0_ETRR0_type *) 0xf0063016u)	/* Error Tracking Register 2 */
#define MC32_ETRR3	(*( MC0_ETRR0_type *) 0xf0063018u)	/* Error Tracking Register 3 */
#define MC32_ETRR4	(*( MC0_ETRR0_type *) 0xf006301au)	/* Error Tracking Register 4 */
#define MC33_ETRR0	(*( MC0_ETRR0_type *) 0xf0063112u)	/* Error Tracking Register 0 */
#define MC33_ETRR1	(*( MC0_ETRR0_type *) 0xf0063114u)	/* Error Tracking Register 1 */
#define MC33_ETRR2	(*( MC0_ETRR0_type *) 0xf0063116u)	/* Error Tracking Register 2 */
#define MC33_ETRR3	(*( MC0_ETRR0_type *) 0xf0063118u)	/* Error Tracking Register 3 */
#define MC33_ETRR4	(*( MC0_ETRR0_type *) 0xf006311au)	/* Error Tracking Register 4 */
#define MC34_ETRR0	(*( MC0_ETRR0_type *) 0xf0063212u)	/* Error Tracking Register 0 */
#define MC34_ETRR1	(*( MC0_ETRR0_type *) 0xf0063214u)	/* Error Tracking Register 1 */
#define MC34_ETRR2	(*( MC0_ETRR0_type *) 0xf0063216u)	/* Error Tracking Register 2 */
#define MC34_ETRR3	(*( MC0_ETRR0_type *) 0xf0063218u)	/* Error Tracking Register 3 */
#define MC34_ETRR4	(*( MC0_ETRR0_type *) 0xf006321au)	/* Error Tracking Register 4 */
#define MC35_ETRR0	(*( MC0_ETRR0_type *) 0xf0063312u)	/* Error Tracking Register 0 */
#define MC35_ETRR1	(*( MC0_ETRR0_type *) 0xf0063314u)	/* Error Tracking Register 1 */
#define MC35_ETRR2	(*( MC0_ETRR0_type *) 0xf0063316u)	/* Error Tracking Register 2 */
#define MC35_ETRR3	(*( MC0_ETRR0_type *) 0xf0063318u)	/* Error Tracking Register 3 */
#define MC35_ETRR4	(*( MC0_ETRR0_type *) 0xf006331au)	/* Error Tracking Register 4 */
#define MC36_ETRR0	(*( MC0_ETRR0_type *) 0xf0063412u)	/* Error Tracking Register 0 */
#define MC36_ETRR1	(*( MC0_ETRR0_type *) 0xf0063414u)	/* Error Tracking Register 1 */
#define MC36_ETRR2	(*( MC0_ETRR0_type *) 0xf0063416u)	/* Error Tracking Register 2 */
#define MC36_ETRR3	(*( MC0_ETRR0_type *) 0xf0063418u)	/* Error Tracking Register 3 */
#define MC36_ETRR4	(*( MC0_ETRR0_type *) 0xf006341au)	/* Error Tracking Register 4 */
#define MC37_ETRR0	(*( MC0_ETRR0_type *) 0xf0063512u)	/* Error Tracking Register 0 */
#define MC37_ETRR1	(*( MC0_ETRR0_type *) 0xf0063514u)	/* Error Tracking Register 1 */
#define MC37_ETRR2	(*( MC0_ETRR0_type *) 0xf0063516u)	/* Error Tracking Register 2 */
#define MC37_ETRR3	(*( MC0_ETRR0_type *) 0xf0063518u)	/* Error Tracking Register 3 */
#define MC37_ETRR4	(*( MC0_ETRR0_type *) 0xf006351au)	/* Error Tracking Register 4 */
#define MC38_ETRR0	(*( MC0_ETRR0_type *) 0xf0063612u)	/* Error Tracking Register 0 */
#define MC38_ETRR1	(*( MC0_ETRR0_type *) 0xf0063614u)	/* Error Tracking Register 1 */
#define MC38_ETRR2	(*( MC0_ETRR0_type *) 0xf0063616u)	/* Error Tracking Register 2 */
#define MC38_ETRR3	(*( MC0_ETRR0_type *) 0xf0063618u)	/* Error Tracking Register 3 */
#define MC38_ETRR4	(*( MC0_ETRR0_type *) 0xf006361au)	/* Error Tracking Register 4 */
#define MC39_ETRR0	(*( MC0_ETRR0_type *) 0xf0063712u)	/* Error Tracking Register 0 */
#define MC39_ETRR1	(*( MC0_ETRR0_type *) 0xf0063714u)	/* Error Tracking Register 1 */
#define MC39_ETRR2	(*( MC0_ETRR0_type *) 0xf0063716u)	/* Error Tracking Register 2 */
#define MC39_ETRR3	(*( MC0_ETRR0_type *) 0xf0063718u)	/* Error Tracking Register 3 */
#define MC39_ETRR4	(*( MC0_ETRR0_type *) 0xf006371au)	/* Error Tracking Register 4 */
#define MC3_ETRR0	(*( MC0_ETRR0_type *) 0xf0061312u)	/* Error Tracking Register 0 */
#define MC3_ETRR1	(*( MC0_ETRR0_type *) 0xf0061314u)	/* Error Tracking Register 1 */
#define MC3_ETRR2	(*( MC0_ETRR0_type *) 0xf0061316u)	/* Error Tracking Register 2 */
#define MC3_ETRR3	(*( MC0_ETRR0_type *) 0xf0061318u)	/* Error Tracking Register 3 */
#define MC3_ETRR4	(*( MC0_ETRR0_type *) 0xf006131au)	/* Error Tracking Register 4 */
#define MC40_ETRR0	(*( MC0_ETRR0_type *) 0xf0063812u)	/* Error Tracking Register 0 */
#define MC40_ETRR1	(*( MC0_ETRR0_type *) 0xf0063814u)	/* Error Tracking Register 1 */
#define MC40_ETRR2	(*( MC0_ETRR0_type *) 0xf0063816u)	/* Error Tracking Register 2 */
#define MC40_ETRR3	(*( MC0_ETRR0_type *) 0xf0063818u)	/* Error Tracking Register 3 */
#define MC40_ETRR4	(*( MC0_ETRR0_type *) 0xf006381au)	/* Error Tracking Register 4 */
#define MC41_ETRR0	(*( MC0_ETRR0_type *) 0xf0063912u)	/* Error Tracking Register 0 */
#define MC41_ETRR1	(*( MC0_ETRR0_type *) 0xf0063914u)	/* Error Tracking Register 1 */
#define MC41_ETRR2	(*( MC0_ETRR0_type *) 0xf0063916u)	/* Error Tracking Register 2 */
#define MC41_ETRR3	(*( MC0_ETRR0_type *) 0xf0063918u)	/* Error Tracking Register 3 */
#define MC41_ETRR4	(*( MC0_ETRR0_type *) 0xf006391au)	/* Error Tracking Register 4 */
#define MC42_ETRR0	(*( MC0_ETRR0_type *) 0xf0063a12u)	/* Error Tracking Register 0 */
#define MC42_ETRR1	(*( MC0_ETRR0_type *) 0xf0063a14u)	/* Error Tracking Register 1 */
#define MC42_ETRR2	(*( MC0_ETRR0_type *) 0xf0063a16u)	/* Error Tracking Register 2 */
#define MC42_ETRR3	(*( MC0_ETRR0_type *) 0xf0063a18u)	/* Error Tracking Register 3 */
#define MC42_ETRR4	(*( MC0_ETRR0_type *) 0xf0063a1au)	/* Error Tracking Register 4 */
#define MC43_ETRR0	(*( MC0_ETRR0_type *) 0xf0063b12u)	/* Error Tracking Register 0 */
#define MC43_ETRR1	(*( MC0_ETRR0_type *) 0xf0063b14u)	/* Error Tracking Register 1 */
#define MC43_ETRR2	(*( MC0_ETRR0_type *) 0xf0063b16u)	/* Error Tracking Register 2 */
#define MC43_ETRR3	(*( MC0_ETRR0_type *) 0xf0063b18u)	/* Error Tracking Register 3 */
#define MC43_ETRR4	(*( MC0_ETRR0_type *) 0xf0063b1au)	/* Error Tracking Register 4 */
#define MC44_ETRR0	(*( MC0_ETRR0_type *) 0xf0063c12u)	/* Error Tracking Register 0 */
#define MC44_ETRR1	(*( MC0_ETRR0_type *) 0xf0063c14u)	/* Error Tracking Register 1 */
#define MC44_ETRR2	(*( MC0_ETRR0_type *) 0xf0063c16u)	/* Error Tracking Register 2 */
#define MC44_ETRR3	(*( MC0_ETRR0_type *) 0xf0063c18u)	/* Error Tracking Register 3 */
#define MC44_ETRR4	(*( MC0_ETRR0_type *) 0xf0063c1au)	/* Error Tracking Register 4 */
#define MC45_ETRR0	(*( MC0_ETRR0_type *) 0xf0063d12u)	/* Error Tracking Register 0 */
#define MC45_ETRR1	(*( MC0_ETRR0_type *) 0xf0063d14u)	/* Error Tracking Register 1 */
#define MC45_ETRR2	(*( MC0_ETRR0_type *) 0xf0063d16u)	/* Error Tracking Register 2 */
#define MC45_ETRR3	(*( MC0_ETRR0_type *) 0xf0063d18u)	/* Error Tracking Register 3 */
#define MC45_ETRR4	(*( MC0_ETRR0_type *) 0xf0063d1au)	/* Error Tracking Register 4 */
#define MC46_ETRR0	(*( MC0_ETRR0_type *) 0xf0063e12u)	/* Error Tracking Register 0 */
#define MC46_ETRR1	(*( MC0_ETRR0_type *) 0xf0063e14u)	/* Error Tracking Register 1 */
#define MC46_ETRR2	(*( MC0_ETRR0_type *) 0xf0063e16u)	/* Error Tracking Register 2 */
#define MC46_ETRR3	(*( MC0_ETRR0_type *) 0xf0063e18u)	/* Error Tracking Register 3 */
#define MC46_ETRR4	(*( MC0_ETRR0_type *) 0xf0063e1au)	/* Error Tracking Register 4 */
#define MC47_ETRR0	(*( MC0_ETRR0_type *) 0xf0063f12u)	/* Error Tracking Register 0 */
#define MC47_ETRR1	(*( MC0_ETRR0_type *) 0xf0063f14u)	/* Error Tracking Register 1 */
#define MC47_ETRR2	(*( MC0_ETRR0_type *) 0xf0063f16u)	/* Error Tracking Register 2 */
#define MC47_ETRR3	(*( MC0_ETRR0_type *) 0xf0063f18u)	/* Error Tracking Register 3 */
#define MC47_ETRR4	(*( MC0_ETRR0_type *) 0xf0063f1au)	/* Error Tracking Register 4 */
#define MC48_ETRR0	(*( MC0_ETRR0_type *) 0xf0064012u)	/* Error Tracking Register 0 */
#define MC48_ETRR1	(*( MC0_ETRR0_type *) 0xf0064014u)	/* Error Tracking Register 1 */
#define MC48_ETRR2	(*( MC0_ETRR0_type *) 0xf0064016u)	/* Error Tracking Register 2 */
#define MC48_ETRR3	(*( MC0_ETRR0_type *) 0xf0064018u)	/* Error Tracking Register 3 */
#define MC48_ETRR4	(*( MC0_ETRR0_type *) 0xf006401au)	/* Error Tracking Register 4 */
#define MC49_ETRR0	(*( MC0_ETRR0_type *) 0xf0064112u)	/* Error Tracking Register 0 */
#define MC49_ETRR1	(*( MC0_ETRR0_type *) 0xf0064114u)	/* Error Tracking Register 1 */
#define MC49_ETRR2	(*( MC0_ETRR0_type *) 0xf0064116u)	/* Error Tracking Register 2 */
#define MC49_ETRR3	(*( MC0_ETRR0_type *) 0xf0064118u)	/* Error Tracking Register 3 */
#define MC49_ETRR4	(*( MC0_ETRR0_type *) 0xf006411au)	/* Error Tracking Register 4 */
#define MC4_ETRR0	(*( MC0_ETRR0_type *) 0xf0061412u)	/* Error Tracking Register 0 */
#define MC4_ETRR1	(*( MC0_ETRR0_type *) 0xf0061414u)	/* Error Tracking Register 1 */
#define MC4_ETRR2	(*( MC0_ETRR0_type *) 0xf0061416u)	/* Error Tracking Register 2 */
#define MC4_ETRR3	(*( MC0_ETRR0_type *) 0xf0061418u)	/* Error Tracking Register 3 */
#define MC4_ETRR4	(*( MC0_ETRR0_type *) 0xf006141au)	/* Error Tracking Register 4 */
#define MC50_ETRR0	(*( MC0_ETRR0_type *) 0xf0064212u)	/* Error Tracking Register 0 */
#define MC50_ETRR1	(*( MC0_ETRR0_type *) 0xf0064214u)	/* Error Tracking Register 1 */
#define MC50_ETRR2	(*( MC0_ETRR0_type *) 0xf0064216u)	/* Error Tracking Register 2 */
#define MC50_ETRR3	(*( MC0_ETRR0_type *) 0xf0064218u)	/* Error Tracking Register 3 */
#define MC50_ETRR4	(*( MC0_ETRR0_type *) 0xf006421au)	/* Error Tracking Register 4 */
#define MC51_ETRR0	(*( MC0_ETRR0_type *) 0xf0064312u)	/* Error Tracking Register 0 */
#define MC51_ETRR1	(*( MC0_ETRR0_type *) 0xf0064314u)	/* Error Tracking Register 1 */
#define MC51_ETRR2	(*( MC0_ETRR0_type *) 0xf0064316u)	/* Error Tracking Register 2 */
#define MC51_ETRR3	(*( MC0_ETRR0_type *) 0xf0064318u)	/* Error Tracking Register 3 */
#define MC51_ETRR4	(*( MC0_ETRR0_type *) 0xf006431au)	/* Error Tracking Register 4 */
#define MC52_ETRR0	(*( MC0_ETRR0_type *) 0xf0064412u)	/* Error Tracking Register 0 */
#define MC52_ETRR1	(*( MC0_ETRR0_type *) 0xf0064414u)	/* Error Tracking Register 1 */
#define MC52_ETRR2	(*( MC0_ETRR0_type *) 0xf0064416u)	/* Error Tracking Register 2 */
#define MC52_ETRR3	(*( MC0_ETRR0_type *) 0xf0064418u)	/* Error Tracking Register 3 */
#define MC52_ETRR4	(*( MC0_ETRR0_type *) 0xf006441au)	/* Error Tracking Register 4 */
#define MC53_ETRR0	(*( MC0_ETRR0_type *) 0xf0064512u)	/* Error Tracking Register 0 */
#define MC53_ETRR1	(*( MC0_ETRR0_type *) 0xf0064514u)	/* Error Tracking Register 1 */
#define MC53_ETRR2	(*( MC0_ETRR0_type *) 0xf0064516u)	/* Error Tracking Register 2 */
#define MC53_ETRR3	(*( MC0_ETRR0_type *) 0xf0064518u)	/* Error Tracking Register 3 */
#define MC53_ETRR4	(*( MC0_ETRR0_type *) 0xf006451au)	/* Error Tracking Register 4 */
#define MC54_ETRR0	(*( MC0_ETRR0_type *) 0xf0064612u)	/* Error Tracking Register 0 */
#define MC54_ETRR1	(*( MC0_ETRR0_type *) 0xf0064614u)	/* Error Tracking Register 1 */
#define MC54_ETRR2	(*( MC0_ETRR0_type *) 0xf0064616u)	/* Error Tracking Register 2 */
#define MC54_ETRR3	(*( MC0_ETRR0_type *) 0xf0064618u)	/* Error Tracking Register 3 */
#define MC54_ETRR4	(*( MC0_ETRR0_type *) 0xf006461au)	/* Error Tracking Register 4 */
#define MC55_ETRR0	(*( MC0_ETRR0_type *) 0xf0064712u)	/* Error Tracking Register 0 */
#define MC55_ETRR1	(*( MC0_ETRR0_type *) 0xf0064714u)	/* Error Tracking Register 1 */
#define MC55_ETRR2	(*( MC0_ETRR0_type *) 0xf0064716u)	/* Error Tracking Register 2 */
#define MC55_ETRR3	(*( MC0_ETRR0_type *) 0xf0064718u)	/* Error Tracking Register 3 */
#define MC55_ETRR4	(*( MC0_ETRR0_type *) 0xf006471au)	/* Error Tracking Register 4 */
#define MC56_ETRR0	(*( MC0_ETRR0_type *) 0xf0064812u)	/* Error Tracking Register 0 */
#define MC56_ETRR1	(*( MC0_ETRR0_type *) 0xf0064814u)	/* Error Tracking Register 1 */
#define MC56_ETRR2	(*( MC0_ETRR0_type *) 0xf0064816u)	/* Error Tracking Register 2 */
#define MC56_ETRR3	(*( MC0_ETRR0_type *) 0xf0064818u)	/* Error Tracking Register 3 */
#define MC56_ETRR4	(*( MC0_ETRR0_type *) 0xf006481au)	/* Error Tracking Register 4 */
#define MC57_ETRR0	(*( MC0_ETRR0_type *) 0xf0064912u)	/* Error Tracking Register 0 */
#define MC57_ETRR1	(*( MC0_ETRR0_type *) 0xf0064914u)	/* Error Tracking Register 1 */
#define MC57_ETRR2	(*( MC0_ETRR0_type *) 0xf0064916u)	/* Error Tracking Register 2 */
#define MC57_ETRR3	(*( MC0_ETRR0_type *) 0xf0064918u)	/* Error Tracking Register 3 */
#define MC57_ETRR4	(*( MC0_ETRR0_type *) 0xf006491au)	/* Error Tracking Register 4 */
#define MC58_ETRR0	(*( MC0_ETRR0_type *) 0xf0064a12u)	/* Error Tracking Register 0 */
#define MC58_ETRR1	(*( MC0_ETRR0_type *) 0xf0064a14u)	/* Error Tracking Register 1 */
#define MC58_ETRR2	(*( MC0_ETRR0_type *) 0xf0064a16u)	/* Error Tracking Register 2 */
#define MC58_ETRR3	(*( MC0_ETRR0_type *) 0xf0064a18u)	/* Error Tracking Register 3 */
#define MC58_ETRR4	(*( MC0_ETRR0_type *) 0xf0064a1au)	/* Error Tracking Register 4 */
#define MC59_ETRR0	(*( MC0_ETRR0_type *) 0xf0064b12u)	/* Error Tracking Register 0 */
#define MC59_ETRR1	(*( MC0_ETRR0_type *) 0xf0064b14u)	/* Error Tracking Register 1 */
#define MC59_ETRR2	(*( MC0_ETRR0_type *) 0xf0064b16u)	/* Error Tracking Register 2 */
#define MC59_ETRR3	(*( MC0_ETRR0_type *) 0xf0064b18u)	/* Error Tracking Register 3 */
#define MC59_ETRR4	(*( MC0_ETRR0_type *) 0xf0064b1au)	/* Error Tracking Register 4 */
#define MC5_ETRR0	(*( MC0_ETRR0_type *) 0xf0061512u)	/* Error Tracking Register 0 */
#define MC5_ETRR1	(*( MC0_ETRR0_type *) 0xf0061514u)	/* Error Tracking Register 1 */
#define MC5_ETRR2	(*( MC0_ETRR0_type *) 0xf0061516u)	/* Error Tracking Register 2 */
#define MC5_ETRR3	(*( MC0_ETRR0_type *) 0xf0061518u)	/* Error Tracking Register 3 */
#define MC5_ETRR4	(*( MC0_ETRR0_type *) 0xf006151au)	/* Error Tracking Register 4 */
#define MC60_ETRR0	(*( MC0_ETRR0_type *) 0xf0064c12u)	/* Error Tracking Register 0 */
#define MC60_ETRR1	(*( MC0_ETRR0_type *) 0xf0064c14u)	/* Error Tracking Register 1 */
#define MC60_ETRR2	(*( MC0_ETRR0_type *) 0xf0064c16u)	/* Error Tracking Register 2 */
#define MC60_ETRR3	(*( MC0_ETRR0_type *) 0xf0064c18u)	/* Error Tracking Register 3 */
#define MC60_ETRR4	(*( MC0_ETRR0_type *) 0xf0064c1au)	/* Error Tracking Register 4 */
#define MC61_ETRR0	(*( MC0_ETRR0_type *) 0xf0064d12u)	/* Error Tracking Register 0 */
#define MC61_ETRR1	(*( MC0_ETRR0_type *) 0xf0064d14u)	/* Error Tracking Register 1 */
#define MC61_ETRR2	(*( MC0_ETRR0_type *) 0xf0064d16u)	/* Error Tracking Register 2 */
#define MC61_ETRR3	(*( MC0_ETRR0_type *) 0xf0064d18u)	/* Error Tracking Register 3 */
#define MC61_ETRR4	(*( MC0_ETRR0_type *) 0xf0064d1au)	/* Error Tracking Register 4 */
#define MC62_ETRR0	(*( MC0_ETRR0_type *) 0xf0064e12u)	/* Error Tracking Register 0 */
#define MC62_ETRR1	(*( MC0_ETRR0_type *) 0xf0064e14u)	/* Error Tracking Register 1 */
#define MC62_ETRR2	(*( MC0_ETRR0_type *) 0xf0064e16u)	/* Error Tracking Register 2 */
#define MC62_ETRR3	(*( MC0_ETRR0_type *) 0xf0064e18u)	/* Error Tracking Register 3 */
#define MC62_ETRR4	(*( MC0_ETRR0_type *) 0xf0064e1au)	/* Error Tracking Register 4 */
#define MC63_ETRR0	(*( MC0_ETRR0_type *) 0xf0064f12u)	/* Error Tracking Register 0 */
#define MC63_ETRR1	(*( MC0_ETRR0_type *) 0xf0064f14u)	/* Error Tracking Register 1 */
#define MC63_ETRR2	(*( MC0_ETRR0_type *) 0xf0064f16u)	/* Error Tracking Register 2 */
#define MC63_ETRR3	(*( MC0_ETRR0_type *) 0xf0064f18u)	/* Error Tracking Register 3 */
#define MC63_ETRR4	(*( MC0_ETRR0_type *) 0xf0064f1au)	/* Error Tracking Register 4 */
#define MC64_ETRR0	(*( MC0_ETRR0_type *) 0xf0065012u)	/* Error Tracking Register 0 */
#define MC64_ETRR1	(*( MC0_ETRR0_type *) 0xf0065014u)	/* Error Tracking Register 1 */
#define MC64_ETRR2	(*( MC0_ETRR0_type *) 0xf0065016u)	/* Error Tracking Register 2 */
#define MC64_ETRR3	(*( MC0_ETRR0_type *) 0xf0065018u)	/* Error Tracking Register 3 */
#define MC64_ETRR4	(*( MC0_ETRR0_type *) 0xf006501au)	/* Error Tracking Register 4 */
#define MC65_ETRR0	(*( MC0_ETRR0_type *) 0xf0065112u)	/* Error Tracking Register 0 */
#define MC65_ETRR1	(*( MC0_ETRR0_type *) 0xf0065114u)	/* Error Tracking Register 1 */
#define MC65_ETRR2	(*( MC0_ETRR0_type *) 0xf0065116u)	/* Error Tracking Register 2 */
#define MC65_ETRR3	(*( MC0_ETRR0_type *) 0xf0065118u)	/* Error Tracking Register 3 */
#define MC65_ETRR4	(*( MC0_ETRR0_type *) 0xf006511au)	/* Error Tracking Register 4 */
#define MC66_ETRR0	(*( MC0_ETRR0_type *) 0xf0065212u)	/* Error Tracking Register 0 */
#define MC66_ETRR1	(*( MC0_ETRR0_type *) 0xf0065214u)	/* Error Tracking Register 1 */
#define MC66_ETRR2	(*( MC0_ETRR0_type *) 0xf0065216u)	/* Error Tracking Register 2 */
#define MC66_ETRR3	(*( MC0_ETRR0_type *) 0xf0065218u)	/* Error Tracking Register 3 */
#define MC66_ETRR4	(*( MC0_ETRR0_type *) 0xf006521au)	/* Error Tracking Register 4 */
#define MC67_ETRR0	(*( MC0_ETRR0_type *) 0xf0065312u)	/* Error Tracking Register 0 */
#define MC67_ETRR1	(*( MC0_ETRR0_type *) 0xf0065314u)	/* Error Tracking Register 1 */
#define MC67_ETRR2	(*( MC0_ETRR0_type *) 0xf0065316u)	/* Error Tracking Register 2 */
#define MC67_ETRR3	(*( MC0_ETRR0_type *) 0xf0065318u)	/* Error Tracking Register 3 */
#define MC67_ETRR4	(*( MC0_ETRR0_type *) 0xf006531au)	/* Error Tracking Register 4 */
#define MC68_ETRR0	(*( MC0_ETRR0_type *) 0xf0065412u)	/* Error Tracking Register 0 */
#define MC68_ETRR1	(*( MC0_ETRR0_type *) 0xf0065414u)	/* Error Tracking Register 1 */
#define MC68_ETRR2	(*( MC0_ETRR0_type *) 0xf0065416u)	/* Error Tracking Register 2 */
#define MC68_ETRR3	(*( MC0_ETRR0_type *) 0xf0065418u)	/* Error Tracking Register 3 */
#define MC68_ETRR4	(*( MC0_ETRR0_type *) 0xf006541au)	/* Error Tracking Register 4 */
#define MC69_ETRR0	(*( MC0_ETRR0_type *) 0xf0065512u)	/* Error Tracking Register 0 */
#define MC69_ETRR1	(*( MC0_ETRR0_type *) 0xf0065514u)	/* Error Tracking Register 1 */
#define MC69_ETRR2	(*( MC0_ETRR0_type *) 0xf0065516u)	/* Error Tracking Register 2 */
#define MC69_ETRR3	(*( MC0_ETRR0_type *) 0xf0065518u)	/* Error Tracking Register 3 */
#define MC69_ETRR4	(*( MC0_ETRR0_type *) 0xf006551au)	/* Error Tracking Register 4 */
#define MC6_ETRR0	(*( MC0_ETRR0_type *) 0xf0061612u)	/* Error Tracking Register 0 */
#define MC6_ETRR1	(*( MC0_ETRR0_type *) 0xf0061614u)	/* Error Tracking Register 1 */
#define MC6_ETRR2	(*( MC0_ETRR0_type *) 0xf0061616u)	/* Error Tracking Register 2 */
#define MC6_ETRR3	(*( MC0_ETRR0_type *) 0xf0061618u)	/* Error Tracking Register 3 */
#define MC6_ETRR4	(*( MC0_ETRR0_type *) 0xf006161au)	/* Error Tracking Register 4 */
#define MC70_ETRR0	(*( MC0_ETRR0_type *) 0xf0065612u)	/* Error Tracking Register 0 */
#define MC70_ETRR1	(*( MC0_ETRR0_type *) 0xf0065614u)	/* Error Tracking Register 1 */
#define MC70_ETRR2	(*( MC0_ETRR0_type *) 0xf0065616u)	/* Error Tracking Register 2 */
#define MC70_ETRR3	(*( MC0_ETRR0_type *) 0xf0065618u)	/* Error Tracking Register 3 */
#define MC70_ETRR4	(*( MC0_ETRR0_type *) 0xf006561au)	/* Error Tracking Register 4 */
#define MC71_ETRR0	(*( MC0_ETRR0_type *) 0xf0065712u)	/* Error Tracking Register 0 */
#define MC71_ETRR1	(*( MC0_ETRR0_type *) 0xf0065714u)	/* Error Tracking Register 1 */
#define MC71_ETRR2	(*( MC0_ETRR0_type *) 0xf0065716u)	/* Error Tracking Register 2 */
#define MC71_ETRR3	(*( MC0_ETRR0_type *) 0xf0065718u)	/* Error Tracking Register 3 */
#define MC71_ETRR4	(*( MC0_ETRR0_type *) 0xf006571au)	/* Error Tracking Register 4 */
#define MC72_ETRR0	(*( MC0_ETRR0_type *) 0xf0065812u)	/* Error Tracking Register 0 */
#define MC72_ETRR1	(*( MC0_ETRR0_type *) 0xf0065814u)	/* Error Tracking Register 1 */
#define MC72_ETRR2	(*( MC0_ETRR0_type *) 0xf0065816u)	/* Error Tracking Register 2 */
#define MC72_ETRR3	(*( MC0_ETRR0_type *) 0xf0065818u)	/* Error Tracking Register 3 */
#define MC72_ETRR4	(*( MC0_ETRR0_type *) 0xf006581au)	/* Error Tracking Register 4 */
#define MC73_ETRR0	(*( MC0_ETRR0_type *) 0xf0065912u)	/* Error Tracking Register 0 */
#define MC73_ETRR1	(*( MC0_ETRR0_type *) 0xf0065914u)	/* Error Tracking Register 1 */
#define MC73_ETRR2	(*( MC0_ETRR0_type *) 0xf0065916u)	/* Error Tracking Register 2 */
#define MC73_ETRR3	(*( MC0_ETRR0_type *) 0xf0065918u)	/* Error Tracking Register 3 */
#define MC73_ETRR4	(*( MC0_ETRR0_type *) 0xf006591au)	/* Error Tracking Register 4 */
#define MC74_ETRR0	(*( MC0_ETRR0_type *) 0xf0065a12u)	/* Error Tracking Register 0 */
#define MC74_ETRR1	(*( MC0_ETRR0_type *) 0xf0065a14u)	/* Error Tracking Register 1 */
#define MC74_ETRR2	(*( MC0_ETRR0_type *) 0xf0065a16u)	/* Error Tracking Register 2 */
#define MC74_ETRR3	(*( MC0_ETRR0_type *) 0xf0065a18u)	/* Error Tracking Register 3 */
#define MC74_ETRR4	(*( MC0_ETRR0_type *) 0xf0065a1au)	/* Error Tracking Register 4 */
#define MC75_ETRR0	(*( MC0_ETRR0_type *) 0xf0065b12u)	/* Error Tracking Register 0 */
#define MC75_ETRR1	(*( MC0_ETRR0_type *) 0xf0065b14u)	/* Error Tracking Register 1 */
#define MC75_ETRR2	(*( MC0_ETRR0_type *) 0xf0065b16u)	/* Error Tracking Register 2 */
#define MC75_ETRR3	(*( MC0_ETRR0_type *) 0xf0065b18u)	/* Error Tracking Register 3 */
#define MC75_ETRR4	(*( MC0_ETRR0_type *) 0xf0065b1au)	/* Error Tracking Register 4 */
#define MC76_ETRR0	(*( MC0_ETRR0_type *) 0xf0065c12u)	/* Error Tracking Register 0 */
#define MC76_ETRR1	(*( MC0_ETRR0_type *) 0xf0065c14u)	/* Error Tracking Register 1 */
#define MC76_ETRR2	(*( MC0_ETRR0_type *) 0xf0065c16u)	/* Error Tracking Register 2 */
#define MC76_ETRR3	(*( MC0_ETRR0_type *) 0xf0065c18u)	/* Error Tracking Register 3 */
#define MC76_ETRR4	(*( MC0_ETRR0_type *) 0xf0065c1au)	/* Error Tracking Register 4 */
#define MC77_ETRR0	(*( MC0_ETRR0_type *) 0xf0065d12u)	/* Error Tracking Register 0 */
#define MC77_ETRR1	(*( MC0_ETRR0_type *) 0xf0065d14u)	/* Error Tracking Register 1 */
#define MC77_ETRR2	(*( MC0_ETRR0_type *) 0xf0065d16u)	/* Error Tracking Register 2 */
#define MC77_ETRR3	(*( MC0_ETRR0_type *) 0xf0065d18u)	/* Error Tracking Register 3 */
#define MC77_ETRR4	(*( MC0_ETRR0_type *) 0xf0065d1au)	/* Error Tracking Register 4 */
#define MC78_ETRR0	(*( MC0_ETRR0_type *) 0xf0065e12u)	/* Error Tracking Register 0 */
#define MC78_ETRR1	(*( MC0_ETRR0_type *) 0xf0065e14u)	/* Error Tracking Register 1 */
#define MC78_ETRR2	(*( MC0_ETRR0_type *) 0xf0065e16u)	/* Error Tracking Register 2 */
#define MC78_ETRR3	(*( MC0_ETRR0_type *) 0xf0065e18u)	/* Error Tracking Register 3 */
#define MC78_ETRR4	(*( MC0_ETRR0_type *) 0xf0065e1au)	/* Error Tracking Register 4 */
#define MC79_ETRR0	(*( MC0_ETRR0_type *) 0xf0065f12u)	/* Error Tracking Register 0 */
#define MC79_ETRR1	(*( MC0_ETRR0_type *) 0xf0065f14u)	/* Error Tracking Register 1 */
#define MC79_ETRR2	(*( MC0_ETRR0_type *) 0xf0065f16u)	/* Error Tracking Register 2 */
#define MC79_ETRR3	(*( MC0_ETRR0_type *) 0xf0065f18u)	/* Error Tracking Register 3 */
#define MC79_ETRR4	(*( MC0_ETRR0_type *) 0xf0065f1au)	/* Error Tracking Register 4 */
#define MC7_ETRR0	(*( MC0_ETRR0_type *) 0xf0061712u)	/* Error Tracking Register 0 */
#define MC7_ETRR1	(*( MC0_ETRR0_type *) 0xf0061714u)	/* Error Tracking Register 1 */
#define MC7_ETRR2	(*( MC0_ETRR0_type *) 0xf0061716u)	/* Error Tracking Register 2 */
#define MC7_ETRR3	(*( MC0_ETRR0_type *) 0xf0061718u)	/* Error Tracking Register 3 */
#define MC7_ETRR4	(*( MC0_ETRR0_type *) 0xf006171au)	/* Error Tracking Register 4 */
#define MC80_ETRR0	(*( MC0_ETRR0_type *) 0xf0066012u)	/* Error Tracking Register 0 */
#define MC80_ETRR1	(*( MC0_ETRR0_type *) 0xf0066014u)	/* Error Tracking Register 1 */
#define MC80_ETRR2	(*( MC0_ETRR0_type *) 0xf0066016u)	/* Error Tracking Register 2 */
#define MC80_ETRR3	(*( MC0_ETRR0_type *) 0xf0066018u)	/* Error Tracking Register 3 */
#define MC80_ETRR4	(*( MC0_ETRR0_type *) 0xf006601au)	/* Error Tracking Register 4 */
#define MC81_ETRR0	(*( MC0_ETRR0_type *) 0xf0066112u)	/* Error Tracking Register 0 */
#define MC81_ETRR1	(*( MC0_ETRR0_type *) 0xf0066114u)	/* Error Tracking Register 1 */
#define MC81_ETRR2	(*( MC0_ETRR0_type *) 0xf0066116u)	/* Error Tracking Register 2 */
#define MC81_ETRR3	(*( MC0_ETRR0_type *) 0xf0066118u)	/* Error Tracking Register 3 */
#define MC81_ETRR4	(*( MC0_ETRR0_type *) 0xf006611au)	/* Error Tracking Register 4 */
#define MC82_ETRR0	(*( MC0_ETRR0_type *) 0xf0066212u)	/* Error Tracking Register 0 */
#define MC82_ETRR1	(*( MC0_ETRR0_type *) 0xf0066214u)	/* Error Tracking Register 1 */
#define MC82_ETRR2	(*( MC0_ETRR0_type *) 0xf0066216u)	/* Error Tracking Register 2 */
#define MC82_ETRR3	(*( MC0_ETRR0_type *) 0xf0066218u)	/* Error Tracking Register 3 */
#define MC82_ETRR4	(*( MC0_ETRR0_type *) 0xf006621au)	/* Error Tracking Register 4 */
#define MC83_ETRR0	(*( MC0_ETRR0_type *) 0xf0066312u)	/* Error Tracking Register 0 */
#define MC83_ETRR1	(*( MC0_ETRR0_type *) 0xf0066314u)	/* Error Tracking Register 1 */
#define MC83_ETRR2	(*( MC0_ETRR0_type *) 0xf0066316u)	/* Error Tracking Register 2 */
#define MC83_ETRR3	(*( MC0_ETRR0_type *) 0xf0066318u)	/* Error Tracking Register 3 */
#define MC83_ETRR4	(*( MC0_ETRR0_type *) 0xf006631au)	/* Error Tracking Register 4 */
#define MC84_ETRR0	(*( MC0_ETRR0_type *) 0xf0066412u)	/* Error Tracking Register 0 */
#define MC84_ETRR1	(*( MC0_ETRR0_type *) 0xf0066414u)	/* Error Tracking Register 1 */
#define MC84_ETRR2	(*( MC0_ETRR0_type *) 0xf0066416u)	/* Error Tracking Register 2 */
#define MC84_ETRR3	(*( MC0_ETRR0_type *) 0xf0066418u)	/* Error Tracking Register 3 */
#define MC84_ETRR4	(*( MC0_ETRR0_type *) 0xf006641au)	/* Error Tracking Register 4 */
#define MC85_ETRR0	(*( MC0_ETRR0_type *) 0xf0066512u)	/* Error Tracking Register 0 */
#define MC85_ETRR1	(*( MC0_ETRR0_type *) 0xf0066514u)	/* Error Tracking Register 1 */
#define MC85_ETRR2	(*( MC0_ETRR0_type *) 0xf0066516u)	/* Error Tracking Register 2 */
#define MC85_ETRR3	(*( MC0_ETRR0_type *) 0xf0066518u)	/* Error Tracking Register 3 */
#define MC85_ETRR4	(*( MC0_ETRR0_type *) 0xf006651au)	/* Error Tracking Register 4 */
#define MC86_ETRR0	(*( MC0_ETRR0_type *) 0xf0066612u)	/* Error Tracking Register 0 */
#define MC86_ETRR1	(*( MC0_ETRR0_type *) 0xf0066614u)	/* Error Tracking Register 1 */
#define MC86_ETRR2	(*( MC0_ETRR0_type *) 0xf0066616u)	/* Error Tracking Register 2 */
#define MC86_ETRR3	(*( MC0_ETRR0_type *) 0xf0066618u)	/* Error Tracking Register 3 */
#define MC86_ETRR4	(*( MC0_ETRR0_type *) 0xf006661au)	/* Error Tracking Register 4 */
#define MC87_ETRR0	(*( MC0_ETRR0_type *) 0xf0066712u)	/* Error Tracking Register 0 */
#define MC87_ETRR1	(*( MC0_ETRR0_type *) 0xf0066714u)	/* Error Tracking Register 1 */
#define MC87_ETRR2	(*( MC0_ETRR0_type *) 0xf0066716u)	/* Error Tracking Register 2 */
#define MC87_ETRR3	(*( MC0_ETRR0_type *) 0xf0066718u)	/* Error Tracking Register 3 */
#define MC87_ETRR4	(*( MC0_ETRR0_type *) 0xf006671au)	/* Error Tracking Register 4 */
#define MC8_ETRR0	(*( MC0_ETRR0_type *) 0xf0061812u)	/* Error Tracking Register 0 */
#define MC8_ETRR1	(*( MC0_ETRR0_type *) 0xf0061814u)	/* Error Tracking Register 1 */
#define MC8_ETRR2	(*( MC0_ETRR0_type *) 0xf0061816u)	/* Error Tracking Register 2 */
#define MC8_ETRR3	(*( MC0_ETRR0_type *) 0xf0061818u)	/* Error Tracking Register 3 */
#define MC8_ETRR4	(*( MC0_ETRR0_type *) 0xf006181au)	/* Error Tracking Register 4 */
#define MC9_ETRR0	(*( MC0_ETRR0_type *) 0xf0061912u)	/* Error Tracking Register 0 */
#define MC9_ETRR1	(*( MC0_ETRR0_type *) 0xf0061914u)	/* Error Tracking Register 1 */
#define MC9_ETRR2	(*( MC0_ETRR0_type *) 0xf0061916u)	/* Error Tracking Register 2 */
#define MC9_ETRR3	(*( MC0_ETRR0_type *) 0xf0061918u)	/* Error Tracking Register 3 */
#define MC9_ETRR4	(*( MC0_ETRR0_type *) 0xf006191au)	/* Error Tracking Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit16 START          : 1;	/* START */
		unsigned __sfrbit16 RESUME         : 1;	/* Resume failed test */
		unsigned __sfrbit16 ESTF           : 1;	/* Enable Sticky Fail Bit */
		unsigned __sfrbit16 DIR            : 1;	/* Direction Select */
		unsigned __sfrbit16 DINIT          : 1;	/* Data Initialization Enable */
		unsigned __sfrbit16 RCADR          : 1;	/* Fast Row / Fast Column Addressing Scheme Select */
		unsigned __sfrbit16 ROWTOG         : 1;	/* Row toggling */
		unsigned __sfrbit16 BITTOG         : 1;	/* Bit toggling */
		unsigned __sfrbit16 GP_BASE        : 1;	/* Galpat Base */
		unsigned __sfrbit16 FAILDMP        : 1;	/* Fail bitmap dump */
		/* const */ unsigned __sfrbit16 Res            : 5;	/* Reserved */
		/* const */ unsigned __sfrbit16 Res_12         : 1;	/* Reserved */
	} B;
	short S;
	unsigned short US;

} MC0_MCONTROL_type;
#define MC0_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061004u)	/* MBIST Control Register */
#define MC10_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061a04u)	/* MBIST Control Register */
#define MC11_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061b04u)	/* MBIST Control Register */
#define MC12_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061c04u)	/* MBIST Control Register */
#define MC13_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061d04u)	/* MBIST Control Register */
#define MC14_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061e04u)	/* MBIST Control Register */
#define MC15_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061f04u)	/* MBIST Control Register */
#define MC16_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062004u)	/* MBIST Control Register */
#define MC17_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062104u)	/* MBIST Control Register */
#define MC18_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062204u)	/* MBIST Control Register */
#define MC19_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062304u)	/* MBIST Control Register */
#define MC1_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061104u)	/* MBIST Control Register */
#define MC20_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062404u)	/* MBIST Control Register */
#define MC21_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062504u)	/* MBIST Control Register */
#define MC22_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062604u)	/* MBIST Control Register */
#define MC23_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062704u)	/* MBIST Control Register */
#define MC24_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062804u)	/* MBIST Control Register */
#define MC25_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062904u)	/* MBIST Control Register */
#define MC26_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062a04u)	/* MBIST Control Register */
#define MC27_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062b04u)	/* MBIST Control Register */
#define MC28_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062c04u)	/* MBIST Control Register */
#define MC29_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062d04u)	/* MBIST Control Register */
#define MC2_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061204u)	/* MBIST Control Register */
#define MC30_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062e04u)	/* MBIST Control Register */
#define MC31_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0062f04u)	/* MBIST Control Register */
#define MC32_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063004u)	/* MBIST Control Register */
#define MC33_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063104u)	/* MBIST Control Register */
#define MC34_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063204u)	/* MBIST Control Register */
#define MC35_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063304u)	/* MBIST Control Register */
#define MC36_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063404u)	/* MBIST Control Register */
#define MC37_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063504u)	/* MBIST Control Register */
#define MC38_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063604u)	/* MBIST Control Register */
#define MC39_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063704u)	/* MBIST Control Register */
#define MC3_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061304u)	/* MBIST Control Register */
#define MC40_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063804u)	/* MBIST Control Register */
#define MC41_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063904u)	/* MBIST Control Register */
#define MC42_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063a04u)	/* MBIST Control Register */
#define MC43_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063b04u)	/* MBIST Control Register */
#define MC44_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063c04u)	/* MBIST Control Register */
#define MC45_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063d04u)	/* MBIST Control Register */
#define MC46_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063e04u)	/* MBIST Control Register */
#define MC47_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0063f04u)	/* MBIST Control Register */
#define MC48_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064004u)	/* MBIST Control Register */
#define MC49_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064104u)	/* MBIST Control Register */
#define MC4_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061404u)	/* MBIST Control Register */
#define MC50_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064204u)	/* MBIST Control Register */
#define MC51_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064304u)	/* MBIST Control Register */
#define MC52_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064404u)	/* MBIST Control Register */
#define MC53_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064504u)	/* MBIST Control Register */
#define MC54_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064604u)	/* MBIST Control Register */
#define MC55_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064704u)	/* MBIST Control Register */
#define MC56_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064804u)	/* MBIST Control Register */
#define MC57_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064904u)	/* MBIST Control Register */
#define MC58_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064a04u)	/* MBIST Control Register */
#define MC59_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064b04u)	/* MBIST Control Register */
#define MC5_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061504u)	/* MBIST Control Register */
#define MC60_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064c04u)	/* MBIST Control Register */
#define MC61_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064d04u)	/* MBIST Control Register */
#define MC62_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064e04u)	/* MBIST Control Register */
#define MC63_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0064f04u)	/* MBIST Control Register */
#define MC64_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065004u)	/* MBIST Control Register */
#define MC65_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065104u)	/* MBIST Control Register */
#define MC66_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065204u)	/* MBIST Control Register */
#define MC67_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065304u)	/* MBIST Control Register */
#define MC68_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065404u)	/* MBIST Control Register */
#define MC69_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065504u)	/* MBIST Control Register */
#define MC6_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061604u)	/* MBIST Control Register */
#define MC70_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065604u)	/* MBIST Control Register */
#define MC71_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065704u)	/* MBIST Control Register */
#define MC72_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065804u)	/* MBIST Control Register */
#define MC73_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065904u)	/* MBIST Control Register */
#define MC74_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065a04u)	/* MBIST Control Register */
#define MC75_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065b04u)	/* MBIST Control Register */
#define MC76_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065c04u)	/* MBIST Control Register */
#define MC77_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065d04u)	/* MBIST Control Register */
#define MC78_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065e04u)	/* MBIST Control Register */
#define MC79_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0065f04u)	/* MBIST Control Register */
#define MC7_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061704u)	/* MBIST Control Register */
#define MC80_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0066004u)	/* MBIST Control Register */
#define MC81_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0066104u)	/* MBIST Control Register */
#define MC82_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0066204u)	/* MBIST Control Register */
#define MC83_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0066304u)	/* MBIST Control Register */
#define MC84_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0066404u)	/* MBIST Control Register */
#define MC85_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0066504u)	/* MBIST Control Register */
#define MC86_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0066604u)	/* MBIST Control Register */
#define MC87_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0066704u)	/* MBIST Control Register */
#define MC8_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061804u)	/* MBIST Control Register */
#define MC9_MCONTROL	(*( MC0_MCONTROL_type *) 0xf0061904u)	/* MBIST Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit16 DONE           : 1;	/* DONE */
		/* const */ unsigned __sfrbit16 FAIL           : 1;	/* FAIL */
		/* const */ unsigned __sfrbit16 FDA            : 1;	/* Fail Dump Available */
		/* const */ unsigned __sfrbit16 SFAIL          : 1;	/* Sticky Fail Bit */
		/* const */ unsigned __sfrbit16 Res            : 12;	/* Reserved */
	} B;
	short S;
	unsigned short US;

} MC0_MSTATUS_type;
#define MC0_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061006u)	/* Status Register */
#define MC10_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061a06u)	/* Status Register */
#define MC11_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061b06u)	/* Status Register */
#define MC12_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061c06u)	/* Status Register */
#define MC13_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061d06u)	/* Status Register */
#define MC14_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061e06u)	/* Status Register */
#define MC15_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061f06u)	/* Status Register */
#define MC16_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062006u)	/* Status Register */
#define MC17_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062106u)	/* Status Register */
#define MC18_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062206u)	/* Status Register */
#define MC19_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062306u)	/* Status Register */
#define MC1_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061106u)	/* Status Register */
#define MC20_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062406u)	/* Status Register */
#define MC21_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062506u)	/* Status Register */
#define MC22_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062606u)	/* Status Register */
#define MC23_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062706u)	/* Status Register */
#define MC24_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062806u)	/* Status Register */
#define MC25_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062906u)	/* Status Register */
#define MC26_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062a06u)	/* Status Register */
#define MC27_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062b06u)	/* Status Register */
#define MC28_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062c06u)	/* Status Register */
#define MC29_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062d06u)	/* Status Register */
#define MC2_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061206u)	/* Status Register */
#define MC30_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062e06u)	/* Status Register */
#define MC31_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0062f06u)	/* Status Register */
#define MC32_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063006u)	/* Status Register */
#define MC33_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063106u)	/* Status Register */
#define MC34_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063206u)	/* Status Register */
#define MC35_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063306u)	/* Status Register */
#define MC36_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063406u)	/* Status Register */
#define MC37_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063506u)	/* Status Register */
#define MC38_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063606u)	/* Status Register */
#define MC39_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063706u)	/* Status Register */
#define MC3_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061306u)	/* Status Register */
#define MC40_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063806u)	/* Status Register */
#define MC41_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063906u)	/* Status Register */
#define MC42_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063a06u)	/* Status Register */
#define MC43_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063b06u)	/* Status Register */
#define MC44_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063c06u)	/* Status Register */
#define MC45_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063d06u)	/* Status Register */
#define MC46_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063e06u)	/* Status Register */
#define MC47_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0063f06u)	/* Status Register */
#define MC48_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064006u)	/* Status Register */
#define MC49_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064106u)	/* Status Register */
#define MC4_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061406u)	/* Status Register */
#define MC50_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064206u)	/* Status Register */
#define MC51_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064306u)	/* Status Register */
#define MC52_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064406u)	/* Status Register */
#define MC53_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064506u)	/* Status Register */
#define MC54_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064606u)	/* Status Register */
#define MC55_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064706u)	/* Status Register */
#define MC56_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064806u)	/* Status Register */
#define MC57_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064906u)	/* Status Register */
#define MC58_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064a06u)	/* Status Register */
#define MC59_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064b06u)	/* Status Register */
#define MC5_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061506u)	/* Status Register */
#define MC60_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064c06u)	/* Status Register */
#define MC61_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064d06u)	/* Status Register */
#define MC62_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064e06u)	/* Status Register */
#define MC63_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0064f06u)	/* Status Register */
#define MC64_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065006u)	/* Status Register */
#define MC65_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065106u)	/* Status Register */
#define MC66_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065206u)	/* Status Register */
#define MC67_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065306u)	/* Status Register */
#define MC68_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065406u)	/* Status Register */
#define MC69_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065506u)	/* Status Register */
#define MC6_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061606u)	/* Status Register */
#define MC70_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065606u)	/* Status Register */
#define MC71_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065706u)	/* Status Register */
#define MC72_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065806u)	/* Status Register */
#define MC73_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065906u)	/* Status Register */
#define MC74_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065a06u)	/* Status Register */
#define MC75_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065b06u)	/* Status Register */
#define MC76_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065c06u)	/* Status Register */
#define MC77_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065d06u)	/* Status Register */
#define MC78_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065e06u)	/* Status Register */
#define MC79_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0065f06u)	/* Status Register */
#define MC7_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061706u)	/* Status Register */
#define MC80_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0066006u)	/* Status Register */
#define MC81_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0066106u)	/* Status Register */
#define MC82_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0066206u)	/* Status Register */
#define MC83_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0066306u)	/* Status Register */
#define MC84_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0066406u)	/* Status Register */
#define MC85_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0066506u)	/* Status Register */
#define MC86_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0066606u)	/* Status Register */
#define MC87_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0066706u)	/* Status Register */
#define MC8_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061806u)	/* Status Register */
#define MC9_MSTATUS	(*( MC0_MSTATUS_type *) 0xf0061906u)	/* Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit16 ADDR           : 15;	/* Address */
		unsigned __sfrbit16 RAEN           : 1;	/* Range Enable */
	} B;
	short S;
	unsigned short US;

} MC0_RANGE_type;
#define MC0_RANGE	(*( MC0_RANGE_type *) 0xf0061008u)	/* Range Register, single address mode */
#define MC10_RANGE	(*( MC0_RANGE_type *) 0xf0061a08u)	/* Range Register, single address mode */
#define MC11_RANGE	(*( MC0_RANGE_type *) 0xf0061b08u)	/* Range Register, single address mode */
#define MC12_RANGE	(*( MC0_RANGE_type *) 0xf0061c08u)	/* Range Register, single address mode */
#define MC13_RANGE	(*( MC0_RANGE_type *) 0xf0061d08u)	/* Range Register, single address mode */
#define MC14_RANGE	(*( MC0_RANGE_type *) 0xf0061e08u)	/* Range Register, single address mode */
#define MC15_RANGE	(*( MC0_RANGE_type *) 0xf0061f08u)	/* Range Register, single address mode */
#define MC16_RANGE	(*( MC0_RANGE_type *) 0xf0062008u)	/* Range Register, single address mode */
#define MC17_RANGE	(*( MC0_RANGE_type *) 0xf0062108u)	/* Range Register, single address mode */
#define MC18_RANGE	(*( MC0_RANGE_type *) 0xf0062208u)	/* Range Register, single address mode */
#define MC19_RANGE	(*( MC0_RANGE_type *) 0xf0062308u)	/* Range Register, single address mode */
#define MC1_RANGE	(*( MC0_RANGE_type *) 0xf0061108u)	/* Range Register, single address mode */
#define MC20_RANGE	(*( MC0_RANGE_type *) 0xf0062408u)	/* Range Register, single address mode */
#define MC21_RANGE	(*( MC0_RANGE_type *) 0xf0062508u)	/* Range Register, single address mode */
#define MC22_RANGE	(*( MC0_RANGE_type *) 0xf0062608u)	/* Range Register, single address mode */
#define MC23_RANGE	(*( MC0_RANGE_type *) 0xf0062708u)	/* Range Register, single address mode */
#define MC24_RANGE	(*( MC0_RANGE_type *) 0xf0062808u)	/* Range Register, single address mode */
#define MC25_RANGE	(*( MC0_RANGE_type *) 0xf0062908u)	/* Range Register, single address mode */
#define MC26_RANGE	(*( MC0_RANGE_type *) 0xf0062a08u)	/* Range Register, single address mode */
#define MC27_RANGE	(*( MC0_RANGE_type *) 0xf0062b08u)	/* Range Register, single address mode */
#define MC28_RANGE	(*( MC0_RANGE_type *) 0xf0062c08u)	/* Range Register, single address mode */
#define MC29_RANGE	(*( MC0_RANGE_type *) 0xf0062d08u)	/* Range Register, single address mode */
#define MC2_RANGE	(*( MC0_RANGE_type *) 0xf0061208u)	/* Range Register, single address mode */
#define MC30_RANGE	(*( MC0_RANGE_type *) 0xf0062e08u)	/* Range Register, single address mode */
#define MC31_RANGE	(*( MC0_RANGE_type *) 0xf0062f08u)	/* Range Register, single address mode */
#define MC32_RANGE	(*( MC0_RANGE_type *) 0xf0063008u)	/* Range Register, single address mode */
#define MC33_RANGE	(*( MC0_RANGE_type *) 0xf0063108u)	/* Range Register, single address mode */
#define MC34_RANGE	(*( MC0_RANGE_type *) 0xf0063208u)	/* Range Register, single address mode */
#define MC35_RANGE	(*( MC0_RANGE_type *) 0xf0063308u)	/* Range Register, single address mode */
#define MC36_RANGE	(*( MC0_RANGE_type *) 0xf0063408u)	/* Range Register, single address mode */
#define MC37_RANGE	(*( MC0_RANGE_type *) 0xf0063508u)	/* Range Register, single address mode */
#define MC38_RANGE	(*( MC0_RANGE_type *) 0xf0063608u)	/* Range Register, single address mode */
#define MC39_RANGE	(*( MC0_RANGE_type *) 0xf0063708u)	/* Range Register, single address mode */
#define MC3_RANGE	(*( MC0_RANGE_type *) 0xf0061308u)	/* Range Register, single address mode */
#define MC40_RANGE	(*( MC0_RANGE_type *) 0xf0063808u)	/* Range Register, single address mode */
#define MC41_RANGE	(*( MC0_RANGE_type *) 0xf0063908u)	/* Range Register, single address mode */
#define MC42_RANGE	(*( MC0_RANGE_type *) 0xf0063a08u)	/* Range Register, single address mode */
#define MC43_RANGE	(*( MC0_RANGE_type *) 0xf0063b08u)	/* Range Register, single address mode */
#define MC44_RANGE	(*( MC0_RANGE_type *) 0xf0063c08u)	/* Range Register, single address mode */
#define MC45_RANGE	(*( MC0_RANGE_type *) 0xf0063d08u)	/* Range Register, single address mode */
#define MC46_RANGE	(*( MC0_RANGE_type *) 0xf0063e08u)	/* Range Register, single address mode */
#define MC47_RANGE	(*( MC0_RANGE_type *) 0xf0063f08u)	/* Range Register, single address mode */
#define MC48_RANGE	(*( MC0_RANGE_type *) 0xf0064008u)	/* Range Register, single address mode */
#define MC49_RANGE	(*( MC0_RANGE_type *) 0xf0064108u)	/* Range Register, single address mode */
#define MC4_RANGE	(*( MC0_RANGE_type *) 0xf0061408u)	/* Range Register, single address mode */
#define MC50_RANGE	(*( MC0_RANGE_type *) 0xf0064208u)	/* Range Register, single address mode */
#define MC51_RANGE	(*( MC0_RANGE_type *) 0xf0064308u)	/* Range Register, single address mode */
#define MC52_RANGE	(*( MC0_RANGE_type *) 0xf0064408u)	/* Range Register, single address mode */
#define MC53_RANGE	(*( MC0_RANGE_type *) 0xf0064508u)	/* Range Register, single address mode */
#define MC54_RANGE	(*( MC0_RANGE_type *) 0xf0064608u)	/* Range Register, single address mode */
#define MC55_RANGE	(*( MC0_RANGE_type *) 0xf0064708u)	/* Range Register, single address mode */
#define MC56_RANGE	(*( MC0_RANGE_type *) 0xf0064808u)	/* Range Register, single address mode */
#define MC57_RANGE	(*( MC0_RANGE_type *) 0xf0064908u)	/* Range Register, single address mode */
#define MC58_RANGE	(*( MC0_RANGE_type *) 0xf0064a08u)	/* Range Register, single address mode */
#define MC59_RANGE	(*( MC0_RANGE_type *) 0xf0064b08u)	/* Range Register, single address mode */
#define MC5_RANGE	(*( MC0_RANGE_type *) 0xf0061508u)	/* Range Register, single address mode */
#define MC60_RANGE	(*( MC0_RANGE_type *) 0xf0064c08u)	/* Range Register, single address mode */
#define MC61_RANGE	(*( MC0_RANGE_type *) 0xf0064d08u)	/* Range Register, single address mode */
#define MC62_RANGE	(*( MC0_RANGE_type *) 0xf0064e08u)	/* Range Register, single address mode */
#define MC63_RANGE	(*( MC0_RANGE_type *) 0xf0064f08u)	/* Range Register, single address mode */
#define MC64_RANGE	(*( MC0_RANGE_type *) 0xf0065008u)	/* Range Register, single address mode */
#define MC65_RANGE	(*( MC0_RANGE_type *) 0xf0065108u)	/* Range Register, single address mode */
#define MC66_RANGE	(*( MC0_RANGE_type *) 0xf0065208u)	/* Range Register, single address mode */
#define MC67_RANGE	(*( MC0_RANGE_type *) 0xf0065308u)	/* Range Register, single address mode */
#define MC68_RANGE	(*( MC0_RANGE_type *) 0xf0065408u)	/* Range Register, single address mode */
#define MC69_RANGE	(*( MC0_RANGE_type *) 0xf0065508u)	/* Range Register, single address mode */
#define MC6_RANGE	(*( MC0_RANGE_type *) 0xf0061608u)	/* Range Register, single address mode */
#define MC70_RANGE	(*( MC0_RANGE_type *) 0xf0065608u)	/* Range Register, single address mode */
#define MC71_RANGE	(*( MC0_RANGE_type *) 0xf0065708u)	/* Range Register, single address mode */
#define MC72_RANGE	(*( MC0_RANGE_type *) 0xf0065808u)	/* Range Register, single address mode */
#define MC73_RANGE	(*( MC0_RANGE_type *) 0xf0065908u)	/* Range Register, single address mode */
#define MC74_RANGE	(*( MC0_RANGE_type *) 0xf0065a08u)	/* Range Register, single address mode */
#define MC75_RANGE	(*( MC0_RANGE_type *) 0xf0065b08u)	/* Range Register, single address mode */
#define MC76_RANGE	(*( MC0_RANGE_type *) 0xf0065c08u)	/* Range Register, single address mode */
#define MC77_RANGE	(*( MC0_RANGE_type *) 0xf0065d08u)	/* Range Register, single address mode */
#define MC78_RANGE	(*( MC0_RANGE_type *) 0xf0065e08u)	/* Range Register, single address mode */
#define MC79_RANGE	(*( MC0_RANGE_type *) 0xf0065f08u)	/* Range Register, single address mode */
#define MC7_RANGE	(*( MC0_RANGE_type *) 0xf0061708u)	/* Range Register, single address mode */
#define MC80_RANGE	(*( MC0_RANGE_type *) 0xf0066008u)	/* Range Register, single address mode */
#define MC81_RANGE	(*( MC0_RANGE_type *) 0xf0066108u)	/* Range Register, single address mode */
#define MC82_RANGE	(*( MC0_RANGE_type *) 0xf0066208u)	/* Range Register, single address mode */
#define MC83_RANGE	(*( MC0_RANGE_type *) 0xf0066308u)	/* Range Register, single address mode */
#define MC84_RANGE	(*( MC0_RANGE_type *) 0xf0066408u)	/* Range Register, single address mode */
#define MC85_RANGE	(*( MC0_RANGE_type *) 0xf0066508u)	/* Range Register, single address mode */
#define MC86_RANGE	(*( MC0_RANGE_type *) 0xf0066608u)	/* Range Register, single address mode */
#define MC87_RANGE	(*( MC0_RANGE_type *) 0xf0066708u)	/* Range Register, single address mode */
#define MC8_RANGE	(*( MC0_RANGE_type *) 0xf0061808u)	/* Range Register, single address mode */
#define MC9_RANGE	(*( MC0_RANGE_type *) 0xf0061908u)	/* Range Register, single address mode */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit16 WDATA          : 16;	/* Word Data */
	} B;
	short S;
	unsigned short US;

} MC0_RDBFL0_type;
#define MC0_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00610a0u)	/* Read Data and Bit Flip Register 0 */
#define MC0_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00610a2u)	/* Read Data and Bit Flip Register 1 */
#define MC0_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00610b4u)	/* Read Data and Bit Flip Register 10 */
#define MC0_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00610b6u)	/* Read Data and Bit Flip Register 11 */
#define MC0_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00610b8u)	/* Read Data and Bit Flip Register 12 */
#define MC0_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00610bau)	/* Read Data and Bit Flip Register 13 */
#define MC0_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00610bcu)	/* Read Data and Bit Flip Register 14 */
#define MC0_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00610beu)	/* Read Data and Bit Flip Register 15 */
#define MC0_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00610c0u)	/* Read Data and Bit Flip Register 16 */
#define MC0_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00610c2u)	/* Read Data and Bit Flip Register 17 */
#define MC0_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00610c4u)	/* Read Data and Bit Flip Register 18 */
#define MC0_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00610c6u)	/* Read Data and Bit Flip Register 19 */
#define MC0_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00610a4u)	/* Read Data and Bit Flip Register 2 */
#define MC0_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00610c8u)	/* Read Data and Bit Flip Register 20 */
#define MC0_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00610cau)	/* Read Data and Bit Flip Register 21 */
#define MC0_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00610ccu)	/* Read Data and Bit Flip Register 22 */
#define MC0_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00610ceu)	/* Read Data and Bit Flip Register 23 */
#define MC0_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00610d0u)	/* Read Data and Bit Flip Register 24 */
#define MC0_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00610d2u)	/* Read Data and Bit Flip Register 25 */
#define MC0_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00610d4u)	/* Read Data and Bit Flip Register 26 */
#define MC0_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00610d6u)	/* Read Data and Bit Flip Register 27 */
#define MC0_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00610d8u)	/* Read Data and Bit Flip Register 28 */
#define MC0_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00610dau)	/* Read Data and Bit Flip Register 29 */
#define MC0_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00610a6u)	/* Read Data and Bit Flip Register 3 */
#define MC0_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00610dcu)	/* Read Data and Bit Flip Register 30 */
#define MC0_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00610deu)	/* Read Data and Bit Flip Register 31 */
#define MC0_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00610e0u)	/* Read Data and Bit Flip Register 32 */
#define MC0_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00610e2u)	/* Read Data and Bit Flip Register 33 */
#define MC0_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00610e4u)	/* Read Data and Bit Flip Register 34 */
#define MC0_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00610e6u)	/* Read Data and Bit Flip Register 35 */
#define MC0_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00610e8u)	/* Read Data and Bit Flip Register 36 */
#define MC0_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00610eau)	/* Read Data and Bit Flip Register 37 */
#define MC0_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00610ecu)	/* Read Data and Bit Flip Register 38 */
#define MC0_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00610eeu)	/* Read Data and Bit Flip Register 39 */
#define MC0_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00610a8u)	/* Read Data and Bit Flip Register 4 */
#define MC0_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00610aau)	/* Read Data and Bit Flip Register 5 */
#define MC0_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00610acu)	/* Read Data and Bit Flip Register 6 */
#define MC0_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00610aeu)	/* Read Data and Bit Flip Register 7 */
#define MC0_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00610b0u)	/* Read Data and Bit Flip Register 8 */
#define MC0_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00610b2u)	/* Read Data and Bit Flip Register 9 */
#define MC10_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0061aa0u)	/* Read Data and Bit Flip Register 0 */
#define MC10_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0061aa2u)	/* Read Data and Bit Flip Register 1 */
#define MC10_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0061ab4u)	/* Read Data and Bit Flip Register 10 */
#define MC10_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0061ab6u)	/* Read Data and Bit Flip Register 11 */
#define MC10_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0061ab8u)	/* Read Data and Bit Flip Register 12 */
#define MC10_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0061abau)	/* Read Data and Bit Flip Register 13 */
#define MC10_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0061abcu)	/* Read Data and Bit Flip Register 14 */
#define MC10_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0061abeu)	/* Read Data and Bit Flip Register 15 */
#define MC10_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0061ac0u)	/* Read Data and Bit Flip Register 16 */
#define MC10_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0061ac2u)	/* Read Data and Bit Flip Register 17 */
#define MC10_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0061ac4u)	/* Read Data and Bit Flip Register 18 */
#define MC10_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0061ac6u)	/* Read Data and Bit Flip Register 19 */
#define MC10_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0061aa4u)	/* Read Data and Bit Flip Register 2 */
#define MC10_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0061ac8u)	/* Read Data and Bit Flip Register 20 */
#define MC10_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0061acau)	/* Read Data and Bit Flip Register 21 */
#define MC10_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0061accu)	/* Read Data and Bit Flip Register 22 */
#define MC10_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0061aceu)	/* Read Data and Bit Flip Register 23 */
#define MC10_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0061ad0u)	/* Read Data and Bit Flip Register 24 */
#define MC10_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0061ad2u)	/* Read Data and Bit Flip Register 25 */
#define MC10_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0061ad4u)	/* Read Data and Bit Flip Register 26 */
#define MC10_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0061ad6u)	/* Read Data and Bit Flip Register 27 */
#define MC10_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0061ad8u)	/* Read Data and Bit Flip Register 28 */
#define MC10_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0061adau)	/* Read Data and Bit Flip Register 29 */
#define MC10_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0061aa6u)	/* Read Data and Bit Flip Register 3 */
#define MC10_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0061adcu)	/* Read Data and Bit Flip Register 30 */
#define MC10_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0061adeu)	/* Read Data and Bit Flip Register 31 */
#define MC10_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0061ae0u)	/* Read Data and Bit Flip Register 32 */
#define MC10_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0061ae2u)	/* Read Data and Bit Flip Register 33 */
#define MC10_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0061ae4u)	/* Read Data and Bit Flip Register 34 */
#define MC10_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0061ae6u)	/* Read Data and Bit Flip Register 35 */
#define MC10_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0061ae8u)	/* Read Data and Bit Flip Register 36 */
#define MC10_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0061aeau)	/* Read Data and Bit Flip Register 37 */
#define MC10_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0061aecu)	/* Read Data and Bit Flip Register 38 */
#define MC10_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0061aeeu)	/* Read Data and Bit Flip Register 39 */
#define MC10_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0061aa8u)	/* Read Data and Bit Flip Register 4 */
#define MC10_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0061aaau)	/* Read Data and Bit Flip Register 5 */
#define MC10_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0061aacu)	/* Read Data and Bit Flip Register 6 */
#define MC10_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0061aaeu)	/* Read Data and Bit Flip Register 7 */
#define MC10_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0061ab0u)	/* Read Data and Bit Flip Register 8 */
#define MC10_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0061ab2u)	/* Read Data and Bit Flip Register 9 */
#define MC11_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0061ba0u)	/* Read Data and Bit Flip Register 0 */
#define MC11_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0061ba2u)	/* Read Data and Bit Flip Register 1 */
#define MC11_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0061bb4u)	/* Read Data and Bit Flip Register 10 */
#define MC11_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0061bb6u)	/* Read Data and Bit Flip Register 11 */
#define MC11_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0061bb8u)	/* Read Data and Bit Flip Register 12 */
#define MC11_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0061bbau)	/* Read Data and Bit Flip Register 13 */
#define MC11_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0061bbcu)	/* Read Data and Bit Flip Register 14 */
#define MC11_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0061bbeu)	/* Read Data and Bit Flip Register 15 */
#define MC11_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0061bc0u)	/* Read Data and Bit Flip Register 16 */
#define MC11_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0061bc2u)	/* Read Data and Bit Flip Register 17 */
#define MC11_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0061bc4u)	/* Read Data and Bit Flip Register 18 */
#define MC11_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0061bc6u)	/* Read Data and Bit Flip Register 19 */
#define MC11_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0061ba4u)	/* Read Data and Bit Flip Register 2 */
#define MC11_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0061bc8u)	/* Read Data and Bit Flip Register 20 */
#define MC11_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0061bcau)	/* Read Data and Bit Flip Register 21 */
#define MC11_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0061bccu)	/* Read Data and Bit Flip Register 22 */
#define MC11_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0061bceu)	/* Read Data and Bit Flip Register 23 */
#define MC11_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0061bd0u)	/* Read Data and Bit Flip Register 24 */
#define MC11_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0061bd2u)	/* Read Data and Bit Flip Register 25 */
#define MC11_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0061bd4u)	/* Read Data and Bit Flip Register 26 */
#define MC11_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0061bd6u)	/* Read Data and Bit Flip Register 27 */
#define MC11_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0061bd8u)	/* Read Data and Bit Flip Register 28 */
#define MC11_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0061bdau)	/* Read Data and Bit Flip Register 29 */
#define MC11_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0061ba6u)	/* Read Data and Bit Flip Register 3 */
#define MC11_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0061bdcu)	/* Read Data and Bit Flip Register 30 */
#define MC11_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0061bdeu)	/* Read Data and Bit Flip Register 31 */
#define MC11_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0061be0u)	/* Read Data and Bit Flip Register 32 */
#define MC11_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0061be2u)	/* Read Data and Bit Flip Register 33 */
#define MC11_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0061be4u)	/* Read Data and Bit Flip Register 34 */
#define MC11_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0061be6u)	/* Read Data and Bit Flip Register 35 */
#define MC11_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0061be8u)	/* Read Data and Bit Flip Register 36 */
#define MC11_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0061beau)	/* Read Data and Bit Flip Register 37 */
#define MC11_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0061becu)	/* Read Data and Bit Flip Register 38 */
#define MC11_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0061beeu)	/* Read Data and Bit Flip Register 39 */
#define MC11_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0061ba8u)	/* Read Data and Bit Flip Register 4 */
#define MC11_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0061baau)	/* Read Data and Bit Flip Register 5 */
#define MC11_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0061bacu)	/* Read Data and Bit Flip Register 6 */
#define MC11_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0061baeu)	/* Read Data and Bit Flip Register 7 */
#define MC11_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0061bb0u)	/* Read Data and Bit Flip Register 8 */
#define MC11_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0061bb2u)	/* Read Data and Bit Flip Register 9 */
#define MC12_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0061ca0u)	/* Read Data and Bit Flip Register 0 */
#define MC12_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0061ca2u)	/* Read Data and Bit Flip Register 1 */
#define MC12_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0061cb4u)	/* Read Data and Bit Flip Register 10 */
#define MC12_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0061cb6u)	/* Read Data and Bit Flip Register 11 */
#define MC12_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0061cb8u)	/* Read Data and Bit Flip Register 12 */
#define MC12_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0061cbau)	/* Read Data and Bit Flip Register 13 */
#define MC12_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0061cbcu)	/* Read Data and Bit Flip Register 14 */
#define MC12_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0061cbeu)	/* Read Data and Bit Flip Register 15 */
#define MC12_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0061cc0u)	/* Read Data and Bit Flip Register 16 */
#define MC12_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0061cc2u)	/* Read Data and Bit Flip Register 17 */
#define MC12_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0061cc4u)	/* Read Data and Bit Flip Register 18 */
#define MC12_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0061cc6u)	/* Read Data and Bit Flip Register 19 */
#define MC12_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0061ca4u)	/* Read Data and Bit Flip Register 2 */
#define MC12_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0061cc8u)	/* Read Data and Bit Flip Register 20 */
#define MC12_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0061ccau)	/* Read Data and Bit Flip Register 21 */
#define MC12_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0061cccu)	/* Read Data and Bit Flip Register 22 */
#define MC12_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0061cceu)	/* Read Data and Bit Flip Register 23 */
#define MC12_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0061cd0u)	/* Read Data and Bit Flip Register 24 */
#define MC12_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0061cd2u)	/* Read Data and Bit Flip Register 25 */
#define MC12_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0061cd4u)	/* Read Data and Bit Flip Register 26 */
#define MC12_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0061cd6u)	/* Read Data and Bit Flip Register 27 */
#define MC12_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0061cd8u)	/* Read Data and Bit Flip Register 28 */
#define MC12_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0061cdau)	/* Read Data and Bit Flip Register 29 */
#define MC12_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0061ca6u)	/* Read Data and Bit Flip Register 3 */
#define MC12_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0061cdcu)	/* Read Data and Bit Flip Register 30 */
#define MC12_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0061cdeu)	/* Read Data and Bit Flip Register 31 */
#define MC12_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0061ce0u)	/* Read Data and Bit Flip Register 32 */
#define MC12_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0061ce2u)	/* Read Data and Bit Flip Register 33 */
#define MC12_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0061ce4u)	/* Read Data and Bit Flip Register 34 */
#define MC12_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0061ce6u)	/* Read Data and Bit Flip Register 35 */
#define MC12_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0061ce8u)	/* Read Data and Bit Flip Register 36 */
#define MC12_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0061ceau)	/* Read Data and Bit Flip Register 37 */
#define MC12_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0061cecu)	/* Read Data and Bit Flip Register 38 */
#define MC12_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0061ceeu)	/* Read Data and Bit Flip Register 39 */
#define MC12_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0061ca8u)	/* Read Data and Bit Flip Register 4 */
#define MC12_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0061caau)	/* Read Data and Bit Flip Register 5 */
#define MC12_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0061cacu)	/* Read Data and Bit Flip Register 6 */
#define MC12_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0061caeu)	/* Read Data and Bit Flip Register 7 */
#define MC12_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0061cb0u)	/* Read Data and Bit Flip Register 8 */
#define MC12_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0061cb2u)	/* Read Data and Bit Flip Register 9 */
#define MC13_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0061da0u)	/* Read Data and Bit Flip Register 0 */
#define MC13_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0061da2u)	/* Read Data and Bit Flip Register 1 */
#define MC13_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0061db4u)	/* Read Data and Bit Flip Register 10 */
#define MC13_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0061db6u)	/* Read Data and Bit Flip Register 11 */
#define MC13_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0061db8u)	/* Read Data and Bit Flip Register 12 */
#define MC13_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0061dbau)	/* Read Data and Bit Flip Register 13 */
#define MC13_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0061dbcu)	/* Read Data and Bit Flip Register 14 */
#define MC13_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0061dbeu)	/* Read Data and Bit Flip Register 15 */
#define MC13_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0061dc0u)	/* Read Data and Bit Flip Register 16 */
#define MC13_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0061dc2u)	/* Read Data and Bit Flip Register 17 */
#define MC13_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0061dc4u)	/* Read Data and Bit Flip Register 18 */
#define MC13_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0061dc6u)	/* Read Data and Bit Flip Register 19 */
#define MC13_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0061da4u)	/* Read Data and Bit Flip Register 2 */
#define MC13_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0061dc8u)	/* Read Data and Bit Flip Register 20 */
#define MC13_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0061dcau)	/* Read Data and Bit Flip Register 21 */
#define MC13_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0061dccu)	/* Read Data and Bit Flip Register 22 */
#define MC13_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0061dceu)	/* Read Data and Bit Flip Register 23 */
#define MC13_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0061dd0u)	/* Read Data and Bit Flip Register 24 */
#define MC13_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0061dd2u)	/* Read Data and Bit Flip Register 25 */
#define MC13_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0061dd4u)	/* Read Data and Bit Flip Register 26 */
#define MC13_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0061dd6u)	/* Read Data and Bit Flip Register 27 */
#define MC13_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0061dd8u)	/* Read Data and Bit Flip Register 28 */
#define MC13_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0061ddau)	/* Read Data and Bit Flip Register 29 */
#define MC13_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0061da6u)	/* Read Data and Bit Flip Register 3 */
#define MC13_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0061ddcu)	/* Read Data and Bit Flip Register 30 */
#define MC13_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0061ddeu)	/* Read Data and Bit Flip Register 31 */
#define MC13_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0061de0u)	/* Read Data and Bit Flip Register 32 */
#define MC13_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0061de2u)	/* Read Data and Bit Flip Register 33 */
#define MC13_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0061de4u)	/* Read Data and Bit Flip Register 34 */
#define MC13_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0061de6u)	/* Read Data and Bit Flip Register 35 */
#define MC13_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0061de8u)	/* Read Data and Bit Flip Register 36 */
#define MC13_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0061deau)	/* Read Data and Bit Flip Register 37 */
#define MC13_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0061decu)	/* Read Data and Bit Flip Register 38 */
#define MC13_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0061deeu)	/* Read Data and Bit Flip Register 39 */
#define MC13_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0061da8u)	/* Read Data and Bit Flip Register 4 */
#define MC13_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0061daau)	/* Read Data and Bit Flip Register 5 */
#define MC13_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0061dacu)	/* Read Data and Bit Flip Register 6 */
#define MC13_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0061daeu)	/* Read Data and Bit Flip Register 7 */
#define MC13_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0061db0u)	/* Read Data and Bit Flip Register 8 */
#define MC13_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0061db2u)	/* Read Data and Bit Flip Register 9 */
#define MC14_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0061ea0u)	/* Read Data and Bit Flip Register 0 */
#define MC14_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0061ea2u)	/* Read Data and Bit Flip Register 1 */
#define MC14_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0061eb4u)	/* Read Data and Bit Flip Register 10 */
#define MC14_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0061eb6u)	/* Read Data and Bit Flip Register 11 */
#define MC14_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0061eb8u)	/* Read Data and Bit Flip Register 12 */
#define MC14_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0061ebau)	/* Read Data and Bit Flip Register 13 */
#define MC14_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0061ebcu)	/* Read Data and Bit Flip Register 14 */
#define MC14_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0061ebeu)	/* Read Data and Bit Flip Register 15 */
#define MC14_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0061ec0u)	/* Read Data and Bit Flip Register 16 */
#define MC14_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0061ec2u)	/* Read Data and Bit Flip Register 17 */
#define MC14_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0061ec4u)	/* Read Data and Bit Flip Register 18 */
#define MC14_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0061ec6u)	/* Read Data and Bit Flip Register 19 */
#define MC14_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0061ea4u)	/* Read Data and Bit Flip Register 2 */
#define MC14_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0061ec8u)	/* Read Data and Bit Flip Register 20 */
#define MC14_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0061ecau)	/* Read Data and Bit Flip Register 21 */
#define MC14_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0061eccu)	/* Read Data and Bit Flip Register 22 */
#define MC14_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0061eceu)	/* Read Data and Bit Flip Register 23 */
#define MC14_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0061ed0u)	/* Read Data and Bit Flip Register 24 */
#define MC14_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0061ed2u)	/* Read Data and Bit Flip Register 25 */
#define MC14_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0061ed4u)	/* Read Data and Bit Flip Register 26 */
#define MC14_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0061ed6u)	/* Read Data and Bit Flip Register 27 */
#define MC14_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0061ed8u)	/* Read Data and Bit Flip Register 28 */
#define MC14_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0061edau)	/* Read Data and Bit Flip Register 29 */
#define MC14_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0061ea6u)	/* Read Data and Bit Flip Register 3 */
#define MC14_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0061edcu)	/* Read Data and Bit Flip Register 30 */
#define MC14_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0061edeu)	/* Read Data and Bit Flip Register 31 */
#define MC14_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0061ee0u)	/* Read Data and Bit Flip Register 32 */
#define MC14_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0061ee2u)	/* Read Data and Bit Flip Register 33 */
#define MC14_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0061ee4u)	/* Read Data and Bit Flip Register 34 */
#define MC14_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0061ee6u)	/* Read Data and Bit Flip Register 35 */
#define MC14_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0061ee8u)	/* Read Data and Bit Flip Register 36 */
#define MC14_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0061eeau)	/* Read Data and Bit Flip Register 37 */
#define MC14_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0061eecu)	/* Read Data and Bit Flip Register 38 */
#define MC14_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0061eeeu)	/* Read Data and Bit Flip Register 39 */
#define MC14_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0061ea8u)	/* Read Data and Bit Flip Register 4 */
#define MC14_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0061eaau)	/* Read Data and Bit Flip Register 5 */
#define MC14_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0061eacu)	/* Read Data and Bit Flip Register 6 */
#define MC14_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0061eaeu)	/* Read Data and Bit Flip Register 7 */
#define MC14_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0061eb0u)	/* Read Data and Bit Flip Register 8 */
#define MC14_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0061eb2u)	/* Read Data and Bit Flip Register 9 */
#define MC15_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0061fa0u)	/* Read Data and Bit Flip Register 0 */
#define MC15_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0061fa2u)	/* Read Data and Bit Flip Register 1 */
#define MC15_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0061fb4u)	/* Read Data and Bit Flip Register 10 */
#define MC15_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0061fb6u)	/* Read Data and Bit Flip Register 11 */
#define MC15_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0061fb8u)	/* Read Data and Bit Flip Register 12 */
#define MC15_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0061fbau)	/* Read Data and Bit Flip Register 13 */
#define MC15_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0061fbcu)	/* Read Data and Bit Flip Register 14 */
#define MC15_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0061fbeu)	/* Read Data and Bit Flip Register 15 */
#define MC15_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0061fc0u)	/* Read Data and Bit Flip Register 16 */
#define MC15_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0061fc2u)	/* Read Data and Bit Flip Register 17 */
#define MC15_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0061fc4u)	/* Read Data and Bit Flip Register 18 */
#define MC15_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0061fc6u)	/* Read Data and Bit Flip Register 19 */
#define MC15_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0061fa4u)	/* Read Data and Bit Flip Register 2 */
#define MC15_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0061fc8u)	/* Read Data and Bit Flip Register 20 */
#define MC15_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0061fcau)	/* Read Data and Bit Flip Register 21 */
#define MC15_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0061fccu)	/* Read Data and Bit Flip Register 22 */
#define MC15_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0061fceu)	/* Read Data and Bit Flip Register 23 */
#define MC15_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0061fd0u)	/* Read Data and Bit Flip Register 24 */
#define MC15_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0061fd2u)	/* Read Data and Bit Flip Register 25 */
#define MC15_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0061fd4u)	/* Read Data and Bit Flip Register 26 */
#define MC15_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0061fd6u)	/* Read Data and Bit Flip Register 27 */
#define MC15_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0061fd8u)	/* Read Data and Bit Flip Register 28 */
#define MC15_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0061fdau)	/* Read Data and Bit Flip Register 29 */
#define MC15_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0061fa6u)	/* Read Data and Bit Flip Register 3 */
#define MC15_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0061fdcu)	/* Read Data and Bit Flip Register 30 */
#define MC15_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0061fdeu)	/* Read Data and Bit Flip Register 31 */
#define MC15_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0061fe0u)	/* Read Data and Bit Flip Register 32 */
#define MC15_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0061fe2u)	/* Read Data and Bit Flip Register 33 */
#define MC15_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0061fe4u)	/* Read Data and Bit Flip Register 34 */
#define MC15_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0061fe6u)	/* Read Data and Bit Flip Register 35 */
#define MC15_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0061fe8u)	/* Read Data and Bit Flip Register 36 */
#define MC15_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0061feau)	/* Read Data and Bit Flip Register 37 */
#define MC15_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0061fecu)	/* Read Data and Bit Flip Register 38 */
#define MC15_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0061feeu)	/* Read Data and Bit Flip Register 39 */
#define MC15_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0061fa8u)	/* Read Data and Bit Flip Register 4 */
#define MC15_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0061faau)	/* Read Data and Bit Flip Register 5 */
#define MC15_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0061facu)	/* Read Data and Bit Flip Register 6 */
#define MC15_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0061faeu)	/* Read Data and Bit Flip Register 7 */
#define MC15_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0061fb0u)	/* Read Data and Bit Flip Register 8 */
#define MC15_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0061fb2u)	/* Read Data and Bit Flip Register 9 */
#define MC16_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00620a0u)	/* Read Data and Bit Flip Register 0 */
#define MC16_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00620a2u)	/* Read Data and Bit Flip Register 1 */
#define MC16_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00620b4u)	/* Read Data and Bit Flip Register 10 */
#define MC16_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00620b6u)	/* Read Data and Bit Flip Register 11 */
#define MC16_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00620b8u)	/* Read Data and Bit Flip Register 12 */
#define MC16_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00620bau)	/* Read Data and Bit Flip Register 13 */
#define MC16_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00620bcu)	/* Read Data and Bit Flip Register 14 */
#define MC16_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00620beu)	/* Read Data and Bit Flip Register 15 */
#define MC16_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00620c0u)	/* Read Data and Bit Flip Register 16 */
#define MC16_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00620c2u)	/* Read Data and Bit Flip Register 17 */
#define MC16_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00620c4u)	/* Read Data and Bit Flip Register 18 */
#define MC16_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00620c6u)	/* Read Data and Bit Flip Register 19 */
#define MC16_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00620a4u)	/* Read Data and Bit Flip Register 2 */
#define MC16_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00620c8u)	/* Read Data and Bit Flip Register 20 */
#define MC16_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00620cau)	/* Read Data and Bit Flip Register 21 */
#define MC16_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00620ccu)	/* Read Data and Bit Flip Register 22 */
#define MC16_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00620ceu)	/* Read Data and Bit Flip Register 23 */
#define MC16_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00620d0u)	/* Read Data and Bit Flip Register 24 */
#define MC16_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00620d2u)	/* Read Data and Bit Flip Register 25 */
#define MC16_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00620d4u)	/* Read Data and Bit Flip Register 26 */
#define MC16_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00620d6u)	/* Read Data and Bit Flip Register 27 */
#define MC16_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00620d8u)	/* Read Data and Bit Flip Register 28 */
#define MC16_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00620dau)	/* Read Data and Bit Flip Register 29 */
#define MC16_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00620a6u)	/* Read Data and Bit Flip Register 3 */
#define MC16_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00620dcu)	/* Read Data and Bit Flip Register 30 */
#define MC16_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00620deu)	/* Read Data and Bit Flip Register 31 */
#define MC16_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00620e0u)	/* Read Data and Bit Flip Register 32 */
#define MC16_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00620e2u)	/* Read Data and Bit Flip Register 33 */
#define MC16_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00620e4u)	/* Read Data and Bit Flip Register 34 */
#define MC16_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00620e6u)	/* Read Data and Bit Flip Register 35 */
#define MC16_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00620e8u)	/* Read Data and Bit Flip Register 36 */
#define MC16_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00620eau)	/* Read Data and Bit Flip Register 37 */
#define MC16_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00620ecu)	/* Read Data and Bit Flip Register 38 */
#define MC16_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00620eeu)	/* Read Data and Bit Flip Register 39 */
#define MC16_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00620a8u)	/* Read Data and Bit Flip Register 4 */
#define MC16_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00620aau)	/* Read Data and Bit Flip Register 5 */
#define MC16_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00620acu)	/* Read Data and Bit Flip Register 6 */
#define MC16_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00620aeu)	/* Read Data and Bit Flip Register 7 */
#define MC16_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00620b0u)	/* Read Data and Bit Flip Register 8 */
#define MC16_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00620b2u)	/* Read Data and Bit Flip Register 9 */
#define MC17_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00621a0u)	/* Read Data and Bit Flip Register 0 */
#define MC17_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00621a2u)	/* Read Data and Bit Flip Register 1 */
#define MC17_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00621b4u)	/* Read Data and Bit Flip Register 10 */
#define MC17_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00621b6u)	/* Read Data and Bit Flip Register 11 */
#define MC17_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00621b8u)	/* Read Data and Bit Flip Register 12 */
#define MC17_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00621bau)	/* Read Data and Bit Flip Register 13 */
#define MC17_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00621bcu)	/* Read Data and Bit Flip Register 14 */
#define MC17_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00621beu)	/* Read Data and Bit Flip Register 15 */
#define MC17_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00621c0u)	/* Read Data and Bit Flip Register 16 */
#define MC17_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00621c2u)	/* Read Data and Bit Flip Register 17 */
#define MC17_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00621c4u)	/* Read Data and Bit Flip Register 18 */
#define MC17_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00621c6u)	/* Read Data and Bit Flip Register 19 */
#define MC17_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00621a4u)	/* Read Data and Bit Flip Register 2 */
#define MC17_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00621c8u)	/* Read Data and Bit Flip Register 20 */
#define MC17_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00621cau)	/* Read Data and Bit Flip Register 21 */
#define MC17_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00621ccu)	/* Read Data and Bit Flip Register 22 */
#define MC17_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00621ceu)	/* Read Data and Bit Flip Register 23 */
#define MC17_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00621d0u)	/* Read Data and Bit Flip Register 24 */
#define MC17_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00621d2u)	/* Read Data and Bit Flip Register 25 */
#define MC17_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00621d4u)	/* Read Data and Bit Flip Register 26 */
#define MC17_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00621d6u)	/* Read Data and Bit Flip Register 27 */
#define MC17_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00621d8u)	/* Read Data and Bit Flip Register 28 */
#define MC17_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00621dau)	/* Read Data and Bit Flip Register 29 */
#define MC17_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00621a6u)	/* Read Data and Bit Flip Register 3 */
#define MC17_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00621dcu)	/* Read Data and Bit Flip Register 30 */
#define MC17_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00621deu)	/* Read Data and Bit Flip Register 31 */
#define MC17_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00621e0u)	/* Read Data and Bit Flip Register 32 */
#define MC17_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00621e2u)	/* Read Data and Bit Flip Register 33 */
#define MC17_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00621e4u)	/* Read Data and Bit Flip Register 34 */
#define MC17_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00621e6u)	/* Read Data and Bit Flip Register 35 */
#define MC17_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00621e8u)	/* Read Data and Bit Flip Register 36 */
#define MC17_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00621eau)	/* Read Data and Bit Flip Register 37 */
#define MC17_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00621ecu)	/* Read Data and Bit Flip Register 38 */
#define MC17_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00621eeu)	/* Read Data and Bit Flip Register 39 */
#define MC17_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00621a8u)	/* Read Data and Bit Flip Register 4 */
#define MC17_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00621aau)	/* Read Data and Bit Flip Register 5 */
#define MC17_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00621acu)	/* Read Data and Bit Flip Register 6 */
#define MC17_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00621aeu)	/* Read Data and Bit Flip Register 7 */
#define MC17_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00621b0u)	/* Read Data and Bit Flip Register 8 */
#define MC17_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00621b2u)	/* Read Data and Bit Flip Register 9 */
#define MC18_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00622a0u)	/* Read Data and Bit Flip Register 0 */
#define MC18_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00622a2u)	/* Read Data and Bit Flip Register 1 */
#define MC18_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00622b4u)	/* Read Data and Bit Flip Register 10 */
#define MC18_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00622b6u)	/* Read Data and Bit Flip Register 11 */
#define MC18_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00622b8u)	/* Read Data and Bit Flip Register 12 */
#define MC18_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00622bau)	/* Read Data and Bit Flip Register 13 */
#define MC18_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00622bcu)	/* Read Data and Bit Flip Register 14 */
#define MC18_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00622beu)	/* Read Data and Bit Flip Register 15 */
#define MC18_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00622c0u)	/* Read Data and Bit Flip Register 16 */
#define MC18_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00622c2u)	/* Read Data and Bit Flip Register 17 */
#define MC18_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00622c4u)	/* Read Data and Bit Flip Register 18 */
#define MC18_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00622c6u)	/* Read Data and Bit Flip Register 19 */
#define MC18_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00622a4u)	/* Read Data and Bit Flip Register 2 */
#define MC18_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00622c8u)	/* Read Data and Bit Flip Register 20 */
#define MC18_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00622cau)	/* Read Data and Bit Flip Register 21 */
#define MC18_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00622ccu)	/* Read Data and Bit Flip Register 22 */
#define MC18_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00622ceu)	/* Read Data and Bit Flip Register 23 */
#define MC18_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00622d0u)	/* Read Data and Bit Flip Register 24 */
#define MC18_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00622d2u)	/* Read Data and Bit Flip Register 25 */
#define MC18_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00622d4u)	/* Read Data and Bit Flip Register 26 */
#define MC18_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00622d6u)	/* Read Data and Bit Flip Register 27 */
#define MC18_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00622d8u)	/* Read Data and Bit Flip Register 28 */
#define MC18_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00622dau)	/* Read Data and Bit Flip Register 29 */
#define MC18_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00622a6u)	/* Read Data and Bit Flip Register 3 */
#define MC18_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00622dcu)	/* Read Data and Bit Flip Register 30 */
#define MC18_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00622deu)	/* Read Data and Bit Flip Register 31 */
#define MC18_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00622e0u)	/* Read Data and Bit Flip Register 32 */
#define MC18_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00622e2u)	/* Read Data and Bit Flip Register 33 */
#define MC18_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00622e4u)	/* Read Data and Bit Flip Register 34 */
#define MC18_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00622e6u)	/* Read Data and Bit Flip Register 35 */
#define MC18_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00622e8u)	/* Read Data and Bit Flip Register 36 */
#define MC18_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00622eau)	/* Read Data and Bit Flip Register 37 */
#define MC18_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00622ecu)	/* Read Data and Bit Flip Register 38 */
#define MC18_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00622eeu)	/* Read Data and Bit Flip Register 39 */
#define MC18_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00622a8u)	/* Read Data and Bit Flip Register 4 */
#define MC18_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00622aau)	/* Read Data and Bit Flip Register 5 */
#define MC18_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00622acu)	/* Read Data and Bit Flip Register 6 */
#define MC18_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00622aeu)	/* Read Data and Bit Flip Register 7 */
#define MC18_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00622b0u)	/* Read Data and Bit Flip Register 8 */
#define MC18_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00622b2u)	/* Read Data and Bit Flip Register 9 */
#define MC19_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00623a0u)	/* Read Data and Bit Flip Register 0 */
#define MC19_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00623a2u)	/* Read Data and Bit Flip Register 1 */
#define MC19_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00623b4u)	/* Read Data and Bit Flip Register 10 */
#define MC19_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00623b6u)	/* Read Data and Bit Flip Register 11 */
#define MC19_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00623b8u)	/* Read Data and Bit Flip Register 12 */
#define MC19_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00623bau)	/* Read Data and Bit Flip Register 13 */
#define MC19_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00623bcu)	/* Read Data and Bit Flip Register 14 */
#define MC19_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00623beu)	/* Read Data and Bit Flip Register 15 */
#define MC19_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00623c0u)	/* Read Data and Bit Flip Register 16 */
#define MC19_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00623c2u)	/* Read Data and Bit Flip Register 17 */
#define MC19_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00623c4u)	/* Read Data and Bit Flip Register 18 */
#define MC19_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00623c6u)	/* Read Data and Bit Flip Register 19 */
#define MC19_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00623a4u)	/* Read Data and Bit Flip Register 2 */
#define MC19_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00623c8u)	/* Read Data and Bit Flip Register 20 */
#define MC19_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00623cau)	/* Read Data and Bit Flip Register 21 */
#define MC19_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00623ccu)	/* Read Data and Bit Flip Register 22 */
#define MC19_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00623ceu)	/* Read Data and Bit Flip Register 23 */
#define MC19_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00623d0u)	/* Read Data and Bit Flip Register 24 */
#define MC19_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00623d2u)	/* Read Data and Bit Flip Register 25 */
#define MC19_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00623d4u)	/* Read Data and Bit Flip Register 26 */
#define MC19_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00623d6u)	/* Read Data and Bit Flip Register 27 */
#define MC19_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00623d8u)	/* Read Data and Bit Flip Register 28 */
#define MC19_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00623dau)	/* Read Data and Bit Flip Register 29 */
#define MC19_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00623a6u)	/* Read Data and Bit Flip Register 3 */
#define MC19_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00623dcu)	/* Read Data and Bit Flip Register 30 */
#define MC19_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00623deu)	/* Read Data and Bit Flip Register 31 */
#define MC19_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00623e0u)	/* Read Data and Bit Flip Register 32 */
#define MC19_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00623e2u)	/* Read Data and Bit Flip Register 33 */
#define MC19_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00623e4u)	/* Read Data and Bit Flip Register 34 */
#define MC19_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00623e6u)	/* Read Data and Bit Flip Register 35 */
#define MC19_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00623e8u)	/* Read Data and Bit Flip Register 36 */
#define MC19_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00623eau)	/* Read Data and Bit Flip Register 37 */
#define MC19_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00623ecu)	/* Read Data and Bit Flip Register 38 */
#define MC19_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00623eeu)	/* Read Data and Bit Flip Register 39 */
#define MC19_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00623a8u)	/* Read Data and Bit Flip Register 4 */
#define MC19_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00623aau)	/* Read Data and Bit Flip Register 5 */
#define MC19_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00623acu)	/* Read Data and Bit Flip Register 6 */
#define MC19_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00623aeu)	/* Read Data and Bit Flip Register 7 */
#define MC19_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00623b0u)	/* Read Data and Bit Flip Register 8 */
#define MC19_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00623b2u)	/* Read Data and Bit Flip Register 9 */
#define MC1_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00611a0u)	/* Read Data and Bit Flip Register 0 */
#define MC1_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00611a2u)	/* Read Data and Bit Flip Register 1 */
#define MC1_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00611b4u)	/* Read Data and Bit Flip Register 10 */
#define MC1_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00611b6u)	/* Read Data and Bit Flip Register 11 */
#define MC1_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00611b8u)	/* Read Data and Bit Flip Register 12 */
#define MC1_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00611bau)	/* Read Data and Bit Flip Register 13 */
#define MC1_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00611bcu)	/* Read Data and Bit Flip Register 14 */
#define MC1_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00611beu)	/* Read Data and Bit Flip Register 15 */
#define MC1_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00611c0u)	/* Read Data and Bit Flip Register 16 */
#define MC1_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00611c2u)	/* Read Data and Bit Flip Register 17 */
#define MC1_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00611c4u)	/* Read Data and Bit Flip Register 18 */
#define MC1_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00611c6u)	/* Read Data and Bit Flip Register 19 */
#define MC1_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00611a4u)	/* Read Data and Bit Flip Register 2 */
#define MC1_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00611c8u)	/* Read Data and Bit Flip Register 20 */
#define MC1_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00611cau)	/* Read Data and Bit Flip Register 21 */
#define MC1_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00611ccu)	/* Read Data and Bit Flip Register 22 */
#define MC1_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00611ceu)	/* Read Data and Bit Flip Register 23 */
#define MC1_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00611d0u)	/* Read Data and Bit Flip Register 24 */
#define MC1_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00611d2u)	/* Read Data and Bit Flip Register 25 */
#define MC1_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00611d4u)	/* Read Data and Bit Flip Register 26 */
#define MC1_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00611d6u)	/* Read Data and Bit Flip Register 27 */
#define MC1_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00611d8u)	/* Read Data and Bit Flip Register 28 */
#define MC1_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00611dau)	/* Read Data and Bit Flip Register 29 */
#define MC1_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00611a6u)	/* Read Data and Bit Flip Register 3 */
#define MC1_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00611dcu)	/* Read Data and Bit Flip Register 30 */
#define MC1_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00611deu)	/* Read Data and Bit Flip Register 31 */
#define MC1_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00611e0u)	/* Read Data and Bit Flip Register 32 */
#define MC1_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00611e2u)	/* Read Data and Bit Flip Register 33 */
#define MC1_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00611e4u)	/* Read Data and Bit Flip Register 34 */
#define MC1_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00611e6u)	/* Read Data and Bit Flip Register 35 */
#define MC1_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00611e8u)	/* Read Data and Bit Flip Register 36 */
#define MC1_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00611eau)	/* Read Data and Bit Flip Register 37 */
#define MC1_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00611ecu)	/* Read Data and Bit Flip Register 38 */
#define MC1_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00611eeu)	/* Read Data and Bit Flip Register 39 */
#define MC1_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00611a8u)	/* Read Data and Bit Flip Register 4 */
#define MC1_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00611aau)	/* Read Data and Bit Flip Register 5 */
#define MC1_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00611acu)	/* Read Data and Bit Flip Register 6 */
#define MC1_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00611aeu)	/* Read Data and Bit Flip Register 7 */
#define MC1_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00611b0u)	/* Read Data and Bit Flip Register 8 */
#define MC1_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00611b2u)	/* Read Data and Bit Flip Register 9 */
#define MC20_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00624a0u)	/* Read Data and Bit Flip Register 0 */
#define MC20_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00624a2u)	/* Read Data and Bit Flip Register 1 */
#define MC20_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00624b4u)	/* Read Data and Bit Flip Register 10 */
#define MC20_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00624b6u)	/* Read Data and Bit Flip Register 11 */
#define MC20_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00624b8u)	/* Read Data and Bit Flip Register 12 */
#define MC20_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00624bau)	/* Read Data and Bit Flip Register 13 */
#define MC20_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00624bcu)	/* Read Data and Bit Flip Register 14 */
#define MC20_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00624beu)	/* Read Data and Bit Flip Register 15 */
#define MC20_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00624c0u)	/* Read Data and Bit Flip Register 16 */
#define MC20_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00624c2u)	/* Read Data and Bit Flip Register 17 */
#define MC20_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00624c4u)	/* Read Data and Bit Flip Register 18 */
#define MC20_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00624c6u)	/* Read Data and Bit Flip Register 19 */
#define MC20_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00624a4u)	/* Read Data and Bit Flip Register 2 */
#define MC20_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00624c8u)	/* Read Data and Bit Flip Register 20 */
#define MC20_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00624cau)	/* Read Data and Bit Flip Register 21 */
#define MC20_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00624ccu)	/* Read Data and Bit Flip Register 22 */
#define MC20_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00624ceu)	/* Read Data and Bit Flip Register 23 */
#define MC20_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00624d0u)	/* Read Data and Bit Flip Register 24 */
#define MC20_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00624d2u)	/* Read Data and Bit Flip Register 25 */
#define MC20_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00624d4u)	/* Read Data and Bit Flip Register 26 */
#define MC20_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00624d6u)	/* Read Data and Bit Flip Register 27 */
#define MC20_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00624d8u)	/* Read Data and Bit Flip Register 28 */
#define MC20_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00624dau)	/* Read Data and Bit Flip Register 29 */
#define MC20_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00624a6u)	/* Read Data and Bit Flip Register 3 */
#define MC20_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00624dcu)	/* Read Data and Bit Flip Register 30 */
#define MC20_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00624deu)	/* Read Data and Bit Flip Register 31 */
#define MC20_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00624e0u)	/* Read Data and Bit Flip Register 32 */
#define MC20_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00624e2u)	/* Read Data and Bit Flip Register 33 */
#define MC20_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00624e4u)	/* Read Data and Bit Flip Register 34 */
#define MC20_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00624e6u)	/* Read Data and Bit Flip Register 35 */
#define MC20_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00624e8u)	/* Read Data and Bit Flip Register 36 */
#define MC20_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00624eau)	/* Read Data and Bit Flip Register 37 */
#define MC20_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00624ecu)	/* Read Data and Bit Flip Register 38 */
#define MC20_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00624eeu)	/* Read Data and Bit Flip Register 39 */
#define MC20_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00624a8u)	/* Read Data and Bit Flip Register 4 */
#define MC20_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00624aau)	/* Read Data and Bit Flip Register 5 */
#define MC20_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00624acu)	/* Read Data and Bit Flip Register 6 */
#define MC20_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00624aeu)	/* Read Data and Bit Flip Register 7 */
#define MC20_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00624b0u)	/* Read Data and Bit Flip Register 8 */
#define MC20_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00624b2u)	/* Read Data and Bit Flip Register 9 */
#define MC21_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00625a0u)	/* Read Data and Bit Flip Register 0 */
#define MC21_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00625a2u)	/* Read Data and Bit Flip Register 1 */
#define MC21_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00625b4u)	/* Read Data and Bit Flip Register 10 */
#define MC21_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00625b6u)	/* Read Data and Bit Flip Register 11 */
#define MC21_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00625b8u)	/* Read Data and Bit Flip Register 12 */
#define MC21_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00625bau)	/* Read Data and Bit Flip Register 13 */
#define MC21_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00625bcu)	/* Read Data and Bit Flip Register 14 */
#define MC21_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00625beu)	/* Read Data and Bit Flip Register 15 */
#define MC21_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00625c0u)	/* Read Data and Bit Flip Register 16 */
#define MC21_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00625c2u)	/* Read Data and Bit Flip Register 17 */
#define MC21_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00625c4u)	/* Read Data and Bit Flip Register 18 */
#define MC21_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00625c6u)	/* Read Data and Bit Flip Register 19 */
#define MC21_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00625a4u)	/* Read Data and Bit Flip Register 2 */
#define MC21_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00625c8u)	/* Read Data and Bit Flip Register 20 */
#define MC21_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00625cau)	/* Read Data and Bit Flip Register 21 */
#define MC21_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00625ccu)	/* Read Data and Bit Flip Register 22 */
#define MC21_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00625ceu)	/* Read Data and Bit Flip Register 23 */
#define MC21_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00625d0u)	/* Read Data and Bit Flip Register 24 */
#define MC21_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00625d2u)	/* Read Data and Bit Flip Register 25 */
#define MC21_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00625d4u)	/* Read Data and Bit Flip Register 26 */
#define MC21_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00625d6u)	/* Read Data and Bit Flip Register 27 */
#define MC21_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00625d8u)	/* Read Data and Bit Flip Register 28 */
#define MC21_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00625dau)	/* Read Data and Bit Flip Register 29 */
#define MC21_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00625a6u)	/* Read Data and Bit Flip Register 3 */
#define MC21_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00625dcu)	/* Read Data and Bit Flip Register 30 */
#define MC21_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00625deu)	/* Read Data and Bit Flip Register 31 */
#define MC21_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00625e0u)	/* Read Data and Bit Flip Register 32 */
#define MC21_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00625e2u)	/* Read Data and Bit Flip Register 33 */
#define MC21_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00625e4u)	/* Read Data and Bit Flip Register 34 */
#define MC21_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00625e6u)	/* Read Data and Bit Flip Register 35 */
#define MC21_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00625e8u)	/* Read Data and Bit Flip Register 36 */
#define MC21_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00625eau)	/* Read Data and Bit Flip Register 37 */
#define MC21_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00625ecu)	/* Read Data and Bit Flip Register 38 */
#define MC21_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00625eeu)	/* Read Data and Bit Flip Register 39 */
#define MC21_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00625a8u)	/* Read Data and Bit Flip Register 4 */
#define MC21_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00625aau)	/* Read Data and Bit Flip Register 5 */
#define MC21_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00625acu)	/* Read Data and Bit Flip Register 6 */
#define MC21_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00625aeu)	/* Read Data and Bit Flip Register 7 */
#define MC21_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00625b0u)	/* Read Data and Bit Flip Register 8 */
#define MC21_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00625b2u)	/* Read Data and Bit Flip Register 9 */
#define MC22_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00626a0u)	/* Read Data and Bit Flip Register 0 */
#define MC22_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00626a2u)	/* Read Data and Bit Flip Register 1 */
#define MC22_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00626b4u)	/* Read Data and Bit Flip Register 10 */
#define MC22_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00626b6u)	/* Read Data and Bit Flip Register 11 */
#define MC22_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00626b8u)	/* Read Data and Bit Flip Register 12 */
#define MC22_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00626bau)	/* Read Data and Bit Flip Register 13 */
#define MC22_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00626bcu)	/* Read Data and Bit Flip Register 14 */
#define MC22_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00626beu)	/* Read Data and Bit Flip Register 15 */
#define MC22_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00626c0u)	/* Read Data and Bit Flip Register 16 */
#define MC22_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00626c2u)	/* Read Data and Bit Flip Register 17 */
#define MC22_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00626c4u)	/* Read Data and Bit Flip Register 18 */
#define MC22_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00626c6u)	/* Read Data and Bit Flip Register 19 */
#define MC22_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00626a4u)	/* Read Data and Bit Flip Register 2 */
#define MC22_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00626c8u)	/* Read Data and Bit Flip Register 20 */
#define MC22_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00626cau)	/* Read Data and Bit Flip Register 21 */
#define MC22_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00626ccu)	/* Read Data and Bit Flip Register 22 */
#define MC22_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00626ceu)	/* Read Data and Bit Flip Register 23 */
#define MC22_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00626d0u)	/* Read Data and Bit Flip Register 24 */
#define MC22_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00626d2u)	/* Read Data and Bit Flip Register 25 */
#define MC22_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00626d4u)	/* Read Data and Bit Flip Register 26 */
#define MC22_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00626d6u)	/* Read Data and Bit Flip Register 27 */
#define MC22_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00626d8u)	/* Read Data and Bit Flip Register 28 */
#define MC22_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00626dau)	/* Read Data and Bit Flip Register 29 */
#define MC22_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00626a6u)	/* Read Data and Bit Flip Register 3 */
#define MC22_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00626dcu)	/* Read Data and Bit Flip Register 30 */
#define MC22_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00626deu)	/* Read Data and Bit Flip Register 31 */
#define MC22_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00626e0u)	/* Read Data and Bit Flip Register 32 */
#define MC22_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00626e2u)	/* Read Data and Bit Flip Register 33 */
#define MC22_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00626e4u)	/* Read Data and Bit Flip Register 34 */
#define MC22_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00626e6u)	/* Read Data and Bit Flip Register 35 */
#define MC22_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00626e8u)	/* Read Data and Bit Flip Register 36 */
#define MC22_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00626eau)	/* Read Data and Bit Flip Register 37 */
#define MC22_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00626ecu)	/* Read Data and Bit Flip Register 38 */
#define MC22_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00626eeu)	/* Read Data and Bit Flip Register 39 */
#define MC22_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00626a8u)	/* Read Data and Bit Flip Register 4 */
#define MC22_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00626aau)	/* Read Data and Bit Flip Register 5 */
#define MC22_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00626acu)	/* Read Data and Bit Flip Register 6 */
#define MC22_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00626aeu)	/* Read Data and Bit Flip Register 7 */
#define MC22_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00626b0u)	/* Read Data and Bit Flip Register 8 */
#define MC22_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00626b2u)	/* Read Data and Bit Flip Register 9 */
#define MC23_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00627a0u)	/* Read Data and Bit Flip Register 0 */
#define MC23_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00627a2u)	/* Read Data and Bit Flip Register 1 */
#define MC23_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00627b4u)	/* Read Data and Bit Flip Register 10 */
#define MC23_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00627b6u)	/* Read Data and Bit Flip Register 11 */
#define MC23_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00627b8u)	/* Read Data and Bit Flip Register 12 */
#define MC23_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00627bau)	/* Read Data and Bit Flip Register 13 */
#define MC23_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00627bcu)	/* Read Data and Bit Flip Register 14 */
#define MC23_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00627beu)	/* Read Data and Bit Flip Register 15 */
#define MC23_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00627c0u)	/* Read Data and Bit Flip Register 16 */
#define MC23_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00627c2u)	/* Read Data and Bit Flip Register 17 */
#define MC23_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00627c4u)	/* Read Data and Bit Flip Register 18 */
#define MC23_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00627c6u)	/* Read Data and Bit Flip Register 19 */
#define MC23_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00627a4u)	/* Read Data and Bit Flip Register 2 */
#define MC23_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00627c8u)	/* Read Data and Bit Flip Register 20 */
#define MC23_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00627cau)	/* Read Data and Bit Flip Register 21 */
#define MC23_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00627ccu)	/* Read Data and Bit Flip Register 22 */
#define MC23_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00627ceu)	/* Read Data and Bit Flip Register 23 */
#define MC23_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00627d0u)	/* Read Data and Bit Flip Register 24 */
#define MC23_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00627d2u)	/* Read Data and Bit Flip Register 25 */
#define MC23_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00627d4u)	/* Read Data and Bit Flip Register 26 */
#define MC23_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00627d6u)	/* Read Data and Bit Flip Register 27 */
#define MC23_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00627d8u)	/* Read Data and Bit Flip Register 28 */
#define MC23_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00627dau)	/* Read Data and Bit Flip Register 29 */
#define MC23_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00627a6u)	/* Read Data and Bit Flip Register 3 */
#define MC23_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00627dcu)	/* Read Data and Bit Flip Register 30 */
#define MC23_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00627deu)	/* Read Data and Bit Flip Register 31 */
#define MC23_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00627e0u)	/* Read Data and Bit Flip Register 32 */
#define MC23_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00627e2u)	/* Read Data and Bit Flip Register 33 */
#define MC23_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00627e4u)	/* Read Data and Bit Flip Register 34 */
#define MC23_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00627e6u)	/* Read Data and Bit Flip Register 35 */
#define MC23_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00627e8u)	/* Read Data and Bit Flip Register 36 */
#define MC23_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00627eau)	/* Read Data and Bit Flip Register 37 */
#define MC23_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00627ecu)	/* Read Data and Bit Flip Register 38 */
#define MC23_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00627eeu)	/* Read Data and Bit Flip Register 39 */
#define MC23_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00627a8u)	/* Read Data and Bit Flip Register 4 */
#define MC23_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00627aau)	/* Read Data and Bit Flip Register 5 */
#define MC23_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00627acu)	/* Read Data and Bit Flip Register 6 */
#define MC23_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00627aeu)	/* Read Data and Bit Flip Register 7 */
#define MC23_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00627b0u)	/* Read Data and Bit Flip Register 8 */
#define MC23_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00627b2u)	/* Read Data and Bit Flip Register 9 */
#define MC24_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00628a0u)	/* Read Data and Bit Flip Register 0 */
#define MC24_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00628a2u)	/* Read Data and Bit Flip Register 1 */
#define MC24_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00628b4u)	/* Read Data and Bit Flip Register 10 */
#define MC24_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00628b6u)	/* Read Data and Bit Flip Register 11 */
#define MC24_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00628b8u)	/* Read Data and Bit Flip Register 12 */
#define MC24_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00628bau)	/* Read Data and Bit Flip Register 13 */
#define MC24_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00628bcu)	/* Read Data and Bit Flip Register 14 */
#define MC24_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00628beu)	/* Read Data and Bit Flip Register 15 */
#define MC24_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00628c0u)	/* Read Data and Bit Flip Register 16 */
#define MC24_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00628c2u)	/* Read Data and Bit Flip Register 17 */
#define MC24_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00628c4u)	/* Read Data and Bit Flip Register 18 */
#define MC24_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00628c6u)	/* Read Data and Bit Flip Register 19 */
#define MC24_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00628a4u)	/* Read Data and Bit Flip Register 2 */
#define MC24_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00628c8u)	/* Read Data and Bit Flip Register 20 */
#define MC24_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00628cau)	/* Read Data and Bit Flip Register 21 */
#define MC24_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00628ccu)	/* Read Data and Bit Flip Register 22 */
#define MC24_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00628ceu)	/* Read Data and Bit Flip Register 23 */
#define MC24_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00628d0u)	/* Read Data and Bit Flip Register 24 */
#define MC24_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00628d2u)	/* Read Data and Bit Flip Register 25 */
#define MC24_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00628d4u)	/* Read Data and Bit Flip Register 26 */
#define MC24_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00628d6u)	/* Read Data and Bit Flip Register 27 */
#define MC24_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00628d8u)	/* Read Data and Bit Flip Register 28 */
#define MC24_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00628dau)	/* Read Data and Bit Flip Register 29 */
#define MC24_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00628a6u)	/* Read Data and Bit Flip Register 3 */
#define MC24_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00628dcu)	/* Read Data and Bit Flip Register 30 */
#define MC24_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00628deu)	/* Read Data and Bit Flip Register 31 */
#define MC24_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00628e0u)	/* Read Data and Bit Flip Register 32 */
#define MC24_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00628e2u)	/* Read Data and Bit Flip Register 33 */
#define MC24_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00628e4u)	/* Read Data and Bit Flip Register 34 */
#define MC24_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00628e6u)	/* Read Data and Bit Flip Register 35 */
#define MC24_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00628e8u)	/* Read Data and Bit Flip Register 36 */
#define MC24_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00628eau)	/* Read Data and Bit Flip Register 37 */
#define MC24_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00628ecu)	/* Read Data and Bit Flip Register 38 */
#define MC24_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00628eeu)	/* Read Data and Bit Flip Register 39 */
#define MC24_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00628a8u)	/* Read Data and Bit Flip Register 4 */
#define MC24_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00628aau)	/* Read Data and Bit Flip Register 5 */
#define MC24_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00628acu)	/* Read Data and Bit Flip Register 6 */
#define MC24_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00628aeu)	/* Read Data and Bit Flip Register 7 */
#define MC24_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00628b0u)	/* Read Data and Bit Flip Register 8 */
#define MC24_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00628b2u)	/* Read Data and Bit Flip Register 9 */
#define MC25_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00629a0u)	/* Read Data and Bit Flip Register 0 */
#define MC25_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00629a2u)	/* Read Data and Bit Flip Register 1 */
#define MC25_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00629b4u)	/* Read Data and Bit Flip Register 10 */
#define MC25_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00629b6u)	/* Read Data and Bit Flip Register 11 */
#define MC25_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00629b8u)	/* Read Data and Bit Flip Register 12 */
#define MC25_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00629bau)	/* Read Data and Bit Flip Register 13 */
#define MC25_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00629bcu)	/* Read Data and Bit Flip Register 14 */
#define MC25_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00629beu)	/* Read Data and Bit Flip Register 15 */
#define MC25_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00629c0u)	/* Read Data and Bit Flip Register 16 */
#define MC25_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00629c2u)	/* Read Data and Bit Flip Register 17 */
#define MC25_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00629c4u)	/* Read Data and Bit Flip Register 18 */
#define MC25_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00629c6u)	/* Read Data and Bit Flip Register 19 */
#define MC25_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00629a4u)	/* Read Data and Bit Flip Register 2 */
#define MC25_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00629c8u)	/* Read Data and Bit Flip Register 20 */
#define MC25_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00629cau)	/* Read Data and Bit Flip Register 21 */
#define MC25_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00629ccu)	/* Read Data and Bit Flip Register 22 */
#define MC25_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00629ceu)	/* Read Data and Bit Flip Register 23 */
#define MC25_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00629d0u)	/* Read Data and Bit Flip Register 24 */
#define MC25_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00629d2u)	/* Read Data and Bit Flip Register 25 */
#define MC25_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00629d4u)	/* Read Data and Bit Flip Register 26 */
#define MC25_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00629d6u)	/* Read Data and Bit Flip Register 27 */
#define MC25_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00629d8u)	/* Read Data and Bit Flip Register 28 */
#define MC25_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00629dau)	/* Read Data and Bit Flip Register 29 */
#define MC25_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00629a6u)	/* Read Data and Bit Flip Register 3 */
#define MC25_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00629dcu)	/* Read Data and Bit Flip Register 30 */
#define MC25_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00629deu)	/* Read Data and Bit Flip Register 31 */
#define MC25_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00629e0u)	/* Read Data and Bit Flip Register 32 */
#define MC25_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00629e2u)	/* Read Data and Bit Flip Register 33 */
#define MC25_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00629e4u)	/* Read Data and Bit Flip Register 34 */
#define MC25_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00629e6u)	/* Read Data and Bit Flip Register 35 */
#define MC25_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00629e8u)	/* Read Data and Bit Flip Register 36 */
#define MC25_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00629eau)	/* Read Data and Bit Flip Register 37 */
#define MC25_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00629ecu)	/* Read Data and Bit Flip Register 38 */
#define MC25_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00629eeu)	/* Read Data and Bit Flip Register 39 */
#define MC25_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00629a8u)	/* Read Data and Bit Flip Register 4 */
#define MC25_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00629aau)	/* Read Data and Bit Flip Register 5 */
#define MC25_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00629acu)	/* Read Data and Bit Flip Register 6 */
#define MC25_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00629aeu)	/* Read Data and Bit Flip Register 7 */
#define MC25_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00629b0u)	/* Read Data and Bit Flip Register 8 */
#define MC25_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00629b2u)	/* Read Data and Bit Flip Register 9 */
#define MC26_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0062aa0u)	/* Read Data and Bit Flip Register 0 */
#define MC26_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0062aa2u)	/* Read Data and Bit Flip Register 1 */
#define MC26_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0062ab4u)	/* Read Data and Bit Flip Register 10 */
#define MC26_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0062ab6u)	/* Read Data and Bit Flip Register 11 */
#define MC26_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0062ab8u)	/* Read Data and Bit Flip Register 12 */
#define MC26_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0062abau)	/* Read Data and Bit Flip Register 13 */
#define MC26_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0062abcu)	/* Read Data and Bit Flip Register 14 */
#define MC26_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0062abeu)	/* Read Data and Bit Flip Register 15 */
#define MC26_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0062ac0u)	/* Read Data and Bit Flip Register 16 */
#define MC26_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0062ac2u)	/* Read Data and Bit Flip Register 17 */
#define MC26_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0062ac4u)	/* Read Data and Bit Flip Register 18 */
#define MC26_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0062ac6u)	/* Read Data and Bit Flip Register 19 */
#define MC26_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0062aa4u)	/* Read Data and Bit Flip Register 2 */
#define MC26_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0062ac8u)	/* Read Data and Bit Flip Register 20 */
#define MC26_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0062acau)	/* Read Data and Bit Flip Register 21 */
#define MC26_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0062accu)	/* Read Data and Bit Flip Register 22 */
#define MC26_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0062aceu)	/* Read Data and Bit Flip Register 23 */
#define MC26_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0062ad0u)	/* Read Data and Bit Flip Register 24 */
#define MC26_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0062ad2u)	/* Read Data and Bit Flip Register 25 */
#define MC26_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0062ad4u)	/* Read Data and Bit Flip Register 26 */
#define MC26_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0062ad6u)	/* Read Data and Bit Flip Register 27 */
#define MC26_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0062ad8u)	/* Read Data and Bit Flip Register 28 */
#define MC26_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0062adau)	/* Read Data and Bit Flip Register 29 */
#define MC26_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0062aa6u)	/* Read Data and Bit Flip Register 3 */
#define MC26_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0062adcu)	/* Read Data and Bit Flip Register 30 */
#define MC26_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0062adeu)	/* Read Data and Bit Flip Register 31 */
#define MC26_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0062ae0u)	/* Read Data and Bit Flip Register 32 */
#define MC26_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0062ae2u)	/* Read Data and Bit Flip Register 33 */
#define MC26_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0062ae4u)	/* Read Data and Bit Flip Register 34 */
#define MC26_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0062ae6u)	/* Read Data and Bit Flip Register 35 */
#define MC26_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0062ae8u)	/* Read Data and Bit Flip Register 36 */
#define MC26_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0062aeau)	/* Read Data and Bit Flip Register 37 */
#define MC26_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0062aecu)	/* Read Data and Bit Flip Register 38 */
#define MC26_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0062aeeu)	/* Read Data and Bit Flip Register 39 */
#define MC26_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0062aa8u)	/* Read Data and Bit Flip Register 4 */
#define MC26_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0062aaau)	/* Read Data and Bit Flip Register 5 */
#define MC26_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0062aacu)	/* Read Data and Bit Flip Register 6 */
#define MC26_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0062aaeu)	/* Read Data and Bit Flip Register 7 */
#define MC26_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0062ab0u)	/* Read Data and Bit Flip Register 8 */
#define MC26_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0062ab2u)	/* Read Data and Bit Flip Register 9 */
#define MC27_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0062ba0u)	/* Read Data and Bit Flip Register 0 */
#define MC27_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0062ba2u)	/* Read Data and Bit Flip Register 1 */
#define MC27_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0062bb4u)	/* Read Data and Bit Flip Register 10 */
#define MC27_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0062bb6u)	/* Read Data and Bit Flip Register 11 */
#define MC27_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0062bb8u)	/* Read Data and Bit Flip Register 12 */
#define MC27_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0062bbau)	/* Read Data and Bit Flip Register 13 */
#define MC27_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0062bbcu)	/* Read Data and Bit Flip Register 14 */
#define MC27_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0062bbeu)	/* Read Data and Bit Flip Register 15 */
#define MC27_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0062bc0u)	/* Read Data and Bit Flip Register 16 */
#define MC27_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0062bc2u)	/* Read Data and Bit Flip Register 17 */
#define MC27_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0062bc4u)	/* Read Data and Bit Flip Register 18 */
#define MC27_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0062bc6u)	/* Read Data and Bit Flip Register 19 */
#define MC27_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0062ba4u)	/* Read Data and Bit Flip Register 2 */
#define MC27_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0062bc8u)	/* Read Data and Bit Flip Register 20 */
#define MC27_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0062bcau)	/* Read Data and Bit Flip Register 21 */
#define MC27_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0062bccu)	/* Read Data and Bit Flip Register 22 */
#define MC27_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0062bceu)	/* Read Data and Bit Flip Register 23 */
#define MC27_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0062bd0u)	/* Read Data and Bit Flip Register 24 */
#define MC27_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0062bd2u)	/* Read Data and Bit Flip Register 25 */
#define MC27_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0062bd4u)	/* Read Data and Bit Flip Register 26 */
#define MC27_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0062bd6u)	/* Read Data and Bit Flip Register 27 */
#define MC27_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0062bd8u)	/* Read Data and Bit Flip Register 28 */
#define MC27_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0062bdau)	/* Read Data and Bit Flip Register 29 */
#define MC27_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0062ba6u)	/* Read Data and Bit Flip Register 3 */
#define MC27_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0062bdcu)	/* Read Data and Bit Flip Register 30 */
#define MC27_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0062bdeu)	/* Read Data and Bit Flip Register 31 */
#define MC27_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0062be0u)	/* Read Data and Bit Flip Register 32 */
#define MC27_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0062be2u)	/* Read Data and Bit Flip Register 33 */
#define MC27_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0062be4u)	/* Read Data and Bit Flip Register 34 */
#define MC27_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0062be6u)	/* Read Data and Bit Flip Register 35 */
#define MC27_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0062be8u)	/* Read Data and Bit Flip Register 36 */
#define MC27_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0062beau)	/* Read Data and Bit Flip Register 37 */
#define MC27_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0062becu)	/* Read Data and Bit Flip Register 38 */
#define MC27_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0062beeu)	/* Read Data and Bit Flip Register 39 */
#define MC27_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0062ba8u)	/* Read Data and Bit Flip Register 4 */
#define MC27_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0062baau)	/* Read Data and Bit Flip Register 5 */
#define MC27_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0062bacu)	/* Read Data and Bit Flip Register 6 */
#define MC27_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0062baeu)	/* Read Data and Bit Flip Register 7 */
#define MC27_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0062bb0u)	/* Read Data and Bit Flip Register 8 */
#define MC27_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0062bb2u)	/* Read Data and Bit Flip Register 9 */
#define MC28_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0062ca0u)	/* Read Data and Bit Flip Register 0 */
#define MC28_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0062ca2u)	/* Read Data and Bit Flip Register 1 */
#define MC28_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0062cb4u)	/* Read Data and Bit Flip Register 10 */
#define MC28_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0062cb6u)	/* Read Data and Bit Flip Register 11 */
#define MC28_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0062cb8u)	/* Read Data and Bit Flip Register 12 */
#define MC28_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0062cbau)	/* Read Data and Bit Flip Register 13 */
#define MC28_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0062cbcu)	/* Read Data and Bit Flip Register 14 */
#define MC28_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0062cbeu)	/* Read Data and Bit Flip Register 15 */
#define MC28_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0062cc0u)	/* Read Data and Bit Flip Register 16 */
#define MC28_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0062cc2u)	/* Read Data and Bit Flip Register 17 */
#define MC28_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0062cc4u)	/* Read Data and Bit Flip Register 18 */
#define MC28_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0062cc6u)	/* Read Data and Bit Flip Register 19 */
#define MC28_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0062ca4u)	/* Read Data and Bit Flip Register 2 */
#define MC28_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0062cc8u)	/* Read Data and Bit Flip Register 20 */
#define MC28_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0062ccau)	/* Read Data and Bit Flip Register 21 */
#define MC28_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0062cccu)	/* Read Data and Bit Flip Register 22 */
#define MC28_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0062cceu)	/* Read Data and Bit Flip Register 23 */
#define MC28_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0062cd0u)	/* Read Data and Bit Flip Register 24 */
#define MC28_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0062cd2u)	/* Read Data and Bit Flip Register 25 */
#define MC28_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0062cd4u)	/* Read Data and Bit Flip Register 26 */
#define MC28_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0062cd6u)	/* Read Data and Bit Flip Register 27 */
#define MC28_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0062cd8u)	/* Read Data and Bit Flip Register 28 */
#define MC28_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0062cdau)	/* Read Data and Bit Flip Register 29 */
#define MC28_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0062ca6u)	/* Read Data and Bit Flip Register 3 */
#define MC28_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0062cdcu)	/* Read Data and Bit Flip Register 30 */
#define MC28_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0062cdeu)	/* Read Data and Bit Flip Register 31 */
#define MC28_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0062ce0u)	/* Read Data and Bit Flip Register 32 */
#define MC28_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0062ce2u)	/* Read Data and Bit Flip Register 33 */
#define MC28_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0062ce4u)	/* Read Data and Bit Flip Register 34 */
#define MC28_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0062ce6u)	/* Read Data and Bit Flip Register 35 */
#define MC28_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0062ce8u)	/* Read Data and Bit Flip Register 36 */
#define MC28_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0062ceau)	/* Read Data and Bit Flip Register 37 */
#define MC28_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0062cecu)	/* Read Data and Bit Flip Register 38 */
#define MC28_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0062ceeu)	/* Read Data and Bit Flip Register 39 */
#define MC28_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0062ca8u)	/* Read Data and Bit Flip Register 4 */
#define MC28_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0062caau)	/* Read Data and Bit Flip Register 5 */
#define MC28_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0062cacu)	/* Read Data and Bit Flip Register 6 */
#define MC28_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0062caeu)	/* Read Data and Bit Flip Register 7 */
#define MC28_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0062cb0u)	/* Read Data and Bit Flip Register 8 */
#define MC28_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0062cb2u)	/* Read Data and Bit Flip Register 9 */
#define MC29_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0062da0u)	/* Read Data and Bit Flip Register 0 */
#define MC29_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0062da2u)	/* Read Data and Bit Flip Register 1 */
#define MC29_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0062db4u)	/* Read Data and Bit Flip Register 10 */
#define MC29_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0062db6u)	/* Read Data and Bit Flip Register 11 */
#define MC29_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0062db8u)	/* Read Data and Bit Flip Register 12 */
#define MC29_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0062dbau)	/* Read Data and Bit Flip Register 13 */
#define MC29_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0062dbcu)	/* Read Data and Bit Flip Register 14 */
#define MC29_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0062dbeu)	/* Read Data and Bit Flip Register 15 */
#define MC29_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0062dc0u)	/* Read Data and Bit Flip Register 16 */
#define MC29_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0062dc2u)	/* Read Data and Bit Flip Register 17 */
#define MC29_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0062dc4u)	/* Read Data and Bit Flip Register 18 */
#define MC29_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0062dc6u)	/* Read Data and Bit Flip Register 19 */
#define MC29_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0062da4u)	/* Read Data and Bit Flip Register 2 */
#define MC29_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0062dc8u)	/* Read Data and Bit Flip Register 20 */
#define MC29_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0062dcau)	/* Read Data and Bit Flip Register 21 */
#define MC29_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0062dccu)	/* Read Data and Bit Flip Register 22 */
#define MC29_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0062dceu)	/* Read Data and Bit Flip Register 23 */
#define MC29_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0062dd0u)	/* Read Data and Bit Flip Register 24 */
#define MC29_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0062dd2u)	/* Read Data and Bit Flip Register 25 */
#define MC29_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0062dd4u)	/* Read Data and Bit Flip Register 26 */
#define MC29_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0062dd6u)	/* Read Data and Bit Flip Register 27 */
#define MC29_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0062dd8u)	/* Read Data and Bit Flip Register 28 */
#define MC29_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0062ddau)	/* Read Data and Bit Flip Register 29 */
#define MC29_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0062da6u)	/* Read Data and Bit Flip Register 3 */
#define MC29_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0062ddcu)	/* Read Data and Bit Flip Register 30 */
#define MC29_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0062ddeu)	/* Read Data and Bit Flip Register 31 */
#define MC29_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0062de0u)	/* Read Data and Bit Flip Register 32 */
#define MC29_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0062de2u)	/* Read Data and Bit Flip Register 33 */
#define MC29_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0062de4u)	/* Read Data and Bit Flip Register 34 */
#define MC29_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0062de6u)	/* Read Data and Bit Flip Register 35 */
#define MC29_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0062de8u)	/* Read Data and Bit Flip Register 36 */
#define MC29_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0062deau)	/* Read Data and Bit Flip Register 37 */
#define MC29_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0062decu)	/* Read Data and Bit Flip Register 38 */
#define MC29_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0062deeu)	/* Read Data and Bit Flip Register 39 */
#define MC29_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0062da8u)	/* Read Data and Bit Flip Register 4 */
#define MC29_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0062daau)	/* Read Data and Bit Flip Register 5 */
#define MC29_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0062dacu)	/* Read Data and Bit Flip Register 6 */
#define MC29_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0062daeu)	/* Read Data and Bit Flip Register 7 */
#define MC29_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0062db0u)	/* Read Data and Bit Flip Register 8 */
#define MC29_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0062db2u)	/* Read Data and Bit Flip Register 9 */
#define MC2_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00612a0u)	/* Read Data and Bit Flip Register 0 */
#define MC2_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00612a2u)	/* Read Data and Bit Flip Register 1 */
#define MC2_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00612b4u)	/* Read Data and Bit Flip Register 10 */
#define MC2_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00612b6u)	/* Read Data and Bit Flip Register 11 */
#define MC2_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00612b8u)	/* Read Data and Bit Flip Register 12 */
#define MC2_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00612bau)	/* Read Data and Bit Flip Register 13 */
#define MC2_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00612bcu)	/* Read Data and Bit Flip Register 14 */
#define MC2_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00612beu)	/* Read Data and Bit Flip Register 15 */
#define MC2_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00612c0u)	/* Read Data and Bit Flip Register 16 */
#define MC2_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00612c2u)	/* Read Data and Bit Flip Register 17 */
#define MC2_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00612c4u)	/* Read Data and Bit Flip Register 18 */
#define MC2_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00612c6u)	/* Read Data and Bit Flip Register 19 */
#define MC2_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00612a4u)	/* Read Data and Bit Flip Register 2 */
#define MC2_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00612c8u)	/* Read Data and Bit Flip Register 20 */
#define MC2_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00612cau)	/* Read Data and Bit Flip Register 21 */
#define MC2_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00612ccu)	/* Read Data and Bit Flip Register 22 */
#define MC2_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00612ceu)	/* Read Data and Bit Flip Register 23 */
#define MC2_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00612d0u)	/* Read Data and Bit Flip Register 24 */
#define MC2_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00612d2u)	/* Read Data and Bit Flip Register 25 */
#define MC2_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00612d4u)	/* Read Data and Bit Flip Register 26 */
#define MC2_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00612d6u)	/* Read Data and Bit Flip Register 27 */
#define MC2_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00612d8u)	/* Read Data and Bit Flip Register 28 */
#define MC2_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00612dau)	/* Read Data and Bit Flip Register 29 */
#define MC2_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00612a6u)	/* Read Data and Bit Flip Register 3 */
#define MC2_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00612dcu)	/* Read Data and Bit Flip Register 30 */
#define MC2_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00612deu)	/* Read Data and Bit Flip Register 31 */
#define MC2_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00612e0u)	/* Read Data and Bit Flip Register 32 */
#define MC2_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00612e2u)	/* Read Data and Bit Flip Register 33 */
#define MC2_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00612e4u)	/* Read Data and Bit Flip Register 34 */
#define MC2_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00612e6u)	/* Read Data and Bit Flip Register 35 */
#define MC2_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00612e8u)	/* Read Data and Bit Flip Register 36 */
#define MC2_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00612eau)	/* Read Data and Bit Flip Register 37 */
#define MC2_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00612ecu)	/* Read Data and Bit Flip Register 38 */
#define MC2_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00612eeu)	/* Read Data and Bit Flip Register 39 */
#define MC2_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00612a8u)	/* Read Data and Bit Flip Register 4 */
#define MC2_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00612aau)	/* Read Data and Bit Flip Register 5 */
#define MC2_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00612acu)	/* Read Data and Bit Flip Register 6 */
#define MC2_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00612aeu)	/* Read Data and Bit Flip Register 7 */
#define MC2_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00612b0u)	/* Read Data and Bit Flip Register 8 */
#define MC2_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00612b2u)	/* Read Data and Bit Flip Register 9 */
#define MC30_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0062ea0u)	/* Read Data and Bit Flip Register 0 */
#define MC30_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0062ea2u)	/* Read Data and Bit Flip Register 1 */
#define MC30_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0062eb4u)	/* Read Data and Bit Flip Register 10 */
#define MC30_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0062eb6u)	/* Read Data and Bit Flip Register 11 */
#define MC30_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0062eb8u)	/* Read Data and Bit Flip Register 12 */
#define MC30_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0062ebau)	/* Read Data and Bit Flip Register 13 */
#define MC30_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0062ebcu)	/* Read Data and Bit Flip Register 14 */
#define MC30_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0062ebeu)	/* Read Data and Bit Flip Register 15 */
#define MC30_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0062ec0u)	/* Read Data and Bit Flip Register 16 */
#define MC30_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0062ec2u)	/* Read Data and Bit Flip Register 17 */
#define MC30_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0062ec4u)	/* Read Data and Bit Flip Register 18 */
#define MC30_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0062ec6u)	/* Read Data and Bit Flip Register 19 */
#define MC30_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0062ea4u)	/* Read Data and Bit Flip Register 2 */
#define MC30_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0062ec8u)	/* Read Data and Bit Flip Register 20 */
#define MC30_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0062ecau)	/* Read Data and Bit Flip Register 21 */
#define MC30_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0062eccu)	/* Read Data and Bit Flip Register 22 */
#define MC30_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0062eceu)	/* Read Data and Bit Flip Register 23 */
#define MC30_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0062ed0u)	/* Read Data and Bit Flip Register 24 */
#define MC30_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0062ed2u)	/* Read Data and Bit Flip Register 25 */
#define MC30_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0062ed4u)	/* Read Data and Bit Flip Register 26 */
#define MC30_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0062ed6u)	/* Read Data and Bit Flip Register 27 */
#define MC30_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0062ed8u)	/* Read Data and Bit Flip Register 28 */
#define MC30_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0062edau)	/* Read Data and Bit Flip Register 29 */
#define MC30_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0062ea6u)	/* Read Data and Bit Flip Register 3 */
#define MC30_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0062edcu)	/* Read Data and Bit Flip Register 30 */
#define MC30_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0062edeu)	/* Read Data and Bit Flip Register 31 */
#define MC30_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0062ee0u)	/* Read Data and Bit Flip Register 32 */
#define MC30_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0062ee2u)	/* Read Data and Bit Flip Register 33 */
#define MC30_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0062ee4u)	/* Read Data and Bit Flip Register 34 */
#define MC30_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0062ee6u)	/* Read Data and Bit Flip Register 35 */
#define MC30_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0062ee8u)	/* Read Data and Bit Flip Register 36 */
#define MC30_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0062eeau)	/* Read Data and Bit Flip Register 37 */
#define MC30_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0062eecu)	/* Read Data and Bit Flip Register 38 */
#define MC30_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0062eeeu)	/* Read Data and Bit Flip Register 39 */
#define MC30_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0062ea8u)	/* Read Data and Bit Flip Register 4 */
#define MC30_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0062eaau)	/* Read Data and Bit Flip Register 5 */
#define MC30_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0062eacu)	/* Read Data and Bit Flip Register 6 */
#define MC30_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0062eaeu)	/* Read Data and Bit Flip Register 7 */
#define MC30_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0062eb0u)	/* Read Data and Bit Flip Register 8 */
#define MC30_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0062eb2u)	/* Read Data and Bit Flip Register 9 */
#define MC31_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0062fa0u)	/* Read Data and Bit Flip Register 0 */
#define MC31_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0062fa2u)	/* Read Data and Bit Flip Register 1 */
#define MC31_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0062fb4u)	/* Read Data and Bit Flip Register 10 */
#define MC31_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0062fb6u)	/* Read Data and Bit Flip Register 11 */
#define MC31_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0062fb8u)	/* Read Data and Bit Flip Register 12 */
#define MC31_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0062fbau)	/* Read Data and Bit Flip Register 13 */
#define MC31_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0062fbcu)	/* Read Data and Bit Flip Register 14 */
#define MC31_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0062fbeu)	/* Read Data and Bit Flip Register 15 */
#define MC31_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0062fc0u)	/* Read Data and Bit Flip Register 16 */
#define MC31_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0062fc2u)	/* Read Data and Bit Flip Register 17 */
#define MC31_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0062fc4u)	/* Read Data and Bit Flip Register 18 */
#define MC31_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0062fc6u)	/* Read Data and Bit Flip Register 19 */
#define MC31_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0062fa4u)	/* Read Data and Bit Flip Register 2 */
#define MC31_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0062fc8u)	/* Read Data and Bit Flip Register 20 */
#define MC31_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0062fcau)	/* Read Data and Bit Flip Register 21 */
#define MC31_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0062fccu)	/* Read Data and Bit Flip Register 22 */
#define MC31_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0062fceu)	/* Read Data and Bit Flip Register 23 */
#define MC31_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0062fd0u)	/* Read Data and Bit Flip Register 24 */
#define MC31_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0062fd2u)	/* Read Data and Bit Flip Register 25 */
#define MC31_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0062fd4u)	/* Read Data and Bit Flip Register 26 */
#define MC31_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0062fd6u)	/* Read Data and Bit Flip Register 27 */
#define MC31_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0062fd8u)	/* Read Data and Bit Flip Register 28 */
#define MC31_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0062fdau)	/* Read Data and Bit Flip Register 29 */
#define MC31_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0062fa6u)	/* Read Data and Bit Flip Register 3 */
#define MC31_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0062fdcu)	/* Read Data and Bit Flip Register 30 */
#define MC31_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0062fdeu)	/* Read Data and Bit Flip Register 31 */
#define MC31_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0062fe0u)	/* Read Data and Bit Flip Register 32 */
#define MC31_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0062fe2u)	/* Read Data and Bit Flip Register 33 */
#define MC31_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0062fe4u)	/* Read Data and Bit Flip Register 34 */
#define MC31_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0062fe6u)	/* Read Data and Bit Flip Register 35 */
#define MC31_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0062fe8u)	/* Read Data and Bit Flip Register 36 */
#define MC31_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0062feau)	/* Read Data and Bit Flip Register 37 */
#define MC31_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0062fecu)	/* Read Data and Bit Flip Register 38 */
#define MC31_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0062feeu)	/* Read Data and Bit Flip Register 39 */
#define MC31_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0062fa8u)	/* Read Data and Bit Flip Register 4 */
#define MC31_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0062faau)	/* Read Data and Bit Flip Register 5 */
#define MC31_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0062facu)	/* Read Data and Bit Flip Register 6 */
#define MC31_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0062faeu)	/* Read Data and Bit Flip Register 7 */
#define MC31_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0062fb0u)	/* Read Data and Bit Flip Register 8 */
#define MC31_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0062fb2u)	/* Read Data and Bit Flip Register 9 */
#define MC32_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00630a0u)	/* Read Data and Bit Flip Register 0 */
#define MC32_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00630a2u)	/* Read Data and Bit Flip Register 1 */
#define MC32_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00630b4u)	/* Read Data and Bit Flip Register 10 */
#define MC32_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00630b6u)	/* Read Data and Bit Flip Register 11 */
#define MC32_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00630b8u)	/* Read Data and Bit Flip Register 12 */
#define MC32_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00630bau)	/* Read Data and Bit Flip Register 13 */
#define MC32_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00630bcu)	/* Read Data and Bit Flip Register 14 */
#define MC32_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00630beu)	/* Read Data and Bit Flip Register 15 */
#define MC32_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00630c0u)	/* Read Data and Bit Flip Register 16 */
#define MC32_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00630c2u)	/* Read Data and Bit Flip Register 17 */
#define MC32_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00630c4u)	/* Read Data and Bit Flip Register 18 */
#define MC32_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00630c6u)	/* Read Data and Bit Flip Register 19 */
#define MC32_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00630a4u)	/* Read Data and Bit Flip Register 2 */
#define MC32_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00630c8u)	/* Read Data and Bit Flip Register 20 */
#define MC32_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00630cau)	/* Read Data and Bit Flip Register 21 */
#define MC32_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00630ccu)	/* Read Data and Bit Flip Register 22 */
#define MC32_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00630ceu)	/* Read Data and Bit Flip Register 23 */
#define MC32_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00630d0u)	/* Read Data and Bit Flip Register 24 */
#define MC32_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00630d2u)	/* Read Data and Bit Flip Register 25 */
#define MC32_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00630d4u)	/* Read Data and Bit Flip Register 26 */
#define MC32_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00630d6u)	/* Read Data and Bit Flip Register 27 */
#define MC32_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00630d8u)	/* Read Data and Bit Flip Register 28 */
#define MC32_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00630dau)	/* Read Data and Bit Flip Register 29 */
#define MC32_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00630a6u)	/* Read Data and Bit Flip Register 3 */
#define MC32_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00630dcu)	/* Read Data and Bit Flip Register 30 */
#define MC32_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00630deu)	/* Read Data and Bit Flip Register 31 */
#define MC32_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00630e0u)	/* Read Data and Bit Flip Register 32 */
#define MC32_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00630e2u)	/* Read Data and Bit Flip Register 33 */
#define MC32_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00630e4u)	/* Read Data and Bit Flip Register 34 */
#define MC32_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00630e6u)	/* Read Data and Bit Flip Register 35 */
#define MC32_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00630e8u)	/* Read Data and Bit Flip Register 36 */
#define MC32_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00630eau)	/* Read Data and Bit Flip Register 37 */
#define MC32_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00630ecu)	/* Read Data and Bit Flip Register 38 */
#define MC32_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00630eeu)	/* Read Data and Bit Flip Register 39 */
#define MC32_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00630a8u)	/* Read Data and Bit Flip Register 4 */
#define MC32_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00630aau)	/* Read Data and Bit Flip Register 5 */
#define MC32_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00630acu)	/* Read Data and Bit Flip Register 6 */
#define MC32_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00630aeu)	/* Read Data and Bit Flip Register 7 */
#define MC32_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00630b0u)	/* Read Data and Bit Flip Register 8 */
#define MC32_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00630b2u)	/* Read Data and Bit Flip Register 9 */
#define MC33_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00631a0u)	/* Read Data and Bit Flip Register 0 */
#define MC33_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00631a2u)	/* Read Data and Bit Flip Register 1 */
#define MC33_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00631b4u)	/* Read Data and Bit Flip Register 10 */
#define MC33_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00631b6u)	/* Read Data and Bit Flip Register 11 */
#define MC33_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00631b8u)	/* Read Data and Bit Flip Register 12 */
#define MC33_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00631bau)	/* Read Data and Bit Flip Register 13 */
#define MC33_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00631bcu)	/* Read Data and Bit Flip Register 14 */
#define MC33_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00631beu)	/* Read Data and Bit Flip Register 15 */
#define MC33_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00631c0u)	/* Read Data and Bit Flip Register 16 */
#define MC33_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00631c2u)	/* Read Data and Bit Flip Register 17 */
#define MC33_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00631c4u)	/* Read Data and Bit Flip Register 18 */
#define MC33_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00631c6u)	/* Read Data and Bit Flip Register 19 */
#define MC33_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00631a4u)	/* Read Data and Bit Flip Register 2 */
#define MC33_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00631c8u)	/* Read Data and Bit Flip Register 20 */
#define MC33_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00631cau)	/* Read Data and Bit Flip Register 21 */
#define MC33_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00631ccu)	/* Read Data and Bit Flip Register 22 */
#define MC33_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00631ceu)	/* Read Data and Bit Flip Register 23 */
#define MC33_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00631d0u)	/* Read Data and Bit Flip Register 24 */
#define MC33_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00631d2u)	/* Read Data and Bit Flip Register 25 */
#define MC33_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00631d4u)	/* Read Data and Bit Flip Register 26 */
#define MC33_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00631d6u)	/* Read Data and Bit Flip Register 27 */
#define MC33_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00631d8u)	/* Read Data and Bit Flip Register 28 */
#define MC33_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00631dau)	/* Read Data and Bit Flip Register 29 */
#define MC33_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00631a6u)	/* Read Data and Bit Flip Register 3 */
#define MC33_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00631dcu)	/* Read Data and Bit Flip Register 30 */
#define MC33_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00631deu)	/* Read Data and Bit Flip Register 31 */
#define MC33_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00631e0u)	/* Read Data and Bit Flip Register 32 */
#define MC33_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00631e2u)	/* Read Data and Bit Flip Register 33 */
#define MC33_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00631e4u)	/* Read Data and Bit Flip Register 34 */
#define MC33_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00631e6u)	/* Read Data and Bit Flip Register 35 */
#define MC33_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00631e8u)	/* Read Data and Bit Flip Register 36 */
#define MC33_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00631eau)	/* Read Data and Bit Flip Register 37 */
#define MC33_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00631ecu)	/* Read Data and Bit Flip Register 38 */
#define MC33_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00631eeu)	/* Read Data and Bit Flip Register 39 */
#define MC33_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00631a8u)	/* Read Data and Bit Flip Register 4 */
#define MC33_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00631aau)	/* Read Data and Bit Flip Register 5 */
#define MC33_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00631acu)	/* Read Data and Bit Flip Register 6 */
#define MC33_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00631aeu)	/* Read Data and Bit Flip Register 7 */
#define MC33_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00631b0u)	/* Read Data and Bit Flip Register 8 */
#define MC33_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00631b2u)	/* Read Data and Bit Flip Register 9 */
#define MC34_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00632a0u)	/* Read Data and Bit Flip Register 0 */
#define MC34_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00632a2u)	/* Read Data and Bit Flip Register 1 */
#define MC34_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00632b4u)	/* Read Data and Bit Flip Register 10 */
#define MC34_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00632b6u)	/* Read Data and Bit Flip Register 11 */
#define MC34_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00632b8u)	/* Read Data and Bit Flip Register 12 */
#define MC34_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00632bau)	/* Read Data and Bit Flip Register 13 */
#define MC34_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00632bcu)	/* Read Data and Bit Flip Register 14 */
#define MC34_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00632beu)	/* Read Data and Bit Flip Register 15 */
#define MC34_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00632c0u)	/* Read Data and Bit Flip Register 16 */
#define MC34_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00632c2u)	/* Read Data and Bit Flip Register 17 */
#define MC34_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00632c4u)	/* Read Data and Bit Flip Register 18 */
#define MC34_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00632c6u)	/* Read Data and Bit Flip Register 19 */
#define MC34_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00632a4u)	/* Read Data and Bit Flip Register 2 */
#define MC34_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00632c8u)	/* Read Data and Bit Flip Register 20 */
#define MC34_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00632cau)	/* Read Data and Bit Flip Register 21 */
#define MC34_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00632ccu)	/* Read Data and Bit Flip Register 22 */
#define MC34_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00632ceu)	/* Read Data and Bit Flip Register 23 */
#define MC34_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00632d0u)	/* Read Data and Bit Flip Register 24 */
#define MC34_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00632d2u)	/* Read Data and Bit Flip Register 25 */
#define MC34_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00632d4u)	/* Read Data and Bit Flip Register 26 */
#define MC34_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00632d6u)	/* Read Data and Bit Flip Register 27 */
#define MC34_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00632d8u)	/* Read Data and Bit Flip Register 28 */
#define MC34_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00632dau)	/* Read Data and Bit Flip Register 29 */
#define MC34_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00632a6u)	/* Read Data and Bit Flip Register 3 */
#define MC34_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00632dcu)	/* Read Data and Bit Flip Register 30 */
#define MC34_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00632deu)	/* Read Data and Bit Flip Register 31 */
#define MC34_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00632e0u)	/* Read Data and Bit Flip Register 32 */
#define MC34_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00632e2u)	/* Read Data and Bit Flip Register 33 */
#define MC34_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00632e4u)	/* Read Data and Bit Flip Register 34 */
#define MC34_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00632e6u)	/* Read Data and Bit Flip Register 35 */
#define MC34_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00632e8u)	/* Read Data and Bit Flip Register 36 */
#define MC34_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00632eau)	/* Read Data and Bit Flip Register 37 */
#define MC34_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00632ecu)	/* Read Data and Bit Flip Register 38 */
#define MC34_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00632eeu)	/* Read Data and Bit Flip Register 39 */
#define MC34_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00632a8u)	/* Read Data and Bit Flip Register 4 */
#define MC34_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00632aau)	/* Read Data and Bit Flip Register 5 */
#define MC34_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00632acu)	/* Read Data and Bit Flip Register 6 */
#define MC34_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00632aeu)	/* Read Data and Bit Flip Register 7 */
#define MC34_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00632b0u)	/* Read Data and Bit Flip Register 8 */
#define MC34_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00632b2u)	/* Read Data and Bit Flip Register 9 */
#define MC35_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00633a0u)	/* Read Data and Bit Flip Register 0 */
#define MC35_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00633a2u)	/* Read Data and Bit Flip Register 1 */
#define MC35_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00633b4u)	/* Read Data and Bit Flip Register 10 */
#define MC35_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00633b6u)	/* Read Data and Bit Flip Register 11 */
#define MC35_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00633b8u)	/* Read Data and Bit Flip Register 12 */
#define MC35_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00633bau)	/* Read Data and Bit Flip Register 13 */
#define MC35_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00633bcu)	/* Read Data and Bit Flip Register 14 */
#define MC35_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00633beu)	/* Read Data and Bit Flip Register 15 */
#define MC35_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00633c0u)	/* Read Data and Bit Flip Register 16 */
#define MC35_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00633c2u)	/* Read Data and Bit Flip Register 17 */
#define MC35_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00633c4u)	/* Read Data and Bit Flip Register 18 */
#define MC35_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00633c6u)	/* Read Data and Bit Flip Register 19 */
#define MC35_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00633a4u)	/* Read Data and Bit Flip Register 2 */
#define MC35_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00633c8u)	/* Read Data and Bit Flip Register 20 */
#define MC35_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00633cau)	/* Read Data and Bit Flip Register 21 */
#define MC35_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00633ccu)	/* Read Data and Bit Flip Register 22 */
#define MC35_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00633ceu)	/* Read Data and Bit Flip Register 23 */
#define MC35_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00633d0u)	/* Read Data and Bit Flip Register 24 */
#define MC35_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00633d2u)	/* Read Data and Bit Flip Register 25 */
#define MC35_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00633d4u)	/* Read Data and Bit Flip Register 26 */
#define MC35_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00633d6u)	/* Read Data and Bit Flip Register 27 */
#define MC35_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00633d8u)	/* Read Data and Bit Flip Register 28 */
#define MC35_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00633dau)	/* Read Data and Bit Flip Register 29 */
#define MC35_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00633a6u)	/* Read Data and Bit Flip Register 3 */
#define MC35_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00633dcu)	/* Read Data and Bit Flip Register 30 */
#define MC35_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00633deu)	/* Read Data and Bit Flip Register 31 */
#define MC35_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00633e0u)	/* Read Data and Bit Flip Register 32 */
#define MC35_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00633e2u)	/* Read Data and Bit Flip Register 33 */
#define MC35_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00633e4u)	/* Read Data and Bit Flip Register 34 */
#define MC35_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00633e6u)	/* Read Data and Bit Flip Register 35 */
#define MC35_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00633e8u)	/* Read Data and Bit Flip Register 36 */
#define MC35_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00633eau)	/* Read Data and Bit Flip Register 37 */
#define MC35_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00633ecu)	/* Read Data and Bit Flip Register 38 */
#define MC35_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00633eeu)	/* Read Data and Bit Flip Register 39 */
#define MC35_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00633a8u)	/* Read Data and Bit Flip Register 4 */
#define MC35_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00633aau)	/* Read Data and Bit Flip Register 5 */
#define MC35_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00633acu)	/* Read Data and Bit Flip Register 6 */
#define MC35_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00633aeu)	/* Read Data and Bit Flip Register 7 */
#define MC35_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00633b0u)	/* Read Data and Bit Flip Register 8 */
#define MC35_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00633b2u)	/* Read Data and Bit Flip Register 9 */
#define MC36_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00634a0u)	/* Read Data and Bit Flip Register 0 */
#define MC36_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00634a2u)	/* Read Data and Bit Flip Register 1 */
#define MC36_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00634b4u)	/* Read Data and Bit Flip Register 10 */
#define MC36_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00634b6u)	/* Read Data and Bit Flip Register 11 */
#define MC36_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00634b8u)	/* Read Data and Bit Flip Register 12 */
#define MC36_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00634bau)	/* Read Data and Bit Flip Register 13 */
#define MC36_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00634bcu)	/* Read Data and Bit Flip Register 14 */
#define MC36_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00634beu)	/* Read Data and Bit Flip Register 15 */
#define MC36_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00634c0u)	/* Read Data and Bit Flip Register 16 */
#define MC36_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00634c2u)	/* Read Data and Bit Flip Register 17 */
#define MC36_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00634c4u)	/* Read Data and Bit Flip Register 18 */
#define MC36_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00634c6u)	/* Read Data and Bit Flip Register 19 */
#define MC36_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00634a4u)	/* Read Data and Bit Flip Register 2 */
#define MC36_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00634c8u)	/* Read Data and Bit Flip Register 20 */
#define MC36_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00634cau)	/* Read Data and Bit Flip Register 21 */
#define MC36_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00634ccu)	/* Read Data and Bit Flip Register 22 */
#define MC36_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00634ceu)	/* Read Data and Bit Flip Register 23 */
#define MC36_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00634d0u)	/* Read Data and Bit Flip Register 24 */
#define MC36_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00634d2u)	/* Read Data and Bit Flip Register 25 */
#define MC36_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00634d4u)	/* Read Data and Bit Flip Register 26 */
#define MC36_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00634d6u)	/* Read Data and Bit Flip Register 27 */
#define MC36_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00634d8u)	/* Read Data and Bit Flip Register 28 */
#define MC36_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00634dau)	/* Read Data and Bit Flip Register 29 */
#define MC36_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00634a6u)	/* Read Data and Bit Flip Register 3 */
#define MC36_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00634dcu)	/* Read Data and Bit Flip Register 30 */
#define MC36_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00634deu)	/* Read Data and Bit Flip Register 31 */
#define MC36_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00634e0u)	/* Read Data and Bit Flip Register 32 */
#define MC36_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00634e2u)	/* Read Data and Bit Flip Register 33 */
#define MC36_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00634e4u)	/* Read Data and Bit Flip Register 34 */
#define MC36_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00634e6u)	/* Read Data and Bit Flip Register 35 */
#define MC36_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00634e8u)	/* Read Data and Bit Flip Register 36 */
#define MC36_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00634eau)	/* Read Data and Bit Flip Register 37 */
#define MC36_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00634ecu)	/* Read Data and Bit Flip Register 38 */
#define MC36_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00634eeu)	/* Read Data and Bit Flip Register 39 */
#define MC36_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00634a8u)	/* Read Data and Bit Flip Register 4 */
#define MC36_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00634aau)	/* Read Data and Bit Flip Register 5 */
#define MC36_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00634acu)	/* Read Data and Bit Flip Register 6 */
#define MC36_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00634aeu)	/* Read Data and Bit Flip Register 7 */
#define MC36_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00634b0u)	/* Read Data and Bit Flip Register 8 */
#define MC36_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00634b2u)	/* Read Data and Bit Flip Register 9 */
#define MC37_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00635a0u)	/* Read Data and Bit Flip Register 0 */
#define MC37_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00635a2u)	/* Read Data and Bit Flip Register 1 */
#define MC37_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00635b4u)	/* Read Data and Bit Flip Register 10 */
#define MC37_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00635b6u)	/* Read Data and Bit Flip Register 11 */
#define MC37_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00635b8u)	/* Read Data and Bit Flip Register 12 */
#define MC37_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00635bau)	/* Read Data and Bit Flip Register 13 */
#define MC37_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00635bcu)	/* Read Data and Bit Flip Register 14 */
#define MC37_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00635beu)	/* Read Data and Bit Flip Register 15 */
#define MC37_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00635c0u)	/* Read Data and Bit Flip Register 16 */
#define MC37_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00635c2u)	/* Read Data and Bit Flip Register 17 */
#define MC37_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00635c4u)	/* Read Data and Bit Flip Register 18 */
#define MC37_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00635c6u)	/* Read Data and Bit Flip Register 19 */
#define MC37_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00635a4u)	/* Read Data and Bit Flip Register 2 */
#define MC37_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00635c8u)	/* Read Data and Bit Flip Register 20 */
#define MC37_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00635cau)	/* Read Data and Bit Flip Register 21 */
#define MC37_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00635ccu)	/* Read Data and Bit Flip Register 22 */
#define MC37_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00635ceu)	/* Read Data and Bit Flip Register 23 */
#define MC37_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00635d0u)	/* Read Data and Bit Flip Register 24 */
#define MC37_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00635d2u)	/* Read Data and Bit Flip Register 25 */
#define MC37_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00635d4u)	/* Read Data and Bit Flip Register 26 */
#define MC37_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00635d6u)	/* Read Data and Bit Flip Register 27 */
#define MC37_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00635d8u)	/* Read Data and Bit Flip Register 28 */
#define MC37_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00635dau)	/* Read Data and Bit Flip Register 29 */
#define MC37_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00635a6u)	/* Read Data and Bit Flip Register 3 */
#define MC37_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00635dcu)	/* Read Data and Bit Flip Register 30 */
#define MC37_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00635deu)	/* Read Data and Bit Flip Register 31 */
#define MC37_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00635e0u)	/* Read Data and Bit Flip Register 32 */
#define MC37_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00635e2u)	/* Read Data and Bit Flip Register 33 */
#define MC37_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00635e4u)	/* Read Data and Bit Flip Register 34 */
#define MC37_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00635e6u)	/* Read Data and Bit Flip Register 35 */
#define MC37_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00635e8u)	/* Read Data and Bit Flip Register 36 */
#define MC37_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00635eau)	/* Read Data and Bit Flip Register 37 */
#define MC37_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00635ecu)	/* Read Data and Bit Flip Register 38 */
#define MC37_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00635eeu)	/* Read Data and Bit Flip Register 39 */
#define MC37_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00635a8u)	/* Read Data and Bit Flip Register 4 */
#define MC37_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00635aau)	/* Read Data and Bit Flip Register 5 */
#define MC37_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00635acu)	/* Read Data and Bit Flip Register 6 */
#define MC37_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00635aeu)	/* Read Data and Bit Flip Register 7 */
#define MC37_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00635b0u)	/* Read Data and Bit Flip Register 8 */
#define MC37_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00635b2u)	/* Read Data and Bit Flip Register 9 */
#define MC38_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00636a0u)	/* Read Data and Bit Flip Register 0 */
#define MC38_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00636a2u)	/* Read Data and Bit Flip Register 1 */
#define MC38_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00636b4u)	/* Read Data and Bit Flip Register 10 */
#define MC38_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00636b6u)	/* Read Data and Bit Flip Register 11 */
#define MC38_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00636b8u)	/* Read Data and Bit Flip Register 12 */
#define MC38_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00636bau)	/* Read Data and Bit Flip Register 13 */
#define MC38_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00636bcu)	/* Read Data and Bit Flip Register 14 */
#define MC38_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00636beu)	/* Read Data and Bit Flip Register 15 */
#define MC38_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00636c0u)	/* Read Data and Bit Flip Register 16 */
#define MC38_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00636c2u)	/* Read Data and Bit Flip Register 17 */
#define MC38_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00636c4u)	/* Read Data and Bit Flip Register 18 */
#define MC38_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00636c6u)	/* Read Data and Bit Flip Register 19 */
#define MC38_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00636a4u)	/* Read Data and Bit Flip Register 2 */
#define MC38_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00636c8u)	/* Read Data and Bit Flip Register 20 */
#define MC38_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00636cau)	/* Read Data and Bit Flip Register 21 */
#define MC38_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00636ccu)	/* Read Data and Bit Flip Register 22 */
#define MC38_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00636ceu)	/* Read Data and Bit Flip Register 23 */
#define MC38_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00636d0u)	/* Read Data and Bit Flip Register 24 */
#define MC38_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00636d2u)	/* Read Data and Bit Flip Register 25 */
#define MC38_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00636d4u)	/* Read Data and Bit Flip Register 26 */
#define MC38_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00636d6u)	/* Read Data and Bit Flip Register 27 */
#define MC38_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00636d8u)	/* Read Data and Bit Flip Register 28 */
#define MC38_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00636dau)	/* Read Data and Bit Flip Register 29 */
#define MC38_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00636a6u)	/* Read Data and Bit Flip Register 3 */
#define MC38_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00636dcu)	/* Read Data and Bit Flip Register 30 */
#define MC38_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00636deu)	/* Read Data and Bit Flip Register 31 */
#define MC38_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00636e0u)	/* Read Data and Bit Flip Register 32 */
#define MC38_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00636e2u)	/* Read Data and Bit Flip Register 33 */
#define MC38_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00636e4u)	/* Read Data and Bit Flip Register 34 */
#define MC38_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00636e6u)	/* Read Data and Bit Flip Register 35 */
#define MC38_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00636e8u)	/* Read Data and Bit Flip Register 36 */
#define MC38_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00636eau)	/* Read Data and Bit Flip Register 37 */
#define MC38_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00636ecu)	/* Read Data and Bit Flip Register 38 */
#define MC38_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00636eeu)	/* Read Data and Bit Flip Register 39 */
#define MC38_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00636a8u)	/* Read Data and Bit Flip Register 4 */
#define MC38_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00636aau)	/* Read Data and Bit Flip Register 5 */
#define MC38_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00636acu)	/* Read Data and Bit Flip Register 6 */
#define MC38_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00636aeu)	/* Read Data and Bit Flip Register 7 */
#define MC38_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00636b0u)	/* Read Data and Bit Flip Register 8 */
#define MC38_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00636b2u)	/* Read Data and Bit Flip Register 9 */
#define MC39_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00637a0u)	/* Read Data and Bit Flip Register 0 */
#define MC39_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00637a2u)	/* Read Data and Bit Flip Register 1 */
#define MC39_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00637b4u)	/* Read Data and Bit Flip Register 10 */
#define MC39_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00637b6u)	/* Read Data and Bit Flip Register 11 */
#define MC39_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00637b8u)	/* Read Data and Bit Flip Register 12 */
#define MC39_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00637bau)	/* Read Data and Bit Flip Register 13 */
#define MC39_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00637bcu)	/* Read Data and Bit Flip Register 14 */
#define MC39_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00637beu)	/* Read Data and Bit Flip Register 15 */
#define MC39_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00637c0u)	/* Read Data and Bit Flip Register 16 */
#define MC39_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00637c2u)	/* Read Data and Bit Flip Register 17 */
#define MC39_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00637c4u)	/* Read Data and Bit Flip Register 18 */
#define MC39_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00637c6u)	/* Read Data and Bit Flip Register 19 */
#define MC39_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00637a4u)	/* Read Data and Bit Flip Register 2 */
#define MC39_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00637c8u)	/* Read Data and Bit Flip Register 20 */
#define MC39_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00637cau)	/* Read Data and Bit Flip Register 21 */
#define MC39_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00637ccu)	/* Read Data and Bit Flip Register 22 */
#define MC39_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00637ceu)	/* Read Data and Bit Flip Register 23 */
#define MC39_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00637d0u)	/* Read Data and Bit Flip Register 24 */
#define MC39_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00637d2u)	/* Read Data and Bit Flip Register 25 */
#define MC39_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00637d4u)	/* Read Data and Bit Flip Register 26 */
#define MC39_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00637d6u)	/* Read Data and Bit Flip Register 27 */
#define MC39_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00637d8u)	/* Read Data and Bit Flip Register 28 */
#define MC39_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00637dau)	/* Read Data and Bit Flip Register 29 */
#define MC39_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00637a6u)	/* Read Data and Bit Flip Register 3 */
#define MC39_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00637dcu)	/* Read Data and Bit Flip Register 30 */
#define MC39_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00637deu)	/* Read Data and Bit Flip Register 31 */
#define MC39_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00637e0u)	/* Read Data and Bit Flip Register 32 */
#define MC39_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00637e2u)	/* Read Data and Bit Flip Register 33 */
#define MC39_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00637e4u)	/* Read Data and Bit Flip Register 34 */
#define MC39_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00637e6u)	/* Read Data and Bit Flip Register 35 */
#define MC39_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00637e8u)	/* Read Data and Bit Flip Register 36 */
#define MC39_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00637eau)	/* Read Data and Bit Flip Register 37 */
#define MC39_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00637ecu)	/* Read Data and Bit Flip Register 38 */
#define MC39_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00637eeu)	/* Read Data and Bit Flip Register 39 */
#define MC39_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00637a8u)	/* Read Data and Bit Flip Register 4 */
#define MC39_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00637aau)	/* Read Data and Bit Flip Register 5 */
#define MC39_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00637acu)	/* Read Data and Bit Flip Register 6 */
#define MC39_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00637aeu)	/* Read Data and Bit Flip Register 7 */
#define MC39_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00637b0u)	/* Read Data and Bit Flip Register 8 */
#define MC39_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00637b2u)	/* Read Data and Bit Flip Register 9 */
#define MC3_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00613a0u)	/* Read Data and Bit Flip Register 0 */
#define MC3_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00613a2u)	/* Read Data and Bit Flip Register 1 */
#define MC3_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00613b4u)	/* Read Data and Bit Flip Register 10 */
#define MC3_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00613b6u)	/* Read Data and Bit Flip Register 11 */
#define MC3_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00613b8u)	/* Read Data and Bit Flip Register 12 */
#define MC3_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00613bau)	/* Read Data and Bit Flip Register 13 */
#define MC3_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00613bcu)	/* Read Data and Bit Flip Register 14 */
#define MC3_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00613beu)	/* Read Data and Bit Flip Register 15 */
#define MC3_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00613c0u)	/* Read Data and Bit Flip Register 16 */
#define MC3_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00613c2u)	/* Read Data and Bit Flip Register 17 */
#define MC3_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00613c4u)	/* Read Data and Bit Flip Register 18 */
#define MC3_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00613c6u)	/* Read Data and Bit Flip Register 19 */
#define MC3_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00613a4u)	/* Read Data and Bit Flip Register 2 */
#define MC3_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00613c8u)	/* Read Data and Bit Flip Register 20 */
#define MC3_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00613cau)	/* Read Data and Bit Flip Register 21 */
#define MC3_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00613ccu)	/* Read Data and Bit Flip Register 22 */
#define MC3_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00613ceu)	/* Read Data and Bit Flip Register 23 */
#define MC3_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00613d0u)	/* Read Data and Bit Flip Register 24 */
#define MC3_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00613d2u)	/* Read Data and Bit Flip Register 25 */
#define MC3_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00613d4u)	/* Read Data and Bit Flip Register 26 */
#define MC3_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00613d6u)	/* Read Data and Bit Flip Register 27 */
#define MC3_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00613d8u)	/* Read Data and Bit Flip Register 28 */
#define MC3_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00613dau)	/* Read Data and Bit Flip Register 29 */
#define MC3_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00613a6u)	/* Read Data and Bit Flip Register 3 */
#define MC3_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00613dcu)	/* Read Data and Bit Flip Register 30 */
#define MC3_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00613deu)	/* Read Data and Bit Flip Register 31 */
#define MC3_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00613e0u)	/* Read Data and Bit Flip Register 32 */
#define MC3_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00613e2u)	/* Read Data and Bit Flip Register 33 */
#define MC3_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00613e4u)	/* Read Data and Bit Flip Register 34 */
#define MC3_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00613e6u)	/* Read Data and Bit Flip Register 35 */
#define MC3_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00613e8u)	/* Read Data and Bit Flip Register 36 */
#define MC3_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00613eau)	/* Read Data and Bit Flip Register 37 */
#define MC3_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00613ecu)	/* Read Data and Bit Flip Register 38 */
#define MC3_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00613eeu)	/* Read Data and Bit Flip Register 39 */
#define MC3_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00613a8u)	/* Read Data and Bit Flip Register 4 */
#define MC3_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00613aau)	/* Read Data and Bit Flip Register 5 */
#define MC3_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00613acu)	/* Read Data and Bit Flip Register 6 */
#define MC3_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00613aeu)	/* Read Data and Bit Flip Register 7 */
#define MC3_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00613b0u)	/* Read Data and Bit Flip Register 8 */
#define MC3_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00613b2u)	/* Read Data and Bit Flip Register 9 */
#define MC40_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00638a0u)	/* Read Data and Bit Flip Register 0 */
#define MC40_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00638a2u)	/* Read Data and Bit Flip Register 1 */
#define MC40_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00638b4u)	/* Read Data and Bit Flip Register 10 */
#define MC40_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00638b6u)	/* Read Data and Bit Flip Register 11 */
#define MC40_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00638b8u)	/* Read Data and Bit Flip Register 12 */
#define MC40_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00638bau)	/* Read Data and Bit Flip Register 13 */
#define MC40_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00638bcu)	/* Read Data and Bit Flip Register 14 */
#define MC40_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00638beu)	/* Read Data and Bit Flip Register 15 */
#define MC40_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00638c0u)	/* Read Data and Bit Flip Register 16 */
#define MC40_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00638c2u)	/* Read Data and Bit Flip Register 17 */
#define MC40_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00638c4u)	/* Read Data and Bit Flip Register 18 */
#define MC40_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00638c6u)	/* Read Data and Bit Flip Register 19 */
#define MC40_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00638a4u)	/* Read Data and Bit Flip Register 2 */
#define MC40_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00638c8u)	/* Read Data and Bit Flip Register 20 */
#define MC40_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00638cau)	/* Read Data and Bit Flip Register 21 */
#define MC40_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00638ccu)	/* Read Data and Bit Flip Register 22 */
#define MC40_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00638ceu)	/* Read Data and Bit Flip Register 23 */
#define MC40_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00638d0u)	/* Read Data and Bit Flip Register 24 */
#define MC40_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00638d2u)	/* Read Data and Bit Flip Register 25 */
#define MC40_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00638d4u)	/* Read Data and Bit Flip Register 26 */
#define MC40_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00638d6u)	/* Read Data and Bit Flip Register 27 */
#define MC40_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00638d8u)	/* Read Data and Bit Flip Register 28 */
#define MC40_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00638dau)	/* Read Data and Bit Flip Register 29 */
#define MC40_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00638a6u)	/* Read Data and Bit Flip Register 3 */
#define MC40_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00638dcu)	/* Read Data and Bit Flip Register 30 */
#define MC40_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00638deu)	/* Read Data and Bit Flip Register 31 */
#define MC40_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00638e0u)	/* Read Data and Bit Flip Register 32 */
#define MC40_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00638e2u)	/* Read Data and Bit Flip Register 33 */
#define MC40_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00638e4u)	/* Read Data and Bit Flip Register 34 */
#define MC40_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00638e6u)	/* Read Data and Bit Flip Register 35 */
#define MC40_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00638e8u)	/* Read Data and Bit Flip Register 36 */
#define MC40_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00638eau)	/* Read Data and Bit Flip Register 37 */
#define MC40_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00638ecu)	/* Read Data and Bit Flip Register 38 */
#define MC40_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00638eeu)	/* Read Data and Bit Flip Register 39 */
#define MC40_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00638a8u)	/* Read Data and Bit Flip Register 4 */
#define MC40_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00638aau)	/* Read Data and Bit Flip Register 5 */
#define MC40_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00638acu)	/* Read Data and Bit Flip Register 6 */
#define MC40_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00638aeu)	/* Read Data and Bit Flip Register 7 */
#define MC40_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00638b0u)	/* Read Data and Bit Flip Register 8 */
#define MC40_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00638b2u)	/* Read Data and Bit Flip Register 9 */
#define MC41_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00639a0u)	/* Read Data and Bit Flip Register 0 */
#define MC41_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00639a2u)	/* Read Data and Bit Flip Register 1 */
#define MC41_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00639b4u)	/* Read Data and Bit Flip Register 10 */
#define MC41_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00639b6u)	/* Read Data and Bit Flip Register 11 */
#define MC41_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00639b8u)	/* Read Data and Bit Flip Register 12 */
#define MC41_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00639bau)	/* Read Data and Bit Flip Register 13 */
#define MC41_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00639bcu)	/* Read Data and Bit Flip Register 14 */
#define MC41_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00639beu)	/* Read Data and Bit Flip Register 15 */
#define MC41_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00639c0u)	/* Read Data and Bit Flip Register 16 */
#define MC41_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00639c2u)	/* Read Data and Bit Flip Register 17 */
#define MC41_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00639c4u)	/* Read Data and Bit Flip Register 18 */
#define MC41_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00639c6u)	/* Read Data and Bit Flip Register 19 */
#define MC41_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00639a4u)	/* Read Data and Bit Flip Register 2 */
#define MC41_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00639c8u)	/* Read Data and Bit Flip Register 20 */
#define MC41_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00639cau)	/* Read Data and Bit Flip Register 21 */
#define MC41_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00639ccu)	/* Read Data and Bit Flip Register 22 */
#define MC41_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00639ceu)	/* Read Data and Bit Flip Register 23 */
#define MC41_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00639d0u)	/* Read Data and Bit Flip Register 24 */
#define MC41_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00639d2u)	/* Read Data and Bit Flip Register 25 */
#define MC41_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00639d4u)	/* Read Data and Bit Flip Register 26 */
#define MC41_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00639d6u)	/* Read Data and Bit Flip Register 27 */
#define MC41_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00639d8u)	/* Read Data and Bit Flip Register 28 */
#define MC41_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00639dau)	/* Read Data and Bit Flip Register 29 */
#define MC41_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00639a6u)	/* Read Data and Bit Flip Register 3 */
#define MC41_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00639dcu)	/* Read Data and Bit Flip Register 30 */
#define MC41_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00639deu)	/* Read Data and Bit Flip Register 31 */
#define MC41_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00639e0u)	/* Read Data and Bit Flip Register 32 */
#define MC41_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00639e2u)	/* Read Data and Bit Flip Register 33 */
#define MC41_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00639e4u)	/* Read Data and Bit Flip Register 34 */
#define MC41_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00639e6u)	/* Read Data and Bit Flip Register 35 */
#define MC41_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00639e8u)	/* Read Data and Bit Flip Register 36 */
#define MC41_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00639eau)	/* Read Data and Bit Flip Register 37 */
#define MC41_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00639ecu)	/* Read Data and Bit Flip Register 38 */
#define MC41_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00639eeu)	/* Read Data and Bit Flip Register 39 */
#define MC41_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00639a8u)	/* Read Data and Bit Flip Register 4 */
#define MC41_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00639aau)	/* Read Data and Bit Flip Register 5 */
#define MC41_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00639acu)	/* Read Data and Bit Flip Register 6 */
#define MC41_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00639aeu)	/* Read Data and Bit Flip Register 7 */
#define MC41_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00639b0u)	/* Read Data and Bit Flip Register 8 */
#define MC41_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00639b2u)	/* Read Data and Bit Flip Register 9 */
#define MC42_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0063aa0u)	/* Read Data and Bit Flip Register 0 */
#define MC42_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0063aa2u)	/* Read Data and Bit Flip Register 1 */
#define MC42_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0063ab4u)	/* Read Data and Bit Flip Register 10 */
#define MC42_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0063ab6u)	/* Read Data and Bit Flip Register 11 */
#define MC42_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0063ab8u)	/* Read Data and Bit Flip Register 12 */
#define MC42_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0063abau)	/* Read Data and Bit Flip Register 13 */
#define MC42_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0063abcu)	/* Read Data and Bit Flip Register 14 */
#define MC42_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0063abeu)	/* Read Data and Bit Flip Register 15 */
#define MC42_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0063ac0u)	/* Read Data and Bit Flip Register 16 */
#define MC42_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0063ac2u)	/* Read Data and Bit Flip Register 17 */
#define MC42_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0063ac4u)	/* Read Data and Bit Flip Register 18 */
#define MC42_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0063ac6u)	/* Read Data and Bit Flip Register 19 */
#define MC42_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0063aa4u)	/* Read Data and Bit Flip Register 2 */
#define MC42_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0063ac8u)	/* Read Data and Bit Flip Register 20 */
#define MC42_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0063acau)	/* Read Data and Bit Flip Register 21 */
#define MC42_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0063accu)	/* Read Data and Bit Flip Register 22 */
#define MC42_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0063aceu)	/* Read Data and Bit Flip Register 23 */
#define MC42_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0063ad0u)	/* Read Data and Bit Flip Register 24 */
#define MC42_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0063ad2u)	/* Read Data and Bit Flip Register 25 */
#define MC42_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0063ad4u)	/* Read Data and Bit Flip Register 26 */
#define MC42_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0063ad6u)	/* Read Data and Bit Flip Register 27 */
#define MC42_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0063ad8u)	/* Read Data and Bit Flip Register 28 */
#define MC42_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0063adau)	/* Read Data and Bit Flip Register 29 */
#define MC42_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0063aa6u)	/* Read Data and Bit Flip Register 3 */
#define MC42_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0063adcu)	/* Read Data and Bit Flip Register 30 */
#define MC42_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0063adeu)	/* Read Data and Bit Flip Register 31 */
#define MC42_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0063ae0u)	/* Read Data and Bit Flip Register 32 */
#define MC42_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0063ae2u)	/* Read Data and Bit Flip Register 33 */
#define MC42_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0063ae4u)	/* Read Data and Bit Flip Register 34 */
#define MC42_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0063ae6u)	/* Read Data and Bit Flip Register 35 */
#define MC42_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0063ae8u)	/* Read Data and Bit Flip Register 36 */
#define MC42_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0063aeau)	/* Read Data and Bit Flip Register 37 */
#define MC42_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0063aecu)	/* Read Data and Bit Flip Register 38 */
#define MC42_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0063aeeu)	/* Read Data and Bit Flip Register 39 */
#define MC42_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0063aa8u)	/* Read Data and Bit Flip Register 4 */
#define MC42_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0063aaau)	/* Read Data and Bit Flip Register 5 */
#define MC42_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0063aacu)	/* Read Data and Bit Flip Register 6 */
#define MC42_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0063aaeu)	/* Read Data and Bit Flip Register 7 */
#define MC42_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0063ab0u)	/* Read Data and Bit Flip Register 8 */
#define MC42_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0063ab2u)	/* Read Data and Bit Flip Register 9 */
#define MC43_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0063ba0u)	/* Read Data and Bit Flip Register 0 */
#define MC43_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0063ba2u)	/* Read Data and Bit Flip Register 1 */
#define MC43_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0063bb4u)	/* Read Data and Bit Flip Register 10 */
#define MC43_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0063bb6u)	/* Read Data and Bit Flip Register 11 */
#define MC43_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0063bb8u)	/* Read Data and Bit Flip Register 12 */
#define MC43_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0063bbau)	/* Read Data and Bit Flip Register 13 */
#define MC43_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0063bbcu)	/* Read Data and Bit Flip Register 14 */
#define MC43_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0063bbeu)	/* Read Data and Bit Flip Register 15 */
#define MC43_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0063bc0u)	/* Read Data and Bit Flip Register 16 */
#define MC43_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0063bc2u)	/* Read Data and Bit Flip Register 17 */
#define MC43_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0063bc4u)	/* Read Data and Bit Flip Register 18 */
#define MC43_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0063bc6u)	/* Read Data and Bit Flip Register 19 */
#define MC43_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0063ba4u)	/* Read Data and Bit Flip Register 2 */
#define MC43_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0063bc8u)	/* Read Data and Bit Flip Register 20 */
#define MC43_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0063bcau)	/* Read Data and Bit Flip Register 21 */
#define MC43_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0063bccu)	/* Read Data and Bit Flip Register 22 */
#define MC43_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0063bceu)	/* Read Data and Bit Flip Register 23 */
#define MC43_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0063bd0u)	/* Read Data and Bit Flip Register 24 */
#define MC43_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0063bd2u)	/* Read Data and Bit Flip Register 25 */
#define MC43_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0063bd4u)	/* Read Data and Bit Flip Register 26 */
#define MC43_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0063bd6u)	/* Read Data and Bit Flip Register 27 */
#define MC43_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0063bd8u)	/* Read Data and Bit Flip Register 28 */
#define MC43_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0063bdau)	/* Read Data and Bit Flip Register 29 */
#define MC43_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0063ba6u)	/* Read Data and Bit Flip Register 3 */
#define MC43_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0063bdcu)	/* Read Data and Bit Flip Register 30 */
#define MC43_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0063bdeu)	/* Read Data and Bit Flip Register 31 */
#define MC43_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0063be0u)	/* Read Data and Bit Flip Register 32 */
#define MC43_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0063be2u)	/* Read Data and Bit Flip Register 33 */
#define MC43_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0063be4u)	/* Read Data and Bit Flip Register 34 */
#define MC43_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0063be6u)	/* Read Data and Bit Flip Register 35 */
#define MC43_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0063be8u)	/* Read Data and Bit Flip Register 36 */
#define MC43_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0063beau)	/* Read Data and Bit Flip Register 37 */
#define MC43_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0063becu)	/* Read Data and Bit Flip Register 38 */
#define MC43_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0063beeu)	/* Read Data and Bit Flip Register 39 */
#define MC43_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0063ba8u)	/* Read Data and Bit Flip Register 4 */
#define MC43_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0063baau)	/* Read Data and Bit Flip Register 5 */
#define MC43_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0063bacu)	/* Read Data and Bit Flip Register 6 */
#define MC43_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0063baeu)	/* Read Data and Bit Flip Register 7 */
#define MC43_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0063bb0u)	/* Read Data and Bit Flip Register 8 */
#define MC43_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0063bb2u)	/* Read Data and Bit Flip Register 9 */
#define MC44_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0063ca0u)	/* Read Data and Bit Flip Register 0 */
#define MC44_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0063ca2u)	/* Read Data and Bit Flip Register 1 */
#define MC44_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0063cb4u)	/* Read Data and Bit Flip Register 10 */
#define MC44_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0063cb6u)	/* Read Data and Bit Flip Register 11 */
#define MC44_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0063cb8u)	/* Read Data and Bit Flip Register 12 */
#define MC44_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0063cbau)	/* Read Data and Bit Flip Register 13 */
#define MC44_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0063cbcu)	/* Read Data and Bit Flip Register 14 */
#define MC44_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0063cbeu)	/* Read Data and Bit Flip Register 15 */
#define MC44_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0063cc0u)	/* Read Data and Bit Flip Register 16 */
#define MC44_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0063cc2u)	/* Read Data and Bit Flip Register 17 */
#define MC44_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0063cc4u)	/* Read Data and Bit Flip Register 18 */
#define MC44_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0063cc6u)	/* Read Data and Bit Flip Register 19 */
#define MC44_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0063ca4u)	/* Read Data and Bit Flip Register 2 */
#define MC44_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0063cc8u)	/* Read Data and Bit Flip Register 20 */
#define MC44_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0063ccau)	/* Read Data and Bit Flip Register 21 */
#define MC44_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0063cccu)	/* Read Data and Bit Flip Register 22 */
#define MC44_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0063cceu)	/* Read Data and Bit Flip Register 23 */
#define MC44_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0063cd0u)	/* Read Data and Bit Flip Register 24 */
#define MC44_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0063cd2u)	/* Read Data and Bit Flip Register 25 */
#define MC44_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0063cd4u)	/* Read Data and Bit Flip Register 26 */
#define MC44_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0063cd6u)	/* Read Data and Bit Flip Register 27 */
#define MC44_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0063cd8u)	/* Read Data and Bit Flip Register 28 */
#define MC44_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0063cdau)	/* Read Data and Bit Flip Register 29 */
#define MC44_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0063ca6u)	/* Read Data and Bit Flip Register 3 */
#define MC44_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0063cdcu)	/* Read Data and Bit Flip Register 30 */
#define MC44_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0063cdeu)	/* Read Data and Bit Flip Register 31 */
#define MC44_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0063ce0u)	/* Read Data and Bit Flip Register 32 */
#define MC44_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0063ce2u)	/* Read Data and Bit Flip Register 33 */
#define MC44_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0063ce4u)	/* Read Data and Bit Flip Register 34 */
#define MC44_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0063ce6u)	/* Read Data and Bit Flip Register 35 */
#define MC44_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0063ce8u)	/* Read Data and Bit Flip Register 36 */
#define MC44_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0063ceau)	/* Read Data and Bit Flip Register 37 */
#define MC44_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0063cecu)	/* Read Data and Bit Flip Register 38 */
#define MC44_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0063ceeu)	/* Read Data and Bit Flip Register 39 */
#define MC44_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0063ca8u)	/* Read Data and Bit Flip Register 4 */
#define MC44_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0063caau)	/* Read Data and Bit Flip Register 5 */
#define MC44_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0063cacu)	/* Read Data and Bit Flip Register 6 */
#define MC44_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0063caeu)	/* Read Data and Bit Flip Register 7 */
#define MC44_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0063cb0u)	/* Read Data and Bit Flip Register 8 */
#define MC44_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0063cb2u)	/* Read Data and Bit Flip Register 9 */
#define MC45_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0063da0u)	/* Read Data and Bit Flip Register 0 */
#define MC45_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0063da2u)	/* Read Data and Bit Flip Register 1 */
#define MC45_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0063db4u)	/* Read Data and Bit Flip Register 10 */
#define MC45_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0063db6u)	/* Read Data and Bit Flip Register 11 */
#define MC45_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0063db8u)	/* Read Data and Bit Flip Register 12 */
#define MC45_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0063dbau)	/* Read Data and Bit Flip Register 13 */
#define MC45_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0063dbcu)	/* Read Data and Bit Flip Register 14 */
#define MC45_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0063dbeu)	/* Read Data and Bit Flip Register 15 */
#define MC45_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0063dc0u)	/* Read Data and Bit Flip Register 16 */
#define MC45_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0063dc2u)	/* Read Data and Bit Flip Register 17 */
#define MC45_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0063dc4u)	/* Read Data and Bit Flip Register 18 */
#define MC45_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0063dc6u)	/* Read Data and Bit Flip Register 19 */
#define MC45_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0063da4u)	/* Read Data and Bit Flip Register 2 */
#define MC45_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0063dc8u)	/* Read Data and Bit Flip Register 20 */
#define MC45_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0063dcau)	/* Read Data and Bit Flip Register 21 */
#define MC45_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0063dccu)	/* Read Data and Bit Flip Register 22 */
#define MC45_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0063dceu)	/* Read Data and Bit Flip Register 23 */
#define MC45_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0063dd0u)	/* Read Data and Bit Flip Register 24 */
#define MC45_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0063dd2u)	/* Read Data and Bit Flip Register 25 */
#define MC45_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0063dd4u)	/* Read Data and Bit Flip Register 26 */
#define MC45_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0063dd6u)	/* Read Data and Bit Flip Register 27 */
#define MC45_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0063dd8u)	/* Read Data and Bit Flip Register 28 */
#define MC45_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0063ddau)	/* Read Data and Bit Flip Register 29 */
#define MC45_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0063da6u)	/* Read Data and Bit Flip Register 3 */
#define MC45_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0063ddcu)	/* Read Data and Bit Flip Register 30 */
#define MC45_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0063ddeu)	/* Read Data and Bit Flip Register 31 */
#define MC45_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0063de0u)	/* Read Data and Bit Flip Register 32 */
#define MC45_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0063de2u)	/* Read Data and Bit Flip Register 33 */
#define MC45_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0063de4u)	/* Read Data and Bit Flip Register 34 */
#define MC45_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0063de6u)	/* Read Data and Bit Flip Register 35 */
#define MC45_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0063de8u)	/* Read Data and Bit Flip Register 36 */
#define MC45_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0063deau)	/* Read Data and Bit Flip Register 37 */
#define MC45_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0063decu)	/* Read Data and Bit Flip Register 38 */
#define MC45_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0063deeu)	/* Read Data and Bit Flip Register 39 */
#define MC45_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0063da8u)	/* Read Data and Bit Flip Register 4 */
#define MC45_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0063daau)	/* Read Data and Bit Flip Register 5 */
#define MC45_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0063dacu)	/* Read Data and Bit Flip Register 6 */
#define MC45_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0063daeu)	/* Read Data and Bit Flip Register 7 */
#define MC45_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0063db0u)	/* Read Data and Bit Flip Register 8 */
#define MC45_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0063db2u)	/* Read Data and Bit Flip Register 9 */
#define MC46_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0063ea0u)	/* Read Data and Bit Flip Register 0 */
#define MC46_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0063ea2u)	/* Read Data and Bit Flip Register 1 */
#define MC46_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0063eb4u)	/* Read Data and Bit Flip Register 10 */
#define MC46_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0063eb6u)	/* Read Data and Bit Flip Register 11 */
#define MC46_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0063eb8u)	/* Read Data and Bit Flip Register 12 */
#define MC46_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0063ebau)	/* Read Data and Bit Flip Register 13 */
#define MC46_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0063ebcu)	/* Read Data and Bit Flip Register 14 */
#define MC46_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0063ebeu)	/* Read Data and Bit Flip Register 15 */
#define MC46_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0063ec0u)	/* Read Data and Bit Flip Register 16 */
#define MC46_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0063ec2u)	/* Read Data and Bit Flip Register 17 */
#define MC46_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0063ec4u)	/* Read Data and Bit Flip Register 18 */
#define MC46_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0063ec6u)	/* Read Data and Bit Flip Register 19 */
#define MC46_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0063ea4u)	/* Read Data and Bit Flip Register 2 */
#define MC46_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0063ec8u)	/* Read Data and Bit Flip Register 20 */
#define MC46_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0063ecau)	/* Read Data and Bit Flip Register 21 */
#define MC46_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0063eccu)	/* Read Data and Bit Flip Register 22 */
#define MC46_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0063eceu)	/* Read Data and Bit Flip Register 23 */
#define MC46_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0063ed0u)	/* Read Data and Bit Flip Register 24 */
#define MC46_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0063ed2u)	/* Read Data and Bit Flip Register 25 */
#define MC46_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0063ed4u)	/* Read Data and Bit Flip Register 26 */
#define MC46_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0063ed6u)	/* Read Data and Bit Flip Register 27 */
#define MC46_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0063ed8u)	/* Read Data and Bit Flip Register 28 */
#define MC46_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0063edau)	/* Read Data and Bit Flip Register 29 */
#define MC46_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0063ea6u)	/* Read Data and Bit Flip Register 3 */
#define MC46_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0063edcu)	/* Read Data and Bit Flip Register 30 */
#define MC46_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0063edeu)	/* Read Data and Bit Flip Register 31 */
#define MC46_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0063ee0u)	/* Read Data and Bit Flip Register 32 */
#define MC46_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0063ee2u)	/* Read Data and Bit Flip Register 33 */
#define MC46_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0063ee4u)	/* Read Data and Bit Flip Register 34 */
#define MC46_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0063ee6u)	/* Read Data and Bit Flip Register 35 */
#define MC46_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0063ee8u)	/* Read Data and Bit Flip Register 36 */
#define MC46_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0063eeau)	/* Read Data and Bit Flip Register 37 */
#define MC46_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0063eecu)	/* Read Data and Bit Flip Register 38 */
#define MC46_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0063eeeu)	/* Read Data and Bit Flip Register 39 */
#define MC46_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0063ea8u)	/* Read Data and Bit Flip Register 4 */
#define MC46_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0063eaau)	/* Read Data and Bit Flip Register 5 */
#define MC46_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0063eacu)	/* Read Data and Bit Flip Register 6 */
#define MC46_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0063eaeu)	/* Read Data and Bit Flip Register 7 */
#define MC46_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0063eb0u)	/* Read Data and Bit Flip Register 8 */
#define MC46_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0063eb2u)	/* Read Data and Bit Flip Register 9 */
#define MC47_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0063fa0u)	/* Read Data and Bit Flip Register 0 */
#define MC47_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0063fa2u)	/* Read Data and Bit Flip Register 1 */
#define MC47_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0063fb4u)	/* Read Data and Bit Flip Register 10 */
#define MC47_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0063fb6u)	/* Read Data and Bit Flip Register 11 */
#define MC47_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0063fb8u)	/* Read Data and Bit Flip Register 12 */
#define MC47_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0063fbau)	/* Read Data and Bit Flip Register 13 */
#define MC47_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0063fbcu)	/* Read Data and Bit Flip Register 14 */
#define MC47_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0063fbeu)	/* Read Data and Bit Flip Register 15 */
#define MC47_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0063fc0u)	/* Read Data and Bit Flip Register 16 */
#define MC47_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0063fc2u)	/* Read Data and Bit Flip Register 17 */
#define MC47_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0063fc4u)	/* Read Data and Bit Flip Register 18 */
#define MC47_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0063fc6u)	/* Read Data and Bit Flip Register 19 */
#define MC47_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0063fa4u)	/* Read Data and Bit Flip Register 2 */
#define MC47_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0063fc8u)	/* Read Data and Bit Flip Register 20 */
#define MC47_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0063fcau)	/* Read Data and Bit Flip Register 21 */
#define MC47_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0063fccu)	/* Read Data and Bit Flip Register 22 */
#define MC47_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0063fceu)	/* Read Data and Bit Flip Register 23 */
#define MC47_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0063fd0u)	/* Read Data and Bit Flip Register 24 */
#define MC47_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0063fd2u)	/* Read Data and Bit Flip Register 25 */
#define MC47_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0063fd4u)	/* Read Data and Bit Flip Register 26 */
#define MC47_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0063fd6u)	/* Read Data and Bit Flip Register 27 */
#define MC47_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0063fd8u)	/* Read Data and Bit Flip Register 28 */
#define MC47_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0063fdau)	/* Read Data and Bit Flip Register 29 */
#define MC47_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0063fa6u)	/* Read Data and Bit Flip Register 3 */
#define MC47_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0063fdcu)	/* Read Data and Bit Flip Register 30 */
#define MC47_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0063fdeu)	/* Read Data and Bit Flip Register 31 */
#define MC47_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0063fe0u)	/* Read Data and Bit Flip Register 32 */
#define MC47_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0063fe2u)	/* Read Data and Bit Flip Register 33 */
#define MC47_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0063fe4u)	/* Read Data and Bit Flip Register 34 */
#define MC47_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0063fe6u)	/* Read Data and Bit Flip Register 35 */
#define MC47_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0063fe8u)	/* Read Data and Bit Flip Register 36 */
#define MC47_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0063feau)	/* Read Data and Bit Flip Register 37 */
#define MC47_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0063fecu)	/* Read Data and Bit Flip Register 38 */
#define MC47_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0063feeu)	/* Read Data and Bit Flip Register 39 */
#define MC47_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0063fa8u)	/* Read Data and Bit Flip Register 4 */
#define MC47_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0063faau)	/* Read Data and Bit Flip Register 5 */
#define MC47_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0063facu)	/* Read Data and Bit Flip Register 6 */
#define MC47_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0063faeu)	/* Read Data and Bit Flip Register 7 */
#define MC47_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0063fb0u)	/* Read Data and Bit Flip Register 8 */
#define MC47_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0063fb2u)	/* Read Data and Bit Flip Register 9 */
#define MC48_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00640a0u)	/* Read Data and Bit Flip Register 0 */
#define MC48_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00640a2u)	/* Read Data and Bit Flip Register 1 */
#define MC48_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00640b4u)	/* Read Data and Bit Flip Register 10 */
#define MC48_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00640b6u)	/* Read Data and Bit Flip Register 11 */
#define MC48_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00640b8u)	/* Read Data and Bit Flip Register 12 */
#define MC48_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00640bau)	/* Read Data and Bit Flip Register 13 */
#define MC48_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00640bcu)	/* Read Data and Bit Flip Register 14 */
#define MC48_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00640beu)	/* Read Data and Bit Flip Register 15 */
#define MC48_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00640c0u)	/* Read Data and Bit Flip Register 16 */
#define MC48_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00640c2u)	/* Read Data and Bit Flip Register 17 */
#define MC48_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00640c4u)	/* Read Data and Bit Flip Register 18 */
#define MC48_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00640c6u)	/* Read Data and Bit Flip Register 19 */
#define MC48_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00640a4u)	/* Read Data and Bit Flip Register 2 */
#define MC48_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00640c8u)	/* Read Data and Bit Flip Register 20 */
#define MC48_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00640cau)	/* Read Data and Bit Flip Register 21 */
#define MC48_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00640ccu)	/* Read Data and Bit Flip Register 22 */
#define MC48_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00640ceu)	/* Read Data and Bit Flip Register 23 */
#define MC48_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00640d0u)	/* Read Data and Bit Flip Register 24 */
#define MC48_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00640d2u)	/* Read Data and Bit Flip Register 25 */
#define MC48_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00640d4u)	/* Read Data and Bit Flip Register 26 */
#define MC48_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00640d6u)	/* Read Data and Bit Flip Register 27 */
#define MC48_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00640d8u)	/* Read Data and Bit Flip Register 28 */
#define MC48_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00640dau)	/* Read Data and Bit Flip Register 29 */
#define MC48_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00640a6u)	/* Read Data and Bit Flip Register 3 */
#define MC48_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00640dcu)	/* Read Data and Bit Flip Register 30 */
#define MC48_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00640deu)	/* Read Data and Bit Flip Register 31 */
#define MC48_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00640e0u)	/* Read Data and Bit Flip Register 32 */
#define MC48_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00640e2u)	/* Read Data and Bit Flip Register 33 */
#define MC48_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00640e4u)	/* Read Data and Bit Flip Register 34 */
#define MC48_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00640e6u)	/* Read Data and Bit Flip Register 35 */
#define MC48_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00640e8u)	/* Read Data and Bit Flip Register 36 */
#define MC48_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00640eau)	/* Read Data and Bit Flip Register 37 */
#define MC48_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00640ecu)	/* Read Data and Bit Flip Register 38 */
#define MC48_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00640eeu)	/* Read Data and Bit Flip Register 39 */
#define MC48_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00640a8u)	/* Read Data and Bit Flip Register 4 */
#define MC48_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00640aau)	/* Read Data and Bit Flip Register 5 */
#define MC48_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00640acu)	/* Read Data and Bit Flip Register 6 */
#define MC48_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00640aeu)	/* Read Data and Bit Flip Register 7 */
#define MC48_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00640b0u)	/* Read Data and Bit Flip Register 8 */
#define MC48_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00640b2u)	/* Read Data and Bit Flip Register 9 */
#define MC49_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00641a0u)	/* Read Data and Bit Flip Register 0 */
#define MC49_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00641a2u)	/* Read Data and Bit Flip Register 1 */
#define MC49_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00641b4u)	/* Read Data and Bit Flip Register 10 */
#define MC49_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00641b6u)	/* Read Data and Bit Flip Register 11 */
#define MC49_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00641b8u)	/* Read Data and Bit Flip Register 12 */
#define MC49_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00641bau)	/* Read Data and Bit Flip Register 13 */
#define MC49_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00641bcu)	/* Read Data and Bit Flip Register 14 */
#define MC49_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00641beu)	/* Read Data and Bit Flip Register 15 */
#define MC49_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00641c0u)	/* Read Data and Bit Flip Register 16 */
#define MC49_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00641c2u)	/* Read Data and Bit Flip Register 17 */
#define MC49_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00641c4u)	/* Read Data and Bit Flip Register 18 */
#define MC49_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00641c6u)	/* Read Data and Bit Flip Register 19 */
#define MC49_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00641a4u)	/* Read Data and Bit Flip Register 2 */
#define MC49_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00641c8u)	/* Read Data and Bit Flip Register 20 */
#define MC49_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00641cau)	/* Read Data and Bit Flip Register 21 */
#define MC49_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00641ccu)	/* Read Data and Bit Flip Register 22 */
#define MC49_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00641ceu)	/* Read Data and Bit Flip Register 23 */
#define MC49_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00641d0u)	/* Read Data and Bit Flip Register 24 */
#define MC49_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00641d2u)	/* Read Data and Bit Flip Register 25 */
#define MC49_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00641d4u)	/* Read Data and Bit Flip Register 26 */
#define MC49_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00641d6u)	/* Read Data and Bit Flip Register 27 */
#define MC49_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00641d8u)	/* Read Data and Bit Flip Register 28 */
#define MC49_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00641dau)	/* Read Data and Bit Flip Register 29 */
#define MC49_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00641a6u)	/* Read Data and Bit Flip Register 3 */
#define MC49_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00641dcu)	/* Read Data and Bit Flip Register 30 */
#define MC49_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00641deu)	/* Read Data and Bit Flip Register 31 */
#define MC49_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00641e0u)	/* Read Data and Bit Flip Register 32 */
#define MC49_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00641e2u)	/* Read Data and Bit Flip Register 33 */
#define MC49_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00641e4u)	/* Read Data and Bit Flip Register 34 */
#define MC49_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00641e6u)	/* Read Data and Bit Flip Register 35 */
#define MC49_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00641e8u)	/* Read Data and Bit Flip Register 36 */
#define MC49_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00641eau)	/* Read Data and Bit Flip Register 37 */
#define MC49_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00641ecu)	/* Read Data and Bit Flip Register 38 */
#define MC49_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00641eeu)	/* Read Data and Bit Flip Register 39 */
#define MC49_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00641a8u)	/* Read Data and Bit Flip Register 4 */
#define MC49_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00641aau)	/* Read Data and Bit Flip Register 5 */
#define MC49_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00641acu)	/* Read Data and Bit Flip Register 6 */
#define MC49_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00641aeu)	/* Read Data and Bit Flip Register 7 */
#define MC49_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00641b0u)	/* Read Data and Bit Flip Register 8 */
#define MC49_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00641b2u)	/* Read Data and Bit Flip Register 9 */
#define MC4_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00614a0u)	/* Read Data and Bit Flip Register 0 */
#define MC4_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00614a2u)	/* Read Data and Bit Flip Register 1 */
#define MC4_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00614b4u)	/* Read Data and Bit Flip Register 10 */
#define MC4_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00614b6u)	/* Read Data and Bit Flip Register 11 */
#define MC4_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00614b8u)	/* Read Data and Bit Flip Register 12 */
#define MC4_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00614bau)	/* Read Data and Bit Flip Register 13 */
#define MC4_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00614bcu)	/* Read Data and Bit Flip Register 14 */
#define MC4_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00614beu)	/* Read Data and Bit Flip Register 15 */
#define MC4_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00614c0u)	/* Read Data and Bit Flip Register 16 */
#define MC4_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00614c2u)	/* Read Data and Bit Flip Register 17 */
#define MC4_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00614c4u)	/* Read Data and Bit Flip Register 18 */
#define MC4_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00614c6u)	/* Read Data and Bit Flip Register 19 */
#define MC4_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00614a4u)	/* Read Data and Bit Flip Register 2 */
#define MC4_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00614c8u)	/* Read Data and Bit Flip Register 20 */
#define MC4_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00614cau)	/* Read Data and Bit Flip Register 21 */
#define MC4_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00614ccu)	/* Read Data and Bit Flip Register 22 */
#define MC4_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00614ceu)	/* Read Data and Bit Flip Register 23 */
#define MC4_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00614d0u)	/* Read Data and Bit Flip Register 24 */
#define MC4_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00614d2u)	/* Read Data and Bit Flip Register 25 */
#define MC4_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00614d4u)	/* Read Data and Bit Flip Register 26 */
#define MC4_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00614d6u)	/* Read Data and Bit Flip Register 27 */
#define MC4_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00614d8u)	/* Read Data and Bit Flip Register 28 */
#define MC4_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00614dau)	/* Read Data and Bit Flip Register 29 */
#define MC4_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00614a6u)	/* Read Data and Bit Flip Register 3 */
#define MC4_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00614dcu)	/* Read Data and Bit Flip Register 30 */
#define MC4_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00614deu)	/* Read Data and Bit Flip Register 31 */
#define MC4_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00614e0u)	/* Read Data and Bit Flip Register 32 */
#define MC4_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00614e2u)	/* Read Data and Bit Flip Register 33 */
#define MC4_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00614e4u)	/* Read Data and Bit Flip Register 34 */
#define MC4_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00614e6u)	/* Read Data and Bit Flip Register 35 */
#define MC4_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00614e8u)	/* Read Data and Bit Flip Register 36 */
#define MC4_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00614eau)	/* Read Data and Bit Flip Register 37 */
#define MC4_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00614ecu)	/* Read Data and Bit Flip Register 38 */
#define MC4_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00614eeu)	/* Read Data and Bit Flip Register 39 */
#define MC4_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00614a8u)	/* Read Data and Bit Flip Register 4 */
#define MC4_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00614aau)	/* Read Data and Bit Flip Register 5 */
#define MC4_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00614acu)	/* Read Data and Bit Flip Register 6 */
#define MC4_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00614aeu)	/* Read Data and Bit Flip Register 7 */
#define MC4_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00614b0u)	/* Read Data and Bit Flip Register 8 */
#define MC4_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00614b2u)	/* Read Data and Bit Flip Register 9 */
#define MC50_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00642a0u)	/* Read Data and Bit Flip Register 0 */
#define MC50_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00642a2u)	/* Read Data and Bit Flip Register 1 */
#define MC50_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00642b4u)	/* Read Data and Bit Flip Register 10 */
#define MC50_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00642b6u)	/* Read Data and Bit Flip Register 11 */
#define MC50_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00642b8u)	/* Read Data and Bit Flip Register 12 */
#define MC50_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00642bau)	/* Read Data and Bit Flip Register 13 */
#define MC50_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00642bcu)	/* Read Data and Bit Flip Register 14 */
#define MC50_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00642beu)	/* Read Data and Bit Flip Register 15 */
#define MC50_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00642c0u)	/* Read Data and Bit Flip Register 16 */
#define MC50_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00642c2u)	/* Read Data and Bit Flip Register 17 */
#define MC50_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00642c4u)	/* Read Data and Bit Flip Register 18 */
#define MC50_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00642c6u)	/* Read Data and Bit Flip Register 19 */
#define MC50_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00642a4u)	/* Read Data and Bit Flip Register 2 */
#define MC50_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00642c8u)	/* Read Data and Bit Flip Register 20 */
#define MC50_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00642cau)	/* Read Data and Bit Flip Register 21 */
#define MC50_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00642ccu)	/* Read Data and Bit Flip Register 22 */
#define MC50_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00642ceu)	/* Read Data and Bit Flip Register 23 */
#define MC50_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00642d0u)	/* Read Data and Bit Flip Register 24 */
#define MC50_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00642d2u)	/* Read Data and Bit Flip Register 25 */
#define MC50_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00642d4u)	/* Read Data and Bit Flip Register 26 */
#define MC50_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00642d6u)	/* Read Data and Bit Flip Register 27 */
#define MC50_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00642d8u)	/* Read Data and Bit Flip Register 28 */
#define MC50_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00642dau)	/* Read Data and Bit Flip Register 29 */
#define MC50_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00642a6u)	/* Read Data and Bit Flip Register 3 */
#define MC50_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00642dcu)	/* Read Data and Bit Flip Register 30 */
#define MC50_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00642deu)	/* Read Data and Bit Flip Register 31 */
#define MC50_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00642e0u)	/* Read Data and Bit Flip Register 32 */
#define MC50_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00642e2u)	/* Read Data and Bit Flip Register 33 */
#define MC50_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00642e4u)	/* Read Data and Bit Flip Register 34 */
#define MC50_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00642e6u)	/* Read Data and Bit Flip Register 35 */
#define MC50_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00642e8u)	/* Read Data and Bit Flip Register 36 */
#define MC50_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00642eau)	/* Read Data and Bit Flip Register 37 */
#define MC50_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00642ecu)	/* Read Data and Bit Flip Register 38 */
#define MC50_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00642eeu)	/* Read Data and Bit Flip Register 39 */
#define MC50_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00642a8u)	/* Read Data and Bit Flip Register 4 */
#define MC50_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00642aau)	/* Read Data and Bit Flip Register 5 */
#define MC50_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00642acu)	/* Read Data and Bit Flip Register 6 */
#define MC50_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00642aeu)	/* Read Data and Bit Flip Register 7 */
#define MC50_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00642b0u)	/* Read Data and Bit Flip Register 8 */
#define MC50_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00642b2u)	/* Read Data and Bit Flip Register 9 */
#define MC51_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00643a0u)	/* Read Data and Bit Flip Register 0 */
#define MC51_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00643a2u)	/* Read Data and Bit Flip Register 1 */
#define MC51_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00643b4u)	/* Read Data and Bit Flip Register 10 */
#define MC51_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00643b6u)	/* Read Data and Bit Flip Register 11 */
#define MC51_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00643b8u)	/* Read Data and Bit Flip Register 12 */
#define MC51_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00643bau)	/* Read Data and Bit Flip Register 13 */
#define MC51_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00643bcu)	/* Read Data and Bit Flip Register 14 */
#define MC51_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00643beu)	/* Read Data and Bit Flip Register 15 */
#define MC51_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00643c0u)	/* Read Data and Bit Flip Register 16 */
#define MC51_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00643c2u)	/* Read Data and Bit Flip Register 17 */
#define MC51_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00643c4u)	/* Read Data and Bit Flip Register 18 */
#define MC51_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00643c6u)	/* Read Data and Bit Flip Register 19 */
#define MC51_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00643a4u)	/* Read Data and Bit Flip Register 2 */
#define MC51_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00643c8u)	/* Read Data and Bit Flip Register 20 */
#define MC51_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00643cau)	/* Read Data and Bit Flip Register 21 */
#define MC51_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00643ccu)	/* Read Data and Bit Flip Register 22 */
#define MC51_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00643ceu)	/* Read Data and Bit Flip Register 23 */
#define MC51_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00643d0u)	/* Read Data and Bit Flip Register 24 */
#define MC51_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00643d2u)	/* Read Data and Bit Flip Register 25 */
#define MC51_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00643d4u)	/* Read Data and Bit Flip Register 26 */
#define MC51_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00643d6u)	/* Read Data and Bit Flip Register 27 */
#define MC51_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00643d8u)	/* Read Data and Bit Flip Register 28 */
#define MC51_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00643dau)	/* Read Data and Bit Flip Register 29 */
#define MC51_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00643a6u)	/* Read Data and Bit Flip Register 3 */
#define MC51_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00643dcu)	/* Read Data and Bit Flip Register 30 */
#define MC51_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00643deu)	/* Read Data and Bit Flip Register 31 */
#define MC51_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00643e0u)	/* Read Data and Bit Flip Register 32 */
#define MC51_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00643e2u)	/* Read Data and Bit Flip Register 33 */
#define MC51_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00643e4u)	/* Read Data and Bit Flip Register 34 */
#define MC51_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00643e6u)	/* Read Data and Bit Flip Register 35 */
#define MC51_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00643e8u)	/* Read Data and Bit Flip Register 36 */
#define MC51_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00643eau)	/* Read Data and Bit Flip Register 37 */
#define MC51_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00643ecu)	/* Read Data and Bit Flip Register 38 */
#define MC51_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00643eeu)	/* Read Data and Bit Flip Register 39 */
#define MC51_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00643a8u)	/* Read Data and Bit Flip Register 4 */
#define MC51_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00643aau)	/* Read Data and Bit Flip Register 5 */
#define MC51_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00643acu)	/* Read Data and Bit Flip Register 6 */
#define MC51_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00643aeu)	/* Read Data and Bit Flip Register 7 */
#define MC51_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00643b0u)	/* Read Data and Bit Flip Register 8 */
#define MC51_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00643b2u)	/* Read Data and Bit Flip Register 9 */
#define MC52_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00644a0u)	/* Read Data and Bit Flip Register 0 */
#define MC52_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00644a2u)	/* Read Data and Bit Flip Register 1 */
#define MC52_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00644b4u)	/* Read Data and Bit Flip Register 10 */
#define MC52_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00644b6u)	/* Read Data and Bit Flip Register 11 */
#define MC52_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00644b8u)	/* Read Data and Bit Flip Register 12 */
#define MC52_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00644bau)	/* Read Data and Bit Flip Register 13 */
#define MC52_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00644bcu)	/* Read Data and Bit Flip Register 14 */
#define MC52_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00644beu)	/* Read Data and Bit Flip Register 15 */
#define MC52_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00644c0u)	/* Read Data and Bit Flip Register 16 */
#define MC52_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00644c2u)	/* Read Data and Bit Flip Register 17 */
#define MC52_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00644c4u)	/* Read Data and Bit Flip Register 18 */
#define MC52_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00644c6u)	/* Read Data and Bit Flip Register 19 */
#define MC52_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00644a4u)	/* Read Data and Bit Flip Register 2 */
#define MC52_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00644c8u)	/* Read Data and Bit Flip Register 20 */
#define MC52_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00644cau)	/* Read Data and Bit Flip Register 21 */
#define MC52_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00644ccu)	/* Read Data and Bit Flip Register 22 */
#define MC52_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00644ceu)	/* Read Data and Bit Flip Register 23 */
#define MC52_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00644d0u)	/* Read Data and Bit Flip Register 24 */
#define MC52_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00644d2u)	/* Read Data and Bit Flip Register 25 */
#define MC52_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00644d4u)	/* Read Data and Bit Flip Register 26 */
#define MC52_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00644d6u)	/* Read Data and Bit Flip Register 27 */
#define MC52_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00644d8u)	/* Read Data and Bit Flip Register 28 */
#define MC52_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00644dau)	/* Read Data and Bit Flip Register 29 */
#define MC52_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00644a6u)	/* Read Data and Bit Flip Register 3 */
#define MC52_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00644dcu)	/* Read Data and Bit Flip Register 30 */
#define MC52_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00644deu)	/* Read Data and Bit Flip Register 31 */
#define MC52_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00644e0u)	/* Read Data and Bit Flip Register 32 */
#define MC52_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00644e2u)	/* Read Data and Bit Flip Register 33 */
#define MC52_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00644e4u)	/* Read Data and Bit Flip Register 34 */
#define MC52_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00644e6u)	/* Read Data and Bit Flip Register 35 */
#define MC52_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00644e8u)	/* Read Data and Bit Flip Register 36 */
#define MC52_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00644eau)	/* Read Data and Bit Flip Register 37 */
#define MC52_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00644ecu)	/* Read Data and Bit Flip Register 38 */
#define MC52_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00644eeu)	/* Read Data and Bit Flip Register 39 */
#define MC52_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00644a8u)	/* Read Data and Bit Flip Register 4 */
#define MC52_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00644aau)	/* Read Data and Bit Flip Register 5 */
#define MC52_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00644acu)	/* Read Data and Bit Flip Register 6 */
#define MC52_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00644aeu)	/* Read Data and Bit Flip Register 7 */
#define MC52_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00644b0u)	/* Read Data and Bit Flip Register 8 */
#define MC52_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00644b2u)	/* Read Data and Bit Flip Register 9 */
#define MC53_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00645a0u)	/* Read Data and Bit Flip Register 0 */
#define MC53_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00645a2u)	/* Read Data and Bit Flip Register 1 */
#define MC53_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00645b4u)	/* Read Data and Bit Flip Register 10 */
#define MC53_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00645b6u)	/* Read Data and Bit Flip Register 11 */
#define MC53_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00645b8u)	/* Read Data and Bit Flip Register 12 */
#define MC53_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00645bau)	/* Read Data and Bit Flip Register 13 */
#define MC53_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00645bcu)	/* Read Data and Bit Flip Register 14 */
#define MC53_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00645beu)	/* Read Data and Bit Flip Register 15 */
#define MC53_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00645c0u)	/* Read Data and Bit Flip Register 16 */
#define MC53_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00645c2u)	/* Read Data and Bit Flip Register 17 */
#define MC53_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00645c4u)	/* Read Data and Bit Flip Register 18 */
#define MC53_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00645c6u)	/* Read Data and Bit Flip Register 19 */
#define MC53_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00645a4u)	/* Read Data and Bit Flip Register 2 */
#define MC53_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00645c8u)	/* Read Data and Bit Flip Register 20 */
#define MC53_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00645cau)	/* Read Data and Bit Flip Register 21 */
#define MC53_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00645ccu)	/* Read Data and Bit Flip Register 22 */
#define MC53_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00645ceu)	/* Read Data and Bit Flip Register 23 */
#define MC53_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00645d0u)	/* Read Data and Bit Flip Register 24 */
#define MC53_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00645d2u)	/* Read Data and Bit Flip Register 25 */
#define MC53_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00645d4u)	/* Read Data and Bit Flip Register 26 */
#define MC53_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00645d6u)	/* Read Data and Bit Flip Register 27 */
#define MC53_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00645d8u)	/* Read Data and Bit Flip Register 28 */
#define MC53_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00645dau)	/* Read Data and Bit Flip Register 29 */
#define MC53_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00645a6u)	/* Read Data and Bit Flip Register 3 */
#define MC53_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00645dcu)	/* Read Data and Bit Flip Register 30 */
#define MC53_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00645deu)	/* Read Data and Bit Flip Register 31 */
#define MC53_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00645e0u)	/* Read Data and Bit Flip Register 32 */
#define MC53_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00645e2u)	/* Read Data and Bit Flip Register 33 */
#define MC53_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00645e4u)	/* Read Data and Bit Flip Register 34 */
#define MC53_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00645e6u)	/* Read Data and Bit Flip Register 35 */
#define MC53_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00645e8u)	/* Read Data and Bit Flip Register 36 */
#define MC53_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00645eau)	/* Read Data and Bit Flip Register 37 */
#define MC53_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00645ecu)	/* Read Data and Bit Flip Register 38 */
#define MC53_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00645eeu)	/* Read Data and Bit Flip Register 39 */
#define MC53_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00645a8u)	/* Read Data and Bit Flip Register 4 */
#define MC53_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00645aau)	/* Read Data and Bit Flip Register 5 */
#define MC53_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00645acu)	/* Read Data and Bit Flip Register 6 */
#define MC53_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00645aeu)	/* Read Data and Bit Flip Register 7 */
#define MC53_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00645b0u)	/* Read Data and Bit Flip Register 8 */
#define MC53_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00645b2u)	/* Read Data and Bit Flip Register 9 */
#define MC54_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00646a0u)	/* Read Data and Bit Flip Register 0 */
#define MC54_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00646a2u)	/* Read Data and Bit Flip Register 1 */
#define MC54_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00646b4u)	/* Read Data and Bit Flip Register 10 */
#define MC54_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00646b6u)	/* Read Data and Bit Flip Register 11 */
#define MC54_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00646b8u)	/* Read Data and Bit Flip Register 12 */
#define MC54_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00646bau)	/* Read Data and Bit Flip Register 13 */
#define MC54_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00646bcu)	/* Read Data and Bit Flip Register 14 */
#define MC54_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00646beu)	/* Read Data and Bit Flip Register 15 */
#define MC54_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00646c0u)	/* Read Data and Bit Flip Register 16 */
#define MC54_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00646c2u)	/* Read Data and Bit Flip Register 17 */
#define MC54_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00646c4u)	/* Read Data and Bit Flip Register 18 */
#define MC54_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00646c6u)	/* Read Data and Bit Flip Register 19 */
#define MC54_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00646a4u)	/* Read Data and Bit Flip Register 2 */
#define MC54_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00646c8u)	/* Read Data and Bit Flip Register 20 */
#define MC54_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00646cau)	/* Read Data and Bit Flip Register 21 */
#define MC54_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00646ccu)	/* Read Data and Bit Flip Register 22 */
#define MC54_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00646ceu)	/* Read Data and Bit Flip Register 23 */
#define MC54_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00646d0u)	/* Read Data and Bit Flip Register 24 */
#define MC54_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00646d2u)	/* Read Data and Bit Flip Register 25 */
#define MC54_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00646d4u)	/* Read Data and Bit Flip Register 26 */
#define MC54_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00646d6u)	/* Read Data and Bit Flip Register 27 */
#define MC54_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00646d8u)	/* Read Data and Bit Flip Register 28 */
#define MC54_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00646dau)	/* Read Data and Bit Flip Register 29 */
#define MC54_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00646a6u)	/* Read Data and Bit Flip Register 3 */
#define MC54_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00646dcu)	/* Read Data and Bit Flip Register 30 */
#define MC54_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00646deu)	/* Read Data and Bit Flip Register 31 */
#define MC54_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00646e0u)	/* Read Data and Bit Flip Register 32 */
#define MC54_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00646e2u)	/* Read Data and Bit Flip Register 33 */
#define MC54_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00646e4u)	/* Read Data and Bit Flip Register 34 */
#define MC54_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00646e6u)	/* Read Data and Bit Flip Register 35 */
#define MC54_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00646e8u)	/* Read Data and Bit Flip Register 36 */
#define MC54_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00646eau)	/* Read Data and Bit Flip Register 37 */
#define MC54_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00646ecu)	/* Read Data and Bit Flip Register 38 */
#define MC54_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00646eeu)	/* Read Data and Bit Flip Register 39 */
#define MC54_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00646a8u)	/* Read Data and Bit Flip Register 4 */
#define MC54_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00646aau)	/* Read Data and Bit Flip Register 5 */
#define MC54_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00646acu)	/* Read Data and Bit Flip Register 6 */
#define MC54_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00646aeu)	/* Read Data and Bit Flip Register 7 */
#define MC54_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00646b0u)	/* Read Data and Bit Flip Register 8 */
#define MC54_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00646b2u)	/* Read Data and Bit Flip Register 9 */
#define MC55_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00647a0u)	/* Read Data and Bit Flip Register 0 */
#define MC55_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00647a2u)	/* Read Data and Bit Flip Register 1 */
#define MC55_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00647b4u)	/* Read Data and Bit Flip Register 10 */
#define MC55_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00647b6u)	/* Read Data and Bit Flip Register 11 */
#define MC55_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00647b8u)	/* Read Data and Bit Flip Register 12 */
#define MC55_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00647bau)	/* Read Data and Bit Flip Register 13 */
#define MC55_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00647bcu)	/* Read Data and Bit Flip Register 14 */
#define MC55_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00647beu)	/* Read Data and Bit Flip Register 15 */
#define MC55_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00647c0u)	/* Read Data and Bit Flip Register 16 */
#define MC55_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00647c2u)	/* Read Data and Bit Flip Register 17 */
#define MC55_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00647c4u)	/* Read Data and Bit Flip Register 18 */
#define MC55_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00647c6u)	/* Read Data and Bit Flip Register 19 */
#define MC55_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00647a4u)	/* Read Data and Bit Flip Register 2 */
#define MC55_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00647c8u)	/* Read Data and Bit Flip Register 20 */
#define MC55_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00647cau)	/* Read Data and Bit Flip Register 21 */
#define MC55_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00647ccu)	/* Read Data and Bit Flip Register 22 */
#define MC55_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00647ceu)	/* Read Data and Bit Flip Register 23 */
#define MC55_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00647d0u)	/* Read Data and Bit Flip Register 24 */
#define MC55_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00647d2u)	/* Read Data and Bit Flip Register 25 */
#define MC55_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00647d4u)	/* Read Data and Bit Flip Register 26 */
#define MC55_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00647d6u)	/* Read Data and Bit Flip Register 27 */
#define MC55_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00647d8u)	/* Read Data and Bit Flip Register 28 */
#define MC55_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00647dau)	/* Read Data and Bit Flip Register 29 */
#define MC55_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00647a6u)	/* Read Data and Bit Flip Register 3 */
#define MC55_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00647dcu)	/* Read Data and Bit Flip Register 30 */
#define MC55_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00647deu)	/* Read Data and Bit Flip Register 31 */
#define MC55_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00647e0u)	/* Read Data and Bit Flip Register 32 */
#define MC55_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00647e2u)	/* Read Data and Bit Flip Register 33 */
#define MC55_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00647e4u)	/* Read Data and Bit Flip Register 34 */
#define MC55_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00647e6u)	/* Read Data and Bit Flip Register 35 */
#define MC55_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00647e8u)	/* Read Data and Bit Flip Register 36 */
#define MC55_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00647eau)	/* Read Data and Bit Flip Register 37 */
#define MC55_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00647ecu)	/* Read Data and Bit Flip Register 38 */
#define MC55_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00647eeu)	/* Read Data and Bit Flip Register 39 */
#define MC55_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00647a8u)	/* Read Data and Bit Flip Register 4 */
#define MC55_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00647aau)	/* Read Data and Bit Flip Register 5 */
#define MC55_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00647acu)	/* Read Data and Bit Flip Register 6 */
#define MC55_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00647aeu)	/* Read Data and Bit Flip Register 7 */
#define MC55_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00647b0u)	/* Read Data and Bit Flip Register 8 */
#define MC55_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00647b2u)	/* Read Data and Bit Flip Register 9 */
#define MC56_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00648a0u)	/* Read Data and Bit Flip Register 0 */
#define MC56_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00648a2u)	/* Read Data and Bit Flip Register 1 */
#define MC56_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00648b4u)	/* Read Data and Bit Flip Register 10 */
#define MC56_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00648b6u)	/* Read Data and Bit Flip Register 11 */
#define MC56_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00648b8u)	/* Read Data and Bit Flip Register 12 */
#define MC56_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00648bau)	/* Read Data and Bit Flip Register 13 */
#define MC56_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00648bcu)	/* Read Data and Bit Flip Register 14 */
#define MC56_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00648beu)	/* Read Data and Bit Flip Register 15 */
#define MC56_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00648c0u)	/* Read Data and Bit Flip Register 16 */
#define MC56_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00648c2u)	/* Read Data and Bit Flip Register 17 */
#define MC56_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00648c4u)	/* Read Data and Bit Flip Register 18 */
#define MC56_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00648c6u)	/* Read Data and Bit Flip Register 19 */
#define MC56_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00648a4u)	/* Read Data and Bit Flip Register 2 */
#define MC56_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00648c8u)	/* Read Data and Bit Flip Register 20 */
#define MC56_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00648cau)	/* Read Data and Bit Flip Register 21 */
#define MC56_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00648ccu)	/* Read Data and Bit Flip Register 22 */
#define MC56_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00648ceu)	/* Read Data and Bit Flip Register 23 */
#define MC56_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00648d0u)	/* Read Data and Bit Flip Register 24 */
#define MC56_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00648d2u)	/* Read Data and Bit Flip Register 25 */
#define MC56_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00648d4u)	/* Read Data and Bit Flip Register 26 */
#define MC56_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00648d6u)	/* Read Data and Bit Flip Register 27 */
#define MC56_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00648d8u)	/* Read Data and Bit Flip Register 28 */
#define MC56_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00648dau)	/* Read Data and Bit Flip Register 29 */
#define MC56_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00648a6u)	/* Read Data and Bit Flip Register 3 */
#define MC56_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00648dcu)	/* Read Data and Bit Flip Register 30 */
#define MC56_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00648deu)	/* Read Data and Bit Flip Register 31 */
#define MC56_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00648e0u)	/* Read Data and Bit Flip Register 32 */
#define MC56_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00648e2u)	/* Read Data and Bit Flip Register 33 */
#define MC56_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00648e4u)	/* Read Data and Bit Flip Register 34 */
#define MC56_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00648e6u)	/* Read Data and Bit Flip Register 35 */
#define MC56_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00648e8u)	/* Read Data and Bit Flip Register 36 */
#define MC56_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00648eau)	/* Read Data and Bit Flip Register 37 */
#define MC56_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00648ecu)	/* Read Data and Bit Flip Register 38 */
#define MC56_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00648eeu)	/* Read Data and Bit Flip Register 39 */
#define MC56_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00648a8u)	/* Read Data and Bit Flip Register 4 */
#define MC56_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00648aau)	/* Read Data and Bit Flip Register 5 */
#define MC56_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00648acu)	/* Read Data and Bit Flip Register 6 */
#define MC56_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00648aeu)	/* Read Data and Bit Flip Register 7 */
#define MC56_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00648b0u)	/* Read Data and Bit Flip Register 8 */
#define MC56_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00648b2u)	/* Read Data and Bit Flip Register 9 */
#define MC57_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00649a0u)	/* Read Data and Bit Flip Register 0 */
#define MC57_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00649a2u)	/* Read Data and Bit Flip Register 1 */
#define MC57_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00649b4u)	/* Read Data and Bit Flip Register 10 */
#define MC57_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00649b6u)	/* Read Data and Bit Flip Register 11 */
#define MC57_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00649b8u)	/* Read Data and Bit Flip Register 12 */
#define MC57_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00649bau)	/* Read Data and Bit Flip Register 13 */
#define MC57_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00649bcu)	/* Read Data and Bit Flip Register 14 */
#define MC57_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00649beu)	/* Read Data and Bit Flip Register 15 */
#define MC57_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00649c0u)	/* Read Data and Bit Flip Register 16 */
#define MC57_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00649c2u)	/* Read Data and Bit Flip Register 17 */
#define MC57_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00649c4u)	/* Read Data and Bit Flip Register 18 */
#define MC57_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00649c6u)	/* Read Data and Bit Flip Register 19 */
#define MC57_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00649a4u)	/* Read Data and Bit Flip Register 2 */
#define MC57_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00649c8u)	/* Read Data and Bit Flip Register 20 */
#define MC57_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00649cau)	/* Read Data and Bit Flip Register 21 */
#define MC57_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00649ccu)	/* Read Data and Bit Flip Register 22 */
#define MC57_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00649ceu)	/* Read Data and Bit Flip Register 23 */
#define MC57_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00649d0u)	/* Read Data and Bit Flip Register 24 */
#define MC57_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00649d2u)	/* Read Data and Bit Flip Register 25 */
#define MC57_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00649d4u)	/* Read Data and Bit Flip Register 26 */
#define MC57_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00649d6u)	/* Read Data and Bit Flip Register 27 */
#define MC57_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00649d8u)	/* Read Data and Bit Flip Register 28 */
#define MC57_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00649dau)	/* Read Data and Bit Flip Register 29 */
#define MC57_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00649a6u)	/* Read Data and Bit Flip Register 3 */
#define MC57_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00649dcu)	/* Read Data and Bit Flip Register 30 */
#define MC57_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00649deu)	/* Read Data and Bit Flip Register 31 */
#define MC57_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00649e0u)	/* Read Data and Bit Flip Register 32 */
#define MC57_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00649e2u)	/* Read Data and Bit Flip Register 33 */
#define MC57_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00649e4u)	/* Read Data and Bit Flip Register 34 */
#define MC57_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00649e6u)	/* Read Data and Bit Flip Register 35 */
#define MC57_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00649e8u)	/* Read Data and Bit Flip Register 36 */
#define MC57_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00649eau)	/* Read Data and Bit Flip Register 37 */
#define MC57_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00649ecu)	/* Read Data and Bit Flip Register 38 */
#define MC57_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00649eeu)	/* Read Data and Bit Flip Register 39 */
#define MC57_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00649a8u)	/* Read Data and Bit Flip Register 4 */
#define MC57_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00649aau)	/* Read Data and Bit Flip Register 5 */
#define MC57_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00649acu)	/* Read Data and Bit Flip Register 6 */
#define MC57_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00649aeu)	/* Read Data and Bit Flip Register 7 */
#define MC57_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00649b0u)	/* Read Data and Bit Flip Register 8 */
#define MC57_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00649b2u)	/* Read Data and Bit Flip Register 9 */
#define MC58_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0064aa0u)	/* Read Data and Bit Flip Register 0 */
#define MC58_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0064aa2u)	/* Read Data and Bit Flip Register 1 */
#define MC58_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0064ab4u)	/* Read Data and Bit Flip Register 10 */
#define MC58_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0064ab6u)	/* Read Data and Bit Flip Register 11 */
#define MC58_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0064ab8u)	/* Read Data and Bit Flip Register 12 */
#define MC58_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0064abau)	/* Read Data and Bit Flip Register 13 */
#define MC58_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0064abcu)	/* Read Data and Bit Flip Register 14 */
#define MC58_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0064abeu)	/* Read Data and Bit Flip Register 15 */
#define MC58_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0064ac0u)	/* Read Data and Bit Flip Register 16 */
#define MC58_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0064ac2u)	/* Read Data and Bit Flip Register 17 */
#define MC58_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0064ac4u)	/* Read Data and Bit Flip Register 18 */
#define MC58_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0064ac6u)	/* Read Data and Bit Flip Register 19 */
#define MC58_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0064aa4u)	/* Read Data and Bit Flip Register 2 */
#define MC58_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0064ac8u)	/* Read Data and Bit Flip Register 20 */
#define MC58_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0064acau)	/* Read Data and Bit Flip Register 21 */
#define MC58_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0064accu)	/* Read Data and Bit Flip Register 22 */
#define MC58_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0064aceu)	/* Read Data and Bit Flip Register 23 */
#define MC58_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0064ad0u)	/* Read Data and Bit Flip Register 24 */
#define MC58_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0064ad2u)	/* Read Data and Bit Flip Register 25 */
#define MC58_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0064ad4u)	/* Read Data and Bit Flip Register 26 */
#define MC58_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0064ad6u)	/* Read Data and Bit Flip Register 27 */
#define MC58_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0064ad8u)	/* Read Data and Bit Flip Register 28 */
#define MC58_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0064adau)	/* Read Data and Bit Flip Register 29 */
#define MC58_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0064aa6u)	/* Read Data and Bit Flip Register 3 */
#define MC58_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0064adcu)	/* Read Data and Bit Flip Register 30 */
#define MC58_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0064adeu)	/* Read Data and Bit Flip Register 31 */
#define MC58_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0064ae0u)	/* Read Data and Bit Flip Register 32 */
#define MC58_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0064ae2u)	/* Read Data and Bit Flip Register 33 */
#define MC58_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0064ae4u)	/* Read Data and Bit Flip Register 34 */
#define MC58_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0064ae6u)	/* Read Data and Bit Flip Register 35 */
#define MC58_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0064ae8u)	/* Read Data and Bit Flip Register 36 */
#define MC58_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0064aeau)	/* Read Data and Bit Flip Register 37 */
#define MC58_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0064aecu)	/* Read Data and Bit Flip Register 38 */
#define MC58_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0064aeeu)	/* Read Data and Bit Flip Register 39 */
#define MC58_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0064aa8u)	/* Read Data and Bit Flip Register 4 */
#define MC58_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0064aaau)	/* Read Data and Bit Flip Register 5 */
#define MC58_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0064aacu)	/* Read Data and Bit Flip Register 6 */
#define MC58_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0064aaeu)	/* Read Data and Bit Flip Register 7 */
#define MC58_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0064ab0u)	/* Read Data and Bit Flip Register 8 */
#define MC58_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0064ab2u)	/* Read Data and Bit Flip Register 9 */
#define MC59_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0064ba0u)	/* Read Data and Bit Flip Register 0 */
#define MC59_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0064ba2u)	/* Read Data and Bit Flip Register 1 */
#define MC59_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0064bb4u)	/* Read Data and Bit Flip Register 10 */
#define MC59_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0064bb6u)	/* Read Data and Bit Flip Register 11 */
#define MC59_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0064bb8u)	/* Read Data and Bit Flip Register 12 */
#define MC59_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0064bbau)	/* Read Data and Bit Flip Register 13 */
#define MC59_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0064bbcu)	/* Read Data and Bit Flip Register 14 */
#define MC59_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0064bbeu)	/* Read Data and Bit Flip Register 15 */
#define MC59_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0064bc0u)	/* Read Data and Bit Flip Register 16 */
#define MC59_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0064bc2u)	/* Read Data and Bit Flip Register 17 */
#define MC59_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0064bc4u)	/* Read Data and Bit Flip Register 18 */
#define MC59_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0064bc6u)	/* Read Data and Bit Flip Register 19 */
#define MC59_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0064ba4u)	/* Read Data and Bit Flip Register 2 */
#define MC59_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0064bc8u)	/* Read Data and Bit Flip Register 20 */
#define MC59_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0064bcau)	/* Read Data and Bit Flip Register 21 */
#define MC59_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0064bccu)	/* Read Data and Bit Flip Register 22 */
#define MC59_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0064bceu)	/* Read Data and Bit Flip Register 23 */
#define MC59_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0064bd0u)	/* Read Data and Bit Flip Register 24 */
#define MC59_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0064bd2u)	/* Read Data and Bit Flip Register 25 */
#define MC59_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0064bd4u)	/* Read Data and Bit Flip Register 26 */
#define MC59_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0064bd6u)	/* Read Data and Bit Flip Register 27 */
#define MC59_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0064bd8u)	/* Read Data and Bit Flip Register 28 */
#define MC59_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0064bdau)	/* Read Data and Bit Flip Register 29 */
#define MC59_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0064ba6u)	/* Read Data and Bit Flip Register 3 */
#define MC59_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0064bdcu)	/* Read Data and Bit Flip Register 30 */
#define MC59_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0064bdeu)	/* Read Data and Bit Flip Register 31 */
#define MC59_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0064be0u)	/* Read Data and Bit Flip Register 32 */
#define MC59_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0064be2u)	/* Read Data and Bit Flip Register 33 */
#define MC59_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0064be4u)	/* Read Data and Bit Flip Register 34 */
#define MC59_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0064be6u)	/* Read Data and Bit Flip Register 35 */
#define MC59_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0064be8u)	/* Read Data and Bit Flip Register 36 */
#define MC59_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0064beau)	/* Read Data and Bit Flip Register 37 */
#define MC59_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0064becu)	/* Read Data and Bit Flip Register 38 */
#define MC59_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0064beeu)	/* Read Data and Bit Flip Register 39 */
#define MC59_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0064ba8u)	/* Read Data and Bit Flip Register 4 */
#define MC59_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0064baau)	/* Read Data and Bit Flip Register 5 */
#define MC59_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0064bacu)	/* Read Data and Bit Flip Register 6 */
#define MC59_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0064baeu)	/* Read Data and Bit Flip Register 7 */
#define MC59_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0064bb0u)	/* Read Data and Bit Flip Register 8 */
#define MC59_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0064bb2u)	/* Read Data and Bit Flip Register 9 */
#define MC5_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00615a0u)	/* Read Data and Bit Flip Register 0 */
#define MC5_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00615a2u)	/* Read Data and Bit Flip Register 1 */
#define MC5_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00615b4u)	/* Read Data and Bit Flip Register 10 */
#define MC5_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00615b6u)	/* Read Data and Bit Flip Register 11 */
#define MC5_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00615b8u)	/* Read Data and Bit Flip Register 12 */
#define MC5_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00615bau)	/* Read Data and Bit Flip Register 13 */
#define MC5_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00615bcu)	/* Read Data and Bit Flip Register 14 */
#define MC5_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00615beu)	/* Read Data and Bit Flip Register 15 */
#define MC5_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00615c0u)	/* Read Data and Bit Flip Register 16 */
#define MC5_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00615c2u)	/* Read Data and Bit Flip Register 17 */
#define MC5_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00615c4u)	/* Read Data and Bit Flip Register 18 */
#define MC5_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00615c6u)	/* Read Data and Bit Flip Register 19 */
#define MC5_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00615a4u)	/* Read Data and Bit Flip Register 2 */
#define MC5_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00615c8u)	/* Read Data and Bit Flip Register 20 */
#define MC5_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00615cau)	/* Read Data and Bit Flip Register 21 */
#define MC5_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00615ccu)	/* Read Data and Bit Flip Register 22 */
#define MC5_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00615ceu)	/* Read Data and Bit Flip Register 23 */
#define MC5_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00615d0u)	/* Read Data and Bit Flip Register 24 */
#define MC5_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00615d2u)	/* Read Data and Bit Flip Register 25 */
#define MC5_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00615d4u)	/* Read Data and Bit Flip Register 26 */
#define MC5_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00615d6u)	/* Read Data and Bit Flip Register 27 */
#define MC5_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00615d8u)	/* Read Data and Bit Flip Register 28 */
#define MC5_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00615dau)	/* Read Data and Bit Flip Register 29 */
#define MC5_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00615a6u)	/* Read Data and Bit Flip Register 3 */
#define MC5_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00615dcu)	/* Read Data and Bit Flip Register 30 */
#define MC5_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00615deu)	/* Read Data and Bit Flip Register 31 */
#define MC5_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00615e0u)	/* Read Data and Bit Flip Register 32 */
#define MC5_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00615e2u)	/* Read Data and Bit Flip Register 33 */
#define MC5_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00615e4u)	/* Read Data and Bit Flip Register 34 */
#define MC5_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00615e6u)	/* Read Data and Bit Flip Register 35 */
#define MC5_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00615e8u)	/* Read Data and Bit Flip Register 36 */
#define MC5_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00615eau)	/* Read Data and Bit Flip Register 37 */
#define MC5_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00615ecu)	/* Read Data and Bit Flip Register 38 */
#define MC5_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00615eeu)	/* Read Data and Bit Flip Register 39 */
#define MC5_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00615a8u)	/* Read Data and Bit Flip Register 4 */
#define MC5_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00615aau)	/* Read Data and Bit Flip Register 5 */
#define MC5_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00615acu)	/* Read Data and Bit Flip Register 6 */
#define MC5_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00615aeu)	/* Read Data and Bit Flip Register 7 */
#define MC5_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00615b0u)	/* Read Data and Bit Flip Register 8 */
#define MC5_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00615b2u)	/* Read Data and Bit Flip Register 9 */
#define MC60_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0064ca0u)	/* Read Data and Bit Flip Register 0 */
#define MC60_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0064ca2u)	/* Read Data and Bit Flip Register 1 */
#define MC60_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0064cb4u)	/* Read Data and Bit Flip Register 10 */
#define MC60_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0064cb6u)	/* Read Data and Bit Flip Register 11 */
#define MC60_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0064cb8u)	/* Read Data and Bit Flip Register 12 */
#define MC60_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0064cbau)	/* Read Data and Bit Flip Register 13 */
#define MC60_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0064cbcu)	/* Read Data and Bit Flip Register 14 */
#define MC60_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0064cbeu)	/* Read Data and Bit Flip Register 15 */
#define MC60_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0064cc0u)	/* Read Data and Bit Flip Register 16 */
#define MC60_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0064cc2u)	/* Read Data and Bit Flip Register 17 */
#define MC60_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0064cc4u)	/* Read Data and Bit Flip Register 18 */
#define MC60_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0064cc6u)	/* Read Data and Bit Flip Register 19 */
#define MC60_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0064ca4u)	/* Read Data and Bit Flip Register 2 */
#define MC60_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0064cc8u)	/* Read Data and Bit Flip Register 20 */
#define MC60_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0064ccau)	/* Read Data and Bit Flip Register 21 */
#define MC60_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0064cccu)	/* Read Data and Bit Flip Register 22 */
#define MC60_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0064cceu)	/* Read Data and Bit Flip Register 23 */
#define MC60_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0064cd0u)	/* Read Data and Bit Flip Register 24 */
#define MC60_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0064cd2u)	/* Read Data and Bit Flip Register 25 */
#define MC60_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0064cd4u)	/* Read Data and Bit Flip Register 26 */
#define MC60_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0064cd6u)	/* Read Data and Bit Flip Register 27 */
#define MC60_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0064cd8u)	/* Read Data and Bit Flip Register 28 */
#define MC60_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0064cdau)	/* Read Data and Bit Flip Register 29 */
#define MC60_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0064ca6u)	/* Read Data and Bit Flip Register 3 */
#define MC60_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0064cdcu)	/* Read Data and Bit Flip Register 30 */
#define MC60_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0064cdeu)	/* Read Data and Bit Flip Register 31 */
#define MC60_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0064ce0u)	/* Read Data and Bit Flip Register 32 */
#define MC60_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0064ce2u)	/* Read Data and Bit Flip Register 33 */
#define MC60_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0064ce4u)	/* Read Data and Bit Flip Register 34 */
#define MC60_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0064ce6u)	/* Read Data and Bit Flip Register 35 */
#define MC60_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0064ce8u)	/* Read Data and Bit Flip Register 36 */
#define MC60_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0064ceau)	/* Read Data and Bit Flip Register 37 */
#define MC60_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0064cecu)	/* Read Data and Bit Flip Register 38 */
#define MC60_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0064ceeu)	/* Read Data and Bit Flip Register 39 */
#define MC60_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0064ca8u)	/* Read Data and Bit Flip Register 4 */
#define MC60_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0064caau)	/* Read Data and Bit Flip Register 5 */
#define MC60_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0064cacu)	/* Read Data and Bit Flip Register 6 */
#define MC60_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0064caeu)	/* Read Data and Bit Flip Register 7 */
#define MC60_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0064cb0u)	/* Read Data and Bit Flip Register 8 */
#define MC60_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0064cb2u)	/* Read Data and Bit Flip Register 9 */
#define MC61_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0064da0u)	/* Read Data and Bit Flip Register 0 */
#define MC61_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0064da2u)	/* Read Data and Bit Flip Register 1 */
#define MC61_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0064db4u)	/* Read Data and Bit Flip Register 10 */
#define MC61_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0064db6u)	/* Read Data and Bit Flip Register 11 */
#define MC61_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0064db8u)	/* Read Data and Bit Flip Register 12 */
#define MC61_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0064dbau)	/* Read Data and Bit Flip Register 13 */
#define MC61_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0064dbcu)	/* Read Data and Bit Flip Register 14 */
#define MC61_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0064dbeu)	/* Read Data and Bit Flip Register 15 */
#define MC61_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0064dc0u)	/* Read Data and Bit Flip Register 16 */
#define MC61_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0064dc2u)	/* Read Data and Bit Flip Register 17 */
#define MC61_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0064dc4u)	/* Read Data and Bit Flip Register 18 */
#define MC61_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0064dc6u)	/* Read Data and Bit Flip Register 19 */
#define MC61_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0064da4u)	/* Read Data and Bit Flip Register 2 */
#define MC61_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0064dc8u)	/* Read Data and Bit Flip Register 20 */
#define MC61_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0064dcau)	/* Read Data and Bit Flip Register 21 */
#define MC61_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0064dccu)	/* Read Data and Bit Flip Register 22 */
#define MC61_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0064dceu)	/* Read Data and Bit Flip Register 23 */
#define MC61_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0064dd0u)	/* Read Data and Bit Flip Register 24 */
#define MC61_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0064dd2u)	/* Read Data and Bit Flip Register 25 */
#define MC61_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0064dd4u)	/* Read Data and Bit Flip Register 26 */
#define MC61_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0064dd6u)	/* Read Data and Bit Flip Register 27 */
#define MC61_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0064dd8u)	/* Read Data and Bit Flip Register 28 */
#define MC61_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0064ddau)	/* Read Data and Bit Flip Register 29 */
#define MC61_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0064da6u)	/* Read Data and Bit Flip Register 3 */
#define MC61_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0064ddcu)	/* Read Data and Bit Flip Register 30 */
#define MC61_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0064ddeu)	/* Read Data and Bit Flip Register 31 */
#define MC61_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0064de0u)	/* Read Data and Bit Flip Register 32 */
#define MC61_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0064de2u)	/* Read Data and Bit Flip Register 33 */
#define MC61_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0064de4u)	/* Read Data and Bit Flip Register 34 */
#define MC61_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0064de6u)	/* Read Data and Bit Flip Register 35 */
#define MC61_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0064de8u)	/* Read Data and Bit Flip Register 36 */
#define MC61_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0064deau)	/* Read Data and Bit Flip Register 37 */
#define MC61_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0064decu)	/* Read Data and Bit Flip Register 38 */
#define MC61_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0064deeu)	/* Read Data and Bit Flip Register 39 */
#define MC61_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0064da8u)	/* Read Data and Bit Flip Register 4 */
#define MC61_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0064daau)	/* Read Data and Bit Flip Register 5 */
#define MC61_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0064dacu)	/* Read Data and Bit Flip Register 6 */
#define MC61_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0064daeu)	/* Read Data and Bit Flip Register 7 */
#define MC61_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0064db0u)	/* Read Data and Bit Flip Register 8 */
#define MC61_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0064db2u)	/* Read Data and Bit Flip Register 9 */
#define MC62_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0064ea0u)	/* Read Data and Bit Flip Register 0 */
#define MC62_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0064ea2u)	/* Read Data and Bit Flip Register 1 */
#define MC62_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0064eb4u)	/* Read Data and Bit Flip Register 10 */
#define MC62_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0064eb6u)	/* Read Data and Bit Flip Register 11 */
#define MC62_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0064eb8u)	/* Read Data and Bit Flip Register 12 */
#define MC62_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0064ebau)	/* Read Data and Bit Flip Register 13 */
#define MC62_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0064ebcu)	/* Read Data and Bit Flip Register 14 */
#define MC62_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0064ebeu)	/* Read Data and Bit Flip Register 15 */
#define MC62_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0064ec0u)	/* Read Data and Bit Flip Register 16 */
#define MC62_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0064ec2u)	/* Read Data and Bit Flip Register 17 */
#define MC62_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0064ec4u)	/* Read Data and Bit Flip Register 18 */
#define MC62_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0064ec6u)	/* Read Data and Bit Flip Register 19 */
#define MC62_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0064ea4u)	/* Read Data and Bit Flip Register 2 */
#define MC62_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0064ec8u)	/* Read Data and Bit Flip Register 20 */
#define MC62_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0064ecau)	/* Read Data and Bit Flip Register 21 */
#define MC62_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0064eccu)	/* Read Data and Bit Flip Register 22 */
#define MC62_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0064eceu)	/* Read Data and Bit Flip Register 23 */
#define MC62_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0064ed0u)	/* Read Data and Bit Flip Register 24 */
#define MC62_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0064ed2u)	/* Read Data and Bit Flip Register 25 */
#define MC62_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0064ed4u)	/* Read Data and Bit Flip Register 26 */
#define MC62_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0064ed6u)	/* Read Data and Bit Flip Register 27 */
#define MC62_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0064ed8u)	/* Read Data and Bit Flip Register 28 */
#define MC62_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0064edau)	/* Read Data and Bit Flip Register 29 */
#define MC62_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0064ea6u)	/* Read Data and Bit Flip Register 3 */
#define MC62_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0064edcu)	/* Read Data and Bit Flip Register 30 */
#define MC62_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0064edeu)	/* Read Data and Bit Flip Register 31 */
#define MC62_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0064ee0u)	/* Read Data and Bit Flip Register 32 */
#define MC62_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0064ee2u)	/* Read Data and Bit Flip Register 33 */
#define MC62_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0064ee4u)	/* Read Data and Bit Flip Register 34 */
#define MC62_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0064ee6u)	/* Read Data and Bit Flip Register 35 */
#define MC62_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0064ee8u)	/* Read Data and Bit Flip Register 36 */
#define MC62_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0064eeau)	/* Read Data and Bit Flip Register 37 */
#define MC62_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0064eecu)	/* Read Data and Bit Flip Register 38 */
#define MC62_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0064eeeu)	/* Read Data and Bit Flip Register 39 */
#define MC62_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0064ea8u)	/* Read Data and Bit Flip Register 4 */
#define MC62_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0064eaau)	/* Read Data and Bit Flip Register 5 */
#define MC62_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0064eacu)	/* Read Data and Bit Flip Register 6 */
#define MC62_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0064eaeu)	/* Read Data and Bit Flip Register 7 */
#define MC62_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0064eb0u)	/* Read Data and Bit Flip Register 8 */
#define MC62_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0064eb2u)	/* Read Data and Bit Flip Register 9 */
#define MC63_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0064fa0u)	/* Read Data and Bit Flip Register 0 */
#define MC63_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0064fa2u)	/* Read Data and Bit Flip Register 1 */
#define MC63_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0064fb4u)	/* Read Data and Bit Flip Register 10 */
#define MC63_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0064fb6u)	/* Read Data and Bit Flip Register 11 */
#define MC63_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0064fb8u)	/* Read Data and Bit Flip Register 12 */
#define MC63_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0064fbau)	/* Read Data and Bit Flip Register 13 */
#define MC63_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0064fbcu)	/* Read Data and Bit Flip Register 14 */
#define MC63_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0064fbeu)	/* Read Data and Bit Flip Register 15 */
#define MC63_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0064fc0u)	/* Read Data and Bit Flip Register 16 */
#define MC63_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0064fc2u)	/* Read Data and Bit Flip Register 17 */
#define MC63_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0064fc4u)	/* Read Data and Bit Flip Register 18 */
#define MC63_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0064fc6u)	/* Read Data and Bit Flip Register 19 */
#define MC63_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0064fa4u)	/* Read Data and Bit Flip Register 2 */
#define MC63_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0064fc8u)	/* Read Data and Bit Flip Register 20 */
#define MC63_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0064fcau)	/* Read Data and Bit Flip Register 21 */
#define MC63_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0064fccu)	/* Read Data and Bit Flip Register 22 */
#define MC63_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0064fceu)	/* Read Data and Bit Flip Register 23 */
#define MC63_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0064fd0u)	/* Read Data and Bit Flip Register 24 */
#define MC63_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0064fd2u)	/* Read Data and Bit Flip Register 25 */
#define MC63_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0064fd4u)	/* Read Data and Bit Flip Register 26 */
#define MC63_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0064fd6u)	/* Read Data and Bit Flip Register 27 */
#define MC63_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0064fd8u)	/* Read Data and Bit Flip Register 28 */
#define MC63_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0064fdau)	/* Read Data and Bit Flip Register 29 */
#define MC63_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0064fa6u)	/* Read Data and Bit Flip Register 3 */
#define MC63_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0064fdcu)	/* Read Data and Bit Flip Register 30 */
#define MC63_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0064fdeu)	/* Read Data and Bit Flip Register 31 */
#define MC63_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0064fe0u)	/* Read Data and Bit Flip Register 32 */
#define MC63_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0064fe2u)	/* Read Data and Bit Flip Register 33 */
#define MC63_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0064fe4u)	/* Read Data and Bit Flip Register 34 */
#define MC63_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0064fe6u)	/* Read Data and Bit Flip Register 35 */
#define MC63_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0064fe8u)	/* Read Data and Bit Flip Register 36 */
#define MC63_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0064feau)	/* Read Data and Bit Flip Register 37 */
#define MC63_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0064fecu)	/* Read Data and Bit Flip Register 38 */
#define MC63_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0064feeu)	/* Read Data and Bit Flip Register 39 */
#define MC63_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0064fa8u)	/* Read Data and Bit Flip Register 4 */
#define MC63_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0064faau)	/* Read Data and Bit Flip Register 5 */
#define MC63_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0064facu)	/* Read Data and Bit Flip Register 6 */
#define MC63_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0064faeu)	/* Read Data and Bit Flip Register 7 */
#define MC63_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0064fb0u)	/* Read Data and Bit Flip Register 8 */
#define MC63_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0064fb2u)	/* Read Data and Bit Flip Register 9 */
#define MC64_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00650a0u)	/* Read Data and Bit Flip Register 0 */
#define MC64_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00650a2u)	/* Read Data and Bit Flip Register 1 */
#define MC64_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00650b4u)	/* Read Data and Bit Flip Register 10 */
#define MC64_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00650b6u)	/* Read Data and Bit Flip Register 11 */
#define MC64_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00650b8u)	/* Read Data and Bit Flip Register 12 */
#define MC64_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00650bau)	/* Read Data and Bit Flip Register 13 */
#define MC64_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00650bcu)	/* Read Data and Bit Flip Register 14 */
#define MC64_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00650beu)	/* Read Data and Bit Flip Register 15 */
#define MC64_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00650c0u)	/* Read Data and Bit Flip Register 16 */
#define MC64_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00650c2u)	/* Read Data and Bit Flip Register 17 */
#define MC64_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00650c4u)	/* Read Data and Bit Flip Register 18 */
#define MC64_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00650c6u)	/* Read Data and Bit Flip Register 19 */
#define MC64_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00650a4u)	/* Read Data and Bit Flip Register 2 */
#define MC64_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00650c8u)	/* Read Data and Bit Flip Register 20 */
#define MC64_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00650cau)	/* Read Data and Bit Flip Register 21 */
#define MC64_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00650ccu)	/* Read Data and Bit Flip Register 22 */
#define MC64_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00650ceu)	/* Read Data and Bit Flip Register 23 */
#define MC64_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00650d0u)	/* Read Data and Bit Flip Register 24 */
#define MC64_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00650d2u)	/* Read Data and Bit Flip Register 25 */
#define MC64_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00650d4u)	/* Read Data and Bit Flip Register 26 */
#define MC64_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00650d6u)	/* Read Data and Bit Flip Register 27 */
#define MC64_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00650d8u)	/* Read Data and Bit Flip Register 28 */
#define MC64_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00650dau)	/* Read Data and Bit Flip Register 29 */
#define MC64_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00650a6u)	/* Read Data and Bit Flip Register 3 */
#define MC64_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00650dcu)	/* Read Data and Bit Flip Register 30 */
#define MC64_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00650deu)	/* Read Data and Bit Flip Register 31 */
#define MC64_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00650e0u)	/* Read Data and Bit Flip Register 32 */
#define MC64_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00650e2u)	/* Read Data and Bit Flip Register 33 */
#define MC64_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00650e4u)	/* Read Data and Bit Flip Register 34 */
#define MC64_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00650e6u)	/* Read Data and Bit Flip Register 35 */
#define MC64_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00650e8u)	/* Read Data and Bit Flip Register 36 */
#define MC64_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00650eau)	/* Read Data and Bit Flip Register 37 */
#define MC64_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00650ecu)	/* Read Data and Bit Flip Register 38 */
#define MC64_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00650eeu)	/* Read Data and Bit Flip Register 39 */
#define MC64_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00650a8u)	/* Read Data and Bit Flip Register 4 */
#define MC64_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00650aau)	/* Read Data and Bit Flip Register 5 */
#define MC64_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00650acu)	/* Read Data and Bit Flip Register 6 */
#define MC64_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00650aeu)	/* Read Data and Bit Flip Register 7 */
#define MC64_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00650b0u)	/* Read Data and Bit Flip Register 8 */
#define MC64_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00650b2u)	/* Read Data and Bit Flip Register 9 */
#define MC65_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00651a0u)	/* Read Data and Bit Flip Register 0 */
#define MC65_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00651a2u)	/* Read Data and Bit Flip Register 1 */
#define MC65_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00651b4u)	/* Read Data and Bit Flip Register 10 */
#define MC65_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00651b6u)	/* Read Data and Bit Flip Register 11 */
#define MC65_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00651b8u)	/* Read Data and Bit Flip Register 12 */
#define MC65_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00651bau)	/* Read Data and Bit Flip Register 13 */
#define MC65_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00651bcu)	/* Read Data and Bit Flip Register 14 */
#define MC65_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00651beu)	/* Read Data and Bit Flip Register 15 */
#define MC65_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00651c0u)	/* Read Data and Bit Flip Register 16 */
#define MC65_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00651c2u)	/* Read Data and Bit Flip Register 17 */
#define MC65_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00651c4u)	/* Read Data and Bit Flip Register 18 */
#define MC65_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00651c6u)	/* Read Data and Bit Flip Register 19 */
#define MC65_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00651a4u)	/* Read Data and Bit Flip Register 2 */
#define MC65_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00651c8u)	/* Read Data and Bit Flip Register 20 */
#define MC65_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00651cau)	/* Read Data and Bit Flip Register 21 */
#define MC65_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00651ccu)	/* Read Data and Bit Flip Register 22 */
#define MC65_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00651ceu)	/* Read Data and Bit Flip Register 23 */
#define MC65_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00651d0u)	/* Read Data and Bit Flip Register 24 */
#define MC65_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00651d2u)	/* Read Data and Bit Flip Register 25 */
#define MC65_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00651d4u)	/* Read Data and Bit Flip Register 26 */
#define MC65_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00651d6u)	/* Read Data and Bit Flip Register 27 */
#define MC65_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00651d8u)	/* Read Data and Bit Flip Register 28 */
#define MC65_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00651dau)	/* Read Data and Bit Flip Register 29 */
#define MC65_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00651a6u)	/* Read Data and Bit Flip Register 3 */
#define MC65_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00651dcu)	/* Read Data and Bit Flip Register 30 */
#define MC65_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00651deu)	/* Read Data and Bit Flip Register 31 */
#define MC65_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00651e0u)	/* Read Data and Bit Flip Register 32 */
#define MC65_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00651e2u)	/* Read Data and Bit Flip Register 33 */
#define MC65_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00651e4u)	/* Read Data and Bit Flip Register 34 */
#define MC65_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00651e6u)	/* Read Data and Bit Flip Register 35 */
#define MC65_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00651e8u)	/* Read Data and Bit Flip Register 36 */
#define MC65_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00651eau)	/* Read Data and Bit Flip Register 37 */
#define MC65_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00651ecu)	/* Read Data and Bit Flip Register 38 */
#define MC65_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00651eeu)	/* Read Data and Bit Flip Register 39 */
#define MC65_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00651a8u)	/* Read Data and Bit Flip Register 4 */
#define MC65_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00651aau)	/* Read Data and Bit Flip Register 5 */
#define MC65_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00651acu)	/* Read Data and Bit Flip Register 6 */
#define MC65_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00651aeu)	/* Read Data and Bit Flip Register 7 */
#define MC65_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00651b0u)	/* Read Data and Bit Flip Register 8 */
#define MC65_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00651b2u)	/* Read Data and Bit Flip Register 9 */
#define MC66_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00652a0u)	/* Read Data and Bit Flip Register 0 */
#define MC66_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00652a2u)	/* Read Data and Bit Flip Register 1 */
#define MC66_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00652b4u)	/* Read Data and Bit Flip Register 10 */
#define MC66_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00652b6u)	/* Read Data and Bit Flip Register 11 */
#define MC66_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00652b8u)	/* Read Data and Bit Flip Register 12 */
#define MC66_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00652bau)	/* Read Data and Bit Flip Register 13 */
#define MC66_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00652bcu)	/* Read Data and Bit Flip Register 14 */
#define MC66_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00652beu)	/* Read Data and Bit Flip Register 15 */
#define MC66_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00652c0u)	/* Read Data and Bit Flip Register 16 */
#define MC66_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00652c2u)	/* Read Data and Bit Flip Register 17 */
#define MC66_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00652c4u)	/* Read Data and Bit Flip Register 18 */
#define MC66_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00652c6u)	/* Read Data and Bit Flip Register 19 */
#define MC66_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00652a4u)	/* Read Data and Bit Flip Register 2 */
#define MC66_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00652c8u)	/* Read Data and Bit Flip Register 20 */
#define MC66_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00652cau)	/* Read Data and Bit Flip Register 21 */
#define MC66_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00652ccu)	/* Read Data and Bit Flip Register 22 */
#define MC66_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00652ceu)	/* Read Data and Bit Flip Register 23 */
#define MC66_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00652d0u)	/* Read Data and Bit Flip Register 24 */
#define MC66_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00652d2u)	/* Read Data and Bit Flip Register 25 */
#define MC66_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00652d4u)	/* Read Data and Bit Flip Register 26 */
#define MC66_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00652d6u)	/* Read Data and Bit Flip Register 27 */
#define MC66_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00652d8u)	/* Read Data and Bit Flip Register 28 */
#define MC66_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00652dau)	/* Read Data and Bit Flip Register 29 */
#define MC66_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00652a6u)	/* Read Data and Bit Flip Register 3 */
#define MC66_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00652dcu)	/* Read Data and Bit Flip Register 30 */
#define MC66_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00652deu)	/* Read Data and Bit Flip Register 31 */
#define MC66_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00652e0u)	/* Read Data and Bit Flip Register 32 */
#define MC66_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00652e2u)	/* Read Data and Bit Flip Register 33 */
#define MC66_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00652e4u)	/* Read Data and Bit Flip Register 34 */
#define MC66_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00652e6u)	/* Read Data and Bit Flip Register 35 */
#define MC66_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00652e8u)	/* Read Data and Bit Flip Register 36 */
#define MC66_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00652eau)	/* Read Data and Bit Flip Register 37 */
#define MC66_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00652ecu)	/* Read Data and Bit Flip Register 38 */
#define MC66_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00652eeu)	/* Read Data and Bit Flip Register 39 */
#define MC66_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00652a8u)	/* Read Data and Bit Flip Register 4 */
#define MC66_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00652aau)	/* Read Data and Bit Flip Register 5 */
#define MC66_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00652acu)	/* Read Data and Bit Flip Register 6 */
#define MC66_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00652aeu)	/* Read Data and Bit Flip Register 7 */
#define MC66_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00652b0u)	/* Read Data and Bit Flip Register 8 */
#define MC66_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00652b2u)	/* Read Data and Bit Flip Register 9 */
#define MC67_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00653a0u)	/* Read Data and Bit Flip Register 0 */
#define MC67_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00653a2u)	/* Read Data and Bit Flip Register 1 */
#define MC67_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00653b4u)	/* Read Data and Bit Flip Register 10 */
#define MC67_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00653b6u)	/* Read Data and Bit Flip Register 11 */
#define MC67_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00653b8u)	/* Read Data and Bit Flip Register 12 */
#define MC67_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00653bau)	/* Read Data and Bit Flip Register 13 */
#define MC67_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00653bcu)	/* Read Data and Bit Flip Register 14 */
#define MC67_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00653beu)	/* Read Data and Bit Flip Register 15 */
#define MC67_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00653c0u)	/* Read Data and Bit Flip Register 16 */
#define MC67_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00653c2u)	/* Read Data and Bit Flip Register 17 */
#define MC67_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00653c4u)	/* Read Data and Bit Flip Register 18 */
#define MC67_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00653c6u)	/* Read Data and Bit Flip Register 19 */
#define MC67_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00653a4u)	/* Read Data and Bit Flip Register 2 */
#define MC67_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00653c8u)	/* Read Data and Bit Flip Register 20 */
#define MC67_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00653cau)	/* Read Data and Bit Flip Register 21 */
#define MC67_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00653ccu)	/* Read Data and Bit Flip Register 22 */
#define MC67_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00653ceu)	/* Read Data and Bit Flip Register 23 */
#define MC67_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00653d0u)	/* Read Data and Bit Flip Register 24 */
#define MC67_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00653d2u)	/* Read Data and Bit Flip Register 25 */
#define MC67_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00653d4u)	/* Read Data and Bit Flip Register 26 */
#define MC67_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00653d6u)	/* Read Data and Bit Flip Register 27 */
#define MC67_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00653d8u)	/* Read Data and Bit Flip Register 28 */
#define MC67_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00653dau)	/* Read Data and Bit Flip Register 29 */
#define MC67_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00653a6u)	/* Read Data and Bit Flip Register 3 */
#define MC67_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00653dcu)	/* Read Data and Bit Flip Register 30 */
#define MC67_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00653deu)	/* Read Data and Bit Flip Register 31 */
#define MC67_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00653e0u)	/* Read Data and Bit Flip Register 32 */
#define MC67_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00653e2u)	/* Read Data and Bit Flip Register 33 */
#define MC67_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00653e4u)	/* Read Data and Bit Flip Register 34 */
#define MC67_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00653e6u)	/* Read Data and Bit Flip Register 35 */
#define MC67_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00653e8u)	/* Read Data and Bit Flip Register 36 */
#define MC67_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00653eau)	/* Read Data and Bit Flip Register 37 */
#define MC67_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00653ecu)	/* Read Data and Bit Flip Register 38 */
#define MC67_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00653eeu)	/* Read Data and Bit Flip Register 39 */
#define MC67_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00653a8u)	/* Read Data and Bit Flip Register 4 */
#define MC67_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00653aau)	/* Read Data and Bit Flip Register 5 */
#define MC67_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00653acu)	/* Read Data and Bit Flip Register 6 */
#define MC67_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00653aeu)	/* Read Data and Bit Flip Register 7 */
#define MC67_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00653b0u)	/* Read Data and Bit Flip Register 8 */
#define MC67_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00653b2u)	/* Read Data and Bit Flip Register 9 */
#define MC68_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00654a0u)	/* Read Data and Bit Flip Register 0 */
#define MC68_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00654a2u)	/* Read Data and Bit Flip Register 1 */
#define MC68_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00654b4u)	/* Read Data and Bit Flip Register 10 */
#define MC68_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00654b6u)	/* Read Data and Bit Flip Register 11 */
#define MC68_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00654b8u)	/* Read Data and Bit Flip Register 12 */
#define MC68_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00654bau)	/* Read Data and Bit Flip Register 13 */
#define MC68_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00654bcu)	/* Read Data and Bit Flip Register 14 */
#define MC68_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00654beu)	/* Read Data and Bit Flip Register 15 */
#define MC68_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00654c0u)	/* Read Data and Bit Flip Register 16 */
#define MC68_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00654c2u)	/* Read Data and Bit Flip Register 17 */
#define MC68_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00654c4u)	/* Read Data and Bit Flip Register 18 */
#define MC68_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00654c6u)	/* Read Data and Bit Flip Register 19 */
#define MC68_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00654a4u)	/* Read Data and Bit Flip Register 2 */
#define MC68_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00654c8u)	/* Read Data and Bit Flip Register 20 */
#define MC68_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00654cau)	/* Read Data and Bit Flip Register 21 */
#define MC68_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00654ccu)	/* Read Data and Bit Flip Register 22 */
#define MC68_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00654ceu)	/* Read Data and Bit Flip Register 23 */
#define MC68_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00654d0u)	/* Read Data and Bit Flip Register 24 */
#define MC68_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00654d2u)	/* Read Data and Bit Flip Register 25 */
#define MC68_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00654d4u)	/* Read Data and Bit Flip Register 26 */
#define MC68_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00654d6u)	/* Read Data and Bit Flip Register 27 */
#define MC68_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00654d8u)	/* Read Data and Bit Flip Register 28 */
#define MC68_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00654dau)	/* Read Data and Bit Flip Register 29 */
#define MC68_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00654a6u)	/* Read Data and Bit Flip Register 3 */
#define MC68_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00654dcu)	/* Read Data and Bit Flip Register 30 */
#define MC68_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00654deu)	/* Read Data and Bit Flip Register 31 */
#define MC68_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00654e0u)	/* Read Data and Bit Flip Register 32 */
#define MC68_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00654e2u)	/* Read Data and Bit Flip Register 33 */
#define MC68_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00654e4u)	/* Read Data and Bit Flip Register 34 */
#define MC68_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00654e6u)	/* Read Data and Bit Flip Register 35 */
#define MC68_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00654e8u)	/* Read Data and Bit Flip Register 36 */
#define MC68_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00654eau)	/* Read Data and Bit Flip Register 37 */
#define MC68_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00654ecu)	/* Read Data and Bit Flip Register 38 */
#define MC68_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00654eeu)	/* Read Data and Bit Flip Register 39 */
#define MC68_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00654a8u)	/* Read Data and Bit Flip Register 4 */
#define MC68_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00654aau)	/* Read Data and Bit Flip Register 5 */
#define MC68_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00654acu)	/* Read Data and Bit Flip Register 6 */
#define MC68_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00654aeu)	/* Read Data and Bit Flip Register 7 */
#define MC68_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00654b0u)	/* Read Data and Bit Flip Register 8 */
#define MC68_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00654b2u)	/* Read Data and Bit Flip Register 9 */
#define MC69_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00655a0u)	/* Read Data and Bit Flip Register 0 */
#define MC69_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00655a2u)	/* Read Data and Bit Flip Register 1 */
#define MC69_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00655b4u)	/* Read Data and Bit Flip Register 10 */
#define MC69_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00655b6u)	/* Read Data and Bit Flip Register 11 */
#define MC69_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00655b8u)	/* Read Data and Bit Flip Register 12 */
#define MC69_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00655bau)	/* Read Data and Bit Flip Register 13 */
#define MC69_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00655bcu)	/* Read Data and Bit Flip Register 14 */
#define MC69_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00655beu)	/* Read Data and Bit Flip Register 15 */
#define MC69_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00655c0u)	/* Read Data and Bit Flip Register 16 */
#define MC69_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00655c2u)	/* Read Data and Bit Flip Register 17 */
#define MC69_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00655c4u)	/* Read Data and Bit Flip Register 18 */
#define MC69_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00655c6u)	/* Read Data and Bit Flip Register 19 */
#define MC69_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00655a4u)	/* Read Data and Bit Flip Register 2 */
#define MC69_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00655c8u)	/* Read Data and Bit Flip Register 20 */
#define MC69_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00655cau)	/* Read Data and Bit Flip Register 21 */
#define MC69_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00655ccu)	/* Read Data and Bit Flip Register 22 */
#define MC69_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00655ceu)	/* Read Data and Bit Flip Register 23 */
#define MC69_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00655d0u)	/* Read Data and Bit Flip Register 24 */
#define MC69_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00655d2u)	/* Read Data and Bit Flip Register 25 */
#define MC69_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00655d4u)	/* Read Data and Bit Flip Register 26 */
#define MC69_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00655d6u)	/* Read Data and Bit Flip Register 27 */
#define MC69_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00655d8u)	/* Read Data and Bit Flip Register 28 */
#define MC69_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00655dau)	/* Read Data and Bit Flip Register 29 */
#define MC69_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00655a6u)	/* Read Data and Bit Flip Register 3 */
#define MC69_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00655dcu)	/* Read Data and Bit Flip Register 30 */
#define MC69_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00655deu)	/* Read Data and Bit Flip Register 31 */
#define MC69_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00655e0u)	/* Read Data and Bit Flip Register 32 */
#define MC69_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00655e2u)	/* Read Data and Bit Flip Register 33 */
#define MC69_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00655e4u)	/* Read Data and Bit Flip Register 34 */
#define MC69_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00655e6u)	/* Read Data and Bit Flip Register 35 */
#define MC69_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00655e8u)	/* Read Data and Bit Flip Register 36 */
#define MC69_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00655eau)	/* Read Data and Bit Flip Register 37 */
#define MC69_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00655ecu)	/* Read Data and Bit Flip Register 38 */
#define MC69_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00655eeu)	/* Read Data and Bit Flip Register 39 */
#define MC69_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00655a8u)	/* Read Data and Bit Flip Register 4 */
#define MC69_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00655aau)	/* Read Data and Bit Flip Register 5 */
#define MC69_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00655acu)	/* Read Data and Bit Flip Register 6 */
#define MC69_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00655aeu)	/* Read Data and Bit Flip Register 7 */
#define MC69_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00655b0u)	/* Read Data and Bit Flip Register 8 */
#define MC69_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00655b2u)	/* Read Data and Bit Flip Register 9 */
#define MC6_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00616a0u)	/* Read Data and Bit Flip Register 0 */
#define MC6_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00616a2u)	/* Read Data and Bit Flip Register 1 */
#define MC6_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00616b4u)	/* Read Data and Bit Flip Register 10 */
#define MC6_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00616b6u)	/* Read Data and Bit Flip Register 11 */
#define MC6_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00616b8u)	/* Read Data and Bit Flip Register 12 */
#define MC6_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00616bau)	/* Read Data and Bit Flip Register 13 */
#define MC6_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00616bcu)	/* Read Data and Bit Flip Register 14 */
#define MC6_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00616beu)	/* Read Data and Bit Flip Register 15 */
#define MC6_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00616c0u)	/* Read Data and Bit Flip Register 16 */
#define MC6_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00616c2u)	/* Read Data and Bit Flip Register 17 */
#define MC6_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00616c4u)	/* Read Data and Bit Flip Register 18 */
#define MC6_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00616c6u)	/* Read Data and Bit Flip Register 19 */
#define MC6_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00616a4u)	/* Read Data and Bit Flip Register 2 */
#define MC6_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00616c8u)	/* Read Data and Bit Flip Register 20 */
#define MC6_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00616cau)	/* Read Data and Bit Flip Register 21 */
#define MC6_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00616ccu)	/* Read Data and Bit Flip Register 22 */
#define MC6_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00616ceu)	/* Read Data and Bit Flip Register 23 */
#define MC6_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00616d0u)	/* Read Data and Bit Flip Register 24 */
#define MC6_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00616d2u)	/* Read Data and Bit Flip Register 25 */
#define MC6_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00616d4u)	/* Read Data and Bit Flip Register 26 */
#define MC6_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00616d6u)	/* Read Data and Bit Flip Register 27 */
#define MC6_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00616d8u)	/* Read Data and Bit Flip Register 28 */
#define MC6_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00616dau)	/* Read Data and Bit Flip Register 29 */
#define MC6_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00616a6u)	/* Read Data and Bit Flip Register 3 */
#define MC6_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00616dcu)	/* Read Data and Bit Flip Register 30 */
#define MC6_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00616deu)	/* Read Data and Bit Flip Register 31 */
#define MC6_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00616e0u)	/* Read Data and Bit Flip Register 32 */
#define MC6_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00616e2u)	/* Read Data and Bit Flip Register 33 */
#define MC6_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00616e4u)	/* Read Data and Bit Flip Register 34 */
#define MC6_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00616e6u)	/* Read Data and Bit Flip Register 35 */
#define MC6_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00616e8u)	/* Read Data and Bit Flip Register 36 */
#define MC6_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00616eau)	/* Read Data and Bit Flip Register 37 */
#define MC6_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00616ecu)	/* Read Data and Bit Flip Register 38 */
#define MC6_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00616eeu)	/* Read Data and Bit Flip Register 39 */
#define MC6_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00616a8u)	/* Read Data and Bit Flip Register 4 */
#define MC6_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00616aau)	/* Read Data and Bit Flip Register 5 */
#define MC6_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00616acu)	/* Read Data and Bit Flip Register 6 */
#define MC6_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00616aeu)	/* Read Data and Bit Flip Register 7 */
#define MC6_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00616b0u)	/* Read Data and Bit Flip Register 8 */
#define MC6_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00616b2u)	/* Read Data and Bit Flip Register 9 */
#define MC70_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00656a0u)	/* Read Data and Bit Flip Register 0 */
#define MC70_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00656a2u)	/* Read Data and Bit Flip Register 1 */
#define MC70_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00656b4u)	/* Read Data and Bit Flip Register 10 */
#define MC70_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00656b6u)	/* Read Data and Bit Flip Register 11 */
#define MC70_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00656b8u)	/* Read Data and Bit Flip Register 12 */
#define MC70_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00656bau)	/* Read Data and Bit Flip Register 13 */
#define MC70_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00656bcu)	/* Read Data and Bit Flip Register 14 */
#define MC70_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00656beu)	/* Read Data and Bit Flip Register 15 */
#define MC70_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00656c0u)	/* Read Data and Bit Flip Register 16 */
#define MC70_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00656c2u)	/* Read Data and Bit Flip Register 17 */
#define MC70_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00656c4u)	/* Read Data and Bit Flip Register 18 */
#define MC70_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00656c6u)	/* Read Data and Bit Flip Register 19 */
#define MC70_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00656a4u)	/* Read Data and Bit Flip Register 2 */
#define MC70_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00656c8u)	/* Read Data and Bit Flip Register 20 */
#define MC70_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00656cau)	/* Read Data and Bit Flip Register 21 */
#define MC70_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00656ccu)	/* Read Data and Bit Flip Register 22 */
#define MC70_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00656ceu)	/* Read Data and Bit Flip Register 23 */
#define MC70_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00656d0u)	/* Read Data and Bit Flip Register 24 */
#define MC70_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00656d2u)	/* Read Data and Bit Flip Register 25 */
#define MC70_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00656d4u)	/* Read Data and Bit Flip Register 26 */
#define MC70_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00656d6u)	/* Read Data and Bit Flip Register 27 */
#define MC70_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00656d8u)	/* Read Data and Bit Flip Register 28 */
#define MC70_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00656dau)	/* Read Data and Bit Flip Register 29 */
#define MC70_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00656a6u)	/* Read Data and Bit Flip Register 3 */
#define MC70_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00656dcu)	/* Read Data and Bit Flip Register 30 */
#define MC70_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00656deu)	/* Read Data and Bit Flip Register 31 */
#define MC70_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00656e0u)	/* Read Data and Bit Flip Register 32 */
#define MC70_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00656e2u)	/* Read Data and Bit Flip Register 33 */
#define MC70_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00656e4u)	/* Read Data and Bit Flip Register 34 */
#define MC70_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00656e6u)	/* Read Data and Bit Flip Register 35 */
#define MC70_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00656e8u)	/* Read Data and Bit Flip Register 36 */
#define MC70_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00656eau)	/* Read Data and Bit Flip Register 37 */
#define MC70_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00656ecu)	/* Read Data and Bit Flip Register 38 */
#define MC70_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00656eeu)	/* Read Data and Bit Flip Register 39 */
#define MC70_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00656a8u)	/* Read Data and Bit Flip Register 4 */
#define MC70_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00656aau)	/* Read Data and Bit Flip Register 5 */
#define MC70_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00656acu)	/* Read Data and Bit Flip Register 6 */
#define MC70_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00656aeu)	/* Read Data and Bit Flip Register 7 */
#define MC70_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00656b0u)	/* Read Data and Bit Flip Register 8 */
#define MC70_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00656b2u)	/* Read Data and Bit Flip Register 9 */
#define MC71_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00657a0u)	/* Read Data and Bit Flip Register 0 */
#define MC71_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00657a2u)	/* Read Data and Bit Flip Register 1 */
#define MC71_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00657b4u)	/* Read Data and Bit Flip Register 10 */
#define MC71_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00657b6u)	/* Read Data and Bit Flip Register 11 */
#define MC71_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00657b8u)	/* Read Data and Bit Flip Register 12 */
#define MC71_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00657bau)	/* Read Data and Bit Flip Register 13 */
#define MC71_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00657bcu)	/* Read Data and Bit Flip Register 14 */
#define MC71_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00657beu)	/* Read Data and Bit Flip Register 15 */
#define MC71_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00657c0u)	/* Read Data and Bit Flip Register 16 */
#define MC71_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00657c2u)	/* Read Data and Bit Flip Register 17 */
#define MC71_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00657c4u)	/* Read Data and Bit Flip Register 18 */
#define MC71_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00657c6u)	/* Read Data and Bit Flip Register 19 */
#define MC71_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00657a4u)	/* Read Data and Bit Flip Register 2 */
#define MC71_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00657c8u)	/* Read Data and Bit Flip Register 20 */
#define MC71_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00657cau)	/* Read Data and Bit Flip Register 21 */
#define MC71_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00657ccu)	/* Read Data and Bit Flip Register 22 */
#define MC71_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00657ceu)	/* Read Data and Bit Flip Register 23 */
#define MC71_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00657d0u)	/* Read Data and Bit Flip Register 24 */
#define MC71_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00657d2u)	/* Read Data and Bit Flip Register 25 */
#define MC71_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00657d4u)	/* Read Data and Bit Flip Register 26 */
#define MC71_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00657d6u)	/* Read Data and Bit Flip Register 27 */
#define MC71_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00657d8u)	/* Read Data and Bit Flip Register 28 */
#define MC71_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00657dau)	/* Read Data and Bit Flip Register 29 */
#define MC71_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00657a6u)	/* Read Data and Bit Flip Register 3 */
#define MC71_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00657dcu)	/* Read Data and Bit Flip Register 30 */
#define MC71_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00657deu)	/* Read Data and Bit Flip Register 31 */
#define MC71_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00657e0u)	/* Read Data and Bit Flip Register 32 */
#define MC71_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00657e2u)	/* Read Data and Bit Flip Register 33 */
#define MC71_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00657e4u)	/* Read Data and Bit Flip Register 34 */
#define MC71_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00657e6u)	/* Read Data and Bit Flip Register 35 */
#define MC71_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00657e8u)	/* Read Data and Bit Flip Register 36 */
#define MC71_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00657eau)	/* Read Data and Bit Flip Register 37 */
#define MC71_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00657ecu)	/* Read Data and Bit Flip Register 38 */
#define MC71_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00657eeu)	/* Read Data and Bit Flip Register 39 */
#define MC71_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00657a8u)	/* Read Data and Bit Flip Register 4 */
#define MC71_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00657aau)	/* Read Data and Bit Flip Register 5 */
#define MC71_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00657acu)	/* Read Data and Bit Flip Register 6 */
#define MC71_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00657aeu)	/* Read Data and Bit Flip Register 7 */
#define MC71_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00657b0u)	/* Read Data and Bit Flip Register 8 */
#define MC71_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00657b2u)	/* Read Data and Bit Flip Register 9 */
#define MC72_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00658a0u)	/* Read Data and Bit Flip Register 0 */
#define MC72_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00658a2u)	/* Read Data and Bit Flip Register 1 */
#define MC72_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00658b4u)	/* Read Data and Bit Flip Register 10 */
#define MC72_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00658b6u)	/* Read Data and Bit Flip Register 11 */
#define MC72_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00658b8u)	/* Read Data and Bit Flip Register 12 */
#define MC72_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00658bau)	/* Read Data and Bit Flip Register 13 */
#define MC72_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00658bcu)	/* Read Data and Bit Flip Register 14 */
#define MC72_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00658beu)	/* Read Data and Bit Flip Register 15 */
#define MC72_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00658c0u)	/* Read Data and Bit Flip Register 16 */
#define MC72_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00658c2u)	/* Read Data and Bit Flip Register 17 */
#define MC72_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00658c4u)	/* Read Data and Bit Flip Register 18 */
#define MC72_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00658c6u)	/* Read Data and Bit Flip Register 19 */
#define MC72_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00658a4u)	/* Read Data and Bit Flip Register 2 */
#define MC72_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00658c8u)	/* Read Data and Bit Flip Register 20 */
#define MC72_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00658cau)	/* Read Data and Bit Flip Register 21 */
#define MC72_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00658ccu)	/* Read Data and Bit Flip Register 22 */
#define MC72_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00658ceu)	/* Read Data and Bit Flip Register 23 */
#define MC72_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00658d0u)	/* Read Data and Bit Flip Register 24 */
#define MC72_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00658d2u)	/* Read Data and Bit Flip Register 25 */
#define MC72_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00658d4u)	/* Read Data and Bit Flip Register 26 */
#define MC72_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00658d6u)	/* Read Data and Bit Flip Register 27 */
#define MC72_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00658d8u)	/* Read Data and Bit Flip Register 28 */
#define MC72_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00658dau)	/* Read Data and Bit Flip Register 29 */
#define MC72_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00658a6u)	/* Read Data and Bit Flip Register 3 */
#define MC72_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00658dcu)	/* Read Data and Bit Flip Register 30 */
#define MC72_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00658deu)	/* Read Data and Bit Flip Register 31 */
#define MC72_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00658e0u)	/* Read Data and Bit Flip Register 32 */
#define MC72_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00658e2u)	/* Read Data and Bit Flip Register 33 */
#define MC72_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00658e4u)	/* Read Data and Bit Flip Register 34 */
#define MC72_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00658e6u)	/* Read Data and Bit Flip Register 35 */
#define MC72_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00658e8u)	/* Read Data and Bit Flip Register 36 */
#define MC72_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00658eau)	/* Read Data and Bit Flip Register 37 */
#define MC72_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00658ecu)	/* Read Data and Bit Flip Register 38 */
#define MC72_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00658eeu)	/* Read Data and Bit Flip Register 39 */
#define MC72_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00658a8u)	/* Read Data and Bit Flip Register 4 */
#define MC72_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00658aau)	/* Read Data and Bit Flip Register 5 */
#define MC72_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00658acu)	/* Read Data and Bit Flip Register 6 */
#define MC72_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00658aeu)	/* Read Data and Bit Flip Register 7 */
#define MC72_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00658b0u)	/* Read Data and Bit Flip Register 8 */
#define MC72_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00658b2u)	/* Read Data and Bit Flip Register 9 */
#define MC73_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00659a0u)	/* Read Data and Bit Flip Register 0 */
#define MC73_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00659a2u)	/* Read Data and Bit Flip Register 1 */
#define MC73_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00659b4u)	/* Read Data and Bit Flip Register 10 */
#define MC73_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00659b6u)	/* Read Data and Bit Flip Register 11 */
#define MC73_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00659b8u)	/* Read Data and Bit Flip Register 12 */
#define MC73_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00659bau)	/* Read Data and Bit Flip Register 13 */
#define MC73_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00659bcu)	/* Read Data and Bit Flip Register 14 */
#define MC73_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00659beu)	/* Read Data and Bit Flip Register 15 */
#define MC73_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00659c0u)	/* Read Data and Bit Flip Register 16 */
#define MC73_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00659c2u)	/* Read Data and Bit Flip Register 17 */
#define MC73_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00659c4u)	/* Read Data and Bit Flip Register 18 */
#define MC73_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00659c6u)	/* Read Data and Bit Flip Register 19 */
#define MC73_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00659a4u)	/* Read Data and Bit Flip Register 2 */
#define MC73_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00659c8u)	/* Read Data and Bit Flip Register 20 */
#define MC73_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00659cau)	/* Read Data and Bit Flip Register 21 */
#define MC73_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00659ccu)	/* Read Data and Bit Flip Register 22 */
#define MC73_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00659ceu)	/* Read Data and Bit Flip Register 23 */
#define MC73_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00659d0u)	/* Read Data and Bit Flip Register 24 */
#define MC73_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00659d2u)	/* Read Data and Bit Flip Register 25 */
#define MC73_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00659d4u)	/* Read Data and Bit Flip Register 26 */
#define MC73_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00659d6u)	/* Read Data and Bit Flip Register 27 */
#define MC73_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00659d8u)	/* Read Data and Bit Flip Register 28 */
#define MC73_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00659dau)	/* Read Data and Bit Flip Register 29 */
#define MC73_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00659a6u)	/* Read Data and Bit Flip Register 3 */
#define MC73_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00659dcu)	/* Read Data and Bit Flip Register 30 */
#define MC73_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00659deu)	/* Read Data and Bit Flip Register 31 */
#define MC73_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00659e0u)	/* Read Data and Bit Flip Register 32 */
#define MC73_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00659e2u)	/* Read Data and Bit Flip Register 33 */
#define MC73_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00659e4u)	/* Read Data and Bit Flip Register 34 */
#define MC73_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00659e6u)	/* Read Data and Bit Flip Register 35 */
#define MC73_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00659e8u)	/* Read Data and Bit Flip Register 36 */
#define MC73_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00659eau)	/* Read Data and Bit Flip Register 37 */
#define MC73_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00659ecu)	/* Read Data and Bit Flip Register 38 */
#define MC73_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00659eeu)	/* Read Data and Bit Flip Register 39 */
#define MC73_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00659a8u)	/* Read Data and Bit Flip Register 4 */
#define MC73_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00659aau)	/* Read Data and Bit Flip Register 5 */
#define MC73_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00659acu)	/* Read Data and Bit Flip Register 6 */
#define MC73_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00659aeu)	/* Read Data and Bit Flip Register 7 */
#define MC73_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00659b0u)	/* Read Data and Bit Flip Register 8 */
#define MC73_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00659b2u)	/* Read Data and Bit Flip Register 9 */
#define MC74_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0065aa0u)	/* Read Data and Bit Flip Register 0 */
#define MC74_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0065aa2u)	/* Read Data and Bit Flip Register 1 */
#define MC74_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0065ab4u)	/* Read Data and Bit Flip Register 10 */
#define MC74_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0065ab6u)	/* Read Data and Bit Flip Register 11 */
#define MC74_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0065ab8u)	/* Read Data and Bit Flip Register 12 */
#define MC74_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0065abau)	/* Read Data and Bit Flip Register 13 */
#define MC74_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0065abcu)	/* Read Data and Bit Flip Register 14 */
#define MC74_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0065abeu)	/* Read Data and Bit Flip Register 15 */
#define MC74_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0065ac0u)	/* Read Data and Bit Flip Register 16 */
#define MC74_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0065ac2u)	/* Read Data and Bit Flip Register 17 */
#define MC74_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0065ac4u)	/* Read Data and Bit Flip Register 18 */
#define MC74_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0065ac6u)	/* Read Data and Bit Flip Register 19 */
#define MC74_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0065aa4u)	/* Read Data and Bit Flip Register 2 */
#define MC74_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0065ac8u)	/* Read Data and Bit Flip Register 20 */
#define MC74_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0065acau)	/* Read Data and Bit Flip Register 21 */
#define MC74_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0065accu)	/* Read Data and Bit Flip Register 22 */
#define MC74_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0065aceu)	/* Read Data and Bit Flip Register 23 */
#define MC74_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0065ad0u)	/* Read Data and Bit Flip Register 24 */
#define MC74_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0065ad2u)	/* Read Data and Bit Flip Register 25 */
#define MC74_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0065ad4u)	/* Read Data and Bit Flip Register 26 */
#define MC74_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0065ad6u)	/* Read Data and Bit Flip Register 27 */
#define MC74_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0065ad8u)	/* Read Data and Bit Flip Register 28 */
#define MC74_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0065adau)	/* Read Data and Bit Flip Register 29 */
#define MC74_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0065aa6u)	/* Read Data and Bit Flip Register 3 */
#define MC74_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0065adcu)	/* Read Data and Bit Flip Register 30 */
#define MC74_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0065adeu)	/* Read Data and Bit Flip Register 31 */
#define MC74_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0065ae0u)	/* Read Data and Bit Flip Register 32 */
#define MC74_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0065ae2u)	/* Read Data and Bit Flip Register 33 */
#define MC74_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0065ae4u)	/* Read Data and Bit Flip Register 34 */
#define MC74_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0065ae6u)	/* Read Data and Bit Flip Register 35 */
#define MC74_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0065ae8u)	/* Read Data and Bit Flip Register 36 */
#define MC74_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0065aeau)	/* Read Data and Bit Flip Register 37 */
#define MC74_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0065aecu)	/* Read Data and Bit Flip Register 38 */
#define MC74_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0065aeeu)	/* Read Data and Bit Flip Register 39 */
#define MC74_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0065aa8u)	/* Read Data and Bit Flip Register 4 */
#define MC74_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0065aaau)	/* Read Data and Bit Flip Register 5 */
#define MC74_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0065aacu)	/* Read Data and Bit Flip Register 6 */
#define MC74_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0065aaeu)	/* Read Data and Bit Flip Register 7 */
#define MC74_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0065ab0u)	/* Read Data and Bit Flip Register 8 */
#define MC74_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0065ab2u)	/* Read Data and Bit Flip Register 9 */
#define MC75_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0065ba0u)	/* Read Data and Bit Flip Register 0 */
#define MC75_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0065ba2u)	/* Read Data and Bit Flip Register 1 */
#define MC75_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0065bb4u)	/* Read Data and Bit Flip Register 10 */
#define MC75_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0065bb6u)	/* Read Data and Bit Flip Register 11 */
#define MC75_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0065bb8u)	/* Read Data and Bit Flip Register 12 */
#define MC75_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0065bbau)	/* Read Data and Bit Flip Register 13 */
#define MC75_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0065bbcu)	/* Read Data and Bit Flip Register 14 */
#define MC75_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0065bbeu)	/* Read Data and Bit Flip Register 15 */
#define MC75_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0065bc0u)	/* Read Data and Bit Flip Register 16 */
#define MC75_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0065bc2u)	/* Read Data and Bit Flip Register 17 */
#define MC75_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0065bc4u)	/* Read Data and Bit Flip Register 18 */
#define MC75_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0065bc6u)	/* Read Data and Bit Flip Register 19 */
#define MC75_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0065ba4u)	/* Read Data and Bit Flip Register 2 */
#define MC75_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0065bc8u)	/* Read Data and Bit Flip Register 20 */
#define MC75_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0065bcau)	/* Read Data and Bit Flip Register 21 */
#define MC75_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0065bccu)	/* Read Data and Bit Flip Register 22 */
#define MC75_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0065bceu)	/* Read Data and Bit Flip Register 23 */
#define MC75_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0065bd0u)	/* Read Data and Bit Flip Register 24 */
#define MC75_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0065bd2u)	/* Read Data and Bit Flip Register 25 */
#define MC75_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0065bd4u)	/* Read Data and Bit Flip Register 26 */
#define MC75_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0065bd6u)	/* Read Data and Bit Flip Register 27 */
#define MC75_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0065bd8u)	/* Read Data and Bit Flip Register 28 */
#define MC75_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0065bdau)	/* Read Data and Bit Flip Register 29 */
#define MC75_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0065ba6u)	/* Read Data and Bit Flip Register 3 */
#define MC75_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0065bdcu)	/* Read Data and Bit Flip Register 30 */
#define MC75_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0065bdeu)	/* Read Data and Bit Flip Register 31 */
#define MC75_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0065be0u)	/* Read Data and Bit Flip Register 32 */
#define MC75_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0065be2u)	/* Read Data and Bit Flip Register 33 */
#define MC75_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0065be4u)	/* Read Data and Bit Flip Register 34 */
#define MC75_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0065be6u)	/* Read Data and Bit Flip Register 35 */
#define MC75_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0065be8u)	/* Read Data and Bit Flip Register 36 */
#define MC75_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0065beau)	/* Read Data and Bit Flip Register 37 */
#define MC75_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0065becu)	/* Read Data and Bit Flip Register 38 */
#define MC75_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0065beeu)	/* Read Data and Bit Flip Register 39 */
#define MC75_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0065ba8u)	/* Read Data and Bit Flip Register 4 */
#define MC75_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0065baau)	/* Read Data and Bit Flip Register 5 */
#define MC75_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0065bacu)	/* Read Data and Bit Flip Register 6 */
#define MC75_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0065baeu)	/* Read Data and Bit Flip Register 7 */
#define MC75_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0065bb0u)	/* Read Data and Bit Flip Register 8 */
#define MC75_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0065bb2u)	/* Read Data and Bit Flip Register 9 */
#define MC76_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0065ca0u)	/* Read Data and Bit Flip Register 0 */
#define MC76_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0065ca2u)	/* Read Data and Bit Flip Register 1 */
#define MC76_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0065cb4u)	/* Read Data and Bit Flip Register 10 */
#define MC76_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0065cb6u)	/* Read Data and Bit Flip Register 11 */
#define MC76_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0065cb8u)	/* Read Data and Bit Flip Register 12 */
#define MC76_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0065cbau)	/* Read Data and Bit Flip Register 13 */
#define MC76_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0065cbcu)	/* Read Data and Bit Flip Register 14 */
#define MC76_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0065cbeu)	/* Read Data and Bit Flip Register 15 */
#define MC76_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0065cc0u)	/* Read Data and Bit Flip Register 16 */
#define MC76_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0065cc2u)	/* Read Data and Bit Flip Register 17 */
#define MC76_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0065cc4u)	/* Read Data and Bit Flip Register 18 */
#define MC76_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0065cc6u)	/* Read Data and Bit Flip Register 19 */
#define MC76_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0065ca4u)	/* Read Data and Bit Flip Register 2 */
#define MC76_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0065cc8u)	/* Read Data and Bit Flip Register 20 */
#define MC76_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0065ccau)	/* Read Data and Bit Flip Register 21 */
#define MC76_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0065cccu)	/* Read Data and Bit Flip Register 22 */
#define MC76_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0065cceu)	/* Read Data and Bit Flip Register 23 */
#define MC76_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0065cd0u)	/* Read Data and Bit Flip Register 24 */
#define MC76_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0065cd2u)	/* Read Data and Bit Flip Register 25 */
#define MC76_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0065cd4u)	/* Read Data and Bit Flip Register 26 */
#define MC76_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0065cd6u)	/* Read Data and Bit Flip Register 27 */
#define MC76_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0065cd8u)	/* Read Data and Bit Flip Register 28 */
#define MC76_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0065cdau)	/* Read Data and Bit Flip Register 29 */
#define MC76_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0065ca6u)	/* Read Data and Bit Flip Register 3 */
#define MC76_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0065cdcu)	/* Read Data and Bit Flip Register 30 */
#define MC76_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0065cdeu)	/* Read Data and Bit Flip Register 31 */
#define MC76_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0065ce0u)	/* Read Data and Bit Flip Register 32 */
#define MC76_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0065ce2u)	/* Read Data and Bit Flip Register 33 */
#define MC76_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0065ce4u)	/* Read Data and Bit Flip Register 34 */
#define MC76_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0065ce6u)	/* Read Data and Bit Flip Register 35 */
#define MC76_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0065ce8u)	/* Read Data and Bit Flip Register 36 */
#define MC76_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0065ceau)	/* Read Data and Bit Flip Register 37 */
#define MC76_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0065cecu)	/* Read Data and Bit Flip Register 38 */
#define MC76_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0065ceeu)	/* Read Data and Bit Flip Register 39 */
#define MC76_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0065ca8u)	/* Read Data and Bit Flip Register 4 */
#define MC76_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0065caau)	/* Read Data and Bit Flip Register 5 */
#define MC76_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0065cacu)	/* Read Data and Bit Flip Register 6 */
#define MC76_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0065caeu)	/* Read Data and Bit Flip Register 7 */
#define MC76_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0065cb0u)	/* Read Data and Bit Flip Register 8 */
#define MC76_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0065cb2u)	/* Read Data and Bit Flip Register 9 */
#define MC77_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0065da0u)	/* Read Data and Bit Flip Register 0 */
#define MC77_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0065da2u)	/* Read Data and Bit Flip Register 1 */
#define MC77_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0065db4u)	/* Read Data and Bit Flip Register 10 */
#define MC77_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0065db6u)	/* Read Data and Bit Flip Register 11 */
#define MC77_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0065db8u)	/* Read Data and Bit Flip Register 12 */
#define MC77_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0065dbau)	/* Read Data and Bit Flip Register 13 */
#define MC77_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0065dbcu)	/* Read Data and Bit Flip Register 14 */
#define MC77_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0065dbeu)	/* Read Data and Bit Flip Register 15 */
#define MC77_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0065dc0u)	/* Read Data and Bit Flip Register 16 */
#define MC77_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0065dc2u)	/* Read Data and Bit Flip Register 17 */
#define MC77_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0065dc4u)	/* Read Data and Bit Flip Register 18 */
#define MC77_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0065dc6u)	/* Read Data and Bit Flip Register 19 */
#define MC77_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0065da4u)	/* Read Data and Bit Flip Register 2 */
#define MC77_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0065dc8u)	/* Read Data and Bit Flip Register 20 */
#define MC77_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0065dcau)	/* Read Data and Bit Flip Register 21 */
#define MC77_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0065dccu)	/* Read Data and Bit Flip Register 22 */
#define MC77_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0065dceu)	/* Read Data and Bit Flip Register 23 */
#define MC77_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0065dd0u)	/* Read Data and Bit Flip Register 24 */
#define MC77_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0065dd2u)	/* Read Data and Bit Flip Register 25 */
#define MC77_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0065dd4u)	/* Read Data and Bit Flip Register 26 */
#define MC77_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0065dd6u)	/* Read Data and Bit Flip Register 27 */
#define MC77_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0065dd8u)	/* Read Data and Bit Flip Register 28 */
#define MC77_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0065ddau)	/* Read Data and Bit Flip Register 29 */
#define MC77_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0065da6u)	/* Read Data and Bit Flip Register 3 */
#define MC77_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0065ddcu)	/* Read Data and Bit Flip Register 30 */
#define MC77_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0065ddeu)	/* Read Data and Bit Flip Register 31 */
#define MC77_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0065de0u)	/* Read Data and Bit Flip Register 32 */
#define MC77_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0065de2u)	/* Read Data and Bit Flip Register 33 */
#define MC77_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0065de4u)	/* Read Data and Bit Flip Register 34 */
#define MC77_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0065de6u)	/* Read Data and Bit Flip Register 35 */
#define MC77_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0065de8u)	/* Read Data and Bit Flip Register 36 */
#define MC77_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0065deau)	/* Read Data and Bit Flip Register 37 */
#define MC77_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0065decu)	/* Read Data and Bit Flip Register 38 */
#define MC77_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0065deeu)	/* Read Data and Bit Flip Register 39 */
#define MC77_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0065da8u)	/* Read Data and Bit Flip Register 4 */
#define MC77_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0065daau)	/* Read Data and Bit Flip Register 5 */
#define MC77_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0065dacu)	/* Read Data and Bit Flip Register 6 */
#define MC77_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0065daeu)	/* Read Data and Bit Flip Register 7 */
#define MC77_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0065db0u)	/* Read Data and Bit Flip Register 8 */
#define MC77_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0065db2u)	/* Read Data and Bit Flip Register 9 */
#define MC78_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0065ea0u)	/* Read Data and Bit Flip Register 0 */
#define MC78_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0065ea2u)	/* Read Data and Bit Flip Register 1 */
#define MC78_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0065eb4u)	/* Read Data and Bit Flip Register 10 */
#define MC78_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0065eb6u)	/* Read Data and Bit Flip Register 11 */
#define MC78_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0065eb8u)	/* Read Data and Bit Flip Register 12 */
#define MC78_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0065ebau)	/* Read Data and Bit Flip Register 13 */
#define MC78_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0065ebcu)	/* Read Data and Bit Flip Register 14 */
#define MC78_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0065ebeu)	/* Read Data and Bit Flip Register 15 */
#define MC78_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0065ec0u)	/* Read Data and Bit Flip Register 16 */
#define MC78_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0065ec2u)	/* Read Data and Bit Flip Register 17 */
#define MC78_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0065ec4u)	/* Read Data and Bit Flip Register 18 */
#define MC78_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0065ec6u)	/* Read Data and Bit Flip Register 19 */
#define MC78_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0065ea4u)	/* Read Data and Bit Flip Register 2 */
#define MC78_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0065ec8u)	/* Read Data and Bit Flip Register 20 */
#define MC78_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0065ecau)	/* Read Data and Bit Flip Register 21 */
#define MC78_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0065eccu)	/* Read Data and Bit Flip Register 22 */
#define MC78_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0065eceu)	/* Read Data and Bit Flip Register 23 */
#define MC78_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0065ed0u)	/* Read Data and Bit Flip Register 24 */
#define MC78_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0065ed2u)	/* Read Data and Bit Flip Register 25 */
#define MC78_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0065ed4u)	/* Read Data and Bit Flip Register 26 */
#define MC78_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0065ed6u)	/* Read Data and Bit Flip Register 27 */
#define MC78_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0065ed8u)	/* Read Data and Bit Flip Register 28 */
#define MC78_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0065edau)	/* Read Data and Bit Flip Register 29 */
#define MC78_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0065ea6u)	/* Read Data and Bit Flip Register 3 */
#define MC78_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0065edcu)	/* Read Data and Bit Flip Register 30 */
#define MC78_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0065edeu)	/* Read Data and Bit Flip Register 31 */
#define MC78_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0065ee0u)	/* Read Data and Bit Flip Register 32 */
#define MC78_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0065ee2u)	/* Read Data and Bit Flip Register 33 */
#define MC78_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0065ee4u)	/* Read Data and Bit Flip Register 34 */
#define MC78_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0065ee6u)	/* Read Data and Bit Flip Register 35 */
#define MC78_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0065ee8u)	/* Read Data and Bit Flip Register 36 */
#define MC78_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0065eeau)	/* Read Data and Bit Flip Register 37 */
#define MC78_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0065eecu)	/* Read Data and Bit Flip Register 38 */
#define MC78_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0065eeeu)	/* Read Data and Bit Flip Register 39 */
#define MC78_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0065ea8u)	/* Read Data and Bit Flip Register 4 */
#define MC78_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0065eaau)	/* Read Data and Bit Flip Register 5 */
#define MC78_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0065eacu)	/* Read Data and Bit Flip Register 6 */
#define MC78_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0065eaeu)	/* Read Data and Bit Flip Register 7 */
#define MC78_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0065eb0u)	/* Read Data and Bit Flip Register 8 */
#define MC78_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0065eb2u)	/* Read Data and Bit Flip Register 9 */
#define MC79_RDBFL0	(*( MC0_RDBFL0_type *) 0xf0065fa0u)	/* Read Data and Bit Flip Register 0 */
#define MC79_RDBFL1	(*( MC0_RDBFL0_type *) 0xf0065fa2u)	/* Read Data and Bit Flip Register 1 */
#define MC79_RDBFL10	(*( MC0_RDBFL0_type *) 0xf0065fb4u)	/* Read Data and Bit Flip Register 10 */
#define MC79_RDBFL11	(*( MC0_RDBFL0_type *) 0xf0065fb6u)	/* Read Data and Bit Flip Register 11 */
#define MC79_RDBFL12	(*( MC0_RDBFL0_type *) 0xf0065fb8u)	/* Read Data and Bit Flip Register 12 */
#define MC79_RDBFL13	(*( MC0_RDBFL0_type *) 0xf0065fbau)	/* Read Data and Bit Flip Register 13 */
#define MC79_RDBFL14	(*( MC0_RDBFL0_type *) 0xf0065fbcu)	/* Read Data and Bit Flip Register 14 */
#define MC79_RDBFL15	(*( MC0_RDBFL0_type *) 0xf0065fbeu)	/* Read Data and Bit Flip Register 15 */
#define MC79_RDBFL16	(*( MC0_RDBFL0_type *) 0xf0065fc0u)	/* Read Data and Bit Flip Register 16 */
#define MC79_RDBFL17	(*( MC0_RDBFL0_type *) 0xf0065fc2u)	/* Read Data and Bit Flip Register 17 */
#define MC79_RDBFL18	(*( MC0_RDBFL0_type *) 0xf0065fc4u)	/* Read Data and Bit Flip Register 18 */
#define MC79_RDBFL19	(*( MC0_RDBFL0_type *) 0xf0065fc6u)	/* Read Data and Bit Flip Register 19 */
#define MC79_RDBFL2	(*( MC0_RDBFL0_type *) 0xf0065fa4u)	/* Read Data and Bit Flip Register 2 */
#define MC79_RDBFL20	(*( MC0_RDBFL0_type *) 0xf0065fc8u)	/* Read Data and Bit Flip Register 20 */
#define MC79_RDBFL21	(*( MC0_RDBFL0_type *) 0xf0065fcau)	/* Read Data and Bit Flip Register 21 */
#define MC79_RDBFL22	(*( MC0_RDBFL0_type *) 0xf0065fccu)	/* Read Data and Bit Flip Register 22 */
#define MC79_RDBFL23	(*( MC0_RDBFL0_type *) 0xf0065fceu)	/* Read Data and Bit Flip Register 23 */
#define MC79_RDBFL24	(*( MC0_RDBFL0_type *) 0xf0065fd0u)	/* Read Data and Bit Flip Register 24 */
#define MC79_RDBFL25	(*( MC0_RDBFL0_type *) 0xf0065fd2u)	/* Read Data and Bit Flip Register 25 */
#define MC79_RDBFL26	(*( MC0_RDBFL0_type *) 0xf0065fd4u)	/* Read Data and Bit Flip Register 26 */
#define MC79_RDBFL27	(*( MC0_RDBFL0_type *) 0xf0065fd6u)	/* Read Data and Bit Flip Register 27 */
#define MC79_RDBFL28	(*( MC0_RDBFL0_type *) 0xf0065fd8u)	/* Read Data and Bit Flip Register 28 */
#define MC79_RDBFL29	(*( MC0_RDBFL0_type *) 0xf0065fdau)	/* Read Data and Bit Flip Register 29 */
#define MC79_RDBFL3	(*( MC0_RDBFL0_type *) 0xf0065fa6u)	/* Read Data and Bit Flip Register 3 */
#define MC79_RDBFL30	(*( MC0_RDBFL0_type *) 0xf0065fdcu)	/* Read Data and Bit Flip Register 30 */
#define MC79_RDBFL31	(*( MC0_RDBFL0_type *) 0xf0065fdeu)	/* Read Data and Bit Flip Register 31 */
#define MC79_RDBFL32	(*( MC0_RDBFL0_type *) 0xf0065fe0u)	/* Read Data and Bit Flip Register 32 */
#define MC79_RDBFL33	(*( MC0_RDBFL0_type *) 0xf0065fe2u)	/* Read Data and Bit Flip Register 33 */
#define MC79_RDBFL34	(*( MC0_RDBFL0_type *) 0xf0065fe4u)	/* Read Data and Bit Flip Register 34 */
#define MC79_RDBFL35	(*( MC0_RDBFL0_type *) 0xf0065fe6u)	/* Read Data and Bit Flip Register 35 */
#define MC79_RDBFL36	(*( MC0_RDBFL0_type *) 0xf0065fe8u)	/* Read Data and Bit Flip Register 36 */
#define MC79_RDBFL37	(*( MC0_RDBFL0_type *) 0xf0065feau)	/* Read Data and Bit Flip Register 37 */
#define MC79_RDBFL38	(*( MC0_RDBFL0_type *) 0xf0065fecu)	/* Read Data and Bit Flip Register 38 */
#define MC79_RDBFL39	(*( MC0_RDBFL0_type *) 0xf0065feeu)	/* Read Data and Bit Flip Register 39 */
#define MC79_RDBFL4	(*( MC0_RDBFL0_type *) 0xf0065fa8u)	/* Read Data and Bit Flip Register 4 */
#define MC79_RDBFL5	(*( MC0_RDBFL0_type *) 0xf0065faau)	/* Read Data and Bit Flip Register 5 */
#define MC79_RDBFL6	(*( MC0_RDBFL0_type *) 0xf0065facu)	/* Read Data and Bit Flip Register 6 */
#define MC79_RDBFL7	(*( MC0_RDBFL0_type *) 0xf0065faeu)	/* Read Data and Bit Flip Register 7 */
#define MC79_RDBFL8	(*( MC0_RDBFL0_type *) 0xf0065fb0u)	/* Read Data and Bit Flip Register 8 */
#define MC79_RDBFL9	(*( MC0_RDBFL0_type *) 0xf0065fb2u)	/* Read Data and Bit Flip Register 9 */
#define MC7_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00617a0u)	/* Read Data and Bit Flip Register 0 */
#define MC7_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00617a2u)	/* Read Data and Bit Flip Register 1 */
#define MC7_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00617b4u)	/* Read Data and Bit Flip Register 10 */
#define MC7_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00617b6u)	/* Read Data and Bit Flip Register 11 */
#define MC7_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00617b8u)	/* Read Data and Bit Flip Register 12 */
#define MC7_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00617bau)	/* Read Data and Bit Flip Register 13 */
#define MC7_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00617bcu)	/* Read Data and Bit Flip Register 14 */
#define MC7_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00617beu)	/* Read Data and Bit Flip Register 15 */
#define MC7_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00617c0u)	/* Read Data and Bit Flip Register 16 */
#define MC7_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00617c2u)	/* Read Data and Bit Flip Register 17 */
#define MC7_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00617c4u)	/* Read Data and Bit Flip Register 18 */
#define MC7_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00617c6u)	/* Read Data and Bit Flip Register 19 */
#define MC7_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00617a4u)	/* Read Data and Bit Flip Register 2 */
#define MC7_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00617c8u)	/* Read Data and Bit Flip Register 20 */
#define MC7_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00617cau)	/* Read Data and Bit Flip Register 21 */
#define MC7_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00617ccu)	/* Read Data and Bit Flip Register 22 */
#define MC7_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00617ceu)	/* Read Data and Bit Flip Register 23 */
#define MC7_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00617d0u)	/* Read Data and Bit Flip Register 24 */
#define MC7_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00617d2u)	/* Read Data and Bit Flip Register 25 */
#define MC7_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00617d4u)	/* Read Data and Bit Flip Register 26 */
#define MC7_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00617d6u)	/* Read Data and Bit Flip Register 27 */
#define MC7_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00617d8u)	/* Read Data and Bit Flip Register 28 */
#define MC7_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00617dau)	/* Read Data and Bit Flip Register 29 */
#define MC7_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00617a6u)	/* Read Data and Bit Flip Register 3 */
#define MC7_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00617dcu)	/* Read Data and Bit Flip Register 30 */
#define MC7_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00617deu)	/* Read Data and Bit Flip Register 31 */
#define MC7_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00617e0u)	/* Read Data and Bit Flip Register 32 */
#define MC7_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00617e2u)	/* Read Data and Bit Flip Register 33 */
#define MC7_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00617e4u)	/* Read Data and Bit Flip Register 34 */
#define MC7_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00617e6u)	/* Read Data and Bit Flip Register 35 */
#define MC7_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00617e8u)	/* Read Data and Bit Flip Register 36 */
#define MC7_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00617eau)	/* Read Data and Bit Flip Register 37 */
#define MC7_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00617ecu)	/* Read Data and Bit Flip Register 38 */
#define MC7_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00617eeu)	/* Read Data and Bit Flip Register 39 */
#define MC7_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00617a8u)	/* Read Data and Bit Flip Register 4 */
#define MC7_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00617aau)	/* Read Data and Bit Flip Register 5 */
#define MC7_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00617acu)	/* Read Data and Bit Flip Register 6 */
#define MC7_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00617aeu)	/* Read Data and Bit Flip Register 7 */
#define MC7_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00617b0u)	/* Read Data and Bit Flip Register 8 */
#define MC7_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00617b2u)	/* Read Data and Bit Flip Register 9 */
#define MC80_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00660a0u)	/* Read Data and Bit Flip Register 0 */
#define MC80_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00660a2u)	/* Read Data and Bit Flip Register 1 */
#define MC80_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00660b4u)	/* Read Data and Bit Flip Register 10 */
#define MC80_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00660b6u)	/* Read Data and Bit Flip Register 11 */
#define MC80_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00660b8u)	/* Read Data and Bit Flip Register 12 */
#define MC80_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00660bau)	/* Read Data and Bit Flip Register 13 */
#define MC80_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00660bcu)	/* Read Data and Bit Flip Register 14 */
#define MC80_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00660beu)	/* Read Data and Bit Flip Register 15 */
#define MC80_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00660c0u)	/* Read Data and Bit Flip Register 16 */
#define MC80_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00660c2u)	/* Read Data and Bit Flip Register 17 */
#define MC80_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00660c4u)	/* Read Data and Bit Flip Register 18 */
#define MC80_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00660c6u)	/* Read Data and Bit Flip Register 19 */
#define MC80_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00660a4u)	/* Read Data and Bit Flip Register 2 */
#define MC80_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00660c8u)	/* Read Data and Bit Flip Register 20 */
#define MC80_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00660cau)	/* Read Data and Bit Flip Register 21 */
#define MC80_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00660ccu)	/* Read Data and Bit Flip Register 22 */
#define MC80_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00660ceu)	/* Read Data and Bit Flip Register 23 */
#define MC80_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00660d0u)	/* Read Data and Bit Flip Register 24 */
#define MC80_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00660d2u)	/* Read Data and Bit Flip Register 25 */
#define MC80_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00660d4u)	/* Read Data and Bit Flip Register 26 */
#define MC80_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00660d6u)	/* Read Data and Bit Flip Register 27 */
#define MC80_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00660d8u)	/* Read Data and Bit Flip Register 28 */
#define MC80_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00660dau)	/* Read Data and Bit Flip Register 29 */
#define MC80_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00660a6u)	/* Read Data and Bit Flip Register 3 */
#define MC80_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00660dcu)	/* Read Data and Bit Flip Register 30 */
#define MC80_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00660deu)	/* Read Data and Bit Flip Register 31 */
#define MC80_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00660e0u)	/* Read Data and Bit Flip Register 32 */
#define MC80_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00660e2u)	/* Read Data and Bit Flip Register 33 */
#define MC80_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00660e4u)	/* Read Data and Bit Flip Register 34 */
#define MC80_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00660e6u)	/* Read Data and Bit Flip Register 35 */
#define MC80_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00660e8u)	/* Read Data and Bit Flip Register 36 */
#define MC80_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00660eau)	/* Read Data and Bit Flip Register 37 */
#define MC80_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00660ecu)	/* Read Data and Bit Flip Register 38 */
#define MC80_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00660eeu)	/* Read Data and Bit Flip Register 39 */
#define MC80_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00660a8u)	/* Read Data and Bit Flip Register 4 */
#define MC80_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00660aau)	/* Read Data and Bit Flip Register 5 */
#define MC80_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00660acu)	/* Read Data and Bit Flip Register 6 */
#define MC80_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00660aeu)	/* Read Data and Bit Flip Register 7 */
#define MC80_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00660b0u)	/* Read Data and Bit Flip Register 8 */
#define MC80_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00660b2u)	/* Read Data and Bit Flip Register 9 */
#define MC81_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00661a0u)	/* Read Data and Bit Flip Register 0 */
#define MC81_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00661a2u)	/* Read Data and Bit Flip Register 1 */
#define MC81_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00661b4u)	/* Read Data and Bit Flip Register 10 */
#define MC81_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00661b6u)	/* Read Data and Bit Flip Register 11 */
#define MC81_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00661b8u)	/* Read Data and Bit Flip Register 12 */
#define MC81_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00661bau)	/* Read Data and Bit Flip Register 13 */
#define MC81_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00661bcu)	/* Read Data and Bit Flip Register 14 */
#define MC81_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00661beu)	/* Read Data and Bit Flip Register 15 */
#define MC81_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00661c0u)	/* Read Data and Bit Flip Register 16 */
#define MC81_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00661c2u)	/* Read Data and Bit Flip Register 17 */
#define MC81_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00661c4u)	/* Read Data and Bit Flip Register 18 */
#define MC81_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00661c6u)	/* Read Data and Bit Flip Register 19 */
#define MC81_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00661a4u)	/* Read Data and Bit Flip Register 2 */
#define MC81_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00661c8u)	/* Read Data and Bit Flip Register 20 */
#define MC81_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00661cau)	/* Read Data and Bit Flip Register 21 */
#define MC81_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00661ccu)	/* Read Data and Bit Flip Register 22 */
#define MC81_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00661ceu)	/* Read Data and Bit Flip Register 23 */
#define MC81_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00661d0u)	/* Read Data and Bit Flip Register 24 */
#define MC81_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00661d2u)	/* Read Data and Bit Flip Register 25 */
#define MC81_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00661d4u)	/* Read Data and Bit Flip Register 26 */
#define MC81_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00661d6u)	/* Read Data and Bit Flip Register 27 */
#define MC81_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00661d8u)	/* Read Data and Bit Flip Register 28 */
#define MC81_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00661dau)	/* Read Data and Bit Flip Register 29 */
#define MC81_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00661a6u)	/* Read Data and Bit Flip Register 3 */
#define MC81_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00661dcu)	/* Read Data and Bit Flip Register 30 */
#define MC81_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00661deu)	/* Read Data and Bit Flip Register 31 */
#define MC81_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00661e0u)	/* Read Data and Bit Flip Register 32 */
#define MC81_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00661e2u)	/* Read Data and Bit Flip Register 33 */
#define MC81_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00661e4u)	/* Read Data and Bit Flip Register 34 */
#define MC81_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00661e6u)	/* Read Data and Bit Flip Register 35 */
#define MC81_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00661e8u)	/* Read Data and Bit Flip Register 36 */
#define MC81_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00661eau)	/* Read Data and Bit Flip Register 37 */
#define MC81_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00661ecu)	/* Read Data and Bit Flip Register 38 */
#define MC81_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00661eeu)	/* Read Data and Bit Flip Register 39 */
#define MC81_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00661a8u)	/* Read Data and Bit Flip Register 4 */
#define MC81_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00661aau)	/* Read Data and Bit Flip Register 5 */
#define MC81_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00661acu)	/* Read Data and Bit Flip Register 6 */
#define MC81_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00661aeu)	/* Read Data and Bit Flip Register 7 */
#define MC81_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00661b0u)	/* Read Data and Bit Flip Register 8 */
#define MC81_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00661b2u)	/* Read Data and Bit Flip Register 9 */
#define MC82_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00662a0u)	/* Read Data and Bit Flip Register 0 */
#define MC82_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00662a2u)	/* Read Data and Bit Flip Register 1 */
#define MC82_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00662b4u)	/* Read Data and Bit Flip Register 10 */
#define MC82_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00662b6u)	/* Read Data and Bit Flip Register 11 */
#define MC82_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00662b8u)	/* Read Data and Bit Flip Register 12 */
#define MC82_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00662bau)	/* Read Data and Bit Flip Register 13 */
#define MC82_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00662bcu)	/* Read Data and Bit Flip Register 14 */
#define MC82_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00662beu)	/* Read Data and Bit Flip Register 15 */
#define MC82_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00662c0u)	/* Read Data and Bit Flip Register 16 */
#define MC82_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00662c2u)	/* Read Data and Bit Flip Register 17 */
#define MC82_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00662c4u)	/* Read Data and Bit Flip Register 18 */
#define MC82_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00662c6u)	/* Read Data and Bit Flip Register 19 */
#define MC82_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00662a4u)	/* Read Data and Bit Flip Register 2 */
#define MC82_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00662c8u)	/* Read Data and Bit Flip Register 20 */
#define MC82_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00662cau)	/* Read Data and Bit Flip Register 21 */
#define MC82_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00662ccu)	/* Read Data and Bit Flip Register 22 */
#define MC82_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00662ceu)	/* Read Data and Bit Flip Register 23 */
#define MC82_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00662d0u)	/* Read Data and Bit Flip Register 24 */
#define MC82_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00662d2u)	/* Read Data and Bit Flip Register 25 */
#define MC82_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00662d4u)	/* Read Data and Bit Flip Register 26 */
#define MC82_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00662d6u)	/* Read Data and Bit Flip Register 27 */
#define MC82_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00662d8u)	/* Read Data and Bit Flip Register 28 */
#define MC82_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00662dau)	/* Read Data and Bit Flip Register 29 */
#define MC82_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00662a6u)	/* Read Data and Bit Flip Register 3 */
#define MC82_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00662dcu)	/* Read Data and Bit Flip Register 30 */
#define MC82_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00662deu)	/* Read Data and Bit Flip Register 31 */
#define MC82_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00662e0u)	/* Read Data and Bit Flip Register 32 */
#define MC82_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00662e2u)	/* Read Data and Bit Flip Register 33 */
#define MC82_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00662e4u)	/* Read Data and Bit Flip Register 34 */
#define MC82_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00662e6u)	/* Read Data and Bit Flip Register 35 */
#define MC82_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00662e8u)	/* Read Data and Bit Flip Register 36 */
#define MC82_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00662eau)	/* Read Data and Bit Flip Register 37 */
#define MC82_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00662ecu)	/* Read Data and Bit Flip Register 38 */
#define MC82_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00662eeu)	/* Read Data and Bit Flip Register 39 */
#define MC82_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00662a8u)	/* Read Data and Bit Flip Register 4 */
#define MC82_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00662aau)	/* Read Data and Bit Flip Register 5 */
#define MC82_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00662acu)	/* Read Data and Bit Flip Register 6 */
#define MC82_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00662aeu)	/* Read Data and Bit Flip Register 7 */
#define MC82_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00662b0u)	/* Read Data and Bit Flip Register 8 */
#define MC82_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00662b2u)	/* Read Data and Bit Flip Register 9 */
#define MC83_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00663a0u)	/* Read Data and Bit Flip Register 0 */
#define MC83_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00663a2u)	/* Read Data and Bit Flip Register 1 */
#define MC83_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00663b4u)	/* Read Data and Bit Flip Register 10 */
#define MC83_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00663b6u)	/* Read Data and Bit Flip Register 11 */
#define MC83_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00663b8u)	/* Read Data and Bit Flip Register 12 */
#define MC83_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00663bau)	/* Read Data and Bit Flip Register 13 */
#define MC83_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00663bcu)	/* Read Data and Bit Flip Register 14 */
#define MC83_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00663beu)	/* Read Data and Bit Flip Register 15 */
#define MC83_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00663c0u)	/* Read Data and Bit Flip Register 16 */
#define MC83_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00663c2u)	/* Read Data and Bit Flip Register 17 */
#define MC83_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00663c4u)	/* Read Data and Bit Flip Register 18 */
#define MC83_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00663c6u)	/* Read Data and Bit Flip Register 19 */
#define MC83_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00663a4u)	/* Read Data and Bit Flip Register 2 */
#define MC83_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00663c8u)	/* Read Data and Bit Flip Register 20 */
#define MC83_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00663cau)	/* Read Data and Bit Flip Register 21 */
#define MC83_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00663ccu)	/* Read Data and Bit Flip Register 22 */
#define MC83_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00663ceu)	/* Read Data and Bit Flip Register 23 */
#define MC83_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00663d0u)	/* Read Data and Bit Flip Register 24 */
#define MC83_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00663d2u)	/* Read Data and Bit Flip Register 25 */
#define MC83_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00663d4u)	/* Read Data and Bit Flip Register 26 */
#define MC83_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00663d6u)	/* Read Data and Bit Flip Register 27 */
#define MC83_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00663d8u)	/* Read Data and Bit Flip Register 28 */
#define MC83_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00663dau)	/* Read Data and Bit Flip Register 29 */
#define MC83_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00663a6u)	/* Read Data and Bit Flip Register 3 */
#define MC83_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00663dcu)	/* Read Data and Bit Flip Register 30 */
#define MC83_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00663deu)	/* Read Data and Bit Flip Register 31 */
#define MC83_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00663e0u)	/* Read Data and Bit Flip Register 32 */
#define MC83_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00663e2u)	/* Read Data and Bit Flip Register 33 */
#define MC83_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00663e4u)	/* Read Data and Bit Flip Register 34 */
#define MC83_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00663e6u)	/* Read Data and Bit Flip Register 35 */
#define MC83_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00663e8u)	/* Read Data and Bit Flip Register 36 */
#define MC83_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00663eau)	/* Read Data and Bit Flip Register 37 */
#define MC83_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00663ecu)	/* Read Data and Bit Flip Register 38 */
#define MC83_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00663eeu)	/* Read Data and Bit Flip Register 39 */
#define MC83_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00663a8u)	/* Read Data and Bit Flip Register 4 */
#define MC83_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00663aau)	/* Read Data and Bit Flip Register 5 */
#define MC83_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00663acu)	/* Read Data and Bit Flip Register 6 */
#define MC83_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00663aeu)	/* Read Data and Bit Flip Register 7 */
#define MC83_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00663b0u)	/* Read Data and Bit Flip Register 8 */
#define MC83_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00663b2u)	/* Read Data and Bit Flip Register 9 */
#define MC84_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00664a0u)	/* Read Data and Bit Flip Register 0 */
#define MC84_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00664a2u)	/* Read Data and Bit Flip Register 1 */
#define MC84_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00664b4u)	/* Read Data and Bit Flip Register 10 */
#define MC84_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00664b6u)	/* Read Data and Bit Flip Register 11 */
#define MC84_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00664b8u)	/* Read Data and Bit Flip Register 12 */
#define MC84_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00664bau)	/* Read Data and Bit Flip Register 13 */
#define MC84_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00664bcu)	/* Read Data and Bit Flip Register 14 */
#define MC84_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00664beu)	/* Read Data and Bit Flip Register 15 */
#define MC84_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00664c0u)	/* Read Data and Bit Flip Register 16 */
#define MC84_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00664c2u)	/* Read Data and Bit Flip Register 17 */
#define MC84_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00664c4u)	/* Read Data and Bit Flip Register 18 */
#define MC84_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00664c6u)	/* Read Data and Bit Flip Register 19 */
#define MC84_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00664a4u)	/* Read Data and Bit Flip Register 2 */
#define MC84_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00664c8u)	/* Read Data and Bit Flip Register 20 */
#define MC84_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00664cau)	/* Read Data and Bit Flip Register 21 */
#define MC84_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00664ccu)	/* Read Data and Bit Flip Register 22 */
#define MC84_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00664ceu)	/* Read Data and Bit Flip Register 23 */
#define MC84_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00664d0u)	/* Read Data and Bit Flip Register 24 */
#define MC84_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00664d2u)	/* Read Data and Bit Flip Register 25 */
#define MC84_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00664d4u)	/* Read Data and Bit Flip Register 26 */
#define MC84_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00664d6u)	/* Read Data and Bit Flip Register 27 */
#define MC84_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00664d8u)	/* Read Data and Bit Flip Register 28 */
#define MC84_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00664dau)	/* Read Data and Bit Flip Register 29 */
#define MC84_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00664a6u)	/* Read Data and Bit Flip Register 3 */
#define MC84_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00664dcu)	/* Read Data and Bit Flip Register 30 */
#define MC84_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00664deu)	/* Read Data and Bit Flip Register 31 */
#define MC84_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00664e0u)	/* Read Data and Bit Flip Register 32 */
#define MC84_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00664e2u)	/* Read Data and Bit Flip Register 33 */
#define MC84_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00664e4u)	/* Read Data and Bit Flip Register 34 */
#define MC84_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00664e6u)	/* Read Data and Bit Flip Register 35 */
#define MC84_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00664e8u)	/* Read Data and Bit Flip Register 36 */
#define MC84_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00664eau)	/* Read Data and Bit Flip Register 37 */
#define MC84_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00664ecu)	/* Read Data and Bit Flip Register 38 */
#define MC84_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00664eeu)	/* Read Data and Bit Flip Register 39 */
#define MC84_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00664a8u)	/* Read Data and Bit Flip Register 4 */
#define MC84_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00664aau)	/* Read Data and Bit Flip Register 5 */
#define MC84_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00664acu)	/* Read Data and Bit Flip Register 6 */
#define MC84_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00664aeu)	/* Read Data and Bit Flip Register 7 */
#define MC84_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00664b0u)	/* Read Data and Bit Flip Register 8 */
#define MC84_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00664b2u)	/* Read Data and Bit Flip Register 9 */
#define MC85_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00665a0u)	/* Read Data and Bit Flip Register 0 */
#define MC85_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00665a2u)	/* Read Data and Bit Flip Register 1 */
#define MC85_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00665b4u)	/* Read Data and Bit Flip Register 10 */
#define MC85_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00665b6u)	/* Read Data and Bit Flip Register 11 */
#define MC85_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00665b8u)	/* Read Data and Bit Flip Register 12 */
#define MC85_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00665bau)	/* Read Data and Bit Flip Register 13 */
#define MC85_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00665bcu)	/* Read Data and Bit Flip Register 14 */
#define MC85_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00665beu)	/* Read Data and Bit Flip Register 15 */
#define MC85_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00665c0u)	/* Read Data and Bit Flip Register 16 */
#define MC85_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00665c2u)	/* Read Data and Bit Flip Register 17 */
#define MC85_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00665c4u)	/* Read Data and Bit Flip Register 18 */
#define MC85_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00665c6u)	/* Read Data and Bit Flip Register 19 */
#define MC85_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00665a4u)	/* Read Data and Bit Flip Register 2 */
#define MC85_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00665c8u)	/* Read Data and Bit Flip Register 20 */
#define MC85_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00665cau)	/* Read Data and Bit Flip Register 21 */
#define MC85_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00665ccu)	/* Read Data and Bit Flip Register 22 */
#define MC85_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00665ceu)	/* Read Data and Bit Flip Register 23 */
#define MC85_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00665d0u)	/* Read Data and Bit Flip Register 24 */
#define MC85_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00665d2u)	/* Read Data and Bit Flip Register 25 */
#define MC85_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00665d4u)	/* Read Data and Bit Flip Register 26 */
#define MC85_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00665d6u)	/* Read Data and Bit Flip Register 27 */
#define MC85_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00665d8u)	/* Read Data and Bit Flip Register 28 */
#define MC85_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00665dau)	/* Read Data and Bit Flip Register 29 */
#define MC85_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00665a6u)	/* Read Data and Bit Flip Register 3 */
#define MC85_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00665dcu)	/* Read Data and Bit Flip Register 30 */
#define MC85_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00665deu)	/* Read Data and Bit Flip Register 31 */
#define MC85_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00665e0u)	/* Read Data and Bit Flip Register 32 */
#define MC85_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00665e2u)	/* Read Data and Bit Flip Register 33 */
#define MC85_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00665e4u)	/* Read Data and Bit Flip Register 34 */
#define MC85_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00665e6u)	/* Read Data and Bit Flip Register 35 */
#define MC85_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00665e8u)	/* Read Data and Bit Flip Register 36 */
#define MC85_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00665eau)	/* Read Data and Bit Flip Register 37 */
#define MC85_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00665ecu)	/* Read Data and Bit Flip Register 38 */
#define MC85_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00665eeu)	/* Read Data and Bit Flip Register 39 */
#define MC85_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00665a8u)	/* Read Data and Bit Flip Register 4 */
#define MC85_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00665aau)	/* Read Data and Bit Flip Register 5 */
#define MC85_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00665acu)	/* Read Data and Bit Flip Register 6 */
#define MC85_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00665aeu)	/* Read Data and Bit Flip Register 7 */
#define MC85_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00665b0u)	/* Read Data and Bit Flip Register 8 */
#define MC85_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00665b2u)	/* Read Data and Bit Flip Register 9 */
#define MC86_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00666a0u)	/* Read Data and Bit Flip Register 0 */
#define MC86_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00666a2u)	/* Read Data and Bit Flip Register 1 */
#define MC86_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00666b4u)	/* Read Data and Bit Flip Register 10 */
#define MC86_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00666b6u)	/* Read Data and Bit Flip Register 11 */
#define MC86_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00666b8u)	/* Read Data and Bit Flip Register 12 */
#define MC86_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00666bau)	/* Read Data and Bit Flip Register 13 */
#define MC86_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00666bcu)	/* Read Data and Bit Flip Register 14 */
#define MC86_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00666beu)	/* Read Data and Bit Flip Register 15 */
#define MC86_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00666c0u)	/* Read Data and Bit Flip Register 16 */
#define MC86_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00666c2u)	/* Read Data and Bit Flip Register 17 */
#define MC86_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00666c4u)	/* Read Data and Bit Flip Register 18 */
#define MC86_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00666c6u)	/* Read Data and Bit Flip Register 19 */
#define MC86_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00666a4u)	/* Read Data and Bit Flip Register 2 */
#define MC86_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00666c8u)	/* Read Data and Bit Flip Register 20 */
#define MC86_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00666cau)	/* Read Data and Bit Flip Register 21 */
#define MC86_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00666ccu)	/* Read Data and Bit Flip Register 22 */
#define MC86_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00666ceu)	/* Read Data and Bit Flip Register 23 */
#define MC86_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00666d0u)	/* Read Data and Bit Flip Register 24 */
#define MC86_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00666d2u)	/* Read Data and Bit Flip Register 25 */
#define MC86_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00666d4u)	/* Read Data and Bit Flip Register 26 */
#define MC86_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00666d6u)	/* Read Data and Bit Flip Register 27 */
#define MC86_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00666d8u)	/* Read Data and Bit Flip Register 28 */
#define MC86_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00666dau)	/* Read Data and Bit Flip Register 29 */
#define MC86_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00666a6u)	/* Read Data and Bit Flip Register 3 */
#define MC86_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00666dcu)	/* Read Data and Bit Flip Register 30 */
#define MC86_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00666deu)	/* Read Data and Bit Flip Register 31 */
#define MC86_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00666e0u)	/* Read Data and Bit Flip Register 32 */
#define MC86_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00666e2u)	/* Read Data and Bit Flip Register 33 */
#define MC86_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00666e4u)	/* Read Data and Bit Flip Register 34 */
#define MC86_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00666e6u)	/* Read Data and Bit Flip Register 35 */
#define MC86_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00666e8u)	/* Read Data and Bit Flip Register 36 */
#define MC86_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00666eau)	/* Read Data and Bit Flip Register 37 */
#define MC86_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00666ecu)	/* Read Data and Bit Flip Register 38 */
#define MC86_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00666eeu)	/* Read Data and Bit Flip Register 39 */
#define MC86_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00666a8u)	/* Read Data and Bit Flip Register 4 */
#define MC86_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00666aau)	/* Read Data and Bit Flip Register 5 */
#define MC86_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00666acu)	/* Read Data and Bit Flip Register 6 */
#define MC86_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00666aeu)	/* Read Data and Bit Flip Register 7 */
#define MC86_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00666b0u)	/* Read Data and Bit Flip Register 8 */
#define MC86_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00666b2u)	/* Read Data and Bit Flip Register 9 */
#define MC87_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00667a0u)	/* Read Data and Bit Flip Register 0 */
#define MC87_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00667a2u)	/* Read Data and Bit Flip Register 1 */
#define MC87_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00667b4u)	/* Read Data and Bit Flip Register 10 */
#define MC87_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00667b6u)	/* Read Data and Bit Flip Register 11 */
#define MC87_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00667b8u)	/* Read Data and Bit Flip Register 12 */
#define MC87_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00667bau)	/* Read Data and Bit Flip Register 13 */
#define MC87_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00667bcu)	/* Read Data and Bit Flip Register 14 */
#define MC87_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00667beu)	/* Read Data and Bit Flip Register 15 */
#define MC87_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00667c0u)	/* Read Data and Bit Flip Register 16 */
#define MC87_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00667c2u)	/* Read Data and Bit Flip Register 17 */
#define MC87_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00667c4u)	/* Read Data and Bit Flip Register 18 */
#define MC87_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00667c6u)	/* Read Data and Bit Flip Register 19 */
#define MC87_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00667a4u)	/* Read Data and Bit Flip Register 2 */
#define MC87_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00667c8u)	/* Read Data and Bit Flip Register 20 */
#define MC87_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00667cau)	/* Read Data and Bit Flip Register 21 */
#define MC87_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00667ccu)	/* Read Data and Bit Flip Register 22 */
#define MC87_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00667ceu)	/* Read Data and Bit Flip Register 23 */
#define MC87_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00667d0u)	/* Read Data and Bit Flip Register 24 */
#define MC87_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00667d2u)	/* Read Data and Bit Flip Register 25 */
#define MC87_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00667d4u)	/* Read Data and Bit Flip Register 26 */
#define MC87_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00667d6u)	/* Read Data and Bit Flip Register 27 */
#define MC87_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00667d8u)	/* Read Data and Bit Flip Register 28 */
#define MC87_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00667dau)	/* Read Data and Bit Flip Register 29 */
#define MC87_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00667a6u)	/* Read Data and Bit Flip Register 3 */
#define MC87_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00667dcu)	/* Read Data and Bit Flip Register 30 */
#define MC87_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00667deu)	/* Read Data and Bit Flip Register 31 */
#define MC87_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00667e0u)	/* Read Data and Bit Flip Register 32 */
#define MC87_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00667e2u)	/* Read Data and Bit Flip Register 33 */
#define MC87_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00667e4u)	/* Read Data and Bit Flip Register 34 */
#define MC87_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00667e6u)	/* Read Data and Bit Flip Register 35 */
#define MC87_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00667e8u)	/* Read Data and Bit Flip Register 36 */
#define MC87_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00667eau)	/* Read Data and Bit Flip Register 37 */
#define MC87_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00667ecu)	/* Read Data and Bit Flip Register 38 */
#define MC87_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00667eeu)	/* Read Data and Bit Flip Register 39 */
#define MC87_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00667a8u)	/* Read Data and Bit Flip Register 4 */
#define MC87_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00667aau)	/* Read Data and Bit Flip Register 5 */
#define MC87_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00667acu)	/* Read Data and Bit Flip Register 6 */
#define MC87_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00667aeu)	/* Read Data and Bit Flip Register 7 */
#define MC87_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00667b0u)	/* Read Data and Bit Flip Register 8 */
#define MC87_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00667b2u)	/* Read Data and Bit Flip Register 9 */
#define MC8_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00618a0u)	/* Read Data and Bit Flip Register 0 */
#define MC8_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00618a2u)	/* Read Data and Bit Flip Register 1 */
#define MC8_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00618b4u)	/* Read Data and Bit Flip Register 10 */
#define MC8_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00618b6u)	/* Read Data and Bit Flip Register 11 */
#define MC8_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00618b8u)	/* Read Data and Bit Flip Register 12 */
#define MC8_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00618bau)	/* Read Data and Bit Flip Register 13 */
#define MC8_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00618bcu)	/* Read Data and Bit Flip Register 14 */
#define MC8_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00618beu)	/* Read Data and Bit Flip Register 15 */
#define MC8_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00618c0u)	/* Read Data and Bit Flip Register 16 */
#define MC8_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00618c2u)	/* Read Data and Bit Flip Register 17 */
#define MC8_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00618c4u)	/* Read Data and Bit Flip Register 18 */
#define MC8_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00618c6u)	/* Read Data and Bit Flip Register 19 */
#define MC8_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00618a4u)	/* Read Data and Bit Flip Register 2 */
#define MC8_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00618c8u)	/* Read Data and Bit Flip Register 20 */
#define MC8_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00618cau)	/* Read Data and Bit Flip Register 21 */
#define MC8_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00618ccu)	/* Read Data and Bit Flip Register 22 */
#define MC8_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00618ceu)	/* Read Data and Bit Flip Register 23 */
#define MC8_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00618d0u)	/* Read Data and Bit Flip Register 24 */
#define MC8_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00618d2u)	/* Read Data and Bit Flip Register 25 */
#define MC8_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00618d4u)	/* Read Data and Bit Flip Register 26 */
#define MC8_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00618d6u)	/* Read Data and Bit Flip Register 27 */
#define MC8_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00618d8u)	/* Read Data and Bit Flip Register 28 */
#define MC8_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00618dau)	/* Read Data and Bit Flip Register 29 */
#define MC8_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00618a6u)	/* Read Data and Bit Flip Register 3 */
#define MC8_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00618dcu)	/* Read Data and Bit Flip Register 30 */
#define MC8_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00618deu)	/* Read Data and Bit Flip Register 31 */
#define MC8_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00618e0u)	/* Read Data and Bit Flip Register 32 */
#define MC8_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00618e2u)	/* Read Data and Bit Flip Register 33 */
#define MC8_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00618e4u)	/* Read Data and Bit Flip Register 34 */
#define MC8_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00618e6u)	/* Read Data and Bit Flip Register 35 */
#define MC8_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00618e8u)	/* Read Data and Bit Flip Register 36 */
#define MC8_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00618eau)	/* Read Data and Bit Flip Register 37 */
#define MC8_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00618ecu)	/* Read Data and Bit Flip Register 38 */
#define MC8_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00618eeu)	/* Read Data and Bit Flip Register 39 */
#define MC8_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00618a8u)	/* Read Data and Bit Flip Register 4 */
#define MC8_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00618aau)	/* Read Data and Bit Flip Register 5 */
#define MC8_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00618acu)	/* Read Data and Bit Flip Register 6 */
#define MC8_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00618aeu)	/* Read Data and Bit Flip Register 7 */
#define MC8_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00618b0u)	/* Read Data and Bit Flip Register 8 */
#define MC8_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00618b2u)	/* Read Data and Bit Flip Register 9 */
#define MC9_RDBFL0	(*( MC0_RDBFL0_type *) 0xf00619a0u)	/* Read Data and Bit Flip Register 0 */
#define MC9_RDBFL1	(*( MC0_RDBFL0_type *) 0xf00619a2u)	/* Read Data and Bit Flip Register 1 */
#define MC9_RDBFL10	(*( MC0_RDBFL0_type *) 0xf00619b4u)	/* Read Data and Bit Flip Register 10 */
#define MC9_RDBFL11	(*( MC0_RDBFL0_type *) 0xf00619b6u)	/* Read Data and Bit Flip Register 11 */
#define MC9_RDBFL12	(*( MC0_RDBFL0_type *) 0xf00619b8u)	/* Read Data and Bit Flip Register 12 */
#define MC9_RDBFL13	(*( MC0_RDBFL0_type *) 0xf00619bau)	/* Read Data and Bit Flip Register 13 */
#define MC9_RDBFL14	(*( MC0_RDBFL0_type *) 0xf00619bcu)	/* Read Data and Bit Flip Register 14 */
#define MC9_RDBFL15	(*( MC0_RDBFL0_type *) 0xf00619beu)	/* Read Data and Bit Flip Register 15 */
#define MC9_RDBFL16	(*( MC0_RDBFL0_type *) 0xf00619c0u)	/* Read Data and Bit Flip Register 16 */
#define MC9_RDBFL17	(*( MC0_RDBFL0_type *) 0xf00619c2u)	/* Read Data and Bit Flip Register 17 */
#define MC9_RDBFL18	(*( MC0_RDBFL0_type *) 0xf00619c4u)	/* Read Data and Bit Flip Register 18 */
#define MC9_RDBFL19	(*( MC0_RDBFL0_type *) 0xf00619c6u)	/* Read Data and Bit Flip Register 19 */
#define MC9_RDBFL2	(*( MC0_RDBFL0_type *) 0xf00619a4u)	/* Read Data and Bit Flip Register 2 */
#define MC9_RDBFL20	(*( MC0_RDBFL0_type *) 0xf00619c8u)	/* Read Data and Bit Flip Register 20 */
#define MC9_RDBFL21	(*( MC0_RDBFL0_type *) 0xf00619cau)	/* Read Data and Bit Flip Register 21 */
#define MC9_RDBFL22	(*( MC0_RDBFL0_type *) 0xf00619ccu)	/* Read Data and Bit Flip Register 22 */
#define MC9_RDBFL23	(*( MC0_RDBFL0_type *) 0xf00619ceu)	/* Read Data and Bit Flip Register 23 */
#define MC9_RDBFL24	(*( MC0_RDBFL0_type *) 0xf00619d0u)	/* Read Data and Bit Flip Register 24 */
#define MC9_RDBFL25	(*( MC0_RDBFL0_type *) 0xf00619d2u)	/* Read Data and Bit Flip Register 25 */
#define MC9_RDBFL26	(*( MC0_RDBFL0_type *) 0xf00619d4u)	/* Read Data and Bit Flip Register 26 */
#define MC9_RDBFL27	(*( MC0_RDBFL0_type *) 0xf00619d6u)	/* Read Data and Bit Flip Register 27 */
#define MC9_RDBFL28	(*( MC0_RDBFL0_type *) 0xf00619d8u)	/* Read Data and Bit Flip Register 28 */
#define MC9_RDBFL29	(*( MC0_RDBFL0_type *) 0xf00619dau)	/* Read Data and Bit Flip Register 29 */
#define MC9_RDBFL3	(*( MC0_RDBFL0_type *) 0xf00619a6u)	/* Read Data and Bit Flip Register 3 */
#define MC9_RDBFL30	(*( MC0_RDBFL0_type *) 0xf00619dcu)	/* Read Data and Bit Flip Register 30 */
#define MC9_RDBFL31	(*( MC0_RDBFL0_type *) 0xf00619deu)	/* Read Data and Bit Flip Register 31 */
#define MC9_RDBFL32	(*( MC0_RDBFL0_type *) 0xf00619e0u)	/* Read Data and Bit Flip Register 32 */
#define MC9_RDBFL33	(*( MC0_RDBFL0_type *) 0xf00619e2u)	/* Read Data and Bit Flip Register 33 */
#define MC9_RDBFL34	(*( MC0_RDBFL0_type *) 0xf00619e4u)	/* Read Data and Bit Flip Register 34 */
#define MC9_RDBFL35	(*( MC0_RDBFL0_type *) 0xf00619e6u)	/* Read Data and Bit Flip Register 35 */
#define MC9_RDBFL36	(*( MC0_RDBFL0_type *) 0xf00619e8u)	/* Read Data and Bit Flip Register 36 */
#define MC9_RDBFL37	(*( MC0_RDBFL0_type *) 0xf00619eau)	/* Read Data and Bit Flip Register 37 */
#define MC9_RDBFL38	(*( MC0_RDBFL0_type *) 0xf00619ecu)	/* Read Data and Bit Flip Register 38 */
#define MC9_RDBFL39	(*( MC0_RDBFL0_type *) 0xf00619eeu)	/* Read Data and Bit Flip Register 39 */
#define MC9_RDBFL4	(*( MC0_RDBFL0_type *) 0xf00619a8u)	/* Read Data and Bit Flip Register 4 */
#define MC9_RDBFL5	(*( MC0_RDBFL0_type *) 0xf00619aau)	/* Read Data and Bit Flip Register 5 */
#define MC9_RDBFL6	(*( MC0_RDBFL0_type *) 0xf00619acu)	/* Read Data and Bit Flip Register 6 */
#define MC9_RDBFL7	(*( MC0_RDBFL0_type *) 0xf00619aeu)	/* Read Data and Bit Flip Register 7 */
#define MC9_RDBFL8	(*( MC0_RDBFL0_type *) 0xf00619b0u)	/* Read Data and Bit Flip Register 8 */
#define MC9_RDBFL9	(*( MC0_RDBFL0_type *) 0xf00619b2u)	/* Read Data and Bit Flip Register 9 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit16 REV_ID         : 16;	/* Revision Identifier */
	} B;
	short S;
	unsigned short US;

} MC0_REVID_type;
#define MC0_REVID	(*( MC0_REVID_type *) 0xf006100cu)	/* Revision ID Register */
#define MC10_REVID	(*( MC0_REVID_type *) 0xf0061a0cu)	/* Revision ID Register */
#define MC11_REVID	(*( MC0_REVID_type *) 0xf0061b0cu)	/* Revision ID Register */
#define MC12_REVID	(*( MC0_REVID_type *) 0xf0061c0cu)	/* Revision ID Register */
#define MC13_REVID	(*( MC0_REVID_type *) 0xf0061d0cu)	/* Revision ID Register */
#define MC14_REVID	(*( MC0_REVID_type *) 0xf0061e0cu)	/* Revision ID Register */
#define MC15_REVID	(*( MC0_REVID_type *) 0xf0061f0cu)	/* Revision ID Register */
#define MC16_REVID	(*( MC0_REVID_type *) 0xf006200cu)	/* Revision ID Register */
#define MC17_REVID	(*( MC0_REVID_type *) 0xf006210cu)	/* Revision ID Register */
#define MC18_REVID	(*( MC0_REVID_type *) 0xf006220cu)	/* Revision ID Register */
#define MC19_REVID	(*( MC0_REVID_type *) 0xf006230cu)	/* Revision ID Register */
#define MC1_REVID	(*( MC0_REVID_type *) 0xf006110cu)	/* Revision ID Register */
#define MC20_REVID	(*( MC0_REVID_type *) 0xf006240cu)	/* Revision ID Register */
#define MC21_REVID	(*( MC0_REVID_type *) 0xf006250cu)	/* Revision ID Register */
#define MC22_REVID	(*( MC0_REVID_type *) 0xf006260cu)	/* Revision ID Register */
#define MC23_REVID	(*( MC0_REVID_type *) 0xf006270cu)	/* Revision ID Register */
#define MC24_REVID	(*( MC0_REVID_type *) 0xf006280cu)	/* Revision ID Register */
#define MC25_REVID	(*( MC0_REVID_type *) 0xf006290cu)	/* Revision ID Register */
#define MC26_REVID	(*( MC0_REVID_type *) 0xf0062a0cu)	/* Revision ID Register */
#define MC27_REVID	(*( MC0_REVID_type *) 0xf0062b0cu)	/* Revision ID Register */
#define MC28_REVID	(*( MC0_REVID_type *) 0xf0062c0cu)	/* Revision ID Register */
#define MC29_REVID	(*( MC0_REVID_type *) 0xf0062d0cu)	/* Revision ID Register */
#define MC2_REVID	(*( MC0_REVID_type *) 0xf006120cu)	/* Revision ID Register */
#define MC30_REVID	(*( MC0_REVID_type *) 0xf0062e0cu)	/* Revision ID Register */
#define MC31_REVID	(*( MC0_REVID_type *) 0xf0062f0cu)	/* Revision ID Register */
#define MC32_REVID	(*( MC0_REVID_type *) 0xf006300cu)	/* Revision ID Register */
#define MC33_REVID	(*( MC0_REVID_type *) 0xf006310cu)	/* Revision ID Register */
#define MC34_REVID	(*( MC0_REVID_type *) 0xf006320cu)	/* Revision ID Register */
#define MC35_REVID	(*( MC0_REVID_type *) 0xf006330cu)	/* Revision ID Register */
#define MC36_REVID	(*( MC0_REVID_type *) 0xf006340cu)	/* Revision ID Register */
#define MC37_REVID	(*( MC0_REVID_type *) 0xf006350cu)	/* Revision ID Register */
#define MC38_REVID	(*( MC0_REVID_type *) 0xf006360cu)	/* Revision ID Register */
#define MC39_REVID	(*( MC0_REVID_type *) 0xf006370cu)	/* Revision ID Register */
#define MC3_REVID	(*( MC0_REVID_type *) 0xf006130cu)	/* Revision ID Register */
#define MC40_REVID	(*( MC0_REVID_type *) 0xf006380cu)	/* Revision ID Register */
#define MC41_REVID	(*( MC0_REVID_type *) 0xf006390cu)	/* Revision ID Register */
#define MC42_REVID	(*( MC0_REVID_type *) 0xf0063a0cu)	/* Revision ID Register */
#define MC43_REVID	(*( MC0_REVID_type *) 0xf0063b0cu)	/* Revision ID Register */
#define MC44_REVID	(*( MC0_REVID_type *) 0xf0063c0cu)	/* Revision ID Register */
#define MC45_REVID	(*( MC0_REVID_type *) 0xf0063d0cu)	/* Revision ID Register */
#define MC46_REVID	(*( MC0_REVID_type *) 0xf0063e0cu)	/* Revision ID Register */
#define MC47_REVID	(*( MC0_REVID_type *) 0xf0063f0cu)	/* Revision ID Register */
#define MC48_REVID	(*( MC0_REVID_type *) 0xf006400cu)	/* Revision ID Register */
#define MC49_REVID	(*( MC0_REVID_type *) 0xf006410cu)	/* Revision ID Register */
#define MC4_REVID	(*( MC0_REVID_type *) 0xf006140cu)	/* Revision ID Register */
#define MC50_REVID	(*( MC0_REVID_type *) 0xf006420cu)	/* Revision ID Register */
#define MC51_REVID	(*( MC0_REVID_type *) 0xf006430cu)	/* Revision ID Register */
#define MC52_REVID	(*( MC0_REVID_type *) 0xf006440cu)	/* Revision ID Register */
#define MC53_REVID	(*( MC0_REVID_type *) 0xf006450cu)	/* Revision ID Register */
#define MC54_REVID	(*( MC0_REVID_type *) 0xf006460cu)	/* Revision ID Register */
#define MC55_REVID	(*( MC0_REVID_type *) 0xf006470cu)	/* Revision ID Register */
#define MC56_REVID	(*( MC0_REVID_type *) 0xf006480cu)	/* Revision ID Register */
#define MC57_REVID	(*( MC0_REVID_type *) 0xf006490cu)	/* Revision ID Register */
#define MC58_REVID	(*( MC0_REVID_type *) 0xf0064a0cu)	/* Revision ID Register */
#define MC59_REVID	(*( MC0_REVID_type *) 0xf0064b0cu)	/* Revision ID Register */
#define MC5_REVID	(*( MC0_REVID_type *) 0xf006150cu)	/* Revision ID Register */
#define MC60_REVID	(*( MC0_REVID_type *) 0xf0064c0cu)	/* Revision ID Register */
#define MC61_REVID	(*( MC0_REVID_type *) 0xf0064d0cu)	/* Revision ID Register */
#define MC62_REVID	(*( MC0_REVID_type *) 0xf0064e0cu)	/* Revision ID Register */
#define MC63_REVID	(*( MC0_REVID_type *) 0xf0064f0cu)	/* Revision ID Register */
#define MC64_REVID	(*( MC0_REVID_type *) 0xf006500cu)	/* Revision ID Register */
#define MC65_REVID	(*( MC0_REVID_type *) 0xf006510cu)	/* Revision ID Register */
#define MC66_REVID	(*( MC0_REVID_type *) 0xf006520cu)	/* Revision ID Register */
#define MC67_REVID	(*( MC0_REVID_type *) 0xf006530cu)	/* Revision ID Register */
#define MC68_REVID	(*( MC0_REVID_type *) 0xf006540cu)	/* Revision ID Register */
#define MC69_REVID	(*( MC0_REVID_type *) 0xf006550cu)	/* Revision ID Register */
#define MC6_REVID	(*( MC0_REVID_type *) 0xf006160cu)	/* Revision ID Register */
#define MC70_REVID	(*( MC0_REVID_type *) 0xf006560cu)	/* Revision ID Register */
#define MC71_REVID	(*( MC0_REVID_type *) 0xf006570cu)	/* Revision ID Register */
#define MC72_REVID	(*( MC0_REVID_type *) 0xf006580cu)	/* Revision ID Register */
#define MC73_REVID	(*( MC0_REVID_type *) 0xf006590cu)	/* Revision ID Register */
#define MC74_REVID	(*( MC0_REVID_type *) 0xf0065a0cu)	/* Revision ID Register */
#define MC75_REVID	(*( MC0_REVID_type *) 0xf0065b0cu)	/* Revision ID Register */
#define MC76_REVID	(*( MC0_REVID_type *) 0xf0065c0cu)	/* Revision ID Register */
#define MC77_REVID	(*( MC0_REVID_type *) 0xf0065d0cu)	/* Revision ID Register */
#define MC78_REVID	(*( MC0_REVID_type *) 0xf0065e0cu)	/* Revision ID Register */
#define MC79_REVID	(*( MC0_REVID_type *) 0xf0065f0cu)	/* Revision ID Register */
#define MC7_REVID	(*( MC0_REVID_type *) 0xf006170cu)	/* Revision ID Register */
#define MC80_REVID	(*( MC0_REVID_type *) 0xf006600cu)	/* Revision ID Register */
#define MC81_REVID	(*( MC0_REVID_type *) 0xf006610cu)	/* Revision ID Register */
#define MC82_REVID	(*( MC0_REVID_type *) 0xf006620cu)	/* Revision ID Register */
#define MC83_REVID	(*( MC0_REVID_type *) 0xf006630cu)	/* Revision ID Register */
#define MC84_REVID	(*( MC0_REVID_type *) 0xf006640cu)	/* Revision ID Register */
#define MC85_REVID	(*( MC0_REVID_type *) 0xf006650cu)	/* Revision ID Register */
#define MC86_REVID	(*( MC0_REVID_type *) 0xf006660cu)	/* Revision ID Register */
#define MC87_REVID	(*( MC0_REVID_type *) 0xf006670cu)	/* Revision ID Register */
#define MC8_REVID	(*( MC0_REVID_type *) 0xf006180cu)	/* Revision ID Register */
#define MC9_REVID	(*( MC0_REVID_type *) 0xf006190cu)	/* Revision ID Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} MTU_ACCEN0_type;
#define MTU_ACCEN0	(*( MTU_ACCEN0_type *) 0xf00600fcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Res            : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} MTU_ACCEN1_type;
#define MTU_ACCEN1	(*( MTU_ACCEN1_type *) 0xf00600f8u)	/* Access Enable Register 1 */
#define MTU_MEMSTAT1	(*( MTU_ACCEN1_type *) 0xf006003cu)	/* Memory Status Register 1 */
#define MTU_MEMSTAT2	(*( MTU_ACCEN1_type *) 0xf0060040u)	/* Memory Status Register 2 */
#define MTU_RES3	(*( MTU_ACCEN1_type *) 0xf0060034u)	/* Reserved Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int Resvd          : 1;	/* Resvd */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int                : 4;
		unsigned int Reserved       : 8;	/* Reserved */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MTU_CLC_type;
#define MTU_CLC	(*( MTU_CLC_type *) 0xf0060000u)	/* Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUMBER      : 16;	/* Module Number */
	} B;
	int I;
	unsigned int U;

} MTU_ID_type;
#define MTU_ID	(*( MTU_ID_type *) 0xf0060008u)	/* Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Res            : 1;	/* Reserved */
		/* const */ unsigned int CPU2DxMAP      : 2;	/* Reserved in this product */
		/* const */ unsigned int Res_3          : 1;	/* Reserved */
		/* const */ unsigned int CPU2PxMAP      : 2;	/* Reserved in this product */
		/* const */ unsigned int Res_5          : 1;	/* Reserved */
		/* const */ unsigned int CPU1DxMAP      : 2;	/* Reserved in this product */
		/* const */ unsigned int Res_7          : 1;	/* Reserved */
		/* const */ unsigned int CPU1PxMAP      : 2;	/* Reserved in this product */
		/* const */ unsigned int Res_9          : 3;	/* Reserved */
		unsigned int CPU0PCMAP      : 1;	/* CPU0 PCACHE Mapping */
		/* const */ unsigned int Res_11         : 1;	/* Reserved */
		/* const */ unsigned int CPU0PTMAP      : 1;	/* CPU0 PTAG Mapping */
		/* const */ unsigned int CPU0DxMAP      : 2;	/* Reserved in this product */
		/* const */ unsigned int Res_14         : 12;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} MTU_MEMMAP_type;
#define MTU_MEMMAP	(*( MTU_MEMMAP_type *) 0xf006001cu)	/* Memory Mapping Enable Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CPU2DSAIU      : 1;	/* Reserved in this product */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CPU2DTAIU      : 1;	/* Reserved in this product */
		/* const */ unsigned int CPU2PSAIU      : 1;	/* Reserved in this product */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CPU2PTAIU      : 1;	/* Reserved in this product */
		/* const */ unsigned int CPU1DSAIU      : 1;	/* Reserved in this product */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CPU1DTAIU      : 1;	/* Reserved in this product */
		/* const */ unsigned int CPU1PSAIU      : 1;	/* Reserved in this product */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CPU1PTAIU      : 1;	/* Reserved in this product */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int CPU0DSAIU      : 1;	/* Reserved in this product */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CPU0PSAIU      : 1;	/* CPU0 PCACHE Partial AutoInitialize Underway */
		/* const */ unsigned int CPU0PTAIU      : 1;	/* CPU0 PTAG MBIST AutoInitialize Underway */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CPU0DxAIU      : 1;	/* Reserved in this product */
		/* const */ unsigned int CPU1DS2AIU     : 1;	/* Reserved in this product */
		/* const */ unsigned int CPU2DS2AIU     : 1;	/* Reserved in this product */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int HSMCAIU        : 1;	/* Reserved in this product */
		/* const */ unsigned int HSMTAIU        : 1;	/* Reserved in this product */
		/* const */ unsigned int HSMRAIU        : 1;	/* Reserved in this product */
		/* const */ unsigned int FSI0AIU        : 1;	/* FSI0 MBIST AutoInitialize Underway */
		/* const */ unsigned int CPU0DS2AIU     : 1;	/* CPU0 DCACHE Partial AutoInitialize Underway (TC23x Second DS Bank) */
		/* const */ unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} MTU_MEMSTAT0_type;
#define MTU_MEMSTAT0	(*( MTU_MEMSTAT0_type *) 0xf0060038u)	/* Memory Status Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CPU2XEN        : 6;	/* Reserved in this product */
		/* const */ unsigned int CPU1XEN        : 6;	/* Reserved in this product */
		/* const */ unsigned int LMUEN          : 1;	/* Reserved in this product */
		unsigned int MMCDSEN        : 1;	/* MINI MCDS TRAM MBIST Controller Memory Enable */
		unsigned int CPU0DSEN       : 1;	/* CPU0 DSPR MBIST Controller Memory Enable */
		/* const */ unsigned int Res            : 1;	/* Reserved in this product */
		unsigned int CPU0PSEN       : 1;	/* CPU0 PSPR MBIST Controller Memory Enable */
		unsigned int CPU0PTEN       : 1;	/* CPU0 PTAG MBIST Controller Memory Enable */
		/* const */ unsigned int Res_9          : 1;	/* Reserved */
		/* const */ unsigned int CPU0DTEN       : 1;	/* Reserved in this product */
		/* const */ unsigned int CPUXDS2EN      : 2;	/* Reserved in this product */
		unsigned int ETHEN          : 1;	/* ETHERMAC MBIST Controller Memory Enable */
		/* const */ unsigned int Res_13         : 3;	/* Reserved */
		unsigned int FSI0EN         : 1;	/* FSI0 MBIST Controller Memory Enable */
		unsigned int CPU0DS2EN      : 1;	/* CPU0 TC1.6E DSPR2 MBIST Controller Memory Enable (TC23x Only) */
		/* const */ unsigned int GTMFEN         : 1;	/* Reserved in this product */
		/* const */ unsigned int GTMM0EN        : 1;	/* Reserved in this product */
		/* const */ unsigned int GTMM1EN        : 1;	/* Reserved in this product */
		/* const */ unsigned int GTM1AEN        : 1;	/* Reserved in this product */
	} B;
	int I;
	unsigned int U;

} MTU_MEMTEST0_type;
#define MTU_MEMTEST0	(*( MTU_MEMTEST0_type *) 0xf0060010u)	/* Memory MBISTEnable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int GTM1BEN        : 1;	/* Reserved in this product */
		/* const */ unsigned int GTM2EN         : 1;	/* Reserved in this product */
		/* const */ unsigned int PSI5EN         : 1;	/* Reserved in this product */
		/* const */ unsigned int Res            : 1;	/* Reserved */
		unsigned int MCAN0EN        : 1;	/* MultiCAN0 Controller Memory Enable */
		unsigned int MCAN1EN        : 1;	/* MultiCAN1 Controller Memory Enable */
		unsigned int ERAY0OEN       : 1;	/* ERAY0 OBF Controller Memory Enable */
		unsigned int ERAY0TEN       : 1;	/* ERAY0 TBF Controller Memory Enable */
		unsigned int ERAY0MEN       : 1;	/* ERAY0 MBF Controller Memory Enable */
		/* const */ unsigned int ERAY1XEN       : 3;	/* Reserved in this product */
		/* const */ unsigned int STBY1EN        : 1;	/* Reserved in this product */
		unsigned int MCDSEN         : 1;	/* MCDS Controller Memory Enable (ED only) */
		unsigned int EMEML0EN       : 1;	/* EMEM Lower 0 (TCM) MBIST Controller Memory Test Enable (ED only) */
		unsigned int EMEML1EN       : 1;	/* EMEM Lower 1 (TCM) MBIST Controller Memory Test Enable (ED only) */
		unsigned int EMEML2EN       : 1;	/* EMEM Lower 2 (TCM) MBIST Controller Memory Test Enable (ED only) */
		unsigned int EMEML3EN       : 1;	/* EMEM Lower 3 (TCM) MBIST Controller Memory Test Enable (ED only) */
		/* const */ unsigned int EMEMLXEN       : 12;	/* Reserved in this product */
		/* const */ unsigned int EMEMUXEN       : 2;	/* Reserved in this product */
	} B;
	int I;
	unsigned int U;

} MTU_MEMTEST1_type;
#define MTU_MEMTEST1	(*( MTU_MEMTEST1_type *) 0xf0060014u)	/* Memory MBISTEnable Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EMEMUxEN       : 14;	/* Reserved in this product */
		/* const */ unsigned int CIF0EN         : 1;	/* Reserved in this product */
		unsigned int DAMEN          : 1;	/* DAM Memory Enable */
		/* const */ unsigned int CIFxEN         : 2;	/* Reserved in this product */
		/* const */ unsigned int STBY2EN        : 1;	/* Reserved in this product */
		/* const */ unsigned int DMAEN          : 1;	/* Reserved in this product */
		unsigned int XTM0EN         : 1;	/* EMEM XTM0 Controller Memory Enable (ED only) */
		unsigned int XTM1EN         : 1;	/* EMEM XTM1 Controller Memory Enable (ED only) */
		unsigned int FFT0EN         : 1;	/* FFT0 Memory Controller Memory Enable (ADAS Product only) */
		unsigned int FFT1EN         : 1;	/* FFT1 Memory Controller Memory Enable (ADAS Product only) */
		/* const */ unsigned int Res            : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} MTU_MEMTEST2_type;
#define MTU_MEMTEST2	(*( MTU_MEMTEST2_type *) 0xf0060018u)	/* Memory MBISTEnable Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int Res            : 1;	/* Reserved in this Product */
		unsigned int Res_2          : 1;	/* Reserved in this Product */
		/* const */ unsigned int Res_3          : 1;	/* Reservedin this Product */
		unsigned int Res_4          : 1;	/* Reserved in this Product */
		/* const */ unsigned int Res_5          : 28;	/* Reservedin this Product */
	} B;
	int I;
	unsigned int U;

} MTU_RES0_type;
#define MTU_RES0	(*( MTU_RES0_type *) 0xf0060020u)	/* Reserved Register */

typedef volatile union
{
	struct
	{ 
		unsigned int Res            : 3;	/* Reserved in this Product */
		/* const */ unsigned int Res_2          : 29;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} MTU_RES1_type;
#define MTU_RES1	(*( MTU_RES1_type *) 0xf0060024u)	/* Reserved Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Res            : 7;	/* Reserved */
		unsigned int Res_2          : 1;	/* Reserved in this Product */
		/* const */ unsigned int Res_3          : 24;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} MTU_RES2_type;
#define MTU_RES2	(*( MTU_RES2_type *) 0xf0060030u)	/* Reserved Register */


/* SCU */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} SCU_ACCEN0_type;
#define SCU_ACCEN0	(*( SCU_ACCEN0_type *) 0xf00363fcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} SCU_ACCEN1_type;
#define SCU_ACCEN1	(*( SCU_ACCEN1_type *) 0xf00363f8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int STM0DIS        : 1;	/* STM0 Disable Reset */
		unsigned int STM1DIS        : 1;	/* STM1 Disable Reset (If Product has STM1) */
		unsigned int STM2DIS        : 1;	/* STM2 Disable Reset (If Product has STM2) */
		unsigned int                : 29;
	} B;
	int I;
	unsigned int U;

} SCU_ARSTDIS_type;
#define SCU_ARSTDIS	(*( SCU_ARSTDIS_type *) 0xf003605cu)	/* Application Reset Disable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int BAUD2DIV       : 4;	/* Baud2 Divider Reload Value */
		unsigned int SRIDIV         : 4;	/* SRI Divider Reload Value */
		unsigned int LPDIV          : 4;	/* Low Power Divider Reload Value */
		unsigned int SPBDIV         : 4;	/* SPB Divider Reload Value */
		unsigned int FSI2DIV        : 2;	/* FSI2 Divider Reload Value */
		unsigned int                : 2;
		unsigned int FSIDIV         : 2;	/* FSI Divider Reload Value */
		unsigned int                : 2;
		unsigned int CLKSEL         : 2;	/* Clock Selection */
		unsigned int UP             : 1;	/* Update Request */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_CCUCON0_type;
#define SCU_CCUCON0	(*( SCU_CCUCON0_type *) 0xf0036030u)	/* CCU Clock Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int CANDIV         : 4;	/* MultiCAN Divider Reload Value */
		unsigned int ERAYDIV        : 4;	/* ERAY Divider Reload Value */
		unsigned int STMDIV         : 4;	/* STM Divider Reload Value */
		unsigned int GTMDIV         : 4;	/* GTM Divider Reload Value */
		unsigned int ETHDIV         : 4;	/* Ethernet Divider Reload Value */
		unsigned int ASCLINFDIV     : 4;	/* ASCLIN Fast Divider Reload Value */
		unsigned int ASCLINSDIV     : 4;	/* ASCLIN Slow Divider Reload Value */
		unsigned int INSEL          : 2;	/* Input Selection */
		unsigned int UP             : 1;	/* Update Request */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_CCUCON1_type;
#define SCU_CCUCON1	(*( SCU_CCUCON1_type *) 0xf0036034u)	/* CCU Clock Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int BBBDIV         : 4;	/* BBB Divider Reload Value */
		unsigned int                : 26;
		unsigned int UP             : 1;	/* Update Request */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_CCUCON2_type;
#define SCU_CCUCON2	(*( SCU_CCUCON2_type *) 0xf0036040u)	/* CCU Clock Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int PLLDIV         : 6;	/* PLL Divider Value */
		unsigned int PLLSEL         : 2;	/* PLL Target Monitoring Frequency Selection */
		unsigned int PLLERAYDIV     : 6;	/* PLL_ERAY Divider Value */
		unsigned int PLLERAYSEL     : 2;	/* PLL_ERAY Target Monitoring Frequency Selection */
		unsigned int SRIDIV         : 6;	/* SRI Divider Value */
		unsigned int SRISEL         : 2;	/* SRI Target Monitoring Frequency Selection */
		unsigned int                : 6;
		unsigned int UP             : 1;	/* Update Request */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_CCUCON3_type;
#define SCU_CCUCON3	(*( SCU_CCUCON3_type *) 0xf0036044u)	/* CCU Clock Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SPBDIV         : 6;	/* SPB Divider Value */
		unsigned int SPBSEL         : 2;	/* SPB Target Monitoring Frequency Selection */
		unsigned int GTMDIV         : 6;	/* GTM Divider Value */
		unsigned int GTMSEL         : 2;	/* GTM Target Monitoring Frequency Selection */
		unsigned int STMDIV         : 6;	/* STM Divider Value */
		unsigned int STMSEL         : 2;	/* STM Target Monitoring Frequency Selection */
		unsigned int                : 6;
		unsigned int UP             : 1;	/* Update Request */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_CCUCON4_type;
#define SCU_CCUCON4	(*( SCU_CCUCON4_type *) 0xf0036048u)	/* CCU Clock Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int MAXDIV         : 4;	/* Max Divider Reload Value */
		unsigned int                : 26;
		unsigned int UP             : 1;	/* Update Request */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_CCUCON5_type;
#define SCU_CCUCON5	(*( SCU_CCUCON5_type *) 0xf003604cu)	/* CCU Clock Control Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int CPU0DIV        : 6;	/* CPU0 Divider Reload Value */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SCU_CCUCON6_type;
#define SCU_CCUCON6	(*( SCU_CCUCON6_type *) 0xf0036080u)	/* CCU Clock Control Register 6 */

typedef volatile union
{
	struct
	{ 
		unsigned int ADCDIV         : 6;	/* ADC Divider Value */
		unsigned int ADCSEL         : 2;	/* ADC Target Monitoring Frequency Selection */
		unsigned int                : 21;
		unsigned int SLCK           : 1;	/* Security Lock */
		unsigned int UP             : 1;	/* Update Request */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_CCUCON9_type;
#define SCU_CCUCON9	(*( SCU_CCUCON9_type *) 0xf003608cu)	/* CCU Clock Control Register 9 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHREV          : 6;	/* Chip Revision Number */
		/* const */ unsigned int CHTEC          : 2;	/* Chip Family */
		unsigned int CHID           : 8;	/* Chip Identification Number */
		/* const */ unsigned int EEA            : 1;	/* Emulation Extension Available */
		unsigned int UCODE          : 7;	/* ?Code Version */
		unsigned int FSIZE          : 4;	/* Program Flash Size */
		unsigned int SP             : 2;	/* Speed */
		unsigned int SEC            : 1;	/* Security Device */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} SCU_CHIPID_type;
#define SCU_CHIPID	(*( SCU_CHIPID_type *) 0xf0036140u)	/* Chip Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PWD            : 1;	/* Sensor Power Down */
		unsigned int START          : 1;	/* Sensor Measurement Start */
		unsigned int                : 2;
		unsigned int CAL            : 20;	/* Calibration Value */
		unsigned int                : 7;
		unsigned int SLCK           : 1;	/* Security Lock */
	} B;
	int I;
	unsigned int U;

} SCU_DTSCON_type;
#define SCU_DTSCON	(*( SCU_DTSCON_type *) 0xf00360e4u)	/* Die Temperature Sensor Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LOWER          : 10;	/* Lower Limit */
		unsigned int                : 5;
		unsigned int LLU            : 1;	/* Lower Limit Underflow */
		unsigned int UPPER          : 10;	/* Upper Limit */
		unsigned int                : 4;
		unsigned int SLCK           : 1;	/* Security Lock */
		/* const */ unsigned int UOF            : 1;	/* Upper Limit Overflow */
	} B;
	int I;
	unsigned int U;

} SCU_DTSLIM_type;
#define SCU_DTSLIM	(*( SCU_DTSLIM_type *) 0xf0036240u)	/* Die Temperature Sensor Limit Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESULT         : 10;	/* Result of the DTS Measurement */
		/* const */ unsigned int                : 4;
		/* const */ unsigned int RDY            : 1;	/* Sensor Ready Status */
		/* const */ unsigned int BUSY           : 1;	/* Sensor Busy Status */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_DTSSTAT_type;
#define SCU_DTSSTAT	(*( SCU_DTSSTAT_type *) 0xf00360e0u)	/* Die Temperature Sensor Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int EXIS0          : 3;	/* External Input Selection 0 */
		unsigned int                : 1;
		unsigned int FEN0           : 1;	/* Falling Edge Enable 0 */
		unsigned int REN0           : 1;	/* Rising Edge Enable 0 */
		unsigned int LDEN0          : 1;	/* Level Detection Enable 0 */
		unsigned int EIEN0          : 1;	/* External Input Enable 0 */
		unsigned int INP0           : 3;	/* Input Node Pointer */
		unsigned int                : 5;
		unsigned int EXIS1          : 3;	/* External Input Selection 1 */
		unsigned int                : 1;
		unsigned int FEN1           : 1;	/* Falling Edge Enable 1 */
		unsigned int REN1           : 1;	/* Rising Edge Enable 1 */
		unsigned int LDEN1          : 1;	/* Level Detection Enable 1 */
		unsigned int EIEN1          : 1;	/* External Input Enable 1 */
		unsigned int INP1           : 3;	/* Input Node Pointer */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} SCU_EICR0_type;
#define SCU_EICR0	(*( SCU_EICR0_type *) 0xf0036210u)	/* External Input Channel Register 0 */
#define SCU_EICR1	(*( SCU_EICR0_type *) 0xf0036214u)	/* External Input Channel Register 1 */
#define SCU_EICR2	(*( SCU_EICR0_type *) 0xf0036218u)	/* External Input Channel Register 2 */
#define SCU_EICR3	(*( SCU_EICR0_type *) 0xf003621cu)	/* External Input Channel Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INTF0          : 1;	/* External Event Flag of Channel 0 */
		/* const */ unsigned int INTF1          : 1;	/* External Event Flag of Channel 1 */
		/* const */ unsigned int INTF2          : 1;	/* External Event Flag of Channel 2 */
		/* const */ unsigned int INTF3          : 1;	/* External Event Flag of Channel 3 */
		/* const */ unsigned int INTF4          : 1;	/* External Event Flag of Channel 4 */
		/* const */ unsigned int INTF5          : 1;	/* External Event Flag of Channel 5 */
		/* const */ unsigned int INTF6          : 1;	/* External Event Flag of Channel 6 */
		/* const */ unsigned int INTF7          : 1;	/* External Event Flag of Channel 7 */
		/* const */ unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SCU_EIFR_type;
#define SCU_EIFR	(*( SCU_EIFR_type *) 0xf0036220u)	/* External Input Flag Register */

typedef volatile union
{
	struct
	{ 
		unsigned int POL            : 1;	/* Input Polarity */
		unsigned int MODE           : 1;	/* Mode Selection */
		unsigned int ENON           : 1;	/* Enable ON */
		unsigned int PSEL           : 1;	/* PORT Select */
		unsigned int                : 12;
		/* const */ unsigned int EMSF           : 1;	/* Emergency Stop Flag */
		/* const */ unsigned int SEMSF          : 1;	/* SMU Emergency Stop Flag */
		unsigned int                : 6;
		unsigned int EMSFM          : 2;	/* Emergency Stop Flag Modification */
		unsigned int SEMSFM         : 2;	/* SMU Emergency Stop Flag Modification */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} SCU_EMSR_type;
#define SCU_EMSR	(*( SCU_EMSR_type *) 0xf00360fcu)	/* Emergency Stop Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 7;
		unsigned int EDCON          : 2;	/* Edge Detection Control */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SCU_ESRCFG0_type;
#define SCU_ESRCFG0	(*( SCU_ESRCFG0_type *) 0xf0036070u)	/* ESR0 Input Configuration Register */
#define SCU_ESRCFG1	(*( SCU_ESRCFG0_type *) 0xf0036074u)	/* ESR1 Input Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ARI            : 1;	/* Application Reset Indicator */
		unsigned int ARC            : 1;	/* Application Reset Indicator Clear */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} SCU_ESROCFG_type;
#define SCU_ESROCFG	(*( SCU_ESROCFG_type *) 0xf0036078u)	/* ESR Output Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RES            : 28;	/* Reserved */
		unsigned int EVR13OFF       : 1;	/* EVR13 Regulator Enable */
		unsigned int BPEVR13OFF     : 1;	/* Bit Protection EVR13OFF */
		/* const */ unsigned int RES_4          : 1;	/* Reserved */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_EVR13CON_type;
#define SCU_EVR13CON	(*( SCU_EVR13CON_type *) 0xf00360b8u)	/* EVR13 Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ADC13V         : 8;	/* ADC 1.3 V Conversion Result */
		/* const */ unsigned int                : 8;
		/* const */ unsigned int ADCSWDV        : 8;	/* ADC External Supply Conversion Result */
		/* const */ unsigned int                : 7;
		/* const */ unsigned int VAL            : 1;	/* Valid Status */
	} B;
	int I;
	unsigned int U;

} SCU_EVRADCSTAT_type;
#define SCU_EVRADCSTAT	(*( SCU_EVRADCSTAT_type *) 0xf003619cu)	/* EVR ADC Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EVR13OVMOD     : 2;	/* 1.3 V Regulator Over-voltage monitoring mode */
		unsigned int                : 2;
		unsigned int EVR13UVMOD     : 2;	/* 1.3 V Regulator Under-voltage monitoring mode */
		unsigned int                : 10;
		unsigned int SWDOVMOD       : 2;	/* Supply monitor (SWD) Over-voltage monitoring mode */
		unsigned int                : 2;
		unsigned int SWDUVMOD       : 2;	/* Supply monitor (SWD) Under-voltage monitoring mode */
		unsigned int                : 8;
		unsigned int SLCK           : 1;	/* HSM Security Lock */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} SCU_EVRMONCTRL_type;
#define SCU_EVRMONCTRL	(*( SCU_EVRMONCTRL_type *) 0xf00361a8u)	/* EVR Monitor Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EVR13OVVAL     : 8;	/* 1.3 V Regulator Over-voltage threshold */
		unsigned int                : 8;
		unsigned int SWDOVVAL       : 8;	/* Supply monitor (SWD) Over-voltage threshold value */
		unsigned int                : 6;
		unsigned int SLCK           : 1;	/* HSM Security Lock */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_EVROVMON_type;
#define SCU_EVROVMON	(*( SCU_EVROVMON_type *) 0xf00361a4u)	/* EVR Over-voltage Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RES            : 28;	/* Reserved */
		unsigned int RSTSWDOFF      : 1;	/* EVR SWD Reset Enable */
		unsigned int BPRSTSWDOFF    : 1;	/* Bit Protection RSTSWDOFF */
		unsigned int SLCK           : 1;	/* HSM Security Lock */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_EVRRSTCON_type;
#define SCU_EVRRSTCON	(*( SCU_EVRRSTCON_type *) 0xf003606cu)	/* EVR Reset Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SD33P          : 4;	/* P Coefficient */
		unsigned int                : 4;
		unsigned int SD33I          : 4;	/* I Coefficient */
		unsigned int                : 19;
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_EVRSDCOEFF2_type;
#define SCU_EVRSDCOEFF2	(*( SCU_EVRSDCOEFF2_type *) 0xf00361c4u)	/* EVR13 SD Coefficient Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SDFREQSPRD     : 4;	/* Frequency Spread Mode */
		unsigned int                : 4;
		unsigned int TON            : 8;	/* Charge Phase length */
		unsigned int TOFF           : 8;	/* Discharge Phase length */
		unsigned int SDSTEP         : 4;	/* Droop Voltage Step */
		unsigned int SYNCDIV        : 3;	/* Clock Divider Ratio for external DCDC SYNC signal */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_EVRSDCTRL1_type;
#define SCU_EVRSDCTRL1	(*( SCU_EVRSDCTRL1_type *) 0xf00361b0u)	/* EVR13 SD Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 8;
		unsigned int STBS           : 2;	/* Stabilization strength */
		unsigned int STSP           : 2;	/* Startup Speed */
		unsigned int NS             : 2;	/* Noise shaper setting */
		unsigned int OL             : 1;	/* Open Loop activation */
		unsigned int PIAD           : 1;	/* PI coefficient adaptation */
		unsigned int ADCMODE        : 4;	/* Operating Mode for ADC */
		unsigned int ADCLPF         : 2;	/* Time constant of digital LPF of tracking ADC */
		unsigned int ADCLSB         : 1;	/* PID LSB size */
		unsigned int                : 1;
		unsigned int SDLUT          : 6;	/* Non-linear Starting Point */
		unsigned int                : 1;
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_EVRSDCTRL2_type;
#define SCU_EVRSDCTRL2	(*( SCU_EVRSDCTRL2_type *) 0xf00361b4u)	/* EVR13 SD Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SDOLCON        : 7;	/* Initial Conductance */
		unsigned int MODSEL         : 1;	/* Operation Mode Selection */
		unsigned int MODLOW         : 7;	/* Low threshold for Mode change */
		unsigned int                : 1;
		unsigned int SDVOKLVL       : 6;	/* Configuration of Voltage OK Signal */
		unsigned int MODMAN         : 2;	/* Manual Mode Selection */
		unsigned int MODHIGH        : 7;	/* High threshold for Mode change */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_EVRSDCTRL3_type;
#define SCU_EVRSDCTRL3	(*( SCU_EVRSDCTRL3_type *) 0xf00361b8u)	/* EVR13 SD Control Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EVR13          : 1;	/* EVR13 status */
		/* const */ unsigned int OV13           : 1;	/* EVR13 Regulator Over-voltage event flag */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int OVSWD          : 1;	/* Supply Watchdog (SWD) Over-voltage event flag */
		/* const */ unsigned int UV13           : 1;	/* EVR13 Regulator Under-voltage event flag */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int UVSWD          : 1;	/* Supply Watchdog (SWD) Under-voltage event flag */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int BGPROK         : 1;	/* Primary Bandgap status */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int SCMOD          : 2;	/* Switch Capacitor SMPS Mode */
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} SCU_EVRSTAT_type;
#define SCU_EVRSTAT	(*( SCU_EVRSTAT_type *) 0xf00360b0u)	/* EVR Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EVR13UVVAL     : 8;	/* 1.3 V Regulator Under-voltage threshold */
		unsigned int                : 8;
		unsigned int SWDUVVAL       : 8;	/* Supply monitor (SWD) Under-voltage threshold value */
		unsigned int                : 6;
		unsigned int SLCK           : 1;	/* HSM Security Lock */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_EVRUVMON_type;
#define SCU_EVRUVMON	(*( SCU_EVRUVMON_type *) 0xf00361a0u)	/* EVR Under-voltage Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* External Clock Enable for EXTCLK0 */
		unsigned int                : 1;
		unsigned int SEL0           : 4;	/* External Clock Select for EXTCLK0 */
		unsigned int                : 10;
		unsigned int EN1            : 1;	/* External Clock Enable for EXTCLK1 */
		unsigned int NSEL           : 1;	/* Negation Selection */
		unsigned int SEL1           : 4;	/* External Clock Select for EXTCLK1 */
		unsigned int                : 2;
		unsigned int DIV1           : 8;	/* External Clock Divider for EXTCLK1 */
	} B;
	int I;
	unsigned int U;

} SCU_EXTCON_type;
#define SCU_EXTCON	(*( SCU_EXTCON_type *) 0xf003603cu)	/* External Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int                : 4;
		unsigned int DM             : 2;	/* Divider Mode */
		/* const */ unsigned int RESULT         : 10;	/* Result Value */
		unsigned int                : 5;
		unsigned int DISCLK         : 1;	/* Disable Clock */
	} B;
	int I;
	unsigned int U;

} SCU_FDR_type;
#define SCU_FDR	(*( SCU_FDR_type *) 0xf0036038u)	/* Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FS0            : 1;	/* Set Flag INTF0 for Channel 0 */
		unsigned int FS1            : 1;	/* Set Flag INTF1 for Channel 1 */
		unsigned int FS2            : 1;	/* Set Flag INTF2 for Channel 2 */
		unsigned int FS3            : 1;	/* Set Flag INTF3 for Channel 3 */
		unsigned int FS4            : 1;	/* Set Flag INTF4 for Channel 4 */
		unsigned int FS5            : 1;	/* Set Flag INTF5 for Channel 5 */
		unsigned int FS6            : 1;	/* Set Flag INTF6 for Channel 6 */
		unsigned int FS7            : 1;	/* Set Flag INTF7 for Channel 7 */
		unsigned int                : 8;
		unsigned int FC0            : 1;	/* Clear Flag INTF0 for Channel 0 */
		unsigned int FC1            : 1;	/* Clear Flag INTF1 for Channel 1 */
		unsigned int FC2            : 1;	/* Clear Flag INTF2 for Channel 2 */
		unsigned int FC3            : 1;	/* Clear Flag INTF3 for Channel 3 */
		unsigned int FC4            : 1;	/* Clear Flag INTF4 for Channel 4 */
		unsigned int FC5            : 1;	/* Clear Flag INTF5 for Channel 5 */
		unsigned int FC6            : 1;	/* Clear Flag INTF6 for Channel 6 */
		unsigned int FC7            : 1;	/* Clear Flag INTF7 for Channel 7 */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SCU_FMR_type;
#define SCU_FMR	(*( SCU_FMR_type *) 0xf0036224u)	/* Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUMBER      : 16;	/* Module Number */
	} B;
	int I;
	unsigned int U;

} SCU_ID_type;
#define SCU_ID	(*( SCU_ID_type *) 0xf0036008u)	/* Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IPEN00         : 1;	/* Flag Pattern Enable for Channel 0 */
		unsigned int IPEN01         : 1;	/* Flag Pattern Enable for Channel 0 */
		unsigned int IPEN02         : 1;	/* Flag Pattern Enable for Channel 0 */
		unsigned int IPEN03         : 1;	/* Flag Pattern Enable for Channel 0 */
		unsigned int IPEN04         : 1;	/* Flag Pattern Enable for Channel 0 */
		unsigned int IPEN05         : 1;	/* Flag Pattern Enable for Channel 0 */
		unsigned int IPEN06         : 1;	/* Flag Pattern Enable for Channel 0 */
		unsigned int IPEN07         : 1;	/* Flag Pattern Enable for Channel 0 */
		unsigned int                : 5;
		unsigned int GEEN0          : 1;	/* Generate Event Enable 0 */
		unsigned int IGP0           : 2;	/* Interrupt Gating Pattern 0 */
		unsigned int IPEN10         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int IPEN11         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int IPEN12         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int IPEN13         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int IPEN14         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int IPEN15         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int IPEN16         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int IPEN17         : 1;	/* Interrupt Pattern Enable for Channel 1 */
		unsigned int                : 5;
		unsigned int GEEN1          : 1;	/* Generate Event Enable 1 */
		unsigned int IGP1           : 2;	/* Interrupt Gating Pattern 1 */
	} B;
	int I;
	unsigned int U;

} SCU_IGCR0_type;
#define SCU_IGCR0	(*( SCU_IGCR0_type *) 0xf003622cu)	/* Flag Gating Register 0 */
#define SCU_IGCR1	(*( SCU_IGCR0_type *) 0xf0036230u)	/* Flag Gating Register 1 */
#define SCU_IGCR2	(*( SCU_IGCR0_type *) 0xf0036234u)	/* Flag Gating Register 2 */
#define SCU_IGCR3	(*( SCU_IGCR0_type *) 0xf0036238u)	/* Flag Gating Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;	/* Input Bit 0 */
		/* const */ unsigned int P1             : 1;	/* Input Bit 1 */
		/* const */ unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} SCU_IN_type;
#define SCU_IN	(*( SCU_IN_type *) 0xf00360acu)	/* ESR Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;	/* Control for ESR Pin x */
		unsigned int                : 4;
		unsigned int PC1            : 4;	/* Control for ESR Pin x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_IOCR_type;
#define SCU_IOCR	(*( SCU_IOCR_type *) 0xf00360a0u)	/* Input/Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LBISTREQ       : 1;	/* LBIST Request */
		unsigned int LBISTREQP      : 1;	/* LBIST Request Protection Bit */
		unsigned int PATTERNS       : 14;	/* LBIST Pattern Number */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_LBISTCTRL0_type;
#define SCU_LBISTCTRL0	(*( SCU_LBISTCTRL0_type *) 0xf0036164u)	/* Logic BIST Control 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SEED           : 23;	/* LBIST Seed */
		unsigned int                : 1;
		unsigned int SPLITSH        : 3;	/* LBIST Split-Shift Selection */
		unsigned int BODY           : 1;	/* Body Application Indicator */
		unsigned int LBISTFREQU     : 4;	/* LBIST Frequency Selection */
	} B;
	int I;
	unsigned int U;

} SCU_LBISTCTRL1_type;
#define SCU_LBISTCTRL1	(*( SCU_LBISTCTRL1_type *) 0xf0036168u)	/* Logic BIST Control 1 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SIGNATURE      : 24;	/* LBIST Signature */
		/* const */ unsigned int                : 7;
		/* const */ unsigned int LBISTDONE      : 1;	/* LBIST Execution Indicator */
	} B;
	int I;
	unsigned int U;

} SCU_LBISTCTRL2_type;
#define SCU_LBISTCTRL2	(*( SCU_LBISTCTRL2_type *) 0xf003616cu)	/* Logic BIST Control 2 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 16;
		/* const */ unsigned int LS             : 1;	/* Lockstep Mode Status */
		unsigned int                : 14;
		unsigned int LSEN           : 1;	/* Lockstep Enable */
	} B;
	int I;
	unsigned int U;

} SCU_LCLCON0_type;
#define SCU_LCLCON0	(*( SCU_LCLCON0_type *) 0xf0036134u)	/* LCL CPU0 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 16;
		/* const */ unsigned int LS             : 1;	/* Reserved in this product */
		unsigned int                : 14;
		unsigned int LSEN           : 1;	/* Reserved in this product */
	} B;
	int I;
	unsigned int U;

} SCU_LCLCON1_type;
#define SCU_LCLCON1	(*( SCU_LCLCON1_type *) 0xf0036138u)	/* LCL CPU1 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LCLT0          : 1;	/* LCL0 Lockstep Test */
		/* const */ unsigned int LCLT1          : 1;	/* Reserved in this product */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} SCU_LCLTEST_type;
#define SCU_LCLTEST	(*( SCU_LCLTEST_type *) 0xf003613cu)	/* LCL Test Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DEPT           : 5;	/* Department Identification Number */
		/* const */ unsigned int MANUF          : 11;	/* Manufacturer Identification Number */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_MANID_type;
#define SCU_MANID	(*( SCU_MANID_type *) 0xf0036144u)	/* Manufacturer Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;	/* ESR0 Pin Set Bit 0 */
		unsigned int PS1            : 1;	/* ESR1 Pin Set Bit 1 */
		unsigned int                : 14;
		unsigned int PCL0           : 1;	/* ESR0 Pin Clear Bit 0 */
		unsigned int PCL1           : 1;	/* ESR1 Pin Clear Bit 1 */
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} SCU_OMR_type;
#define SCU_OMR	(*( SCU_OMR_type *) 0xf00360a8u)	/* ESR Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		/* const */ unsigned int PLLLV          : 1;	/* Oscillator for PLL Valid Low Status Bit */
		unsigned int OSCRES         : 1;	/* Oscillator Watchdog Reset */
		unsigned int GAINSEL        : 2;	/* Oscillator Gain Selection */
		unsigned int MODE           : 2;	/* Oscillator Mode */
		unsigned int SHBY           : 1;	/* Shaper Bypass */
		/* const */ unsigned int PLLHV          : 1;	/* Oscillator for PLL Valid High Status Bit */
		unsigned int                : 1;
		/* const */ unsigned int X1D            : 1;	/* XTAL1 Data Value */
		unsigned int X1DEN          : 1;	/* XTAL1 Data Enable */
		unsigned int                : 4;
		unsigned int OSCVAL         : 5;	/* OSC Frequency Value */
		unsigned int                : 2;
		unsigned int APREN          : 1;	/* Amplitude Regulation Enable */
		unsigned int CAP0EN         : 1;	/* Capacitance 0 Enable */
		unsigned int CAP1EN         : 1;	/* Capacitance 1 Enable */
		unsigned int CAP2EN         : 1;	/* Capacitance 2 Enable */
		unsigned int CAP3EN         : 1;	/* Capacitance 3 Enable */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} SCU_OSCCON_type;
#define SCU_OSCCON	(*( SCU_OSCCON_type *) 0xf0036010u)	/* OSC Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;	/* Output Bit 0 */
		unsigned int P1             : 1;	/* Output Bit 1 */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} SCU_OUT_type;
#define SCU_OUT	(*( SCU_OUT_type *) 0xf00360a4u)	/* ESR Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CSEL0          : 1;	/* CPU Select 0 */
		/* const */ unsigned int CSEL1          : 1;	/* Reserved in this Product */
		/* const */ unsigned int CSEL2          : 1;	/* Reserved in this Product */
		unsigned int                : 13;
		unsigned int OVSTRT         : 1;	/* Overlay Start */
		unsigned int OVSTP          : 1;	/* Overlay Stop */
		unsigned int DCINVAL        : 1;	/* Data Cache Invalidate */
		unsigned int                : 5;
		unsigned int OVCONF         : 1;	/* Overlay Configured */
		unsigned int POVCONF        : 1;	/* Write Protection for OVCONF */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} SCU_OVCCON_type;
#define SCU_OVCCON	(*( SCU_OVCCON_type *) 0xf00361e4u)	/* Overlay Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int OVEN0          : 1;	/* Overlay Enable 0 */
		unsigned int OVEN1          : 1;	/* Reserved in this Product */
		unsigned int OVEN2          : 1;	/* Reserved in this Product */
		unsigned int                : 29;
	} B;
	int I;
	unsigned int U;

} SCU_OVCENABLE_type;
#define SCU_OVCENABLE	(*( SCU_OVCENABLE_type *) 0xf00361e0u)	/* Overlay Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PDIS0          : 1;	/* Pad Disable for ESR Pin 0 */
		unsigned int PDIS1          : 1;	/* Pad Disable for ESR Pin 1 */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} SCU_PDISC_type;
#define SCU_PDISC	(*( SCU_PDISC_type *) 0xf003618cu)	/* Pad Disable Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Pad Driver Mode for ESR Pins 0 and 1 */
		unsigned int PL0            : 1;	/* Reserved in this product */
		unsigned int PD1            : 3;	/* Pad Driver Mode for ESR Pins 0 and 1 */
		unsigned int PL1            : 1;	/* Reserved in this product */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SCU_PDR_type;
#define SCU_PDR	(*( SCU_PDR_type *) 0xf003609cu)	/* ESR Pad Driver Mode Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PDR0           : 1;	/* Pattern Detection Result of Channel 0 */
		/* const */ unsigned int PDR1           : 1;	/* Pattern Detection Result of Channel 1 */
		/* const */ unsigned int PDR2           : 1;	/* Pattern Detection Result of Channel 2 */
		/* const */ unsigned int PDR3           : 1;	/* Pattern Detection Result of Channel 3 */
		/* const */ unsigned int PDR4           : 1;	/* Pattern Detection Result of Channel 4 */
		/* const */ unsigned int PDR5           : 1;	/* Pattern Detection Result of Channel 5 */
		/* const */ unsigned int PDR6           : 1;	/* Pattern Detection Result of Channel 6 */
		/* const */ unsigned int PDR7           : 1;	/* Pattern Detection Result of Channel 7 */
		/* const */ unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SCU_PDRR_type;
#define SCU_PDRR	(*( SCU_PDRR_type *) 0xf0036228u)	/* Pattern Detection Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int VCOBYP         : 1;	/* VCO Bypass */
		unsigned int VCOPWD         : 1;	/* VCO Power Saving Mode */
		unsigned int MODEN          : 1;	/* Modulation Enable */
		unsigned int                : 1;
		unsigned int SETFINDIS      : 1;	/* Set Status Bit PLLSTAT.FINDIS */
		unsigned int CLRFINDIS      : 1;	/* Clear Status Bit PLLSTAT.FINDIS */
		unsigned int OSCDISCDIS     : 1;	/* Oscillator Disconnect Disable */
		unsigned int                : 2;
		unsigned int NDIV           : 7;	/* N-Divider Value */
		unsigned int PLLPWD         : 1;	/* PLL Power Saving Mode */
		unsigned int                : 1;
		unsigned int RESLD          : 1;	/* Restart VCO Lock Detection */
		unsigned int                : 5;
		unsigned int PDIV           : 4;	/* P-Divider Value */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} SCU_PLLCON0_type;
#define SCU_PLLCON0	(*( SCU_PLLCON0_type *) 0xf0036018u)	/* PLL Configuration 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int K2DIV          : 7;	/* K2-Divider Value */
		unsigned int                : 1;
		unsigned int K3DIV          : 7;	/* K3-Divider Value */
		unsigned int                : 1;
		unsigned int K1DIV          : 7;	/* K1-Divider Value */
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} SCU_PLLCON1_type;
#define SCU_PLLCON1	(*( SCU_PLLCON1_type *) 0xf003601cu)	/* PLL Configuration 1 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MODCFG         : 16;	/* Modulation Configuration */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_PLLCON2_type;
#define SCU_PLLCON2	(*( SCU_PLLCON2_type *) 0xf0036020u)	/* PLL Configuration 2 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int VCOBYP         : 1;	/* VCO Bypass */
		unsigned int VCOPWD         : 1;	/* VCO Power Saving Mode */
		unsigned int                : 2;
		unsigned int SETFINDIS      : 1;	/* Set Status Bit PLLERAYSTAT.FINDIS */
		unsigned int CLRFINDIS      : 1;	/* Clear Status Bit PLLERAYSTAT.FINDIS */
		unsigned int OSCDISCDIS     : 1;	/* Oscillator Disconnect Disable */
		unsigned int                : 2;
		unsigned int NDIV           : 5;	/* N-Divider Value */
		unsigned int                : 2;
		unsigned int PLLPWD         : 1;	/* PLL Power Saving Mode */
		unsigned int                : 1;
		unsigned int RESLD          : 1;	/* Restart VCO Lock Detection */
		unsigned int                : 5;
		unsigned int PDIV           : 4;	/* P-Divider Value */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} SCU_PLLERAYCON0_type;
#define SCU_PLLERAYCON0	(*( SCU_PLLERAYCON0_type *) 0xf0036028u)	/* PLL_ERAY Configuration 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int K2DIV          : 7;	/* K2-Divider Value */
		unsigned int                : 1;
		unsigned int K3DIV          : 4;	/* K3-Divider Value */
		unsigned int                : 4;
		unsigned int K1DIV          : 7;	/* K1-Divider Value */
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} SCU_PLLERAYCON1_type;
#define SCU_PLLERAYCON1	(*( SCU_PLLERAYCON1_type *) 0xf003602cu)	/* PLL_ERAY Configuration 1 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int VCOBYST        : 1;	/* VCO Bypass Status */
		/* const */ unsigned int PWDSTAT        : 1;	/* PLL_ERAY Power-saving Mode Status */
		/* const */ unsigned int VCOLOCK        : 1;	/* PLL VCO Lock Status */
		/* const */ unsigned int FINDIS         : 1;	/* Input Clock Disconnect Select Status */
		/* const */ unsigned int K1RDY          : 1;	/* K1 Divider Ready Status */
		/* const */ unsigned int K2RDY          : 1;	/* K2 Divider Ready Status */
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SCU_PLLERAYSTAT_type;
#define SCU_PLLERAYSTAT	(*( SCU_PLLERAYSTAT_type *) 0xf0036024u)	/* PLL_ERAY Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int VCOBYST        : 1;	/* VCO Bypass Status */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int VCOLOCK        : 1;	/* PLL VCO Lock Status */
		/* const */ unsigned int FINDIS         : 1;	/* Input Clock Disconnect Select Status */
		/* const */ unsigned int K1RDY          : 1;	/* K1 Divider Ready Status */
		/* const */ unsigned int K2RDY          : 1;	/* K2 Divider Ready Status */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int MODRUN         : 1;	/* Modulation Run */
		/* const */ unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SCU_PLLSTAT_type;
#define SCU_PLLSTAT	(*( SCU_PLLSTAT_type *) 0xf0036014u)	/* PLL Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REQSLP         : 2;	/* Idle Mode and Sleep Mode Request */
		unsigned int SMUSLP         : 1;	/* SMU CPU Idle Request */
		unsigned int                : 5;
		/* const */ unsigned int PMST           : 3;	/* Power management Status */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} SCU_PMCSR0_type;
#define SCU_PMCSR0	(*( SCU_PMCSR0_type *) 0xf00360d4u)	/* Power Management Control and Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int ESR1WKEN       : 1;	/* ESR1 Wake-up enable from Standby */
		unsigned int PINAWKEN       : 1;	/* Pin A Wake-up enable from Standby */
		unsigned int PINBWKEN       : 1;	/* Pin B Wake-up enable from Standby */
		unsigned int ESR0DFEN       : 1;	/* Digital Filter Enable */
		unsigned int ESR0EDCON      : 2;	/* Edge Detection Control */
		unsigned int ESR1DFEN       : 1;	/* Digital Filter Enable */
		unsigned int ESR1EDCON      : 2;	/* Edge Detection Control */
		unsigned int PINADFEN       : 1;	/* Digital Filter Enable */
		unsigned int PINAEDCON      : 2;	/* Edge Detection Control */
		unsigned int PINBDFEN       : 1;	/* Digital Filter Enable */
		unsigned int PINBEDCON      : 2;	/* Edge Detection Control */
		unsigned int                : 1;
		unsigned int STBYRAMSEL     : 2;	/* Standby RAM supply in Standby Mode */
		unsigned int                : 1;
		unsigned int WUTWKEN        : 1;	/* WUT Wake-up enable from Standby */
		unsigned int                : 2;
		unsigned int PORSTDF        : 1;	/* PORST Digital Filter enable */
		unsigned int                : 1;
		unsigned int DCDCSYNC       : 1;	/* DC-DC Synchronisation Enable */
		unsigned int                : 3;
		unsigned int ESR0TRIST      : 1;	/* ESR0 Tristate enable */
		unsigned int                : 1;
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_PMSWCR0_type;
#define SCU_PMSWCR0	(*( SCU_PMSWCR0_type *) 0xf00360c8u)	/* Standby and Wake-up Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 12;
		unsigned int IRADIS         : 1;	/* Idle-Request-Acknowledge Sequence Disable */
		unsigned int                : 11;
		/* const */ unsigned int RES            : 3;	/* Reserved */
		unsigned int STBYEVEN       : 1;	/* Standby Entry Event configuration enable */
		unsigned int STBYEV         : 3;	/* Standby Entry Event Configuration */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} SCU_PMSWCR1_type;
#define SCU_PMSWCR1	(*( SCU_PMSWCR1_type *) 0xf00360e8u)	/* Standby and Wake-up Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int WUTREL         : 24;	/* WUT reload value. */
		unsigned int                : 4;
		unsigned int WUTDIV         : 1;	/* WUT clock divider */
		unsigned int WUTEN          : 1;	/* WUT enable */
		unsigned int WUTMODE        : 1;	/* WUT mode selection */
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} SCU_PMSWCR3_type;
#define SCU_PMSWCR3	(*( SCU_PMSWCR3_type *) 0xf0036300u)	/* Standby and Wake-up Control Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 2;
		/* const */ unsigned int ESR1WKP        : 1;	/* ESR1 Wake-up flag */
		/* const */ unsigned int ESR1OVRUN      : 1;	/* ESR1 Overrun status flag */
		/* const */ unsigned int PINAWKP        : 1;	/* Pin A (P14.1) Wake-up flag */
		/* const */ unsigned int PINAOVRUN      : 1;	/* Pin A Overrun status flag */
		/* const */ unsigned int PINBWKP        : 1;	/* Pin B (P15.1) Wake-up flag */
		/* const */ unsigned int PINBOVRUN      : 1;	/* Pin B Overrun status flag */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int PORSTDF        : 1;	/* PORST Digital Filter status */
		/* const */ unsigned int HWCFGEVR       : 3;	/* EVR Hardware Configuration */
		/* const */ unsigned int STBYRAM        : 2;	/* Standby RAM Supply status */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int WUTWKP         : 1;	/* WUT Wake-up flag */
		/* const */ unsigned int WUTOVRUN       : 1;	/* WUT Overrun status flag */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int WUTWKEN        : 1;	/* WUT Wake-up enable status */
		/* const */ unsigned int ESR1WKEN       : 1;	/* ESR1 Wake-up enable status */
		/* const */ unsigned int PINAWKEN       : 1;	/* Pin A Wake-up enable status */
		/* const */ unsigned int PINBWKEN       : 1;	/* Pin B Wake-up enable status */
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ESR0TRIST      : 1;	/* ESR0 pin status during Standby */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int WUTEN          : 1;	/* WUT Enable status */
		/* const */ unsigned int WUTMODE        : 1;	/* WUT Mode status */
		/* const */ unsigned int WUTRUN         : 1;	/* WUT Run status */
	} B;
	int I;
	unsigned int U;

} SCU_PMSWSTAT_type;
#define SCU_PMSWSTAT	(*( SCU_PMSWSTAT_type *) 0xf00360ccu)	/* Standby and Wake-up Status Flag Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int ESR1WKPCLR     : 1;	/* ESR1 Wake-up indication flag clear */
		unsigned int ESR1OVRUNCLR   : 1;	/* ESR1 Overrun status indication flag clear */
		unsigned int PINAWKPCLR     : 1;	/* PINA Wake-up indication flag clear */
		unsigned int PINAOVRUNCLR   : 1;	/* PINA Overrun status indication flag clear */
		unsigned int PINBWKPCLR     : 1;	/* PINB Wake-up indication flag clear */
		unsigned int PINBOVRUNCLR   : 1;	/* PINB Overrun status indication flag clear */
		unsigned int                : 8;
		unsigned int WUTWKPCLR      : 1;	/* WUT Wake-up indication flag clear */
		unsigned int WUTOVRUNCLR    : 1;	/* WUT Overrun status indication flag clear */
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} SCU_PMSWSTATCLR_type;
#define SCU_PMSWSTATCLR	(*( SCU_PMSWSTATCLR_type *) 0xf00360d0u)	/* Standby and Wake-up Status Clear Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int WUTCNT         : 24;	/* WUT counter value. */
		/* const */ unsigned int                : 7;
		/* const */ unsigned int VAL            : 1;	/* Valid Status */
	} B;
	int I;
	unsigned int U;

} SCU_PMSWUTCNT_type;
#define SCU_PMSWUTCNT	(*( SCU_PMSWUTCNT_type *) 0xf00361dcu)	/* Standby WUT Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ESR0           : 2;	/* ESR0 Reset Request Trigger Reset Configuration */
		unsigned int ESR1           : 2;	/* ESR1 Reset Request Trigger Reset Configuration */
		unsigned int                : 2;
		unsigned int SMU            : 2;	/* SMU Reset Request Trigger Reset Configuration */
		unsigned int SW             : 2;	/* SW Reset Request Trigger Reset Configuration */
		unsigned int STM0           : 2;	/* STM0 Reset Request Trigger Reset Configuration */
		unsigned int STM1           : 2;	/* STM1 Reset Request Trigger Reset Configuration (If Product has STM1) */
		unsigned int STM2           : 2;	/* STM2 Reset Request Trigger Reset Configuration (If Product has STM2) */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_RSTCON_type;
#define SCU_RSTCON	(*( SCU_RSTCON_type *) 0xf0036058u)	/* Reset Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int CLRC           : 1;	/* Clear Cold Reset Status */
		/* const */ unsigned int Reserved       : 10;	/* Reserved */
		/* const */ unsigned int CSS0           : 1;	/* CPU0 Safe State Reached */
		/* const */ unsigned int CSS1           : 1;	/* Reserved in this product */
		/* const */ unsigned int CSS2           : 1;	/* Reserved in this product */
		/* const */ unsigned int Reserved_6     : 1;	/* Reserved */
		unsigned int USRINFO        : 16;	/* User Information */
	} B;
	int I;
	unsigned int U;

} SCU_RSTCON2_type;
#define SCU_RSTCON2	(*( SCU_RSTCON2_type *) 0xf0036064u)	/* Additional Reset Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ESR0           : 1;	/* Reset Request Trigger Reset Status for ESR0 */
		/* const */ unsigned int ESR1           : 1;	/* Reset Request Trigger Reset Status for ESR1 */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int SMU            : 1;	/* Reset Request Trigger Reset Status for SMU */
		/* const */ unsigned int SW             : 1;	/* Reset Request Trigger Reset Status for SW */
		/* const */ unsigned int STM0           : 1;	/* Reset Request Trigger Reset Status for STM0 Compare Match */
		/* const */ unsigned int STM1           : 1;	/* Reset Request Trigger Reset Status for STM1 Compare Match (If Product has STM1) */
		/* const */ unsigned int STM2           : 1;	/* Reset Request Trigger Reset Status for STM2 Compare Match (If Product has STM2) */
		/* const */ unsigned int                : 8;
		/* const */ unsigned int PORST          : 1;	/* Reset Request Trigger Reset Status for PORST */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CB0            : 1;	/* Reset Request Trigger Reset Status for Cerberus System Reset */
		/* const */ unsigned int CB1            : 1;	/* Reset Request Trigger Reset Status for Cerberus Debug Reset */
		/* const */ unsigned int CB3            : 1;	/* Reset Request Trigger Reset Status for Cerberus Application Reset */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int EVR13          : 1;	/* Reset Request Trigger Reset Status for EVR13 */
		/* const */ unsigned int EVR33          : 1;	/* Reserved in this product */
		/* const */ unsigned int SWD            : 1;	/* Reset Request Trigger Reset Status for Supply Watchdog (SWD) */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int STBYR          : 1;	/* Reset Request Trigger Reset Status for Standby Regulator Watchdog (STBYR) */
		/* const */ unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} SCU_RSTSTAT_type;
#define SCU_RSTSTAT	(*( SCU_RSTSTAT_type *) 0xf0036050u)	/* Reset Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int HBT            : 1;	/* Heartbeat */
		unsigned int Res            : 31;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} SCU_SAFECON_type;
#define SCU_SAFECON	(*( SCU_SAFECON_type *) 0xf0036150u)	/* Safety Heartbeat Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int HWCFG          : 8;	/* Hardware Configuration Setting */
		/* const */ unsigned int FTM            : 7;	/* Firmware Test Setting */
		/* const */ unsigned int MODE           : 1;	/* MODE */
		/* const */ unsigned int FCBAE          : 1;	/* Flash Config. Sector Access Enable */
		/* const */ unsigned int LUDIS          : 1;	/* Latch Update Disable */
		/* const */ unsigned int Res            : 1;	/* Reserved */
		/* const */ unsigned int TRSTL          : 1;	/* TRSTL Status */
		/* const */ unsigned int SPDEN          : 1;	/* Single Pin DAP Mode Enable */
		/* const */ unsigned int Res_9          : 3;	/* Reserved */
		/* const */ unsigned int RAMINT         : 1;	/* RAM Content Security Integrity */
		/* const */ unsigned int Res_11         : 7;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} SCU_STSTAT_type;
#define SCU_STSTAT	(*( SCU_STSTAT_type *) 0xf00360c0u)	/* Start-up Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int SWRSTREQ       : 1;	/* Software Reset Request */
		unsigned int                : 6;
		unsigned int RES            : 8;	/* Reserved */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_SWRSTCON_type;
#define SCU_SWRSTCON	(*( SCU_SWRSTCON_type *) 0xf0036060u)	/* Software Reset Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CCTRIG0        : 1;	/* Capture Compare Trigger 0 */
		unsigned int                : 1;
		unsigned int RAMINTM        : 2;	/* RAM Integrity Modify */
		unsigned int SETLUDIS       : 1;	/* Set Latch Update Disable */
		unsigned int                : 3;
		unsigned int DATM           : 1;	/* Disable Application Test Mode (ATM) */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SCU_SYSCON_type;
#define SCU_SYSCON	(*( SCU_SYSCON_type *) 0xf003607cu)	/* System Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ESR0T          : 1;	/* Clear Trap Request Flag ESR0T */
		unsigned int ESR1T          : 1;	/* Clear Trap Request Flag ESR1T */
		unsigned int                : 1;
		unsigned int SMUT           : 1;	/* Clear Trap Request Flag SMUT */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} SCU_TRAPCLR_type;
#define SCU_TRAPCLR	(*( SCU_TRAPCLR_type *) 0xf003612cu)	/* Trap Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ESR0T          : 1;	/* Disable Trap Request ESR0T */
		unsigned int ESR1T          : 1;	/* Disable Trap Request ESR1T */
		unsigned int                : 1;
		unsigned int SMUT           : 1;	/* Disable Trap Request SMUT */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} SCU_TRAPDIS_type;
#define SCU_TRAPDIS	(*( SCU_TRAPDIS_type *) 0xf0036130u)	/* Trap Disable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ESR0T          : 1;	/* Set Trap Request Flag ESR0T */
		unsigned int ESR1T          : 1;	/* Set Trap Request Flag ESR1T */
		unsigned int                : 1;
		unsigned int SMUT           : 1;	/* Set Trap Request Flag SMUT */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} SCU_TRAPSET_type;
#define SCU_TRAPSET	(*( SCU_TRAPSET_type *) 0xf0036128u)	/* Trap Set Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ESR0T          : 1;	/* ESR0 Trap Request Flag */
		/* const */ unsigned int ESR1T          : 1;	/* ESR1 Trap Request Flag */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int SMUT           : 1;	/* SMU Alarm Trap Request Flag */
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} SCU_TRAPSTAT_type;
#define SCU_TRAPSTAT	(*( SCU_TRAPSTAT_type *) 0xf0036124u)	/* Trap Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ENDINIT        : 1;	/* End-of-Initialization Control Bit */
		unsigned __sfrbit32 LCK            : 1;	/* Lock Bit to Control Access to WDTxCON0 */
		unsigned __sfrbit32 PW             : 14;	/* User-Definable Password Field for Access to WDTxCON0 */
		unsigned __sfrbit32 REL            : 16;	/* Reload Value for the WDT (also Time Check Value) */
	} B;
	int I;
	unsigned int U;

} SCU_WDTCPU0CON0_type;
#define SCU_WDTCPU0CON0	(*( SCU_WDTCPU0CON0_type *) 0xf0036100u)	/* CPU0 WDT Control Register 0 */
#define SCU_WDTSCON0	(*( SCU_WDTCPU0CON0_type *) 0xf00360f0u)	/* Safety WDT Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int IR0            : 1;	/* Input Frequency Request Control */
		unsigned int DR             : 1;	/* Disable Request Control Bit */
		unsigned int                : 1;
		unsigned int IR1            : 1;	/* Input Frequency Request Control */
		unsigned int UR             : 1;	/* Unlock Restriction Request Control Bit */
		unsigned int PAR            : 1;	/* Password Auto-sequence Request Bit */
		unsigned int TCR            : 1;	/* Counter Check Request Bit */
		unsigned int TCTR           : 7;	/* Timer Check Tolerance Request */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_WDTCPU0CON1_type;
#define SCU_WDTCPU0CON1	(*( SCU_WDTCPU0CON1_type *) 0xf0036104u)	/* CPU0 WDT Control Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AE             : 1;	/* Watchdog Access Error Status Flag */
		/* const */ unsigned int OE             : 1;	/* Watchdog Overflow Error Status Flag */
		/* const */ unsigned int IS0            : 1;	/* Watchdog Input Clock Status */
		/* const */ unsigned int DS             : 1;	/* Watchdog Enable/Disable Status Flag */
		/* const */ unsigned int TO             : 1;	/* Watchdog Time-Out Mode Flag */
		/* const */ unsigned int IS1            : 1;	/* Watchdog Input Clock Status */
		/* const */ unsigned int US             : 1;	/* SMU Unlock Restriction Status Flag */
		/* const */ unsigned int PAS            : 1;	/* Password Auto-sequence Status Flag */
		/* const */ unsigned int TCS            : 1;	/* Timer Check Status Flag */
		/* const */ unsigned int TCT            : 7;	/* Timer Check Tolerance */
		/* const */ unsigned int TIM            : 16;	/* Timer Value */
	} B;
	int I;
	unsigned int U;

} SCU_WDTCPU0SR_type;
#define SCU_WDTCPU0SR	(*( SCU_WDTCPU0SR_type *) 0xf0036108u)	/* CPU0 WDT Status Register */
#define SCU_WDTSSR	(*( SCU_WDTCPU0SR_type *) 0xf00360f8u)	/* Safety WDT Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 16;
		unsigned int FFFC           : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} SCU_WDTCPU1CON0_type;
#define SCU_WDTCPU1CON0	(*( SCU_WDTCPU1CON0_type *) 0xf003610cu)	/* Reserved Register */
#define SCU_WDTCPU2CON0	(*( SCU_WDTCPU1CON0_type *) 0xf0036118u)	/* Reserved Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} SCU_WDTCPU1CON1_type;
#define SCU_WDTCPU1CON1	(*( SCU_WDTCPU1CON1_type *) 0xf0036110u)	/* Reserved Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int X_0008         : 16;	/* Reserved */
		/* const */ unsigned int FFFC           : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} SCU_WDTCPU1SR_type;
#define SCU_WDTCPU1SR	(*( SCU_WDTCPU1SR_type *) 0xf0036114u)	/* CPU1 WDT Status Register */
#define SCU_WDTCPU2SR	(*( SCU_WDTCPU1SR_type *) 0xf0036120u)	/* CPU2 WDT Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} SCU_WDTCPU2CON1_type;
#define SCU_WDTCPU2CON1	(*( SCU_WDTCPU2CON1_type *) 0xf003611cu)	/* Reserved Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLRIRF         : 1;	/* Clear Internal Reset Flag */
		unsigned int                : 1;
		unsigned int IR0            : 1;	/* Input Frequency Request Control */
		unsigned int DR             : 1;	/* Disable Request Control Bit */
		unsigned int                : 1;
		unsigned int IR1            : 1;	/* Input Frequency Request Control */
		unsigned int UR             : 1;	/* Unlock Restriction Request Control Bit */
		unsigned int PAR            : 1;	/* Password Auto-sequence Request Bit */
		unsigned int TCR            : 1;	/* Counter Check Request Bit */
		unsigned int TCTR           : 7;	/* Timer Check Tolerance Request */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_WDTSCON1_type;
#define SCU_WDTSCON1	(*( SCU_WDTSCON1_type *) 0xf00360f4u)	/* Safety WDT Control Register 1 */


/* SMU */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} SMU_ACCEN0_type;
#define SMU_ACCEN0	(*( SMU_ACCEN0_type *) 0xf0036ffcu)	/* SMU Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} SMU_ACCEN1_type;
#define SMU_ACCEN1	(*( SMU_ACCEN1_type *) 0xf0036ff8u)	/* SMU Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DF0            : 1;	/* Debug flag for alarm 0 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF1            : 1;	/* Debug flag for alarm 1 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF2            : 1;	/* Debug flag for alarm 2 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF3            : 1;	/* Debug flag for alarm 3 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF4            : 1;	/* Debug flag for alarm 4 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF5            : 1;	/* Debug flag for alarm 5 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF6            : 1;	/* Debug flag for alarm 6 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF7            : 1;	/* Debug flag for alarm 7 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF8            : 1;	/* Debug flag for alarm 8 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF9            : 1;	/* Debug flag for alarm 9 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF10           : 1;	/* Debug flag for alarm 10 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF11           : 1;	/* Debug flag for alarm 11 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF12           : 1;	/* Debug flag for alarm 12 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF13           : 1;	/* Debug flag for alarm 13 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF14           : 1;	/* Debug flag for alarm 14 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF15           : 1;	/* Debug flag for alarm 15 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF16           : 1;	/* Debug flag for alarm 16 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF17           : 1;	/* Debug flag for alarm 17 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF18           : 1;	/* Debug flag for alarm 18 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF19           : 1;	/* Debug flag for alarm 19 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF20           : 1;	/* Debug flag for alarm 20 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF21           : 1;	/* Debug flag for alarm 21 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF22           : 1;	/* Debug flag for alarm 22 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF23           : 1;	/* Debug flag for alarm 23 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF24           : 1;	/* Debug flag for alarm 24 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF25           : 1;	/* Debug flag for alarm 25 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF26           : 1;	/* Debug flag for alarm 26 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF27           : 1;	/* Debug flag for alarm 27 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF28           : 1;	/* Debug flag for alarm 28 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF29           : 1;	/* Debug flag for alarm 29 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF30           : 1;	/* Debug flag for alarm 30 belonging to alarm group x (x=0-6). */
		/* const */ unsigned int DF31           : 1;	/* Debug flag for alarm 31 belonging to alarm group x (x=0-6). */
	} B;
	int I;
	unsigned int U;

} SMU_AD0_type;
#define SMU_AD0	(*( SMU_AD0_type *) 0xf0036a00u)	/* Alarm Status Register */
#define SMU_AD1	(*( SMU_AD0_type *) 0xf0036a04u)	/* Alarm Status Register */
#define SMU_AD2	(*( SMU_AD0_type *) 0xf0036a08u)	/* Alarm Status Register */
#define SMU_AD3	(*( SMU_AD0_type *) 0xf0036a0cu)	/* Alarm Status Register */
#define SMU_AD4	(*( SMU_AD0_type *) 0xf0036a10u)	/* Alarm Status Register */
#define SMU_AD5	(*( SMU_AD0_type *) 0xf0036a14u)	/* Alarm Status Register */
#define SMU_AD6	(*( SMU_AD0_type *) 0xf0036a18u)	/* Alarm Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FCNT           : 4;	/* Fault Counter. */
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ACNT           : 8;	/* Alarm Counter. */
		/* const */ unsigned int                : 14;
		/* const */ unsigned int FCO            : 1;	/* Fault Counter Overflow. */
		/* const */ unsigned int ACO            : 1;	/* Alarm Counter Overflow. */
	} B;
	int I;
	unsigned int U;

} SMU_AFCNT_type;
#define SMU_AFCNT	(*( SMU_AFCNT_type *) 0xf0036840u)	/* Alarm and Fault Counter */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SF0            : 1;	/* Status flag for alarm 0 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF1            : 1;	/* Status flag for alarm 1 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF2            : 1;	/* Status flag for alarm 2 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF3            : 1;	/* Status flag for alarm 3 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF4            : 1;	/* Status flag for alarm 4 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF5            : 1;	/* Status flag for alarm 5 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF6            : 1;	/* Status flag for alarm 6 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF7            : 1;	/* Status flag for alarm 7 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF8            : 1;	/* Status flag for alarm 8 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF9            : 1;	/* Status flag for alarm 9 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF10           : 1;	/* Status flag for alarm 10 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF11           : 1;	/* Status flag for alarm 11 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF12           : 1;	/* Status flag for alarm 12 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF13           : 1;	/* Status flag for alarm 13 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF14           : 1;	/* Status flag for alarm 14 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF15           : 1;	/* Status flag for alarm 15 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF16           : 1;	/* Status flag for alarm 16 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF17           : 1;	/* Status flag for alarm 17 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF18           : 1;	/* Status flag for alarm 18 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF19           : 1;	/* Status flag for alarm 19 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF20           : 1;	/* Status flag for alarm 20 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF21           : 1;	/* Status flag for alarm 21 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF22           : 1;	/* Status flag for alarm 22 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF23           : 1;	/* Status flag for alarm 23 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF24           : 1;	/* Status flag for alarm 24 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF25           : 1;	/* Status flag for alarm 25 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF26           : 1;	/* Status flag for alarm 26 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF27           : 1;	/* Status flag for alarm 27 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF28           : 1;	/* Status flag for alarm 28 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF29           : 1;	/* Status flag for alarm 29 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF30           : 1;	/* Status flag for alarm 30 belonging to alarm group x (x=0-6). */
		unsigned __sfrbit32 SF31           : 1;	/* Status flag for alarm 31 belonging to alarm group x (x=0-6). */
	} B;
	int I;
	unsigned int U;

} SMU_AG0_type;
#define SMU_AG0	(*( SMU_AG0_type *) 0xf00369c0u)	/* Alarm Status Register */
#define SMU_AG1	(*( SMU_AG0_type *) 0xf00369c4u)	/* Alarm Status Register */
#define SMU_AG2	(*( SMU_AG0_type *) 0xf00369c8u)	/* Alarm Status Register */
#define SMU_AG3	(*( SMU_AG0_type *) 0xf00369ccu)	/* Alarm Status Register */
#define SMU_AG4	(*( SMU_AG0_type *) 0xf00369d0u)	/* Alarm Status Register */
#define SMU_AG5	(*( SMU_AG0_type *) 0xf00369d4u)	/* Alarm Status Register */
#define SMU_AG6	(*( SMU_AG0_type *) 0xf00369d8u)	/* Alarm Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CF0            : 1;	/* Configuration flag x (x=0-2) for alarm 0 belonging to alarm group 0. */
		unsigned __sfrbit32 CF1            : 1;	/* Configuration flag x (x=0-2) for alarm 1 belonging to alarm group 0. */
		unsigned __sfrbit32 CF2            : 1;	/* Configuration flag x (x=0-2) for alarm 2 belonging to alarm group 0. */
		unsigned __sfrbit32 CF3            : 1;	/* Configuration flag x (x=0-2) for alarm 3 belonging to alarm group 0. */
		unsigned __sfrbit32 CF4            : 1;	/* Configuration flag x (x=0-2) for alarm 4 belonging to alarm group 0. */
		unsigned __sfrbit32 CF5            : 1;	/* Configuration flag x (x=0-2) for alarm 5 belonging to alarm group 0. */
		unsigned __sfrbit32 CF6            : 1;	/* Configuration flag x (x=0-2) for alarm 6 belonging to alarm group 0. */
		unsigned __sfrbit32 CF7            : 1;	/* Configuration flag x (x=0-2) for alarm 7 belonging to alarm group 0. */
		unsigned __sfrbit32 CF8            : 1;	/* Configuration flag x (x=0-2) for alarm 8 belonging to alarm group 0. */
		unsigned __sfrbit32 CF9            : 1;	/* Configuration flag x (x=0-2) for alarm 9 belonging to alarm group 0. */
		unsigned __sfrbit32 CF10           : 1;	/* Configuration flag x (x=0-2) for alarm 10 belonging to alarm group 0. */
		unsigned __sfrbit32 CF11           : 1;	/* Configuration flag x (x=0-2) for alarm 11 belonging to alarm group 0. */
		unsigned __sfrbit32 CF12           : 1;	/* Configuration flag x (x=0-2) for alarm 12 belonging to alarm group 0. */
		unsigned __sfrbit32 CF13           : 1;	/* Configuration flag x (x=0-2) for alarm 13 belonging to alarm group 0. */
		unsigned __sfrbit32 CF14           : 1;	/* Configuration flag x (x=0-2) for alarm 14 belonging to alarm group 0. */
		unsigned __sfrbit32 CF15           : 1;	/* Configuration flag x (x=0-2) for alarm 15 belonging to alarm group 0. */
		unsigned __sfrbit32 CF16           : 1;	/* Configuration flag x (x=0-2) for alarm 16 belonging to alarm group 0. */
		unsigned __sfrbit32 CF17           : 1;	/* Configuration flag x (x=0-2) for alarm 17 belonging to alarm group 0. */
		unsigned __sfrbit32 CF18           : 1;	/* Configuration flag x (x=0-2) for alarm 18 belonging to alarm group 0. */
		unsigned __sfrbit32 CF19           : 1;	/* Configuration flag x (x=0-2) for alarm 19 belonging to alarm group 0. */
		unsigned __sfrbit32 CF20           : 1;	/* Configuration flag x (x=0-2) for alarm 20 belonging to alarm group 0. */
		unsigned __sfrbit32 CF21           : 1;	/* Configuration flag x (x=0-2) for alarm 21 belonging to alarm group 0. */
		unsigned __sfrbit32 CF22           : 1;	/* Configuration flag x (x=0-2) for alarm 22 belonging to alarm group 0. */
		unsigned __sfrbit32 CF23           : 1;	/* Configuration flag x (x=0-2) for alarm 23 belonging to alarm group 0. */
		unsigned __sfrbit32 CF24           : 1;	/* Configuration flag x (x=0-2) for alarm 24 belonging to alarm group 0. */
		unsigned __sfrbit32 CF25           : 1;	/* Configuration flag x (x=0-2) for alarm 25 belonging to alarm group 0. */
		unsigned __sfrbit32 CF26           : 1;	/* Configuration flag x (x=0-2) for alarm 26 belonging to alarm group 0. */
		unsigned __sfrbit32 CF27           : 1;	/* Configuration flag x (x=0-2) for alarm 27 belonging to alarm group 0. */
		unsigned __sfrbit32 CF28           : 1;	/* Configuration flag x (x=0-2) for alarm 28 belonging to alarm group 0. */
		unsigned __sfrbit32 CF29           : 1;	/* Configuration flag x (x=0-2) for alarm 29 belonging to alarm group 0. */
		unsigned __sfrbit32 CF30           : 1;	/* Configuration flag x (x=0-2) for alarm 30 belonging to alarm group 0. */
		unsigned __sfrbit32 CF31           : 1;	/* Configuration flag x (x=0-2) for alarm 31 belonging to alarm group 0. */
	} B;
	int I;
	unsigned int U;

} SMU_AG0CF0_type;
#define SMU_AG0CF0	(*( SMU_AG0CF0_type *) 0xf0036900u)	/* Alarm Configuration Register */
#define SMU_AG0CF1	(*( SMU_AG0CF0_type *) 0xf0036904u)	/* Alarm Configuration Register */
#define SMU_AG0CF2	(*( SMU_AG0CF0_type *) 0xf0036908u)	/* Alarm Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FE0            : 1;	/* Fault signalling configuration flag for alarm 0 belonging to alarm group 0. */
		unsigned __sfrbit32 FE1            : 1;	/* Fault signalling configuration flag for alarm 1 belonging to alarm group 0. */
		unsigned __sfrbit32 FE2            : 1;	/* Fault signalling configuration flag for alarm 2 belonging to alarm group 0. */
		unsigned __sfrbit32 FE3            : 1;	/* Fault signalling configuration flag for alarm 3 belonging to alarm group 0. */
		unsigned __sfrbit32 FE4            : 1;	/* Fault signalling configuration flag for alarm 4 belonging to alarm group 0. */
		unsigned __sfrbit32 FE5            : 1;	/* Fault signalling configuration flag for alarm 5 belonging to alarm group 0. */
		unsigned __sfrbit32 FE6            : 1;	/* Fault signalling configuration flag for alarm 6 belonging to alarm group 0. */
		unsigned __sfrbit32 FE7            : 1;	/* Fault signalling configuration flag for alarm 7 belonging to alarm group 0. */
		unsigned __sfrbit32 FE8            : 1;	/* Fault signalling configuration flag for alarm 8 belonging to alarm group 0. */
		unsigned __sfrbit32 FE9            : 1;	/* Fault signalling configuration flag for alarm 9 belonging to alarm group 0. */
		unsigned __sfrbit32 FE10           : 1;	/* Fault signalling configuration flag for alarm 10 belonging to alarm group 0. */
		unsigned __sfrbit32 FE11           : 1;	/* Fault signalling configuration flag for alarm 11 belonging to alarm group 0. */
		unsigned __sfrbit32 FE12           : 1;	/* Fault signalling configuration flag for alarm 12 belonging to alarm group 0. */
		unsigned __sfrbit32 FE13           : 1;	/* Fault signalling configuration flag for alarm 13 belonging to alarm group 0. */
		unsigned __sfrbit32 FE14           : 1;	/* Fault signalling configuration flag for alarm 14 belonging to alarm group 0. */
		unsigned __sfrbit32 FE15           : 1;	/* Fault signalling configuration flag for alarm 15 belonging to alarm group 0. */
		unsigned __sfrbit32 FE16           : 1;	/* Fault signalling configuration flag for alarm 16 belonging to alarm group 0. */
		unsigned __sfrbit32 FE17           : 1;	/* Fault signalling configuration flag for alarm 17 belonging to alarm group 0. */
		unsigned __sfrbit32 FE18           : 1;	/* Fault signalling configuration flag for alarm 18 belonging to alarm group 0. */
		unsigned __sfrbit32 FE19           : 1;	/* Fault signalling configuration flag for alarm 19 belonging to alarm group 0. */
		unsigned __sfrbit32 FE20           : 1;	/* Fault signalling configuration flag for alarm 20 belonging to alarm group 0. */
		unsigned __sfrbit32 FE21           : 1;	/* Fault signalling configuration flag for alarm 21 belonging to alarm group 0. */
		unsigned __sfrbit32 FE22           : 1;	/* Fault signalling configuration flag for alarm 22 belonging to alarm group 0. */
		unsigned __sfrbit32 FE23           : 1;	/* Fault signalling configuration flag for alarm 23 belonging to alarm group 0. */
		unsigned __sfrbit32 FE24           : 1;	/* Fault signalling configuration flag for alarm 24 belonging to alarm group 0. */
		unsigned __sfrbit32 FE25           : 1;	/* Fault signalling configuration flag for alarm 25 belonging to alarm group 0. */
		unsigned __sfrbit32 FE26           : 1;	/* Fault signalling configuration flag for alarm 26 belonging to alarm group 0. */
		unsigned __sfrbit32 FE27           : 1;	/* Fault signalling configuration flag for alarm 27 belonging to alarm group 0. */
		unsigned __sfrbit32 FE28           : 1;	/* Fault signalling configuration flag for alarm 28 belonging to alarm group 0. */
		unsigned __sfrbit32 FE29           : 1;	/* Fault signalling configuration flag for alarm 29 belonging to alarm group 0. */
		unsigned __sfrbit32 FE30           : 1;	/* Fault signalling configuration flag for alarm 30 belonging to alarm group 0. */
		unsigned __sfrbit32 FE31           : 1;	/* Fault signalling configuration flag for alarm 31 belonging to alarm group 0. */
	} B;
	int I;
	unsigned int U;

} SMU_AG0FSP_type;
#define SMU_AG0FSP	(*( SMU_AG0FSP_type *) 0xf0036980u)	/* FSP Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CF0            : 1;	/* Configuration flag x (x=0-2) for alarm 0 belonging to alarm group 1. */
		unsigned __sfrbit32 CF1            : 1;	/* Configuration flag x (x=0-2) for alarm 1 belonging to alarm group 1. */
		unsigned __sfrbit32 CF2            : 1;	/* Configuration flag x (x=0-2) for alarm 2 belonging to alarm group 1. */
		unsigned __sfrbit32 CF3            : 1;	/* Configuration flag x (x=0-2) for alarm 3 belonging to alarm group 1. */
		unsigned __sfrbit32 CF4            : 1;	/* Configuration flag x (x=0-2) for alarm 4 belonging to alarm group 1. */
		unsigned __sfrbit32 CF5            : 1;	/* Configuration flag x (x=0-2) for alarm 5 belonging to alarm group 1. */
		unsigned __sfrbit32 CF6            : 1;	/* Configuration flag x (x=0-2) for alarm 6 belonging to alarm group 1. */
		unsigned __sfrbit32 CF7            : 1;	/* Configuration flag x (x=0-2) for alarm 7 belonging to alarm group 1. */
		unsigned __sfrbit32 CF8            : 1;	/* Configuration flag x (x=0-2) for alarm 8 belonging to alarm group 1. */
		unsigned __sfrbit32 CF9            : 1;	/* Configuration flag x (x=0-2) for alarm 9 belonging to alarm group 1. */
		unsigned __sfrbit32 CF10           : 1;	/* Configuration flag x (x=0-2) for alarm 10 belonging to alarm group 1. */
		unsigned __sfrbit32 CF11           : 1;	/* Configuration flag x (x=0-2) for alarm 11 belonging to alarm group 1. */
		unsigned __sfrbit32 CF12           : 1;	/* Configuration flag x (x=0-2) for alarm 12 belonging to alarm group 1. */
		unsigned __sfrbit32 CF13           : 1;	/* Configuration flag x (x=0-2) for alarm 13 belonging to alarm group 1. */
		unsigned __sfrbit32 CF14           : 1;	/* Configuration flag x (x=0-2) for alarm 14 belonging to alarm group 1. */
		unsigned __sfrbit32 CF15           : 1;	/* Configuration flag x (x=0-2) for alarm 15 belonging to alarm group 1. */
		unsigned __sfrbit32 CF16           : 1;	/* Configuration flag x (x=0-2) for alarm 16 belonging to alarm group 1. */
		unsigned __sfrbit32 CF17           : 1;	/* Configuration flag x (x=0-2) for alarm 17 belonging to alarm group 1. */
		unsigned __sfrbit32 CF18           : 1;	/* Configuration flag x (x=0-2) for alarm 18 belonging to alarm group 1. */
		unsigned __sfrbit32 CF19           : 1;	/* Configuration flag x (x=0-2) for alarm 19 belonging to alarm group 1. */
		unsigned __sfrbit32 CF20           : 1;	/* Configuration flag x (x=0-2) for alarm 20 belonging to alarm group 1. */
		unsigned __sfrbit32 CF21           : 1;	/* Configuration flag x (x=0-2) for alarm 21 belonging to alarm group 1. */
		unsigned __sfrbit32 CF22           : 1;	/* Configuration flag x (x=0-2) for alarm 22 belonging to alarm group 1. */
		unsigned __sfrbit32 CF23           : 1;	/* Configuration flag x (x=0-2) for alarm 23 belonging to alarm group 1. */
		unsigned __sfrbit32 CF24           : 1;	/* Configuration flag x (x=0-2) for alarm 24 belonging to alarm group 1. */
		unsigned __sfrbit32 CF25           : 1;	/* Configuration flag x (x=0-2) for alarm 25 belonging to alarm group 1. */
		unsigned __sfrbit32 CF26           : 1;	/* Configuration flag x (x=0-2) for alarm 26 belonging to alarm group 1. */
		unsigned __sfrbit32 CF27           : 1;	/* Configuration flag x (x=0-2) for alarm 27 belonging to alarm group 1. */
		unsigned __sfrbit32 CF28           : 1;	/* Configuration flag x (x=0-2) for alarm 28 belonging to alarm group 1. */
		unsigned __sfrbit32 CF29           : 1;	/* Configuration flag x (x=0-2) for alarm 29 belonging to alarm group 1. */
		unsigned __sfrbit32 CF30           : 1;	/* Configuration flag x (x=0-2) for alarm 30 belonging to alarm group 1. */
		unsigned __sfrbit32 CF31           : 1;	/* Configuration flag x (x=0-2) for alarm 31 belonging to alarm group 1. */
	} B;
	int I;
	unsigned int U;

} SMU_AG1CF0_type;
#define SMU_AG1CF0	(*( SMU_AG1CF0_type *) 0xf003690cu)	/* Alarm Configuration Register */
#define SMU_AG1CF1	(*( SMU_AG1CF0_type *) 0xf0036910u)	/* Alarm Configuration Register */
#define SMU_AG1CF2	(*( SMU_AG1CF0_type *) 0xf0036914u)	/* Alarm Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FE0            : 1;	/* Fault signalling configuration flag for alarm 0 belonging to alarm group 1. */
		unsigned __sfrbit32 FE1            : 1;	/* Fault signalling configuration flag for alarm 1 belonging to alarm group 1. */
		unsigned __sfrbit32 FE2            : 1;	/* Fault signalling configuration flag for alarm 2 belonging to alarm group 1. */
		unsigned __sfrbit32 FE3            : 1;	/* Fault signalling configuration flag for alarm 3 belonging to alarm group 1. */
		unsigned __sfrbit32 FE4            : 1;	/* Fault signalling configuration flag for alarm 4 belonging to alarm group 1. */
		unsigned __sfrbit32 FE5            : 1;	/* Fault signalling configuration flag for alarm 5 belonging to alarm group 1. */
		unsigned __sfrbit32 FE6            : 1;	/* Fault signalling configuration flag for alarm 6 belonging to alarm group 1. */
		unsigned __sfrbit32 FE7            : 1;	/* Fault signalling configuration flag for alarm 7 belonging to alarm group 1. */
		unsigned __sfrbit32 FE8            : 1;	/* Fault signalling configuration flag for alarm 8 belonging to alarm group 1. */
		unsigned __sfrbit32 FE9            : 1;	/* Fault signalling configuration flag for alarm 9 belonging to alarm group 1. */
		unsigned __sfrbit32 FE10           : 1;	/* Fault signalling configuration flag for alarm 10 belonging to alarm group 1. */
		unsigned __sfrbit32 FE11           : 1;	/* Fault signalling configuration flag for alarm 11 belonging to alarm group 1. */
		unsigned __sfrbit32 FE12           : 1;	/* Fault signalling configuration flag for alarm 12 belonging to alarm group 1. */
		unsigned __sfrbit32 FE13           : 1;	/* Fault signalling configuration flag for alarm 13 belonging to alarm group 1. */
		unsigned __sfrbit32 FE14           : 1;	/* Fault signalling configuration flag for alarm 14 belonging to alarm group 1. */
		unsigned __sfrbit32 FE15           : 1;	/* Fault signalling configuration flag for alarm 15 belonging to alarm group 1. */
		unsigned __sfrbit32 FE16           : 1;	/* Fault signalling configuration flag for alarm 16 belonging to alarm group 1. */
		unsigned __sfrbit32 FE17           : 1;	/* Fault signalling configuration flag for alarm 17 belonging to alarm group 1. */
		unsigned __sfrbit32 FE18           : 1;	/* Fault signalling configuration flag for alarm 18 belonging to alarm group 1. */
		unsigned __sfrbit32 FE19           : 1;	/* Fault signalling configuration flag for alarm 19 belonging to alarm group 1. */
		unsigned __sfrbit32 FE20           : 1;	/* Fault signalling configuration flag for alarm 20 belonging to alarm group 1. */
		unsigned __sfrbit32 FE21           : 1;	/* Fault signalling configuration flag for alarm 21 belonging to alarm group 1. */
		unsigned __sfrbit32 FE22           : 1;	/* Fault signalling configuration flag for alarm 22 belonging to alarm group 1. */
		unsigned __sfrbit32 FE23           : 1;	/* Fault signalling configuration flag for alarm 23 belonging to alarm group 1. */
		unsigned __sfrbit32 FE24           : 1;	/* Fault signalling configuration flag for alarm 24 belonging to alarm group 1. */
		unsigned __sfrbit32 FE25           : 1;	/* Fault signalling configuration flag for alarm 25 belonging to alarm group 1. */
		unsigned __sfrbit32 FE26           : 1;	/* Fault signalling configuration flag for alarm 26 belonging to alarm group 1. */
		unsigned __sfrbit32 FE27           : 1;	/* Fault signalling configuration flag for alarm 27 belonging to alarm group 1. */
		unsigned __sfrbit32 FE28           : 1;	/* Fault signalling configuration flag for alarm 28 belonging to alarm group 1. */
		unsigned __sfrbit32 FE29           : 1;	/* Fault signalling configuration flag for alarm 29 belonging to alarm group 1. */
		unsigned __sfrbit32 FE30           : 1;	/* Fault signalling configuration flag for alarm 30 belonging to alarm group 1. */
		unsigned __sfrbit32 FE31           : 1;	/* Fault signalling configuration flag for alarm 31 belonging to alarm group 1. */
	} B;
	int I;
	unsigned int U;

} SMU_AG1FSP_type;
#define SMU_AG1FSP	(*( SMU_AG1FSP_type *) 0xf0036984u)	/* FSP Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CF0            : 1;	/* Configuration flag x (x=0-2) for alarm 0 belonging to alarm group 2. */
		unsigned __sfrbit32 CF1            : 1;	/* Configuration flag x (x=0-2) for alarm 1 belonging to alarm group 2. */
		unsigned __sfrbit32 CF2            : 1;	/* Configuration flag x (x=0-2) for alarm 2 belonging to alarm group 2. */
		unsigned __sfrbit32 CF3            : 1;	/* Configuration flag x (x=0-2) for alarm 3 belonging to alarm group 2. */
		unsigned __sfrbit32 CF4            : 1;	/* Configuration flag x (x=0-2) for alarm 4 belonging to alarm group 2. */
		unsigned __sfrbit32 CF5            : 1;	/* Configuration flag x (x=0-2) for alarm 5 belonging to alarm group 2. */
		unsigned __sfrbit32 CF6            : 1;	/* Configuration flag x (x=0-2) for alarm 6 belonging to alarm group 2. */
		unsigned __sfrbit32 CF7            : 1;	/* Configuration flag x (x=0-2) for alarm 7 belonging to alarm group 2. */
		unsigned __sfrbit32 CF8            : 1;	/* Configuration flag x (x=0-2) for alarm 8 belonging to alarm group 2. */
		unsigned __sfrbit32 CF9            : 1;	/* Configuration flag x (x=0-2) for alarm 9 belonging to alarm group 2. */
		unsigned __sfrbit32 CF10           : 1;	/* Configuration flag x (x=0-2) for alarm 10 belonging to alarm group 2. */
		unsigned __sfrbit32 CF11           : 1;	/* Configuration flag x (x=0-2) for alarm 11 belonging to alarm group 2. */
		unsigned __sfrbit32 CF12           : 1;	/* Configuration flag x (x=0-2) for alarm 12 belonging to alarm group 2. */
		unsigned __sfrbit32 CF13           : 1;	/* Configuration flag x (x=0-2) for alarm 13 belonging to alarm group 2. */
		unsigned __sfrbit32 CF14           : 1;	/* Configuration flag x (x=0-2) for alarm 14 belonging to alarm group 2. */
		unsigned __sfrbit32 CF15           : 1;	/* Configuration flag x (x=0-2) for alarm 15 belonging to alarm group 2. */
		unsigned __sfrbit32 CF16           : 1;	/* Configuration flag x (x=0-2) for alarm 16 belonging to alarm group 2. */
		unsigned __sfrbit32 CF17           : 1;	/* Configuration flag x (x=0-2) for alarm 17 belonging to alarm group 2. */
		unsigned __sfrbit32 CF18           : 1;	/* Configuration flag x (x=0-2) for alarm 18 belonging to alarm group 2. */
		unsigned __sfrbit32 CF19           : 1;	/* Configuration flag x (x=0-2) for alarm 19 belonging to alarm group 2. */
		unsigned __sfrbit32 CF20           : 1;	/* Configuration flag x (x=0-2) for alarm 20 belonging to alarm group 2. */
		unsigned __sfrbit32 CF21           : 1;	/* Configuration flag x (x=0-2) for alarm 21 belonging to alarm group 2. */
		unsigned __sfrbit32 CF22           : 1;	/* Configuration flag x (x=0-2) for alarm 22 belonging to alarm group 2. */
		unsigned __sfrbit32 CF23           : 1;	/* Configuration flag x (x=0-2) for alarm 23 belonging to alarm group 2. */
		unsigned __sfrbit32 CF24           : 1;	/* Configuration flag x (x=0-2) for alarm 24 belonging to alarm group 2. */
		unsigned __sfrbit32 CF25           : 1;	/* Configuration flag x (x=0-2) for alarm 25 belonging to alarm group 2. */
		unsigned __sfrbit32 CF26           : 1;	/* Configuration flag x (x=0-2) for alarm 26 belonging to alarm group 2. */
		unsigned __sfrbit32 CF27           : 1;	/* Configuration flag x (x=0-2) for alarm 27 belonging to alarm group 2. */
		unsigned __sfrbit32 CF28           : 1;	/* Configuration flag x (x=0-2) for alarm 28 belonging to alarm group 2. */
		unsigned __sfrbit32 CF29           : 1;	/* Configuration flag x (x=0-2) for alarm 29 belonging to alarm group 2. */
		unsigned __sfrbit32 CF30           : 1;	/* Configuration flag x (x=0-2) for alarm 30 belonging to alarm group 2. */
		unsigned __sfrbit32 CF31           : 1;	/* Configuration flag x (x=0-2) for alarm 31 belonging to alarm group 2. */
	} B;
	int I;
	unsigned int U;

} SMU_AG2CF0_type;
#define SMU_AG2CF0	(*( SMU_AG2CF0_type *) 0xf0036918u)	/* Alarm Configuration Register */
#define SMU_AG2CF1	(*( SMU_AG2CF0_type *) 0xf003691cu)	/* Alarm Configuration Register */
#define SMU_AG2CF2	(*( SMU_AG2CF0_type *) 0xf0036920u)	/* Alarm Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FE0            : 1;	/* Fault signalling configuration flag for alarm 0 belonging to alarm group 2. */
		unsigned __sfrbit32 FE1            : 1;	/* Fault signalling configuration flag for alarm 1 belonging to alarm group 2. */
		unsigned __sfrbit32 FE2            : 1;	/* Fault signalling configuration flag for alarm 2 belonging to alarm group 2. */
		unsigned __sfrbit32 FE3            : 1;	/* Fault signalling configuration flag for alarm 3 belonging to alarm group 2. */
		unsigned __sfrbit32 FE4            : 1;	/* Fault signalling configuration flag for alarm 4 belonging to alarm group 2. */
		unsigned __sfrbit32 FE5            : 1;	/* Fault signalling configuration flag for alarm 5 belonging to alarm group 2. */
		unsigned __sfrbit32 FE6            : 1;	/* Fault signalling configuration flag for alarm 6 belonging to alarm group 2. */
		unsigned __sfrbit32 FE7            : 1;	/* Fault signalling configuration flag for alarm 7 belonging to alarm group 2. */
		unsigned __sfrbit32 FE8            : 1;	/* Fault signalling configuration flag for alarm 8 belonging to alarm group 2. */
		unsigned __sfrbit32 FE9            : 1;	/* Fault signalling configuration flag for alarm 9 belonging to alarm group 2. */
		unsigned __sfrbit32 FE10           : 1;	/* Fault signalling configuration flag for alarm 10 belonging to alarm group 2. */
		unsigned __sfrbit32 FE11           : 1;	/* Fault signalling configuration flag for alarm 11 belonging to alarm group 2. */
		unsigned __sfrbit32 FE12           : 1;	/* Fault signalling configuration flag for alarm 12 belonging to alarm group 2. */
		unsigned __sfrbit32 FE13           : 1;	/* Fault signalling configuration flag for alarm 13 belonging to alarm group 2. */
		unsigned __sfrbit32 FE14           : 1;	/* Fault signalling configuration flag for alarm 14 belonging to alarm group 2. */
		unsigned __sfrbit32 FE15           : 1;	/* Fault signalling configuration flag for alarm 15 belonging to alarm group 2. */
		unsigned __sfrbit32 FE16           : 1;	/* Fault signalling configuration flag for alarm 16 belonging to alarm group 2. */
		unsigned __sfrbit32 FE17           : 1;	/* Fault signalling configuration flag for alarm 17 belonging to alarm group 2. */
		unsigned __sfrbit32 FE18           : 1;	/* Fault signalling configuration flag for alarm 18 belonging to alarm group 2. */
		unsigned __sfrbit32 FE19           : 1;	/* Fault signalling configuration flag for alarm 19 belonging to alarm group 2. */
		unsigned __sfrbit32 FE20           : 1;	/* Fault signalling configuration flag for alarm 20 belonging to alarm group 2. */
		unsigned __sfrbit32 FE21           : 1;	/* Fault signalling configuration flag for alarm 21 belonging to alarm group 2. */
		unsigned __sfrbit32 FE22           : 1;	/* Fault signalling configuration flag for alarm 22 belonging to alarm group 2. */
		unsigned __sfrbit32 FE23           : 1;	/* Fault signalling configuration flag for alarm 23 belonging to alarm group 2. */
		unsigned __sfrbit32 FE24           : 1;	/* Fault signalling configuration flag for alarm 24 belonging to alarm group 2. */
		unsigned __sfrbit32 FE25           : 1;	/* Fault signalling configuration flag for alarm 25 belonging to alarm group 2. */
		unsigned __sfrbit32 FE26           : 1;	/* Fault signalling configuration flag for alarm 26 belonging to alarm group 2. */
		unsigned __sfrbit32 FE27           : 1;	/* Fault signalling configuration flag for alarm 27 belonging to alarm group 2. */
		unsigned __sfrbit32 FE28           : 1;	/* Fault signalling configuration flag for alarm 28 belonging to alarm group 2. */
		unsigned __sfrbit32 FE29           : 1;	/* Fault signalling configuration flag for alarm 29 belonging to alarm group 2. */
		unsigned __sfrbit32 FE30           : 1;	/* Fault signalling configuration flag for alarm 30 belonging to alarm group 2. */
		unsigned __sfrbit32 FE31           : 1;	/* Fault signalling configuration flag for alarm 31 belonging to alarm group 2. */
	} B;
	int I;
	unsigned int U;

} SMU_AG2FSP_type;
#define SMU_AG2FSP	(*( SMU_AG2FSP_type *) 0xf0036988u)	/* FSP Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CF0            : 1;	/* Configuration flag x (x=0-0) for alarm 0 belonging to alarm group 3. */
		unsigned __sfrbit32 CF1            : 1;	/* Configuration flag x (x=0-0) for alarm 1 belonging to alarm group 3. */
		unsigned __sfrbit32 CF2            : 1;	/* Configuration flag x (x=0-0) for alarm 2 belonging to alarm group 3. */
		unsigned __sfrbit32 CF3            : 1;	/* Configuration flag x (x=0-0) for alarm 3 belonging to alarm group 3. */
		unsigned __sfrbit32 CF4            : 1;	/* Configuration flag x (x=0-0) for alarm 4 belonging to alarm group 3. */
		unsigned __sfrbit32 CF5            : 1;	/* Configuration flag x (x=0-0) for alarm 5 belonging to alarm group 3. */
		unsigned __sfrbit32 CF6            : 1;	/* Configuration flag x (x=0-0) for alarm 6 belonging to alarm group 3. */
		unsigned __sfrbit32 CF7            : 1;	/* Configuration flag x (x=0-0) for alarm 7 belonging to alarm group 3. */
		unsigned __sfrbit32 CF8            : 1;	/* Configuration flag x (x=0-0) for alarm 8 belonging to alarm group 3. */
		unsigned __sfrbit32 CF9            : 1;	/* Configuration flag x (x=0-0) for alarm 9 belonging to alarm group 3. */
		unsigned __sfrbit32 CF10           : 1;	/* Configuration flag x (x=0-0) for alarm 10 belonging to alarm group 3. */
		unsigned __sfrbit32 CF11           : 1;	/* Configuration flag x (x=0-0) for alarm 11 belonging to alarm group 3. */
		unsigned __sfrbit32 CF12           : 1;	/* Configuration flag x (x=0-0) for alarm 12 belonging to alarm group 3. */
		unsigned __sfrbit32 CF13           : 1;	/* Configuration flag x (x=0-0) for alarm 13 belonging to alarm group 3. */
		unsigned __sfrbit32 CF14           : 1;	/* Configuration flag x (x=0-0) for alarm 14 belonging to alarm group 3. */
		unsigned __sfrbit32 CF15           : 1;	/* Configuration flag x (x=0-0) for alarm 15 belonging to alarm group 3. */
		unsigned __sfrbit32 CF16           : 1;	/* Configuration flag x (x=0-0) for alarm 16 belonging to alarm group 3. */
		unsigned __sfrbit32 CF17           : 1;	/* Configuration flag x (x=0-0) for alarm 17 belonging to alarm group 3. */
		unsigned __sfrbit32 CF18           : 1;	/* Configuration flag x (x=0-0) for alarm 18 belonging to alarm group 3. */
		unsigned __sfrbit32 CF19           : 1;	/* Configuration flag x (x=0-0) for alarm 19 belonging to alarm group 3. */
		unsigned __sfrbit32 CF20           : 1;	/* Configuration flag x (x=0-0) for alarm 20 belonging to alarm group 3. */
		unsigned __sfrbit32 CF21           : 1;	/* Configuration flag x (x=0-0) for alarm 21 belonging to alarm group 3. */
		unsigned __sfrbit32 CF22           : 1;	/* Configuration flag x (x=0-0) for alarm 22 belonging to alarm group 3. */
		unsigned __sfrbit32 CF23           : 1;	/* Configuration flag x (x=0-0) for alarm 23 belonging to alarm group 3. */
		unsigned __sfrbit32 CF24           : 1;	/* Configuration flag x (x=0-0) for alarm 24 belonging to alarm group 3. */
		unsigned __sfrbit32 CF25           : 1;	/* Configuration flag x (x=0-0) for alarm 25 belonging to alarm group 3. */
		unsigned __sfrbit32 CF26           : 1;	/* Configuration flag x (x=0-0) for alarm 26 belonging to alarm group 3. */
		unsigned __sfrbit32 CF27           : 1;	/* Configuration flag x (x=0-0) for alarm 27 belonging to alarm group 3. */
		unsigned __sfrbit32 CF28           : 1;	/* Configuration flag x (x=0-0) for alarm 28 belonging to alarm group 3. */
		unsigned __sfrbit32 CF29           : 1;	/* Configuration flag x (x=0-0) for alarm 29 belonging to alarm group 3. */
		unsigned __sfrbit32 CF30           : 1;	/* Configuration flag x (x=0-0) for alarm 30 belonging to alarm group 3. */
		unsigned __sfrbit32 CF31           : 1;	/* Configuration flag x (x=0-0) for alarm 31 belonging to alarm group 3. */
	} B;
	int I;
	unsigned int U;

} SMU_AG3CF0_type;
#define SMU_AG3CF0	(*( SMU_AG3CF0_type *) 0xf0036924u)	/* Alarm Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CF0            : 1;	/* Configuration flag x (x=1-1) for alarm 0 belonging to alarm group 3. */
		unsigned __sfrbit32 CF1            : 1;	/* Configuration flag x (x=1-1) for alarm 1 belonging to alarm group 3. */
		unsigned __sfrbit32 CF2            : 1;	/* Configuration flag x (x=1-1) for alarm 2 belonging to alarm group 3. */
		unsigned __sfrbit32 CF3            : 1;	/* Configuration flag x (x=1-1) for alarm 3 belonging to alarm group 3. */
		unsigned __sfrbit32 CF4            : 1;	/* Configuration flag x (x=1-1) for alarm 4 belonging to alarm group 3. */
		unsigned __sfrbit32 CF5            : 1;	/* Configuration flag x (x=1-1) for alarm 5 belonging to alarm group 3. */
		unsigned __sfrbit32 CF6            : 1;	/* Configuration flag x (x=1-1) for alarm 6 belonging to alarm group 3. */
		unsigned __sfrbit32 CF7            : 1;	/* Configuration flag x (x=1-1) for alarm 7 belonging to alarm group 3. */
		unsigned __sfrbit32 CF8            : 1;	/* Configuration flag x (x=1-1) for alarm 8 belonging to alarm group 3. */
		unsigned __sfrbit32 CF9            : 1;	/* Configuration flag x (x=1-1) for alarm 9 belonging to alarm group 3. */
		unsigned __sfrbit32 CF10           : 1;	/* Configuration flag x (x=1-1) for alarm 10 belonging to alarm group 3. */
		unsigned __sfrbit32 CF11           : 1;	/* Configuration flag x (x=1-1) for alarm 11 belonging to alarm group 3. */
		unsigned __sfrbit32 CF12           : 1;	/* Configuration flag x (x=1-1) for alarm 12 belonging to alarm group 3. */
		unsigned __sfrbit32 CF13           : 1;	/* Configuration flag x (x=1-1) for alarm 13 belonging to alarm group 3. */
		unsigned __sfrbit32 CF14           : 1;	/* Configuration flag x (x=1-1) for alarm 14 belonging to alarm group 3. */
		unsigned __sfrbit32 CF15           : 1;	/* Configuration flag x (x=1-1) for alarm 15 belonging to alarm group 3. */
		unsigned __sfrbit32 CF16           : 1;	/* Configuration flag x (x=1-1) for alarm 16 belonging to alarm group 3. */
		unsigned __sfrbit32 CF17           : 1;	/* Configuration flag x (x=1-1) for alarm 17 belonging to alarm group 3. */
		unsigned __sfrbit32 CF18           : 1;	/* Configuration flag x (x=1-1) for alarm 18 belonging to alarm group 3. */
		unsigned __sfrbit32 CF19           : 1;	/* Configuration flag x (x=1-1) for alarm 19 belonging to alarm group 3. */
		unsigned __sfrbit32 CF20           : 1;	/* Configuration flag x (x=1-1) for alarm 20 belonging to alarm group 3. */
		unsigned __sfrbit32 CF21           : 1;	/* Configuration flag x (x=1-1) for alarm 21 belonging to alarm group 3. */
		unsigned __sfrbit32 CF22           : 1;	/* Configuration flag x (x=1-1) for alarm 22 belonging to alarm group 3. */
		unsigned __sfrbit32 CF23           : 1;	/* Configuration flag x (x=1-1) for alarm 23 belonging to alarm group 3. */
		unsigned __sfrbit32 CF24           : 1;	/* Configuration flag x (x=1-1) for alarm 24 belonging to alarm group 3. */
		unsigned __sfrbit32 CF25           : 1;	/* Configuration flag x (x=1-1) for alarm 25 belonging to alarm group 3. */
		unsigned __sfrbit32 CF26           : 1;	/* Configuration flag x (x=1-1) for alarm 26 belonging to alarm group 3. */
		unsigned __sfrbit32 CF27           : 1;	/* Configuration flag x (x=1-1) for alarm 27 belonging to alarm group 3. */
		unsigned __sfrbit32 CF28           : 1;	/* Configuration flag x (x=1-1) for alarm 28 belonging to alarm group 3. */
		unsigned __sfrbit32 CF29           : 1;	/* Configuration flag x (x=1-1) for alarm 29 belonging to alarm group 3. */
		unsigned __sfrbit32 CF30           : 1;	/* Configuration flag x (x=1-1) for alarm 30 belonging to alarm group 3. */
		unsigned __sfrbit32 CF31           : 1;	/* Configuration flag x (x=1-1) for alarm 31 belonging to alarm group 3. */
	} B;
	int I;
	unsigned int U;

} SMU_AG3CF1_type;
#define SMU_AG3CF1	(*( SMU_AG3CF1_type *) 0xf0036928u)	/* Alarm Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CF0            : 1;	/* Configuration flag x (x=2) for alarm 0 belonging to alarm group 3. */
		unsigned __sfrbit32 CF1            : 1;	/* Configuration flag x (x=2) for alarm 1 belonging to alarm group 3. */
		unsigned __sfrbit32 CF2            : 1;	/* Configuration flag x (x=2) for alarm 2 belonging to alarm group 3. */
		unsigned __sfrbit32 CF3            : 1;	/* Configuration flag x (x=2) for alarm 3 belonging to alarm group 3. */
		unsigned __sfrbit32 CF4            : 1;	/* Configuration flag x (x=2) for alarm 4 belonging to alarm group 3. */
		unsigned __sfrbit32 CF5            : 1;	/* Configuration flag x (x=2) for alarm 5 belonging to alarm group 3. */
		unsigned __sfrbit32 CF6            : 1;	/* Configuration flag x (x=2) for alarm 6 belonging to alarm group 3. */
		unsigned __sfrbit32 CF7            : 1;	/* Configuration flag x (x=2) for alarm 7 belonging to alarm group 3. */
		unsigned __sfrbit32 CF8            : 1;	/* Configuration flag x (x=2) for alarm 8 belonging to alarm group 3. */
		unsigned __sfrbit32 CF9            : 1;	/* Configuration flag x (x=2) for alarm 9 belonging to alarm group 3. */
		unsigned __sfrbit32 CF10           : 1;	/* Configuration flag x (x=2) for alarm 10 belonging to alarm group 3. */
		unsigned __sfrbit32 CF11           : 1;	/* Configuration flag x (x=2) for alarm 11 belonging to alarm group 3. */
		unsigned __sfrbit32 CF12           : 1;	/* Configuration flag x (x=2) for alarm 12 belonging to alarm group 3. */
		unsigned __sfrbit32 CF13           : 1;	/* Configuration flag x (x=2) for alarm 13 belonging to alarm group 3. */
		unsigned __sfrbit32 CF14           : 1;	/* Configuration flag x (x=2) for alarm 14 belonging to alarm group 3. */
		unsigned __sfrbit32 CF15           : 1;	/* Configuration flag x (x=2) for alarm 15 belonging to alarm group 3. */
		unsigned __sfrbit32 CF16           : 1;	/* Configuration flag x (x=2) for alarm 16 belonging to alarm group 3. */
		unsigned __sfrbit32 CF17           : 1;	/* Configuration flag x (x=2) for alarm 17 belonging to alarm group 3. */
		unsigned __sfrbit32 CF18           : 1;	/* Configuration flag x (x=2) for alarm 18 belonging to alarm group 3. */
		unsigned __sfrbit32 CF19           : 1;	/* Configuration flag x (x=2) for alarm 19 belonging to alarm group 3. */
		unsigned __sfrbit32 CF20           : 1;	/* Configuration flag x (x=2) for alarm 20 belonging to alarm group 3. */
		unsigned __sfrbit32 CF21           : 1;	/* Configuration flag x (x=2) for alarm 21 belonging to alarm group 3. */
		unsigned __sfrbit32 CF22           : 1;	/* Configuration flag x (x=2) for alarm 22 belonging to alarm group 3. */
		unsigned __sfrbit32 CF23           : 1;	/* Configuration flag x (x=2) for alarm 23 belonging to alarm group 3. */
		unsigned __sfrbit32 CF24           : 1;	/* Configuration flag x (x=2) for alarm 24 belonging to alarm group 3. */
		unsigned __sfrbit32 CF25           : 1;	/* Configuration flag x (x=2) for alarm 25 belonging to alarm group 3. */
		unsigned __sfrbit32 CF26           : 1;	/* Configuration flag x (x=2) for alarm 26 belonging to alarm group 3. */
		unsigned __sfrbit32 CF27           : 1;	/* Configuration flag x (x=2) for alarm 27 belonging to alarm group 3. */
		unsigned __sfrbit32 CF28           : 1;	/* Configuration flag x (x=2) for alarm 28 belonging to alarm group 3. */
		unsigned __sfrbit32 CF29           : 1;	/* Configuration flag x (x=2) for alarm 29 belonging to alarm group 3. */
		unsigned __sfrbit32 CF30           : 1;	/* Configuration flag x (x=2) for alarm 30 belonging to alarm group 3. */
		unsigned __sfrbit32 CF31           : 1;	/* Configuration flag x (x=2) for alarm 31 belonging to alarm group 3. */
	} B;
	int I;
	unsigned int U;

} SMU_AG3CF2_type;
#define SMU_AG3CF2	(*( SMU_AG3CF2_type *) 0xf003692cu)	/* Alarm Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FE0            : 1;	/* Fault signalling configuration flag for alarm 0 belonging to alarm group 3. */
		unsigned __sfrbit32 FE1            : 1;	/* Fault signalling configuration flag for alarm 1 belonging to alarm group 3. */
		unsigned __sfrbit32 FE2            : 1;	/* Fault signalling configuration flag for alarm 2 belonging to alarm group 3. */
		unsigned __sfrbit32 FE3            : 1;	/* Fault signalling configuration flag for alarm 3 belonging to alarm group 3. */
		unsigned __sfrbit32 FE4            : 1;	/* Fault signalling configuration flag for alarm 4 belonging to alarm group 3. */
		unsigned __sfrbit32 FE5            : 1;	/* Fault signalling configuration flag for alarm 5 belonging to alarm group 3. */
		unsigned __sfrbit32 FE6            : 1;	/* Fault signalling configuration flag for alarm 6 belonging to alarm group 3. */
		unsigned __sfrbit32 FE7            : 1;	/* Fault signalling configuration flag for alarm 7 belonging to alarm group 3. */
		unsigned __sfrbit32 FE8            : 1;	/* Fault signalling configuration flag for alarm 8 belonging to alarm group 3. */
		unsigned __sfrbit32 FE9            : 1;	/* Fault signalling configuration flag for alarm 9 belonging to alarm group 3. */
		unsigned __sfrbit32 FE10           : 1;	/* Fault signalling configuration flag for alarm 10 belonging to alarm group 3. */
		unsigned __sfrbit32 FE11           : 1;	/* Fault signalling configuration flag for alarm 11 belonging to alarm group 3. */
		unsigned __sfrbit32 FE12           : 1;	/* Fault signalling configuration flag for alarm 12 belonging to alarm group 3. */
		unsigned __sfrbit32 FE13           : 1;	/* Fault signalling configuration flag for alarm 13 belonging to alarm group 3. */
		unsigned __sfrbit32 FE14           : 1;	/* Fault signalling configuration flag for alarm 14 belonging to alarm group 3. */
		unsigned __sfrbit32 FE15           : 1;	/* Fault signalling configuration flag for alarm 15 belonging to alarm group 3. */
		unsigned __sfrbit32 FE16           : 1;	/* Fault signalling configuration flag for alarm 16 belonging to alarm group 3. */
		unsigned __sfrbit32 FE17           : 1;	/* Fault signalling configuration flag for alarm 17 belonging to alarm group 3. */
		unsigned __sfrbit32 FE18           : 1;	/* Fault signalling configuration flag for alarm 18 belonging to alarm group 3. */
		unsigned __sfrbit32 FE19           : 1;	/* Fault signalling configuration flag for alarm 19 belonging to alarm group 3. */
		unsigned __sfrbit32 FE20           : 1;	/* Fault signalling configuration flag for alarm 20 belonging to alarm group 3. */
		unsigned __sfrbit32 FE21           : 1;	/* Fault signalling configuration flag for alarm 21 belonging to alarm group 3. */
		unsigned __sfrbit32 FE22           : 1;	/* Fault signalling configuration flag for alarm 22 belonging to alarm group 3. */
		unsigned __sfrbit32 FE23           : 1;	/* Fault signalling configuration flag for alarm 23 belonging to alarm group 3. */
		unsigned __sfrbit32 FE24           : 1;	/* Fault signalling configuration flag for alarm 24 belonging to alarm group 3. */
		unsigned __sfrbit32 FE25           : 1;	/* Fault signalling configuration flag for alarm 25 belonging to alarm group 3. */
		unsigned __sfrbit32 FE26           : 1;	/* Fault signalling configuration flag for alarm 26 belonging to alarm group 3. */
		unsigned __sfrbit32 FE27           : 1;	/* Fault signalling configuration flag for alarm 27 belonging to alarm group 3. */
		unsigned __sfrbit32 FE28           : 1;	/* Fault signalling configuration flag for alarm 28 belonging to alarm group 3. */
		unsigned __sfrbit32 FE29           : 1;	/* Fault signalling configuration flag for alarm 29 belonging to alarm group 3. */
		unsigned __sfrbit32 FE30           : 1;	/* Fault signalling configuration flag for alarm 30 belonging to alarm group 3. */
		unsigned __sfrbit32 FE31           : 1;	/* Fault signalling configuration flag for alarm 31 belonging to alarm group 3. */
	} B;
	int I;
	unsigned int U;

} SMU_AG3FSP_type;
#define SMU_AG3FSP	(*( SMU_AG3FSP_type *) 0xf003698cu)	/* FSP Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CF0            : 1;	/* Configuration flag x (x=0-2) for alarm 0 belonging to alarm group 4. */
		unsigned __sfrbit32 CF1            : 1;	/* Configuration flag x (x=0-2) for alarm 1 belonging to alarm group 4. */
		unsigned __sfrbit32 CF2            : 1;	/* Configuration flag x (x=0-2) for alarm 2 belonging to alarm group 4. */
		unsigned __sfrbit32 CF3            : 1;	/* Configuration flag x (x=0-2) for alarm 3 belonging to alarm group 4. */
		unsigned __sfrbit32 CF4            : 1;	/* Configuration flag x (x=0-2) for alarm 4 belonging to alarm group 4. */
		unsigned __sfrbit32 CF5            : 1;	/* Configuration flag x (x=0-2) for alarm 5 belonging to alarm group 4. */
		unsigned __sfrbit32 CF6            : 1;	/* Configuration flag x (x=0-2) for alarm 6 belonging to alarm group 4. */
		unsigned __sfrbit32 CF7            : 1;	/* Configuration flag x (x=0-2) for alarm 7 belonging to alarm group 4. */
		unsigned __sfrbit32 CF8            : 1;	/* Configuration flag x (x=0-2) for alarm 8 belonging to alarm group 4. */
		unsigned __sfrbit32 CF9            : 1;	/* Configuration flag x (x=0-2) for alarm 9 belonging to alarm group 4. */
		unsigned __sfrbit32 CF10           : 1;	/* Configuration flag x (x=0-2) for alarm 10 belonging to alarm group 4. */
		unsigned __sfrbit32 CF11           : 1;	/* Configuration flag x (x=0-2) for alarm 11 belonging to alarm group 4. */
		unsigned __sfrbit32 CF12           : 1;	/* Configuration flag x (x=0-2) for alarm 12 belonging to alarm group 4. */
		unsigned __sfrbit32 CF13           : 1;	/* Configuration flag x (x=0-2) for alarm 13 belonging to alarm group 4. */
		unsigned __sfrbit32 CF14           : 1;	/* Configuration flag x (x=0-2) for alarm 14 belonging to alarm group 4. */
		unsigned __sfrbit32 CF15           : 1;	/* Configuration flag x (x=0-2) for alarm 15 belonging to alarm group 4. */
		unsigned __sfrbit32 CF16           : 1;	/* Configuration flag x (x=0-2) for alarm 16 belonging to alarm group 4. */
		unsigned __sfrbit32 CF17           : 1;	/* Configuration flag x (x=0-2) for alarm 17 belonging to alarm group 4. */
		unsigned __sfrbit32 CF18           : 1;	/* Configuration flag x (x=0-2) for alarm 18 belonging to alarm group 4. */
		unsigned __sfrbit32 CF19           : 1;	/* Configuration flag x (x=0-2) for alarm 19 belonging to alarm group 4. */
		unsigned __sfrbit32 CF20           : 1;	/* Configuration flag x (x=0-2) for alarm 20 belonging to alarm group 4. */
		unsigned __sfrbit32 CF21           : 1;	/* Configuration flag x (x=0-2) for alarm 21 belonging to alarm group 4. */
		unsigned __sfrbit32 CF22           : 1;	/* Configuration flag x (x=0-2) for alarm 22 belonging to alarm group 4. */
		unsigned __sfrbit32 CF23           : 1;	/* Configuration flag x (x=0-2) for alarm 23 belonging to alarm group 4. */
		unsigned __sfrbit32 CF24           : 1;	/* Configuration flag x (x=0-2) for alarm 24 belonging to alarm group 4. */
		unsigned __sfrbit32 CF25           : 1;	/* Configuration flag x (x=0-2) for alarm 25 belonging to alarm group 4. */
		unsigned __sfrbit32 CF26           : 1;	/* Configuration flag x (x=0-2) for alarm 26 belonging to alarm group 4. */
		unsigned __sfrbit32 CF27           : 1;	/* Configuration flag x (x=0-2) for alarm 27 belonging to alarm group 4. */
		unsigned __sfrbit32 CF28           : 1;	/* Configuration flag x (x=0-2) for alarm 28 belonging to alarm group 4. */
		unsigned __sfrbit32 CF29           : 1;	/* Configuration flag x (x=0-2) for alarm 29 belonging to alarm group 4. */
		unsigned __sfrbit32 CF30           : 1;	/* Configuration flag x (x=0-2) for alarm 30 belonging to alarm group 4. */
		unsigned __sfrbit32 CF31           : 1;	/* Configuration flag x (x=0-2) for alarm 31 belonging to alarm group 4. */
	} B;
	int I;
	unsigned int U;

} SMU_AG4CF0_type;
#define SMU_AG4CF0	(*( SMU_AG4CF0_type *) 0xf0036930u)	/* Alarm Configuration Register */
#define SMU_AG4CF1	(*( SMU_AG4CF0_type *) 0xf0036934u)	/* Alarm Configuration Register */
#define SMU_AG4CF2	(*( SMU_AG4CF0_type *) 0xf0036938u)	/* Alarm Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FE0            : 1;	/* Fault signalling configuration flag for alarm 0 belonging to alarm group 4. */
		unsigned __sfrbit32 FE1            : 1;	/* Fault signalling configuration flag for alarm 1 belonging to alarm group 4. */
		unsigned __sfrbit32 FE2            : 1;	/* Fault signalling configuration flag for alarm 2 belonging to alarm group 4. */
		unsigned __sfrbit32 FE3            : 1;	/* Fault signalling configuration flag for alarm 3 belonging to alarm group 4. */
		unsigned __sfrbit32 FE4            : 1;	/* Fault signalling configuration flag for alarm 4 belonging to alarm group 4. */
		unsigned __sfrbit32 FE5            : 1;	/* Fault signalling configuration flag for alarm 5 belonging to alarm group 4. */
		unsigned __sfrbit32 FE6            : 1;	/* Fault signalling configuration flag for alarm 6 belonging to alarm group 4. */
		unsigned __sfrbit32 FE7            : 1;	/* Fault signalling configuration flag for alarm 7 belonging to alarm group 4. */
		unsigned __sfrbit32 FE8            : 1;	/* Fault signalling configuration flag for alarm 8 belonging to alarm group 4. */
		unsigned __sfrbit32 FE9            : 1;	/* Fault signalling configuration flag for alarm 9 belonging to alarm group 4. */
		unsigned __sfrbit32 FE10           : 1;	/* Fault signalling configuration flag for alarm 10 belonging to alarm group 4. */
		unsigned __sfrbit32 FE11           : 1;	/* Fault signalling configuration flag for alarm 11 belonging to alarm group 4. */
		unsigned __sfrbit32 FE12           : 1;	/* Fault signalling configuration flag for alarm 12 belonging to alarm group 4. */
		unsigned __sfrbit32 FE13           : 1;	/* Fault signalling configuration flag for alarm 13 belonging to alarm group 4. */
		unsigned __sfrbit32 FE14           : 1;	/* Fault signalling configuration flag for alarm 14 belonging to alarm group 4. */
		unsigned __sfrbit32 FE15           : 1;	/* Fault signalling configuration flag for alarm 15 belonging to alarm group 4. */
		unsigned __sfrbit32 FE16           : 1;	/* Fault signalling configuration flag for alarm 16 belonging to alarm group 4. */
		unsigned __sfrbit32 FE17           : 1;	/* Fault signalling configuration flag for alarm 17 belonging to alarm group 4. */
		unsigned __sfrbit32 FE18           : 1;	/* Fault signalling configuration flag for alarm 18 belonging to alarm group 4. */
		unsigned __sfrbit32 FE19           : 1;	/* Fault signalling configuration flag for alarm 19 belonging to alarm group 4. */
		unsigned __sfrbit32 FE20           : 1;	/* Fault signalling configuration flag for alarm 20 belonging to alarm group 4. */
		unsigned __sfrbit32 FE21           : 1;	/* Fault signalling configuration flag for alarm 21 belonging to alarm group 4. */
		unsigned __sfrbit32 FE22           : 1;	/* Fault signalling configuration flag for alarm 22 belonging to alarm group 4. */
		unsigned __sfrbit32 FE23           : 1;	/* Fault signalling configuration flag for alarm 23 belonging to alarm group 4. */
		unsigned __sfrbit32 FE24           : 1;	/* Fault signalling configuration flag for alarm 24 belonging to alarm group 4. */
		unsigned __sfrbit32 FE25           : 1;	/* Fault signalling configuration flag for alarm 25 belonging to alarm group 4. */
		unsigned __sfrbit32 FE26           : 1;	/* Fault signalling configuration flag for alarm 26 belonging to alarm group 4. */
		unsigned __sfrbit32 FE27           : 1;	/* Fault signalling configuration flag for alarm 27 belonging to alarm group 4. */
		unsigned __sfrbit32 FE28           : 1;	/* Fault signalling configuration flag for alarm 28 belonging to alarm group 4. */
		unsigned __sfrbit32 FE29           : 1;	/* Fault signalling configuration flag for alarm 29 belonging to alarm group 4. */
		unsigned __sfrbit32 FE30           : 1;	/* Fault signalling configuration flag for alarm 30 belonging to alarm group 4. */
		unsigned __sfrbit32 FE31           : 1;	/* Fault signalling configuration flag for alarm 31 belonging to alarm group 4. */
	} B;
	int I;
	unsigned int U;

} SMU_AG4FSP_type;
#define SMU_AG4FSP	(*( SMU_AG4FSP_type *) 0xf0036990u)	/* FSP Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CF0            : 1;	/* Configuration flag x (x=0-2) for alarm 0 belonging to alarm group 5. */
		unsigned __sfrbit32 CF1            : 1;	/* Configuration flag x (x=0-2) for alarm 1 belonging to alarm group 5. */
		unsigned __sfrbit32 CF2            : 1;	/* Configuration flag x (x=0-2) for alarm 2 belonging to alarm group 5. */
		unsigned __sfrbit32 CF3            : 1;	/* Configuration flag x (x=0-2) for alarm 3 belonging to alarm group 5. */
		unsigned __sfrbit32 CF4            : 1;	/* Configuration flag x (x=0-2) for alarm 4 belonging to alarm group 5. */
		unsigned __sfrbit32 CF5            : 1;	/* Configuration flag x (x=0-2) for alarm 5 belonging to alarm group 5. */
		unsigned __sfrbit32 CF6            : 1;	/* Configuration flag x (x=0-2) for alarm 6 belonging to alarm group 5. */
		unsigned __sfrbit32 CF7            : 1;	/* Configuration flag x (x=0-2) for alarm 7 belonging to alarm group 5. */
		unsigned __sfrbit32 CF8            : 1;	/* Configuration flag x (x=0-2) for alarm 8 belonging to alarm group 5. */
		unsigned __sfrbit32 CF9            : 1;	/* Configuration flag x (x=0-2) for alarm 9 belonging to alarm group 5. */
		unsigned __sfrbit32 CF10           : 1;	/* Configuration flag x (x=0-2) for alarm 10 belonging to alarm group 5. */
		unsigned __sfrbit32 CF11           : 1;	/* Configuration flag x (x=0-2) for alarm 11 belonging to alarm group 5. */
		unsigned __sfrbit32 CF12           : 1;	/* Configuration flag x (x=0-2) for alarm 12 belonging to alarm group 5. */
		unsigned __sfrbit32 CF13           : 1;	/* Configuration flag x (x=0-2) for alarm 13 belonging to alarm group 5. */
		unsigned __sfrbit32 CF14           : 1;	/* Configuration flag x (x=0-2) for alarm 14 belonging to alarm group 5. */
		unsigned __sfrbit32 CF15           : 1;	/* Configuration flag x (x=0-2) for alarm 15 belonging to alarm group 5. */
		unsigned __sfrbit32 CF16           : 1;	/* Configuration flag x (x=0-2) for alarm 16 belonging to alarm group 5. */
		unsigned __sfrbit32 CF17           : 1;	/* Configuration flag x (x=0-2) for alarm 17 belonging to alarm group 5. */
		unsigned __sfrbit32 CF18           : 1;	/* Configuration flag x (x=0-2) for alarm 18 belonging to alarm group 5. */
		unsigned __sfrbit32 CF19           : 1;	/* Configuration flag x (x=0-2) for alarm 19 belonging to alarm group 5. */
		unsigned __sfrbit32 CF20           : 1;	/* Configuration flag x (x=0-2) for alarm 20 belonging to alarm group 5. */
		unsigned __sfrbit32 CF21           : 1;	/* Configuration flag x (x=0-2) for alarm 21 belonging to alarm group 5. */
		unsigned __sfrbit32 CF22           : 1;	/* Configuration flag x (x=0-2) for alarm 22 belonging to alarm group 5. */
		unsigned __sfrbit32 CF23           : 1;	/* Configuration flag x (x=0-2) for alarm 23 belonging to alarm group 5. */
		unsigned __sfrbit32 CF24           : 1;	/* Configuration flag x (x=0-2) for alarm 24 belonging to alarm group 5. */
		unsigned __sfrbit32 CF25           : 1;	/* Configuration flag x (x=0-2) for alarm 25 belonging to alarm group 5. */
		unsigned __sfrbit32 CF26           : 1;	/* Configuration flag x (x=0-2) for alarm 26 belonging to alarm group 5. */
		unsigned __sfrbit32 CF27           : 1;	/* Configuration flag x (x=0-2) for alarm 27 belonging to alarm group 5. */
		unsigned __sfrbit32 CF28           : 1;	/* Configuration flag x (x=0-2) for alarm 28 belonging to alarm group 5. */
		unsigned __sfrbit32 CF29           : 1;	/* Configuration flag x (x=0-2) for alarm 29 belonging to alarm group 5. */
		unsigned __sfrbit32 CF30           : 1;	/* Configuration flag x (x=0-2) for alarm 30 belonging to alarm group 5. */
		unsigned __sfrbit32 CF31           : 1;	/* Configuration flag x (x=0-2) for alarm 31 belonging to alarm group 5. */
	} B;
	int I;
	unsigned int U;

} SMU_AG5CF0_type;
#define SMU_AG5CF0	(*( SMU_AG5CF0_type *) 0xf003693cu)	/* Alarm Configuration Register */
#define SMU_AG5CF1	(*( SMU_AG5CF0_type *) 0xf0036940u)	/* Alarm Configuration Register */
#define SMU_AG5CF2	(*( SMU_AG5CF0_type *) 0xf0036944u)	/* Alarm Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FE0            : 1;	/* Fault signalling configuration flag for alarm 0 belonging to alarm group 5. */
		unsigned __sfrbit32 FE1            : 1;	/* Fault signalling configuration flag for alarm 1 belonging to alarm group 5. */
		unsigned __sfrbit32 FE2            : 1;	/* Fault signalling configuration flag for alarm 2 belonging to alarm group 5. */
		unsigned __sfrbit32 FE3            : 1;	/* Fault signalling configuration flag for alarm 3 belonging to alarm group 5. */
		unsigned __sfrbit32 FE4            : 1;	/* Fault signalling configuration flag for alarm 4 belonging to alarm group 5. */
		unsigned __sfrbit32 FE5            : 1;	/* Fault signalling configuration flag for alarm 5 belonging to alarm group 5. */
		unsigned __sfrbit32 FE6            : 1;	/* Fault signalling configuration flag for alarm 6 belonging to alarm group 5. */
		unsigned __sfrbit32 FE7            : 1;	/* Fault signalling configuration flag for alarm 7 belonging to alarm group 5. */
		unsigned __sfrbit32 FE8            : 1;	/* Fault signalling configuration flag for alarm 8 belonging to alarm group 5. */
		unsigned __sfrbit32 FE9            : 1;	/* Fault signalling configuration flag for alarm 9 belonging to alarm group 5. */
		unsigned __sfrbit32 FE10           : 1;	/* Fault signalling configuration flag for alarm 10 belonging to alarm group 5. */
		unsigned __sfrbit32 FE11           : 1;	/* Fault signalling configuration flag for alarm 11 belonging to alarm group 5. */
		unsigned __sfrbit32 FE12           : 1;	/* Fault signalling configuration flag for alarm 12 belonging to alarm group 5. */
		unsigned __sfrbit32 FE13           : 1;	/* Fault signalling configuration flag for alarm 13 belonging to alarm group 5. */
		unsigned __sfrbit32 FE14           : 1;	/* Fault signalling configuration flag for alarm 14 belonging to alarm group 5. */
		unsigned __sfrbit32 FE15           : 1;	/* Fault signalling configuration flag for alarm 15 belonging to alarm group 5. */
		unsigned __sfrbit32 FE16           : 1;	/* Fault signalling configuration flag for alarm 16 belonging to alarm group 5. */
		unsigned __sfrbit32 FE17           : 1;	/* Fault signalling configuration flag for alarm 17 belonging to alarm group 5. */
		unsigned __sfrbit32 FE18           : 1;	/* Fault signalling configuration flag for alarm 18 belonging to alarm group 5. */
		unsigned __sfrbit32 FE19           : 1;	/* Fault signalling configuration flag for alarm 19 belonging to alarm group 5. */
		unsigned __sfrbit32 FE20           : 1;	/* Fault signalling configuration flag for alarm 20 belonging to alarm group 5. */
		unsigned __sfrbit32 FE21           : 1;	/* Fault signalling configuration flag for alarm 21 belonging to alarm group 5. */
		unsigned __sfrbit32 FE22           : 1;	/* Fault signalling configuration flag for alarm 22 belonging to alarm group 5. */
		unsigned __sfrbit32 FE23           : 1;	/* Fault signalling configuration flag for alarm 23 belonging to alarm group 5. */
		unsigned __sfrbit32 FE24           : 1;	/* Fault signalling configuration flag for alarm 24 belonging to alarm group 5. */
		unsigned __sfrbit32 FE25           : 1;	/* Fault signalling configuration flag for alarm 25 belonging to alarm group 5. */
		unsigned __sfrbit32 FE26           : 1;	/* Fault signalling configuration flag for alarm 26 belonging to alarm group 5. */
		unsigned __sfrbit32 FE27           : 1;	/* Fault signalling configuration flag for alarm 27 belonging to alarm group 5. */
		unsigned __sfrbit32 FE28           : 1;	/* Fault signalling configuration flag for alarm 28 belonging to alarm group 5. */
		unsigned __sfrbit32 FE29           : 1;	/* Fault signalling configuration flag for alarm 29 belonging to alarm group 5. */
		unsigned __sfrbit32 FE30           : 1;	/* Fault signalling configuration flag for alarm 30 belonging to alarm group 5. */
		unsigned __sfrbit32 FE31           : 1;	/* Fault signalling configuration flag for alarm 31 belonging to alarm group 5. */
	} B;
	int I;
	unsigned int U;

} SMU_AG5FSP_type;
#define SMU_AG5FSP	(*( SMU_AG5FSP_type *) 0xf0036994u)	/* FSP Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CF0            : 1;	/* Configuration flag x (x=0-2) for alarm 0 belonging to alarm group 6. */
		unsigned __sfrbit32 CF1            : 1;	/* Configuration flag x (x=0-2) for alarm 1 belonging to alarm group 6. */
		unsigned __sfrbit32 CF2            : 1;	/* Configuration flag x (x=0-2) for alarm 2 belonging to alarm group 6. */
		unsigned __sfrbit32 CF3            : 1;	/* Configuration flag x (x=0-2) for alarm 3 belonging to alarm group 6. */
		unsigned __sfrbit32 CF4            : 1;	/* Configuration flag x (x=0-2) for alarm 4 belonging to alarm group 6. */
		unsigned __sfrbit32 CF5            : 1;	/* Configuration flag x (x=0-2) for alarm 5 belonging to alarm group 6. */
		unsigned __sfrbit32 CF6            : 1;	/* Configuration flag x (x=0-2) for alarm 6 belonging to alarm group 6. */
		unsigned __sfrbit32 CF7            : 1;	/* Configuration flag x (x=0-2) for alarm 7 belonging to alarm group 6. */
		unsigned __sfrbit32 CF8            : 1;	/* Configuration flag x (x=0-2) for alarm 8 belonging to alarm group 6. */
		unsigned __sfrbit32 CF9            : 1;	/* Configuration flag x (x=0-2) for alarm 9 belonging to alarm group 6. */
		unsigned __sfrbit32 CF10           : 1;	/* Configuration flag x (x=0-2) for alarm 10 belonging to alarm group 6. */
		unsigned __sfrbit32 CF11           : 1;	/* Configuration flag x (x=0-2) for alarm 11 belonging to alarm group 6. */
		unsigned __sfrbit32 CF12           : 1;	/* Configuration flag x (x=0-2) for alarm 12 belonging to alarm group 6. */
		unsigned __sfrbit32 CF13           : 1;	/* Configuration flag x (x=0-2) for alarm 13 belonging to alarm group 6. */
		unsigned __sfrbit32 CF14           : 1;	/* Configuration flag x (x=0-2) for alarm 14 belonging to alarm group 6. */
		unsigned __sfrbit32 CF15           : 1;	/* Configuration flag x (x=0-2) for alarm 15 belonging to alarm group 6. */
		unsigned __sfrbit32 CF16           : 1;	/* Configuration flag x (x=0-2) for alarm 16 belonging to alarm group 6. */
		unsigned __sfrbit32 CF17           : 1;	/* Configuration flag x (x=0-2) for alarm 17 belonging to alarm group 6. */
		unsigned __sfrbit32 CF18           : 1;	/* Configuration flag x (x=0-2) for alarm 18 belonging to alarm group 6. */
		unsigned __sfrbit32 CF19           : 1;	/* Configuration flag x (x=0-2) for alarm 19 belonging to alarm group 6. */
		unsigned __sfrbit32 CF20           : 1;	/* Configuration flag x (x=0-2) for alarm 20 belonging to alarm group 6. */
		unsigned __sfrbit32 CF21           : 1;	/* Configuration flag x (x=0-2) for alarm 21 belonging to alarm group 6. */
		unsigned __sfrbit32 CF22           : 1;	/* Configuration flag x (x=0-2) for alarm 22 belonging to alarm group 6. */
		unsigned __sfrbit32 CF23           : 1;	/* Configuration flag x (x=0-2) for alarm 23 belonging to alarm group 6. */
		unsigned __sfrbit32 CF24           : 1;	/* Configuration flag x (x=0-2) for alarm 24 belonging to alarm group 6. */
		unsigned __sfrbit32 CF25           : 1;	/* Configuration flag x (x=0-2) for alarm 25 belonging to alarm group 6. */
		unsigned __sfrbit32 CF26           : 1;	/* Configuration flag x (x=0-2) for alarm 26 belonging to alarm group 6. */
		unsigned __sfrbit32 CF27           : 1;	/* Configuration flag x (x=0-2) for alarm 27 belonging to alarm group 6. */
		unsigned __sfrbit32 CF28           : 1;	/* Configuration flag x (x=0-2) for alarm 28 belonging to alarm group 6. */
		unsigned __sfrbit32 CF29           : 1;	/* Configuration flag x (x=0-2) for alarm 29 belonging to alarm group 6. */
		unsigned __sfrbit32 CF30           : 1;	/* Configuration flag x (x=0-2) for alarm 30 belonging to alarm group 6. */
		unsigned __sfrbit32 CF31           : 1;	/* Configuration flag x (x=0-2) for alarm 31 belonging to alarm group 6. */
	} B;
	int I;
	unsigned int U;

} SMU_AG6CF0_type;
#define SMU_AG6CF0	(*( SMU_AG6CF0_type *) 0xf0036948u)	/* Alarm Configuration Register */
#define SMU_AG6CF1	(*( SMU_AG6CF0_type *) 0xf003694cu)	/* Alarm Configuration Register */
#define SMU_AG6CF2	(*( SMU_AG6CF0_type *) 0xf0036950u)	/* Alarm Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FE0            : 1;	/* Fault signalling configuration flag for alarm 0 belonging to alarm group 6. */
		unsigned __sfrbit32 FE1            : 1;	/* Fault signalling configuration flag for alarm 1 belonging to alarm group 6. */
		unsigned __sfrbit32 FE2            : 1;	/* Fault signalling configuration flag for alarm 2 belonging to alarm group 6. */
		unsigned __sfrbit32 FE3            : 1;	/* Fault signalling configuration flag for alarm 3 belonging to alarm group 6. */
		unsigned __sfrbit32 FE4            : 1;	/* Fault signalling configuration flag for alarm 4 belonging to alarm group 6. */
		unsigned __sfrbit32 FE5            : 1;	/* Fault signalling configuration flag for alarm 5 belonging to alarm group 6. */
		unsigned __sfrbit32 FE6            : 1;	/* Fault signalling configuration flag for alarm 6 belonging to alarm group 6. */
		unsigned __sfrbit32 FE7            : 1;	/* Fault signalling configuration flag for alarm 7 belonging to alarm group 6. */
		unsigned __sfrbit32 FE8            : 1;	/* Fault signalling configuration flag for alarm 8 belonging to alarm group 6. */
		unsigned __sfrbit32 FE9            : 1;	/* Fault signalling configuration flag for alarm 9 belonging to alarm group 6. */
		unsigned __sfrbit32 FE10           : 1;	/* Fault signalling configuration flag for alarm 10 belonging to alarm group 6. */
		unsigned __sfrbit32 FE11           : 1;	/* Fault signalling configuration flag for alarm 11 belonging to alarm group 6. */
		unsigned __sfrbit32 FE12           : 1;	/* Fault signalling configuration flag for alarm 12 belonging to alarm group 6. */
		unsigned __sfrbit32 FE13           : 1;	/* Fault signalling configuration flag for alarm 13 belonging to alarm group 6. */
		unsigned __sfrbit32 FE14           : 1;	/* Fault signalling configuration flag for alarm 14 belonging to alarm group 6. */
		unsigned __sfrbit32 FE15           : 1;	/* Fault signalling configuration flag for alarm 15 belonging to alarm group 6. */
		unsigned __sfrbit32 FE16           : 1;	/* Fault signalling configuration flag for alarm 16 belonging to alarm group 6. */
		unsigned __sfrbit32 FE17           : 1;	/* Fault signalling configuration flag for alarm 17 belonging to alarm group 6. */
		unsigned __sfrbit32 FE18           : 1;	/* Fault signalling configuration flag for alarm 18 belonging to alarm group 6. */
		unsigned __sfrbit32 FE19           : 1;	/* Fault signalling configuration flag for alarm 19 belonging to alarm group 6. */
		unsigned __sfrbit32 FE20           : 1;	/* Fault signalling configuration flag for alarm 20 belonging to alarm group 6. */
		unsigned __sfrbit32 FE21           : 1;	/* Fault signalling configuration flag for alarm 21 belonging to alarm group 6. */
		unsigned __sfrbit32 FE22           : 1;	/* Fault signalling configuration flag for alarm 22 belonging to alarm group 6. */
		unsigned __sfrbit32 FE23           : 1;	/* Fault signalling configuration flag for alarm 23 belonging to alarm group 6. */
		unsigned __sfrbit32 FE24           : 1;	/* Fault signalling configuration flag for alarm 24 belonging to alarm group 6. */
		unsigned __sfrbit32 FE25           : 1;	/* Fault signalling configuration flag for alarm 25 belonging to alarm group 6. */
		unsigned __sfrbit32 FE26           : 1;	/* Fault signalling configuration flag for alarm 26 belonging to alarm group 6. */
		unsigned __sfrbit32 FE27           : 1;	/* Fault signalling configuration flag for alarm 27 belonging to alarm group 6. */
		unsigned __sfrbit32 FE28           : 1;	/* Fault signalling configuration flag for alarm 28 belonging to alarm group 6. */
		unsigned __sfrbit32 FE29           : 1;	/* Fault signalling configuration flag for alarm 29 belonging to alarm group 6. */
		unsigned __sfrbit32 FE30           : 1;	/* Fault signalling configuration flag for alarm 30 belonging to alarm group 6. */
		unsigned __sfrbit32 FE31           : 1;	/* Fault signalling configuration flag for alarm 31 belonging to alarm group 6. */
	} B;
	int I;
	unsigned int U;

} SMU_AG6FSP_type;
#define SMU_AG6FSP	(*( SMU_AG6FSP_type *) 0xf0036998u)	/* FSP Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 IGCS0          : 3;	/* Interrupt Generation Configuration Set 0 */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 IGCS1          : 3;	/* Interrupt Generation Configuration Set 1 */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 IGCS2          : 3;	/* Interrupt Generation Configuration Set 2 */
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 ICS            : 3;	/* Idle Configuration Set */
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 PES            : 5;	/* Port Emergency Stop */
		unsigned __sfrbit32 EFRST          : 1;	/* Enable FAULT to RUN State Transition */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} SMU_AGC_type;
#define SMU_AGC	(*( SMU_AGC_type *) 0xf003682cu)	/* Alarm Global Configuration */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int FDIS           : 1;	/* Force Disable */
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} SMU_CLC_type;
#define SMU_CLC	(*( SMU_CLC_type *) 0xf0036800u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CMD            : 4;	/* Implements the SMU Command Interface. */
		unsigned __sfrbit32 ARG            : 4;	/* Implements the SMU Command Interface. */
		unsigned __sfrbit32                : 24;
	} B;
	int I;
	unsigned int U;

} SMU_CMD_type;
#define SMU_CMD	(*( SMU_CMD_type *) 0xf0036820u)	/* Command Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SSM            : 2;	/* Running state of the SMU State Machine */
		/* const */ unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} SMU_DBG_type;
#define SMU_DBG	(*( SMU_DBG_type *) 0xf0036838u)	/* Debug Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 PRE1           : 3;	/* Prescaler1 */
		unsigned __sfrbit32 PRE2           : 2;	/* Prescaler2 */
		unsigned __sfrbit32 MODE           : 2;	/* Fault Signaling Protocol configuration */
		unsigned __sfrbit32 PES            : 1;	/* Port Emergency Stop (PES) */
		/* const */ unsigned __sfrbit32 TFSP_LOW       : 14;	/* Specifies the FSP fault state duration */
		unsigned __sfrbit32 TFSP_HIGH      : 10;	/* Specifies the FSP fault state duration */
	} B;
	int I;
	unsigned int U;

} SMU_FSP_type;
#define SMU_FSP	(*( SMU_FSP_type *) 0xf0036828u)	/* Fault Signaling Protocol */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} SMU_ID_type;
#define SMU_ID	(*( SMU_ID_type *) 0xf0036808u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CFGLCK         : 8;	/* Configuration Lock */
		unsigned __sfrbit32 PERLCK         : 8;	/* Permanent Lock */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} SMU_KEYS_type;
#define SMU_KEYS	(*( SMU_KEYS_type *) 0xf0036834u)	/* Key Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		/* const */ unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} SMU_KRST0_type;
#define SMU_KRST0	(*( SMU_KRST0_type *) 0xf0036ff4u)	/* SMU Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} SMU_KRST1_type;
#define SMU_KRST1	(*( SMU_KRST1_type *) 0xf0036ff0u)	/* SMU Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} SMU_KRSTCLR_type;
#define SMU_KRSTCLR	(*( SMU_KRSTCLR_type *) 0xf0036fecu)	/* SMU Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TGS            : 2;	/* Trigger Set for OTGB0/1 */
		unsigned int TGB            : 1;	/* OTGB0/1 Bus Select */
		unsigned int TG_P           : 1;	/* TGS, TGB Write Protection */
		unsigned int                : 20;
		unsigned int SUS            : 4;	/* OCDS Suspend Control */
		unsigned int SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned int SUSSTA         : 1;	/* Suspend State */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} SMU_OCS_type;
#define SMU_OCS	(*( SMU_OCS_type *) 0xf0036fe8u)	/* OCDS Control and Status */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 HWDIR          : 1;	/* Port Direction. */
		unsigned __sfrbit32 HWEN           : 1;	/* Port Enable. */
		unsigned __sfrbit32                : 5;
		unsigned __sfrbit32 PCS            : 1;	/* PAD Configuration Select */
		unsigned __sfrbit32                : 8;
		/* const */ unsigned __sfrbit32 PCFG           : 16;	/* PAD Configuration */
	} B;
	int I;
	unsigned int U;

} SMU_PCTL_type;
#define SMU_PCTL	(*( SMU_PCTL_type *) 0xf003683cu)	/* Port Control */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TE             : 1;	/* Test Enable. */
		unsigned __sfrbit32                : 31;
	} B;
	int I;
	unsigned int U;

} SMU_RMCTL_type;
#define SMU_RMCTL	(*( SMU_RMCTL_type *) 0xf0036b00u)	/* Register Monitor Control */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 EF0            : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF1            : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF2            : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF3            : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF4            : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF5            : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF6            : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF7            : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF8            : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF9            : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF10           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF11           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF12           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF13           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF14           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF15           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF16           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF17           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF18           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF19           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF20           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF21           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF22           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF23           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF24           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF25           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF26           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF27           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF28           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF29           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF30           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 EF31           : 1;	/* Status flag related to the different instances of the register monitor safety mechanism. */
	} B;
	int I;
	unsigned int U;

} SMU_RMEF_type;
#define SMU_RMEF	(*( SMU_RMEF_type *) 0xf0036b04u)	/* Register Monitor Error Flags */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 STS0           : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS1           : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS2           : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS3           : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS4           : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS5           : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS6           : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS7           : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS8           : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS9           : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS10          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS11          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS12          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS13          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS14          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS15          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS16          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS17          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS18          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS19          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS20          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS21          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS22          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS23          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS24          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS25          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS26          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS27          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS28          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS29          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS30          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
		unsigned __sfrbit32 STS31          : 1;	/* Ready flag related to the different instances of the register monitor safety mechanism. */
	} B;
	int I;
	unsigned int U;

} SMU_RMSTS_type;
#define SMU_RMSTS	(*( SMU_RMSTS_type *) 0xf0036b08u)	/* Register Monitor Self Test Status */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 GID0           : 3;	/* Group Index 0. */
		unsigned __sfrbit32 ALID0          : 5;	/* Alarm Identifier 0. */
		unsigned __sfrbit32 GID1           : 3;	/* Group Index 1. */
		unsigned __sfrbit32 ALID1          : 5;	/* Alarm Identifier 1. */
		unsigned __sfrbit32 GID2           : 3;	/* Group Index 2. */
		unsigned __sfrbit32 ALID2          : 5;	/* Alarm Identifier 2. */
		unsigned __sfrbit32 GID3           : 3;	/* Group Index 3. */
		unsigned __sfrbit32 ALID3          : 5;	/* Alarm Identifier 3. */
	} B;
	int I;
	unsigned int U;

} SMU_RTAC0_type;
#define SMU_RTAC0	(*( SMU_RTAC0_type *) 0xf0036860u)	/* Recovery Timer Alarm Configuration */
#define SMU_RTAC1	(*( SMU_RTAC0_type *) 0xf0036864u)	/* Recovery Timer Alarm Configuration */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RT0E           : 1;	/* RT0 Enable Bit */
		unsigned __sfrbit32 RT1E           : 1;	/* RT1 Enable Bit */
		unsigned __sfrbit32                : 6;
		unsigned __sfrbit32 RTD            : 24;	/* Recovery Timer Duration */
	} B;
	int I;
	unsigned int U;

} SMU_RTC_type;
#define SMU_RTC	(*( SMU_RTC_type *) 0xf0036830u)	/* Fault Signaling Protocol */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CMD            : 4;	/* Last command received */
		unsigned __sfrbit32 ARG            : 4;	/* Last command argument received */
		unsigned __sfrbit32 RES            : 1;	/* Result of last received command */
		unsigned __sfrbit32 ASCE           : 1;	/* Alarm Status Clear Enable */
		/* const */ unsigned __sfrbit32 FSP            : 2;	/* Fault Signaling Protocol status */
		unsigned __sfrbit32 FSTS           : 1;	/* Fault State Timing Status */
		unsigned __sfrbit32                : 3;
		unsigned __sfrbit32 RTS0           : 1;	/* Recovery Timer 0 Status */
		unsigned __sfrbit32 RTME0          : 1;	/* Recovery Timer 0 Missed Event */
		unsigned __sfrbit32 RTS1           : 1;	/* Recovery Timer 1 Status */
		unsigned __sfrbit32 RTME1          : 1;	/* Recovery Timer 1 Missed Event */
		unsigned __sfrbit32                : 12;
	} B;
	int I;
	unsigned int U;

} SMU_STS_type;
#define SMU_STS	(*( SMU_STS_type *) 0xf0036824u)	/* Status Register */


/* IOM */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} IOM_ACCEN0_type;
#define IOM_ACCEN0	(*( IOM_ACCEN0_type *) 0xf003502cu)	/* IOM Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} IOM_ACCEN1_type;
#define IOM_ACCEN1	(*( IOM_ACCEN1_type *) 0xf0035028u)	/* IOM Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int                : 1;
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int                : 4;
		unsigned int RMC            : 8;	/* 8-bit Clock Divider Value in RUN Mode */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} IOM_CLC_type;
#define IOM_CLC	(*( IOM_CLC_type *) 0xf0035000u)	/* IOM Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SELC0          : 4;	/* Event Channel Select */
		unsigned int THRC0          : 4;	/* Channel Event Counter Threshold */
		unsigned int SELC1          : 4;	/* Event Channel Select */
		unsigned int THCR1          : 4;	/* Channel Event Counter Threshold */
		unsigned int SELC2          : 4;	/* Event Channel Select */
		unsigned int THCR2          : 4;	/* Channel Event Counter Threshold */
		unsigned int SELC3          : 4;	/* Event Channel Select */
		unsigned int THCR3          : 4;	/* Channel Event Counter Threshold */
	} B;
	int I;
	unsigned int U;

} IOM_ECMCCFG_type;
#define IOM_ECMCCFG	(*( IOM_ECMCCFG_type *) 0xf0035030u)	/* IOM Event Combiner Module Counter Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ETA0           : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA1           : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA2           : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA3           : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA4           : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA5           : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA6           : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA7           : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA8           : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA9           : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA10          : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA11          : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA12          : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA13          : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA14          : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETA15          : 1;	/* LAM 0-15 Event Trigger Activity (last) */
		unsigned int ETB0           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB1           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB2           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB3           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB4           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB5           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB6           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB7           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB8           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB9           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB10          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB11          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB12          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB13          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB14          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
		unsigned int ETB15          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETA0-15) */
	} B;
	int I;
	unsigned int U;

} IOM_ECMETH0_type;
#define IOM_ECMETH0	(*( IOM_ECMETH0_type *) 0xf0035038u)	/* IOM Event Combiner Module Event Trigger History Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int ETC0           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC1           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC2           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC3           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC4           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC5           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC6           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC7           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC8           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC9           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC10          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC11          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC12          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC13          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC14          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETC15          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETB0-15) */
		unsigned int ETD0           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD1           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD2           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD3           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD4           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD5           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD6           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD7           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD8           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD9           : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD10          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD11          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD12          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD13          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD14          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
		unsigned int ETD15          : 1;	/* LAM 0-15 Event Trigger Activity (previous ETC0-15) */
	} B;
	int I;
	unsigned int U;

} IOM_ECMETH1_type;
#define IOM_ECMETH1	(*( IOM_ECMETH1_type *) 0xf003503cu)	/* IOM Event Combiner Module Event Trigger History Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CES0           : 1;	/* Event Combiner Selection */
		unsigned int CES1           : 1;	/* Event Combiner Selection */
		unsigned int CES2           : 1;	/* Event Combiner Selection */
		unsigned int CES3           : 1;	/* Event Combiner Selection */
		unsigned int CES4           : 1;	/* Event Combiner Selection */
		unsigned int CES5           : 1;	/* Event Combiner Selection */
		unsigned int CES6           : 1;	/* Event Combiner Selection */
		unsigned int CES7           : 1;	/* Event Combiner Selection */
		unsigned int CES8           : 1;	/* Event Combiner Selection */
		unsigned int CES9           : 1;	/* Event Combiner Selection */
		unsigned int CES10          : 1;	/* Event Combiner Selection */
		unsigned int CES11          : 1;	/* Event Combiner Selection */
		unsigned int CES12          : 1;	/* Event Combiner Selection */
		unsigned int CES13          : 1;	/* Event Combiner Selection */
		unsigned int CES14          : 1;	/* Event Combiner Selection */
		unsigned int CES15          : 1;	/* Event Combiner Selection */
		unsigned int CTS0           : 1;	/* Accumulated (Counted) Event Combiner Selection */
		unsigned int CTS1           : 1;	/* Accumulated (Counted) Event Combiner Selection */
		unsigned int CTS2           : 1;	/* Accumulated (Counted) Event Combiner Selection */
		unsigned int CTS3           : 1;	/* Accumulated (Counted) Event Combiner Selection */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} IOM_ECMSELR_type;
#define IOM_ECMSELR	(*( IOM_ECMSELR_type *) 0xf0035034u)	/* IOM Event Combiner Module Global Event Selection Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;	/* Threshold Value of Filter 'and' Prescaler Cell k */
		unsigned int MOD            : 3;	/* Operation Mode Selection for Filter 'and' Prescaler Cell k */
		unsigned int ISM            : 2;	/* Monitor Input Signal Selection for Filter 'and' Prescaler Cell k */
		unsigned int                : 1;
		unsigned int RTG            : 1;	/* Reset Timer behaviour for Filter 'and' Prescaler Cell k on Glitch */
		unsigned int                : 1;
		unsigned int ISR            : 3;	/* Reference Input Signal Selection for Filter 'and' Prescaler Cell k */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} IOM_FPCCTR0_type;
#define IOM_FPCCTR0	(*( IOM_FPCCTR0_type *) 0xf0035080u)	/* IOM Filter and Prescaler Cell Control Register0 */
#define IOM_FPCCTR1	(*( IOM_FPCCTR0_type *) 0xf0035084u)	/* IOM Filter and Prescaler Cell Control Register1 */
#define IOM_FPCCTR10	(*( IOM_FPCCTR0_type *) 0xf00350a8u)	/* IOM Filter and Prescaler Cell Control Register10 */
#define IOM_FPCCTR11	(*( IOM_FPCCTR0_type *) 0xf00350acu)	/* IOM Filter and Prescaler Cell Control Register11 */
#define IOM_FPCCTR12	(*( IOM_FPCCTR0_type *) 0xf00350b0u)	/* IOM Filter and Prescaler Cell Control Register12 */
#define IOM_FPCCTR13	(*( IOM_FPCCTR0_type *) 0xf00350b4u)	/* IOM Filter and Prescaler Cell Control Register13 */
#define IOM_FPCCTR14	(*( IOM_FPCCTR0_type *) 0xf00350b8u)	/* IOM Filter and Prescaler Cell Control Register14 */
#define IOM_FPCCTR15	(*( IOM_FPCCTR0_type *) 0xf00350bcu)	/* IOM Filter and Prescaler Cell Control Register15 */
#define IOM_FPCCTR2	(*( IOM_FPCCTR0_type *) 0xf0035088u)	/* IOM Filter and Prescaler Cell Control Register2 */
#define IOM_FPCCTR3	(*( IOM_FPCCTR0_type *) 0xf003508cu)	/* IOM Filter and Prescaler Cell Control Register3 */
#define IOM_FPCCTR4	(*( IOM_FPCCTR0_type *) 0xf0035090u)	/* IOM Filter and Prescaler Cell Control Register4 */
#define IOM_FPCCTR5	(*( IOM_FPCCTR0_type *) 0xf0035094u)	/* IOM Filter and Prescaler Cell Control Register5 */
#define IOM_FPCCTR6	(*( IOM_FPCCTR0_type *) 0xf0035098u)	/* IOM Filter and Prescaler Cell Control Register6 */
#define IOM_FPCCTR7	(*( IOM_FPCCTR0_type *) 0xf003509cu)	/* IOM Filter and Prescaler Cell Control Register7 */
#define IOM_FPCCTR8	(*( IOM_FPCCTR0_type *) 0xf00350a0u)	/* IOM Filter and Prescaler Cell Control Register8 */
#define IOM_FPCCTR9	(*( IOM_FPCCTR0_type *) 0xf00350a4u)	/* IOM Filter and Prescaler Cell Control Register9 */

typedef volatile union
{
	struct
	{ 
		unsigned int FEG0           : 1;	/* Falling Edge Glitch Flag for FPC0 */
		unsigned int FEG1           : 1;	/* Falling Edge Glitch Flag for FPC1 */
		unsigned int FEG2           : 1;	/* Falling Edge Glitch Flag for FPC2 */
		unsigned int FEG3           : 1;	/* Falling Edge Glitch Flag for FPC3 */
		unsigned int FEG4           : 1;	/* Falling Edge Glitch Flag for FPC4 */
		unsigned int FEG5           : 1;	/* Falling Edge Glitch Flag for FPC5 */
		unsigned int FEG6           : 1;	/* Falling Edge Glitch Flag for FPC6 */
		unsigned int FEG7           : 1;	/* Falling Edge Glitch Flag for FPC7 */
		unsigned int FEG8           : 1;	/* Falling Edge Glitch Flag for FPC8 */
		unsigned int FEG9           : 1;	/* Falling Edge Glitch Flag for FPC9 */
		unsigned int FEG10          : 1;	/* Falling Edge Glitch Flag for FPC10 */
		unsigned int FEG11          : 1;	/* Falling Edge Glitch Flag for FPC11 */
		unsigned int FEG12          : 1;	/* Falling Edge Glitch Flag for FPC12 */
		unsigned int FEG13          : 1;	/* Falling Edge Glitch Flag for FPC13 */
		unsigned int FEG14          : 1;	/* Falling Edge Glitch Flag for FPC14 */
		unsigned int FEG15          : 1;	/* Falling Edge Glitch Flag for FPC15 */
		unsigned int REG0           : 1;	/* Rising Edge Glitch Flag for FPC0 */
		unsigned int REG1           : 1;	/* Rising Edge Glitch Flag for FPC1 */
		unsigned int REG2           : 1;	/* Rising Edge Glitch Flag for FPC2 */
		unsigned int REG3           : 1;	/* Rising Edge Glitch Flag for FPC3 */
		unsigned int REG4           : 1;	/* Rising Edge Glitch Flag for FPC4 */
		unsigned int REG5           : 1;	/* Rising Edge Glitch Flag for FPC5 */
		unsigned int REG6           : 1;	/* Rising Edge Glitch Flag for FPC6 */
		unsigned int REG7           : 1;	/* Rising Edge Glitch Flag for FPC7 */
		unsigned int REG8           : 1;	/* Rising Edge Glitch Flag for FPC8 */
		unsigned int REG9           : 1;	/* Rising Edge Glitch Flag for FPC9 */
		unsigned int REG10          : 1;	/* Rising Edge Glitch Flag for FPC10 */
		unsigned int REG11          : 1;	/* Rising Edge Glitch Flag for FPC11 */
		unsigned int REG12          : 1;	/* Rising Edge Glitch Flag for FPC12 */
		unsigned int REG13          : 1;	/* Rising Edge Glitch Flag for FPC13 */
		unsigned int REG14          : 1;	/* Rising Edge Glitch Flag for FPC14 */
		unsigned int REG15          : 1;	/* Rising Edge Glitch Flag for FPC15 */
	} B;
	int I;
	unsigned int U;

} IOM_FPCESR_type;
#define IOM_FPCESR	(*( IOM_FPCESR_type *) 0xf0035078u)	/* IOM Filter and Prescaler Cells Rising 'and' Falling Edge Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;	/* Timer Value of Filter and Prescaler Cell k */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} IOM_FPCTIM0_type;
#define IOM_FPCTIM0	(*( IOM_FPCTIM0_type *) 0xf00350c0u)	/* IOM Filter and Prescaler Cell 0Timer Registerk */
#define IOM_FPCTIM1	(*( IOM_FPCTIM0_type *) 0xf00350c4u)	/* IOM Filter and Prescaler Cell 1Timer Registerk */
#define IOM_FPCTIM10	(*( IOM_FPCTIM0_type *) 0xf00350e8u)	/* IOM Filter and Prescaler Cell 10Timer Registerk */
#define IOM_FPCTIM11	(*( IOM_FPCTIM0_type *) 0xf00350ecu)	/* IOM Filter and Prescaler Cell 11Timer Registerk */
#define IOM_FPCTIM12	(*( IOM_FPCTIM0_type *) 0xf00350f0u)	/* IOM Filter and Prescaler Cell 12Timer Registerk */
#define IOM_FPCTIM13	(*( IOM_FPCTIM0_type *) 0xf00350f4u)	/* IOM Filter and Prescaler Cell 13Timer Registerk */
#define IOM_FPCTIM14	(*( IOM_FPCTIM0_type *) 0xf00350f8u)	/* IOM Filter and Prescaler Cell 14Timer Registerk */
#define IOM_FPCTIM15	(*( IOM_FPCTIM0_type *) 0xf00350fcu)	/* IOM Filter and Prescaler Cell 15Timer Registerk */
#define IOM_FPCTIM2	(*( IOM_FPCTIM0_type *) 0xf00350c8u)	/* IOM Filter and Prescaler Cell 2Timer Registerk */
#define IOM_FPCTIM3	(*( IOM_FPCTIM0_type *) 0xf00350ccu)	/* IOM Filter and Prescaler Cell 3Timer Registerk */
#define IOM_FPCTIM4	(*( IOM_FPCTIM0_type *) 0xf00350d0u)	/* IOM Filter and Prescaler Cell 4Timer Registerk */
#define IOM_FPCTIM5	(*( IOM_FPCTIM0_type *) 0xf00350d4u)	/* IOM Filter and Prescaler Cell 5Timer Registerk */
#define IOM_FPCTIM6	(*( IOM_FPCTIM0_type *) 0xf00350d8u)	/* IOM Filter and Prescaler Cell 6Timer Registerk */
#define IOM_FPCTIM7	(*( IOM_FPCTIM0_type *) 0xf00350dcu)	/* IOM Filter and Prescaler Cell 7Timer Registerk */
#define IOM_FPCTIM8	(*( IOM_FPCTIM0_type *) 0xf00350e0u)	/* IOM Filter and Prescaler Cell 8Timer Registerk */
#define IOM_FPCTIM9	(*( IOM_FPCTIM0_type *) 0xf00350e4u)	/* IOM Filter and Prescaler Cell 9Timer Registerk */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* GTM input 0 selection for EXOR combiner */
		unsigned int EN1            : 1;	/* GTM input 1 selection for EXOR combiner */
		unsigned int EN2            : 1;	/* GTM input 2 selection for EXOR combiner */
		unsigned int EN3            : 1;	/* GTM input 3 selection for EXOR combiner */
		unsigned int EN4            : 1;	/* GTM input 4 selection for EXOR combiner */
		unsigned int EN5            : 1;	/* GTM input 5 selection for EXOR combiner */
		unsigned int EN6            : 1;	/* GTM input 6 selection for EXOR combiner */
		unsigned int EN7            : 1;	/* GTM input 7 selection for EXOR combiner */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} IOM_GTMEXR_type;
#define IOM_GTMEXR	(*( IOM_GTMEXR_type *) 0xf0035040u)	/* IOM GTM Input EXOR Combiner Selection Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Number Value */
		/* const */ unsigned int MOD_NUM        : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} IOM_ID_type;
#define IOM_ID	(*( IOM_ID_type *) 0xf0035008u)	/* IOM Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		/* const */ unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} IOM_KRST0_type;
#define IOM_KRST0	(*( IOM_KRST0_type *) 0xf0035024u)	/* IOM Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} IOM_KRST1_type;
#define IOM_KRST1	(*( IOM_KRST1_type *) 0xf0035020u)	/* IOM Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} IOM_KRSTCLR_type;
#define IOM_KRSTCLR	(*( IOM_KRSTCLR_type *) 0xf003501cu)	/* IOM Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IVR            : 1;	/* Invert Reference LAM block m */
		unsigned int IVM            : 1;	/* Invert Monitor LAM block m */
		unsigned int MOS            : 1;	/* Monitor Source Select LAM block m */
		unsigned int RMS            : 1;	/* Runmode Select LAM block m */
		unsigned int EWS            : 1;	/* Event Window Select LAM block m */
		unsigned int                : 3;
		unsigned int EDS            : 4;	/* Event Window Active Edge Selection LAM block m */
		unsigned int IVW            : 1;	/* Invert Event Window LAM block m */
		unsigned int                : 3;
		unsigned int MCS            : 4;	/* Monitor Input Signal Selection LAM block m */
		unsigned int RCS            : 4;	/* Reference Input Signal Selection LAM block m */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} IOM_LAMCFG0_type;
#define IOM_LAMCFG0	(*( IOM_LAMCFG0_type *) 0xf0035180u)	/* IOM Logic Analyzer Module Configuration Register0 */
#define IOM_LAMCFG1	(*( IOM_LAMCFG0_type *) 0xf0035184u)	/* IOM Logic Analyzer Module Configuration Register1 */
#define IOM_LAMCFG10	(*( IOM_LAMCFG0_type *) 0xf00351a8u)	/* IOM Logic Analyzer Module Configuration Register10 */
#define IOM_LAMCFG11	(*( IOM_LAMCFG0_type *) 0xf00351acu)	/* IOM Logic Analyzer Module Configuration Register11 */
#define IOM_LAMCFG12	(*( IOM_LAMCFG0_type *) 0xf00351b0u)	/* IOM Logic Analyzer Module Configuration Register12 */
#define IOM_LAMCFG13	(*( IOM_LAMCFG0_type *) 0xf00351b4u)	/* IOM Logic Analyzer Module Configuration Register13 */
#define IOM_LAMCFG14	(*( IOM_LAMCFG0_type *) 0xf00351b8u)	/* IOM Logic Analyzer Module Configuration Register14 */
#define IOM_LAMCFG15	(*( IOM_LAMCFG0_type *) 0xf00351bcu)	/* IOM Logic Analyzer Module Configuration Register15 */
#define IOM_LAMCFG2	(*( IOM_LAMCFG0_type *) 0xf0035188u)	/* IOM Logic Analyzer Module Configuration Register2 */
#define IOM_LAMCFG3	(*( IOM_LAMCFG0_type *) 0xf003518cu)	/* IOM Logic Analyzer Module Configuration Register3 */
#define IOM_LAMCFG4	(*( IOM_LAMCFG0_type *) 0xf0035190u)	/* IOM Logic Analyzer Module Configuration Register4 */
#define IOM_LAMCFG5	(*( IOM_LAMCFG0_type *) 0xf0035194u)	/* IOM Logic Analyzer Module Configuration Register5 */
#define IOM_LAMCFG6	(*( IOM_LAMCFG0_type *) 0xf0035198u)	/* IOM Logic Analyzer Module Configuration Register6 */
#define IOM_LAMCFG7	(*( IOM_LAMCFG0_type *) 0xf003519cu)	/* IOM Logic Analyzer Module Configuration Register7 */
#define IOM_LAMCFG8	(*( IOM_LAMCFG0_type *) 0xf00351a0u)	/* IOM Logic Analyzer Module Configuration Register8 */
#define IOM_LAMCFG9	(*( IOM_LAMCFG0_type *) 0xf00351a4u)	/* IOM Logic Analyzer Module Configuration Register9 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CNT            : 24;	/* Event Window Count Value LAM block m */
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} IOM_LAMEWC0_type;
#define IOM_LAMEWC0	(*( IOM_LAMEWC0_type *) 0xf0035100u)	/* IOM Logic Analyzer Module Event Window Count Status Register0 */
#define IOM_LAMEWC1	(*( IOM_LAMEWC0_type *) 0xf0035104u)	/* IOM Logic Analyzer Module Event Window Count Status Register1 */
#define IOM_LAMEWC10	(*( IOM_LAMEWC0_type *) 0xf0035128u)	/* IOM Logic Analyzer Module Event Window Count Status Register10 */
#define IOM_LAMEWC11	(*( IOM_LAMEWC0_type *) 0xf003512cu)	/* IOM Logic Analyzer Module Event Window Count Status Register11 */
#define IOM_LAMEWC12	(*( IOM_LAMEWC0_type *) 0xf0035130u)	/* IOM Logic Analyzer Module Event Window Count Status Register12 */
#define IOM_LAMEWC13	(*( IOM_LAMEWC0_type *) 0xf0035134u)	/* IOM Logic Analyzer Module Event Window Count Status Register13 */
#define IOM_LAMEWC14	(*( IOM_LAMEWC0_type *) 0xf0035138u)	/* IOM Logic Analyzer Module Event Window Count Status Register14 */
#define IOM_LAMEWC15	(*( IOM_LAMEWC0_type *) 0xf003513cu)	/* IOM Logic Analyzer Module Event Window Count Status Register15 */
#define IOM_LAMEWC2	(*( IOM_LAMEWC0_type *) 0xf0035108u)	/* IOM Logic Analyzer Module Event Window Count Status Register2 */
#define IOM_LAMEWC3	(*( IOM_LAMEWC0_type *) 0xf003510cu)	/* IOM Logic Analyzer Module Event Window Count Status Register3 */
#define IOM_LAMEWC4	(*( IOM_LAMEWC0_type *) 0xf0035110u)	/* IOM Logic Analyzer Module Event Window Count Status Register4 */
#define IOM_LAMEWC5	(*( IOM_LAMEWC0_type *) 0xf0035114u)	/* IOM Logic Analyzer Module Event Window Count Status Register5 */
#define IOM_LAMEWC6	(*( IOM_LAMEWC0_type *) 0xf0035118u)	/* IOM Logic Analyzer Module Event Window Count Status Register6 */
#define IOM_LAMEWC7	(*( IOM_LAMEWC0_type *) 0xf003511cu)	/* IOM Logic Analyzer Module Event Window Count Status Register7 */
#define IOM_LAMEWC8	(*( IOM_LAMEWC0_type *) 0xf0035120u)	/* IOM Logic Analyzer Module Event Window Count Status Register8 */
#define IOM_LAMEWC9	(*( IOM_LAMEWC0_type *) 0xf0035124u)	/* IOM Logic Analyzer Module Event Window Count Status Register9 */

typedef volatile union
{
	struct
	{ 
		unsigned int THR            : 24;	/* Event Window Count Threshold */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} IOM_LAMEWS0_type;
#define IOM_LAMEWS0	(*( IOM_LAMEWS0_type *) 0xf00351c0u)	/* IOM Logic Analyzer Module Event Window Configuration Register0 */
#define IOM_LAMEWS1	(*( IOM_LAMEWS0_type *) 0xf00351c4u)	/* IOM Logic Analyzer Module Event Window Configuration Register1 */
#define IOM_LAMEWS10	(*( IOM_LAMEWS0_type *) 0xf00351e8u)	/* IOM Logic Analyzer Module Event Window Configuration Register10 */
#define IOM_LAMEWS11	(*( IOM_LAMEWS0_type *) 0xf00351ecu)	/* IOM Logic Analyzer Module Event Window Configuration Register11 */
#define IOM_LAMEWS12	(*( IOM_LAMEWS0_type *) 0xf00351f0u)	/* IOM Logic Analyzer Module Event Window Configuration Register12 */
#define IOM_LAMEWS13	(*( IOM_LAMEWS0_type *) 0xf00351f4u)	/* IOM Logic Analyzer Module Event Window Configuration Register13 */
#define IOM_LAMEWS14	(*( IOM_LAMEWS0_type *) 0xf00351f8u)	/* IOM Logic Analyzer Module Event Window Configuration Register14 */
#define IOM_LAMEWS15	(*( IOM_LAMEWS0_type *) 0xf00351fcu)	/* IOM Logic Analyzer Module Event Window Configuration Register15 */
#define IOM_LAMEWS2	(*( IOM_LAMEWS0_type *) 0xf00351c8u)	/* IOM Logic Analyzer Module Event Window Configuration Register2 */
#define IOM_LAMEWS3	(*( IOM_LAMEWS0_type *) 0xf00351ccu)	/* IOM Logic Analyzer Module Event Window Configuration Register3 */
#define IOM_LAMEWS4	(*( IOM_LAMEWS0_type *) 0xf00351d0u)	/* IOM Logic Analyzer Module Event Window Configuration Register4 */
#define IOM_LAMEWS5	(*( IOM_LAMEWS0_type *) 0xf00351d4u)	/* IOM Logic Analyzer Module Event Window Configuration Register5 */
#define IOM_LAMEWS6	(*( IOM_LAMEWS0_type *) 0xf00351d8u)	/* IOM Logic Analyzer Module Event Window Configuration Register6 */
#define IOM_LAMEWS7	(*( IOM_LAMEWS0_type *) 0xf00351dcu)	/* IOM Logic Analyzer Module Event Window Configuration Register7 */
#define IOM_LAMEWS8	(*( IOM_LAMEWS0_type *) 0xf00351e0u)	/* IOM Logic Analyzer Module Event Window Configuration Register8 */
#define IOM_LAMEWS9	(*( IOM_LAMEWS0_type *) 0xf00351e4u)	/* IOM Logic Analyzer Module Event Window Configuration Register9 */


/* ASCLIN */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_ACCEN0_type;
#define ASCLIN0_ACCEN0	(*( ASCLIN0_ACCEN0_type *) 0xf00006fcu)	/* Access Enable Register 0 */
#define ASCLIN1_ACCEN0	(*( ASCLIN0_ACCEN0_type *) 0xf00007fcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_ACCEN1_type;
#define ASCLIN0_ACCEN1	(*( ASCLIN0_ACCEN1_type *) 0xf00006f8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int PRESCALER      : 12;	/* Prescaling of the Fractional Divider */
		unsigned int                : 4;
		unsigned int OVERSAMPLING   : 4;	/* Oversampling Factor */
		unsigned int                : 4;
		unsigned int SAMPLEPOINT    : 4;	/* Sample Point Position */
		unsigned int                : 3;
		unsigned int SM             : 1;	/* Sample Mode */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_BITCON_type;
#define ASCLIN0_BITCON	(*( ASCLIN0_BITCON_type *) 0xf0000614u)	/* Bit Configuration Register */
#define ASCLIN1_BITCON	(*( ASCLIN0_BITCON_type *) 0xf0000714u)	/* Bit Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LOWERLIMIT     : 8;	/* Lower Limit */
		unsigned int UPPERLIMIT     : 8;	/* Upper Limit */
		/* const */ unsigned int MEASURED       : 12;	/* Measured Value of the Denominator */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_BRD_type;
#define ASCLIN0_BRD	(*( ASCLIN0_BRD_type *) 0xf0000624u)	/* Baud Rate Detection Register */
#define ASCLIN1_BRD	(*( ASCLIN0_BRD_type *) 0xf0000724u)	/* Baud Rate Detection Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DENOMINATOR    : 12;	/* Denominator */
		unsigned int                : 4;
		unsigned int NUMERATOR      : 12;	/* Numerator */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_BRG_type;
#define ASCLIN0_BRG	(*( ASCLIN0_BRG_type *) 0xf0000620u)	/* Baud Rate Generation Register */
#define ASCLIN1_BRG	(*( ASCLIN0_BRG_type *) 0xf0000720u)	/* Baud Rate Generation Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int                : 1;
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_CLC_type;
#define ASCLIN0_CLC	(*( ASCLIN0_CLC_type *) 0xf0000600u)	/* Clock Control Register */
#define ASCLIN1_CLC	(*( ASCLIN0_CLC_type *) 0xf0000700u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLKSEL         : 5;	/* Baud Rate Logic Clock Select */
		unsigned int                : 26;
		/* const */ unsigned int CON            : 1;	/* Clock On Flag */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_CSR_type;
#define ASCLIN0_CSR	(*( ASCLIN0_CSR_type *) 0xf000064cu)	/* Clock Selection Register */
#define ASCLIN1_CSR	(*( ASCLIN0_CSR_type *) 0xf000074cu)	/* Clock Selection Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DATLEN         : 4;	/* Data Length */
		unsigned int                : 9;
		unsigned int HO             : 1;	/* Header Only */
		unsigned int RM             : 1;	/* Response Mode */
		unsigned int CSM            : 1;	/* Checksum Mode */
		unsigned int RESPONSE       : 8;	/* Response Timeout Threshold Value */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_DATCON_type;
#define ASCLIN0_DATCON	(*( ASCLIN0_DATCON_type *) 0xf000061cu)	/* Data Configuration Register */
#define ASCLIN1_DATCON	(*( ASCLIN0_DATCON_type *) 0xf000071cu)	/* Data Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TH             : 1;	/* Transmit Header End Flag */
		/* const */ unsigned int TR             : 1;	/* Transmit Response End Flag */
		/* const */ unsigned int RH             : 1;	/* Receive Header End Flag */
		/* const */ unsigned int RR             : 1;	/* Receive Response End Flag */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int FED            : 1;	/* Falling Edge from Level 1 to Level 0 Detected */
		/* const */ unsigned int RED            : 1;	/* Rising Edge from Level 0 to Level 1 Detected */
		/* const */ unsigned int                : 6;
		/* const */ unsigned int TWRQ           : 1;	/* Transmit Wake Request Flag */
		/* const */ unsigned int THRQ           : 1;	/* Transmit Header Request Flag */
		/* const */ unsigned int TRRQ           : 1;	/* Transmit Response Request Flag */
		/* const */ unsigned int PE             : 1;	/* Parity Error Flag */
		/* const */ unsigned int TC             : 1;	/* Transmission Completed Flag */
		/* const */ unsigned int FE             : 1;	/* Framing Error Flag */
		/* const */ unsigned int HT             : 1;	/* Header Timeout Flag */
		/* const */ unsigned int RT             : 1;	/* Response Timeout Flag */
		/* const */ unsigned int BD             : 1;	/* Break Detected Flag */
		/* const */ unsigned int LP             : 1;	/* LIN Parity Error Flag */
		/* const */ unsigned int LA             : 1;	/* LIN Autobaud Detection Error Flag */
		/* const */ unsigned int LC             : 1;	/* LIN Checksum Error Flag */
		/* const */ unsigned int CE             : 1;	/* Collision Detection Error Flag */
		/* const */ unsigned int RFO            : 1;	/* Receive FIFO Overflow Flag */
		/* const */ unsigned int RFU            : 1;	/* Receive FIFO Underflow Flag */
		/* const */ unsigned int RFL            : 1;	/* Receive FIFO Level Flag */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int TFO            : 1;	/* Transmit FIFO Overflow Flag */
		/* const */ unsigned int TFL            : 1;	/* Transmit FIFO Level Flag */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_FLAGS_type;
#define ASCLIN0_FLAGS	(*( ASCLIN0_FLAGS_type *) 0xf0000634u)	/* Flags Register */
#define ASCLIN1_FLAGS	(*( ASCLIN0_FLAGS_type *) 0xf0000734u)	/* Flags Register */

typedef volatile union
{
	struct
	{ 
		unsigned int THC            : 1;	/* Flag Clear Bit */
		unsigned int TRC            : 1;	/* Flag Clear Bit */
		unsigned int RHC            : 1;	/* Flag Clear Bit */
		unsigned int RRC            : 1;	/* Flag Clear Bit */
		unsigned int                : 1;
		unsigned int FEDC           : 1;	/* Flag Clear Bit */
		unsigned int REDC           : 1;	/* Flag Clear Bit */
		unsigned int                : 6;
		unsigned int TWRQC          : 1;	/* Flag Clear Bit */
		unsigned int THRQC          : 1;	/* Flag Clear Bit */
		unsigned int TRRQC          : 1;	/* Flag Clear Bit */
		unsigned int PEC            : 1;	/* Flag Clear Bit */
		unsigned int TCC            : 1;	/* Flag Clear Bit */
		unsigned int FEC            : 1;	/* Flag Clear Bit */
		unsigned int HTC            : 1;	/* Flag Clear Bit */
		unsigned int RTC            : 1;	/* Flag Clear Bit */
		unsigned int BDC            : 1;	/* Flag Clear Bit */
		unsigned int LPC            : 1;	/* Flag Clear Bit */
		unsigned int LAC            : 1;	/* Flag Clear Bit */
		unsigned int LCC            : 1;	/* Flag Clear Bit */
		unsigned int CEC            : 1;	/* Flag Clear Bit */
		unsigned int RFOC           : 1;	/* Flag Clear Bit */
		unsigned int RFUC           : 1;	/* Flag Clear Bit */
		unsigned int RFLC           : 1;	/* Flag Clear Bit */
		unsigned int                : 1;
		unsigned int TFOC           : 1;	/* Flag Clear Bit */
		unsigned int TFLC           : 1;	/* Flag Clear Bit */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_FLAGSCLEAR_type;
#define ASCLIN0_FLAGSCLEAR	(*( ASCLIN0_FLAGSCLEAR_type *) 0xf000063cu)	/* Flags Clear Register */
#define ASCLIN1_FLAGSCLEAR	(*( ASCLIN0_FLAGSCLEAR_type *) 0xf000073cu)	/* Flags Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int THE            : 1;	/* Flag Enable Bit */
		unsigned int TRE            : 1;	/* Flag Enable Bit */
		unsigned int RHE            : 1;	/* Flag Enable Bit */
		unsigned int RRE            : 1;	/* Flag Enable Bit */
		unsigned int                : 1;
		unsigned int FEDE           : 1;	/* Flag Enable Bit */
		unsigned int REDE           : 1;	/* Flag Enable Bit */
		unsigned int                : 9;
		unsigned int PEE            : 1;	/* Flag Enable Bit */
		unsigned int TCE            : 1;	/* Flag Enable Bit */
		unsigned int FEE            : 1;	/* Flag Enable Bit */
		unsigned int HTE            : 1;	/* Flag Enable Bit */
		unsigned int RTE            : 1;	/* Flag Enable Bit */
		unsigned int BDE            : 1;	/* Flag Enable Bit */
		unsigned int LPE            : 1;	/* Flag Enable Bit */
		unsigned int ABE            : 1;	/* Flag Enable Bit */
		unsigned int LCE            : 1;	/* Flag Enable Bit */
		unsigned int CEE            : 1;	/* Flag Enable Bit */
		unsigned int RFOE           : 1;	/* Flag Enable Bit */
		unsigned int RFUE           : 1;	/* Flag Enable Bit */
		unsigned int RFLE           : 1;	/* Flag Enable Bit */
		unsigned int                : 1;
		unsigned int TFOE           : 1;	/* Flag Enable Bit */
		unsigned int TFLE           : 1;	/* Flag Enable Bit */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_FLAGSENABLE_type;
#define ASCLIN0_FLAGSENABLE	(*( ASCLIN0_FLAGSENABLE_type *) 0xf0000640u)	/* Flags Enable Register */
#define ASCLIN1_FLAGSENABLE	(*( ASCLIN0_FLAGSENABLE_type *) 0xf0000740u)	/* Flags Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int THS            : 1;	/* Flag Set Bit */
		unsigned int TRS            : 1;	/* Flag Set Bit */
		unsigned int RHS            : 1;	/* Flag Set Bit */
		unsigned int RRS            : 1;	/* Flag Set Bit */
		unsigned int                : 1;
		unsigned int FEDS           : 1;	/* Flag Set Bit */
		unsigned int REDS           : 1;	/* Flag Set Bit */
		unsigned int                : 6;
		unsigned int TWRQS          : 1;	/* Flag Set Bit */
		unsigned int THRQS          : 1;	/* Flag Set Bit */
		unsigned int TRRQS          : 1;	/* Flag Set Bit */
		unsigned int PES            : 1;	/* Flag Set Bit */
		unsigned int TCS            : 1;	/* Flag Set Bit */
		unsigned int FES            : 1;	/* Flag Set Bit */
		unsigned int HTS            : 1;	/* Flag Set Bit */
		unsigned int RTS            : 1;	/* Flag Set Bit */
		unsigned int BDS            : 1;	/* Flag Set Bit */
		unsigned int LPS            : 1;	/* Flag Set Bit */
		unsigned int LAS            : 1;	/* Flag Set Bit */
		unsigned int LCS            : 1;	/* Flag Set Bit */
		unsigned int CES            : 1;	/* Flag Set Bit */
		unsigned int RFOS           : 1;	/* Flag Set Bit */
		unsigned int RFUS           : 1;	/* Flag Set Bit */
		unsigned int RFLS           : 1;	/* Flag Set Bit */
		unsigned int                : 1;
		unsigned int TFOS           : 1;	/* Flag Set Bit */
		unsigned int TFLS           : 1;	/* Flag Set Bit */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_FLAGSSET_type;
#define ASCLIN0_FLAGSSET	(*( ASCLIN0_FLAGSSET_type *) 0xf0000638u)	/* Flags Set Register */
#define ASCLIN1_FLAGSSET	(*( ASCLIN0_FLAGSSET_type *) 0xf0000738u)	/* Flags Set Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 6;
		unsigned int IDLE           : 3;	/* Duration of the IDLE delay */
		unsigned int STOP           : 3;	/* Number of Stop Bits */
		unsigned int LEAD           : 3;	/* Duration of the Leading Delay */
		unsigned int                : 1;
		unsigned int MODE           : 2;	/* Mode Selection */
		unsigned int                : 10;
		unsigned int MSB            : 1;	/* Shift Direction */
		unsigned int CEN            : 1;	/* Collision Detection Enable */
		unsigned int PEN            : 1;	/* Parity Enable */
		unsigned int ODD            : 1;	/* Parity Type */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_FRAMECON_type;
#define ASCLIN0_FRAMECON	(*( ASCLIN0_FRAMECON_type *) 0xf0000618u)	/* Frame Control Register */
#define ASCLIN1_FRAMECON	(*( ASCLIN0_FRAMECON_type *) 0xf0000718u)	/* Frame Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUMBER      : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_ID_type;
#define ASCLIN0_ID	(*( ASCLIN0_ID_type *) 0xf0000608u)	/* Module Identification Register */
#define ASCLIN1_ID	(*( ASCLIN0_ID_type *) 0xf0000708u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ALTI           : 3;	/* Alternate Input Select */
		unsigned int                : 1;
		unsigned int DEPTH          : 6;	/* Digital Glitch Filter Depth */
		unsigned int                : 6;
		unsigned int CTS            : 2;	/* CTS Select */
		unsigned int                : 7;
		unsigned int RCPOL          : 1;	/* RTS CTS Polarity */
		unsigned int CPOL           : 1;	/* Clock Polarity in Synchronous Mode */
		unsigned int SPOL           : 1;	/* Slave Polarity in Synchronous Mode */
		unsigned int LB             : 1;	/* Loop Back Mode */
		unsigned int CTSEN          : 1;	/* Input Signal CTS Enable */
		/* const */ unsigned int RXM            : 1;	/* Receive Monitor */
		/* const */ unsigned int TXM            : 1;	/* Transmit Monitor */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_IOCR_type;
#define ASCLIN0_IOCR	(*( ASCLIN0_IOCR_type *) 0xf0000604u)	/* Input and Output Control Register */
#define ASCLIN1_IOCR	(*( ASCLIN0_IOCR_type *) 0xf0000704u)	/* Input and Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		/* const */ unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_KRST0_type;
#define ASCLIN0_KRST0	(*( ASCLIN0_KRST0_type *) 0xf00006f4u)	/* Kernel Reset Register 0 */
#define ASCLIN1_KRST0	(*( ASCLIN0_KRST0_type *) 0xf00007f4u)	/* Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_KRST1_type;
#define ASCLIN0_KRST1	(*( ASCLIN0_KRST1_type *) 0xf00006f0u)	/* Kernel Reset Register 1 */
#define ASCLIN1_KRST1	(*( ASCLIN0_KRST1_type *) 0xf00007f0u)	/* Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_KRSTCLR_type;
#define ASCLIN0_KRSTCLR	(*( ASCLIN0_KRSTCLR_type *) 0xf00006ecu)	/* Kernel Reset Status Clear Register */
#define ASCLIN1_KRSTCLR	(*( ASCLIN0_KRSTCLR_type *) 0xf00007ecu)	/* Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BREAK          : 6;	/* Break Pulse Generation and Detection */
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_LINBTIMER_type;
#define ASCLIN0_LINBTIMER	(*( ASCLIN0_LINBTIMER_type *) 0xf000062cu)	/* LIN Break Timer Register */
#define ASCLIN1_LINBTIMER	(*( ASCLIN0_LINBTIMER_type *) 0xf000072cu)	/* LIN Break Timer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 23;
		unsigned int CSI            : 1;	/* Checksum Injection */
		unsigned int                : 1;
		unsigned int CSEN           : 1;	/* Hardware Checksum Enable */
		unsigned int MS             : 1;	/* Master Slave Mode */
		unsigned int ABD            : 1;	/* Autobaud Detection */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_LINCON_type;
#define ASCLIN0_LINCON	(*( ASCLIN0_LINCON_type *) 0xf0000628u)	/* LIN Control Register */
#define ASCLIN1_LINCON	(*( ASCLIN0_LINCON_type *) 0xf0000728u)	/* LIN Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int HEADER         : 8;	/* Header Timeout Threshold Value */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_LINHTIMER_type;
#define ASCLIN0_LINHTIMER	(*( ASCLIN0_LINHTIMER_type *) 0xf0000630u)	/* LIN Header Timer Register */
#define ASCLIN1_LINHTIMER	(*( ASCLIN0_LINHTIMER_type *) 0xf0000730u)	/* LIN Header Timer Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 24;
		unsigned __sfrbit32 SUS            : 4;	/* OCDS Suspend Control */
		unsigned __sfrbit32 SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned __sfrbit32 SUSSTA         : 1;	/* Suspend State */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_OCS_type;
#define ASCLIN0_OCS	(*( ASCLIN0_OCS_type *) 0xf00006e8u)	/* OCDS Control and Status */
#define ASCLIN1_OCS	(*( ASCLIN0_OCS_type *) 0xf00007e8u)	/* OCDS Control and Status */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;	/* Data */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_RXDATA_type;
#define ASCLIN0_RXDATA	(*( ASCLIN0_RXDATA_type *) 0xf0000648u)	/* Receive Data Register */
#define ASCLIN0_RXDATAD	(*( ASCLIN0_RXDATA_type *) 0xf0000650u)	/* Receive Data Debug Register */
#define ASCLIN1_RXDATA	(*( ASCLIN0_RXDATA_type *) 0xf0000748u)	/* Receive Data Register */
#define ASCLIN1_RXDATAD	(*( ASCLIN0_RXDATA_type *) 0xf0000750u)	/* Receive Data Debug Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FLUSH          : 1;	/* Flush the receive FIFO */
		unsigned int ENI            : 1;	/* Receive FIFO Inlet Enable */
		unsigned int                : 4;
		unsigned int OUTW           : 2;	/* Receive FIFO Outlet Width */
		unsigned int INTLEVEL       : 4;	/* FIFO Interrupt Level */
		unsigned int                : 4;
		/* const */ unsigned int FILL           : 5;	/* FIFO Filling Level */
		unsigned int                : 10;
		unsigned int BUF            : 1;	/* Receive Buffer Mode */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_RXFIFOCON_type;
#define ASCLIN0_RXFIFOCON	(*( ASCLIN0_RXFIFOCON_type *) 0xf0000610u)	/* RX FIFO Configuration Register */
#define ASCLIN1_RXFIFOCON	(*( ASCLIN0_RXFIFOCON_type *) 0xf0000710u)	/* RX FIFO Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DATA           : 32;	/* Data */
	} B;
	int I;
	unsigned int U;

} ASCLIN0_TXDATA_type;
#define ASCLIN0_TXDATA	(*( ASCLIN0_TXDATA_type *) 0xf0000644u)	/* Transmit Data Register */
#define ASCLIN1_TXDATA	(*( ASCLIN0_TXDATA_type *) 0xf0000744u)	/* Transmit Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FLUSH          : 1;	/* Flush the transmit FIFO */
		unsigned int ENO            : 1;	/* Transmit FIFO Outlet Enable */
		unsigned int                : 4;
		unsigned int INW            : 2;	/* Transmit FIFO Inlet Width */
		unsigned int INTLEVEL       : 4;	/* FIFO Interrupt Level */
		unsigned int                : 4;
		/* const */ unsigned int FILL           : 5;	/* FIFO Filling Level */
		unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} ASCLIN0_TXFIFOCON_type;
#define ASCLIN0_TXFIFOCON	(*( ASCLIN0_TXFIFOCON_type *) 0xf000060cu)	/* TX FIFO Configuration Register */
#define ASCLIN1_TXFIFOCON	(*( ASCLIN0_TXFIFOCON_type *) 0xf000070cu)	/* TX FIFO Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} ASCLIN1_ACCEN1_type;
#define ASCLIN1_ACCEN1	(*( ASCLIN1_ACCEN1_type *) 0xf00007f8u)	/* Access Enable Register 1 */


/* QSPI */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} QSPI0_ACCEN0_type;
#define QSPI0_ACCEN0	(*( QSPI0_ACCEN0_type *) 0xf0001cfcu)	/* Access Enable Register 0 */
#define QSPI1_ACCEN0	(*( QSPI0_ACCEN0_type *) 0xf0001dfcu)	/* Access Enable Register 0 */
#define QSPI2_ACCEN0	(*( QSPI0_ACCEN0_type *) 0xf0001efcu)	/* Access Enable Register 0 */
#define QSPI3_ACCEN0	(*( QSPI0_ACCEN0_type *) 0xf0001ffcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} QSPI0_ACCEN1_type;
#define QSPI0_ACCEN1	(*( QSPI0_ACCEN1_type *) 0xf0001cf8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int LAST           : 1;	/* Last Word in a Frame */
		/* const */ unsigned int IPRE           : 3;	/* Prescaler for the Idle Delay */
		/* const */ unsigned int IDLE           : 3;	/* Idle Delay Length */
		/* const */ unsigned int LPRE           : 3;	/* Prescaler for the Leading Delay */
		/* const */ unsigned int LEAD           : 3;	/* Leading Delay Length */
		/* const */ unsigned int TPRE           : 3;	/* Prescaler for the Trailing Delay */
		/* const */ unsigned int TRAIL          : 3;	/* Trailing Delay Length */
		/* const */ unsigned int PARTYP         : 1;	/* Parity Type */
		/* const */ unsigned int UINT           : 1;	/* User Interrupt at the PT1 Event in the Subsequent Frames */
		/* const */ unsigned int MSB            : 1;	/* Shift MSB or LSB First */
		/* const */ unsigned int BYTE           : 1;	/* Byte */
		/* const */ unsigned int DL             : 5;	/* Data Length */
		/* const */ unsigned int CS             : 4;	/* Channel Select */
	} B;
	int I;
	unsigned int U;

} QSPI0_BACON_type;
#define QSPI0_BACON	(*( QSPI0_BACON_type *) 0xf0001c18u)	/* Basic Configuration Register */
#define QSPI1_BACON	(*( QSPI0_BACON_type *) 0xf0001d18u)	/* Basic Configuration Register */
#define QSPI2_BACON	(*( QSPI0_BACON_type *) 0xf0001e18u)	/* Basic Configuration Register */
#define QSPI3_BACON	(*( QSPI0_BACON_type *) 0xf0001f18u)	/* Basic Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int E              : 32;	/* Entry Point to the TxFIFO */
	} B;
	int I;
	unsigned int U;

} QSPI0_BACONENTRY_type;
#define QSPI0_BACONENTRY	(*( QSPI0_BACONENTRY_type *) 0xf0001c60u)	/* BACON_ENTRY Register */
#define QSPI0_DATAENTRY0	(*( QSPI0_BACONENTRY_type *) 0xf0001c64u)	/* DATA_ENTRY Register 0 */
#define QSPI0_DATAENTRY1	(*( QSPI0_BACONENTRY_type *) 0xf0001c68u)	/* DATA_ENTRY Register 1 */
#define QSPI0_DATAENTRY2	(*( QSPI0_BACONENTRY_type *) 0xf0001c6cu)	/* DATA_ENTRY Register 2 */
#define QSPI0_DATAENTRY3	(*( QSPI0_BACONENTRY_type *) 0xf0001c70u)	/* DATA_ENTRY Register 3 */
#define QSPI0_DATAENTRY4	(*( QSPI0_BACONENTRY_type *) 0xf0001c74u)	/* DATA_ENTRY Register 4 */
#define QSPI0_DATAENTRY5	(*( QSPI0_BACONENTRY_type *) 0xf0001c78u)	/* DATA_ENTRY Register 5 */
#define QSPI0_DATAENTRY6	(*( QSPI0_BACONENTRY_type *) 0xf0001c7cu)	/* DATA_ENTRY Register 6 */
#define QSPI0_DATAENTRY7	(*( QSPI0_BACONENTRY_type *) 0xf0001c80u)	/* DATA_ENTRY Register 7 */
#define QSPI0_MIXENTRY	(*( QSPI0_BACONENTRY_type *) 0xf0001c5cu)	/* MIX_ENTRY Register */
#define QSPI1_BACONENTRY	(*( QSPI0_BACONENTRY_type *) 0xf0001d60u)	/* BACON_ENTRY Register */
#define QSPI1_DATAENTRY0	(*( QSPI0_BACONENTRY_type *) 0xf0001d64u)	/* DATA_ENTRY Register 0 */
#define QSPI1_DATAENTRY1	(*( QSPI0_BACONENTRY_type *) 0xf0001d68u)	/* DATA_ENTRY Register 1 */
#define QSPI1_DATAENTRY2	(*( QSPI0_BACONENTRY_type *) 0xf0001d6cu)	/* DATA_ENTRY Register 2 */
#define QSPI1_DATAENTRY3	(*( QSPI0_BACONENTRY_type *) 0xf0001d70u)	/* DATA_ENTRY Register 3 */
#define QSPI1_DATAENTRY4	(*( QSPI0_BACONENTRY_type *) 0xf0001d74u)	/* DATA_ENTRY Register 4 */
#define QSPI1_DATAENTRY5	(*( QSPI0_BACONENTRY_type *) 0xf0001d78u)	/* DATA_ENTRY Register 5 */
#define QSPI1_DATAENTRY6	(*( QSPI0_BACONENTRY_type *) 0xf0001d7cu)	/* DATA_ENTRY Register 6 */
#define QSPI1_DATAENTRY7	(*( QSPI0_BACONENTRY_type *) 0xf0001d80u)	/* DATA_ENTRY Register 7 */
#define QSPI1_MIXENTRY	(*( QSPI0_BACONENTRY_type *) 0xf0001d5cu)	/* MIX_ENTRY Register */
#define QSPI2_BACONENTRY	(*( QSPI0_BACONENTRY_type *) 0xf0001e60u)	/* BACON_ENTRY Register */
#define QSPI2_DATAENTRY0	(*( QSPI0_BACONENTRY_type *) 0xf0001e64u)	/* DATA_ENTRY Register 0 */
#define QSPI2_DATAENTRY1	(*( QSPI0_BACONENTRY_type *) 0xf0001e68u)	/* DATA_ENTRY Register 1 */
#define QSPI2_DATAENTRY2	(*( QSPI0_BACONENTRY_type *) 0xf0001e6cu)	/* DATA_ENTRY Register 2 */
#define QSPI2_DATAENTRY3	(*( QSPI0_BACONENTRY_type *) 0xf0001e70u)	/* DATA_ENTRY Register 3 */
#define QSPI2_DATAENTRY4	(*( QSPI0_BACONENTRY_type *) 0xf0001e74u)	/* DATA_ENTRY Register 4 */
#define QSPI2_DATAENTRY5	(*( QSPI0_BACONENTRY_type *) 0xf0001e78u)	/* DATA_ENTRY Register 5 */
#define QSPI2_DATAENTRY6	(*( QSPI0_BACONENTRY_type *) 0xf0001e7cu)	/* DATA_ENTRY Register 6 */
#define QSPI2_DATAENTRY7	(*( QSPI0_BACONENTRY_type *) 0xf0001e80u)	/* DATA_ENTRY Register 7 */
#define QSPI2_MIXENTRY	(*( QSPI0_BACONENTRY_type *) 0xf0001e5cu)	/* MIX_ENTRY Register */
#define QSPI3_BACONENTRY	(*( QSPI0_BACONENTRY_type *) 0xf0001f60u)	/* BACON_ENTRY Register */
#define QSPI3_DATAENTRY0	(*( QSPI0_BACONENTRY_type *) 0xf0001f64u)	/* DATA_ENTRY Register 0 */
#define QSPI3_DATAENTRY1	(*( QSPI0_BACONENTRY_type *) 0xf0001f68u)	/* DATA_ENTRY Register 1 */
#define QSPI3_DATAENTRY2	(*( QSPI0_BACONENTRY_type *) 0xf0001f6cu)	/* DATA_ENTRY Register 2 */
#define QSPI3_DATAENTRY3	(*( QSPI0_BACONENTRY_type *) 0xf0001f70u)	/* DATA_ENTRY Register 3 */
#define QSPI3_DATAENTRY4	(*( QSPI0_BACONENTRY_type *) 0xf0001f74u)	/* DATA_ENTRY Register 4 */
#define QSPI3_DATAENTRY5	(*( QSPI0_BACONENTRY_type *) 0xf0001f78u)	/* DATA_ENTRY Register 5 */
#define QSPI3_DATAENTRY6	(*( QSPI0_BACONENTRY_type *) 0xf0001f7cu)	/* DATA_ENTRY Register 6 */
#define QSPI3_DATAENTRY7	(*( QSPI0_BACONENTRY_type *) 0xf0001f80u)	/* DATA_ENTRY Register 7 */
#define QSPI3_MIXENTRY	(*( QSPI0_BACONENTRY_type *) 0xf0001f5cu)	/* MIX_ENTRY Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CAP            : 15;	/* Captured Value */
		/* const */ unsigned int OVF            : 1;	/* Overflow Flag */
		unsigned int EDGECON        : 2;	/* Edge Configuration */
		unsigned int INS            : 2;	/* Input Selection */
		unsigned int EN             : 1;	/* Enable Bit of the Capture Timer */
		unsigned int                : 7;
		unsigned int CAPC           : 1;	/* Capture Flag Clear */
		unsigned int CAPS           : 1;	/* Capture Flag Set */
		/* const */ unsigned int CAPF           : 1;	/* Capture Flag */
		unsigned int CAPSEL         : 1;	/* Capture Interrupt Select Bit */
	} B;
	int I;
	unsigned int U;

} QSPI0_CAPCON_type;
#define QSPI0_CAPCON	(*( QSPI0_CAPCON_type *) 0xf0001ca0u)	/* Capture Control Register */
#define QSPI1_CAPCON	(*( QSPI0_CAPCON_type *) 0xf0001da0u)	/* Capture Control Register */
#define QSPI2_CAPCON	(*( QSPI0_CAPCON_type *) 0xf0001ea0u)	/* Capture Control Register */
#define QSPI3_CAPCON	(*( QSPI0_CAPCON_type *) 0xf0001fa0u)	/* Capture Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int                : 1;
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} QSPI0_CLC_type;
#define QSPI0_CLC	(*( QSPI0_CLC_type *) 0xf0001c00u)	/* Clock Control Register */
#define QSPI1_CLC	(*( QSPI0_CLC_type *) 0xf0001d00u)	/* Clock Control Register */
#define QSPI2_CLC	(*( QSPI0_CLC_type *) 0xf0001e00u)	/* Clock Control Register */
#define QSPI3_CLC	(*( QSPI0_CLC_type *) 0xf0001f00u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int Q              : 6;	/* Time Quantum */
		unsigned int A              : 2;	/* Bit Segment 1 */
		unsigned int B              : 2;	/* Bit Segment 2 */
		unsigned int C              : 2;	/* Bit Segment 3 */
		unsigned int CPH            : 1;	/* Clock Phase */
		unsigned int CPOL           : 1;	/* Clock Polarity */
		unsigned int PAREN          : 1;	/* Enable Parity Check */
		unsigned int                : 15;
		unsigned int BE             : 2;	/* Permutate bytes to / from Big Endian */
	} B;
	int I;
	unsigned int U;

} QSPI0_ECON0_type;
#define QSPI0_ECON0	(*( QSPI0_ECON0_type *) 0xf0001c20u)	/* Configuration Extension 0 */
#define QSPI0_ECON1	(*( QSPI0_ECON0_type *) 0xf0001c24u)	/* Configuration Extension 1 */
#define QSPI0_ECON2	(*( QSPI0_ECON0_type *) 0xf0001c28u)	/* Configuration Extension 2 */
#define QSPI0_ECON3	(*( QSPI0_ECON0_type *) 0xf0001c2cu)	/* Configuration Extension 3 */
#define QSPI0_ECON4	(*( QSPI0_ECON0_type *) 0xf0001c30u)	/* Configuration Extension 4 */
#define QSPI0_ECON5	(*( QSPI0_ECON0_type *) 0xf0001c34u)	/* Configuration Extension 5 */
#define QSPI0_ECON6	(*( QSPI0_ECON0_type *) 0xf0001c38u)	/* Configuration Extension 6 */
#define QSPI0_ECON7	(*( QSPI0_ECON0_type *) 0xf0001c3cu)	/* Configuration Extension 7 */
#define QSPI1_ECON0	(*( QSPI0_ECON0_type *) 0xf0001d20u)	/* Configuration Extension 0 */
#define QSPI1_ECON1	(*( QSPI0_ECON0_type *) 0xf0001d24u)	/* Configuration Extension 1 */
#define QSPI1_ECON2	(*( QSPI0_ECON0_type *) 0xf0001d28u)	/* Configuration Extension 2 */
#define QSPI1_ECON3	(*( QSPI0_ECON0_type *) 0xf0001d2cu)	/* Configuration Extension 3 */
#define QSPI1_ECON4	(*( QSPI0_ECON0_type *) 0xf0001d30u)	/* Configuration Extension 4 */
#define QSPI1_ECON5	(*( QSPI0_ECON0_type *) 0xf0001d34u)	/* Configuration Extension 5 */
#define QSPI1_ECON6	(*( QSPI0_ECON0_type *) 0xf0001d38u)	/* Configuration Extension 6 */
#define QSPI1_ECON7	(*( QSPI0_ECON0_type *) 0xf0001d3cu)	/* Configuration Extension 7 */
#define QSPI2_ECON0	(*( QSPI0_ECON0_type *) 0xf0001e20u)	/* Configuration Extension 0 */
#define QSPI2_ECON1	(*( QSPI0_ECON0_type *) 0xf0001e24u)	/* Configuration Extension 1 */
#define QSPI2_ECON2	(*( QSPI0_ECON0_type *) 0xf0001e28u)	/* Configuration Extension 2 */
#define QSPI2_ECON3	(*( QSPI0_ECON0_type *) 0xf0001e2cu)	/* Configuration Extension 3 */
#define QSPI2_ECON4	(*( QSPI0_ECON0_type *) 0xf0001e30u)	/* Configuration Extension 4 */
#define QSPI2_ECON5	(*( QSPI0_ECON0_type *) 0xf0001e34u)	/* Configuration Extension 5 */
#define QSPI2_ECON6	(*( QSPI0_ECON0_type *) 0xf0001e38u)	/* Configuration Extension 6 */
#define QSPI2_ECON7	(*( QSPI0_ECON0_type *) 0xf0001e3cu)	/* Configuration Extension 7 */
#define QSPI3_ECON0	(*( QSPI0_ECON0_type *) 0xf0001f20u)	/* Configuration Extension 0 */
#define QSPI3_ECON1	(*( QSPI0_ECON0_type *) 0xf0001f24u)	/* Configuration Extension 1 */
#define QSPI3_ECON2	(*( QSPI0_ECON0_type *) 0xf0001f28u)	/* Configuration Extension 2 */
#define QSPI3_ECON3	(*( QSPI0_ECON0_type *) 0xf0001f2cu)	/* Configuration Extension 3 */
#define QSPI3_ECON4	(*( QSPI0_ECON0_type *) 0xf0001f30u)	/* Configuration Extension 4 */
#define QSPI3_ECON5	(*( QSPI0_ECON0_type *) 0xf0001f34u)	/* Configuration Extension 5 */
#define QSPI3_ECON6	(*( QSPI0_ECON0_type *) 0xf0001f38u)	/* Configuration Extension 6 */
#define QSPI3_ECON7	(*( QSPI0_ECON0_type *) 0xf0001f3cu)	/* Configuration Extension 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int ERRORCLEARS    : 9;	/* Write Only Bits for Clearing the Error Flags */
		unsigned int TXC            : 1;	/* Transmit Event Flag Clear */
		unsigned int RXC            : 1;	/* Receive Event Flag Clear */
		unsigned int PT1C           : 1;	/* PT1 Event Flag Clear */
		unsigned int PT2C           : 1;	/* PT2 Event Flag Clear */
		unsigned int                : 2;
		unsigned int USRC           : 1;	/* User Event Flag Clear */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} QSPI0_FLAGSCLEAR_type;
#define QSPI0_FLAGSCLEAR	(*( QSPI0_FLAGSCLEAR_type *) 0xf0001c54u)	/* Flags Clear Register */
#define QSPI1_FLAGSCLEAR	(*( QSPI0_FLAGSCLEAR_type *) 0xf0001d54u)	/* Flags Clear Register */
#define QSPI2_FLAGSCLEAR	(*( QSPI0_FLAGSCLEAR_type *) 0xf0001e54u)	/* Flags Clear Register */
#define QSPI3_FLAGSCLEAR	(*( QSPI0_FLAGSCLEAR_type *) 0xf0001f54u)	/* Flags Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TQ             : 8;	/* Global Time Quantum Length */
		unsigned int                : 1;
		unsigned int SI             : 1;	/* Status Injection */
		unsigned int EXPECT         : 4;	/* Time-Out Value for the Expect Phase */
		unsigned int LB             : 1;	/* Loop-Back Control */
		unsigned int DEL0           : 1;	/* Delayed Mode for SLSO0 */
		unsigned int STROBE         : 5;	/* Strobe Delay for SLSO0 in Delayed Mode */
		unsigned int SRF            : 1;	/* Stop on RxFIFO Full */
		unsigned int STIP           : 1;	/* Slave Transmit Idle State Polarity */
		unsigned int                : 1;
		unsigned int EN             : 1;	/* Enable Bit */
		unsigned int MS             : 2;	/* Master Slave Mode */
		unsigned int AREN           : 1;	/* Automatic Reset Enable */
		unsigned int RESETS         : 4;	/* Bits for resetting sub-modules per software */
	} B;
	int I;
	unsigned int U;

} QSPI0_GLOBALCON_type;
#define QSPI0_GLOBALCON	(*( QSPI0_GLOBALCON_type *) 0xf0001c10u)	/* Global Configuration Register */
#define QSPI1_GLOBALCON	(*( QSPI0_GLOBALCON_type *) 0xf0001d10u)	/* Global Configuration Register */
#define QSPI2_GLOBALCON	(*( QSPI0_GLOBALCON_type *) 0xf0001e10u)	/* Global Configuration Register */
#define QSPI3_GLOBALCON	(*( QSPI0_GLOBALCON_type *) 0xf0001f10u)	/* Global Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ERRORENS       : 9;	/* Error Enable Bits */
		unsigned int TXEN           : 1;	/* Tx Interrupt Event Enable */
		unsigned int RXEN           : 1;	/* RX Interrupt Event Enable */
		unsigned int PT1EN          : 1;	/* Interrupt on PT1 Event Enable */
		unsigned int PT2EN          : 1;	/* Interrupt on PT2 Event Enable */
		unsigned int                : 2;
		unsigned int USREN          : 1;	/* Interrupt on USR Event Enable */
		unsigned int TXFIFOINT      : 2;	/* Transmit FIFO Interrupt Threshold */
		unsigned int RXFIFOINT      : 2;	/* Receive FIFO Interrupt Threshold */
		unsigned int PT1            : 3;	/* Phase Transition Event 1 */
		unsigned int PT2            : 3;	/* Phase Transition Event 2 */
		unsigned int TXFM           : 2;	/* TXFIFO Mode */
		unsigned int RXFM           : 2;	/* RXFIFO Mode */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} QSPI0_GLOBALCON1_type;
#define QSPI0_GLOBALCON1	(*( QSPI0_GLOBALCON1_type *) 0xf0001c14u)	/* Global Configuration Register 1 */
#define QSPI1_GLOBALCON1	(*( QSPI0_GLOBALCON1_type *) 0xf0001d14u)	/* Global Configuration Register 1 */
#define QSPI2_GLOBALCON1	(*( QSPI0_GLOBALCON1_type *) 0xf0001e14u)	/* Global Configuration Register 1 */
#define QSPI3_GLOBALCON1	(*( QSPI0_GLOBALCON1_type *) 0xf0001f14u)	/* Global Configuration Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUMBER      : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} QSPI0_ID_type;
#define QSPI0_ID	(*( QSPI0_ID_type *) 0xf0001c08u)	/* Module Identification Register */
#define QSPI1_ID	(*( QSPI0_ID_type *) 0xf0001d08u)	/* Module Identification Register */
#define QSPI2_ID	(*( QSPI0_ID_type *) 0xf0001e08u)	/* Module Identification Register */
#define QSPI3_ID	(*( QSPI0_ID_type *) 0xf0001f08u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		/* const */ unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} QSPI0_KRST0_type;
#define QSPI0_KRST0	(*( QSPI0_KRST0_type *) 0xf0001cf4u)	/* Kernel Reset Register 0 */
#define QSPI1_KRST0	(*( QSPI0_KRST0_type *) 0xf0001df4u)	/* Kernel Reset Register 0 */
#define QSPI2_KRST0	(*( QSPI0_KRST0_type *) 0xf0001ef4u)	/* Kernel Reset Register 0 */
#define QSPI3_KRST0	(*( QSPI0_KRST0_type *) 0xf0001ff4u)	/* Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} QSPI0_KRST1_type;
#define QSPI0_KRST1	(*( QSPI0_KRST1_type *) 0xf0001cf0u)	/* Kernel Reset Register 1 */
#define QSPI1_KRST1	(*( QSPI0_KRST1_type *) 0xf0001df0u)	/* Kernel Reset Register 1 */
#define QSPI2_KRST1	(*( QSPI0_KRST1_type *) 0xf0001ef0u)	/* Kernel Reset Register 1 */
#define QSPI3_KRST1	(*( QSPI0_KRST1_type *) 0xf0001ff0u)	/* Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} QSPI0_KRSTCLR_type;
#define QSPI0_KRSTCLR	(*( QSPI0_KRSTCLR_type *) 0xf0001cecu)	/* Kernel Reset Status Clear Register */
#define QSPI1_KRSTCLR	(*( QSPI0_KRSTCLR_type *) 0xf0001decu)	/* Kernel Reset Status Clear Register */
#define QSPI2_KRSTCLR	(*( QSPI0_KRSTCLR_type *) 0xf0001eecu)	/* Kernel Reset Status Clear Register */
#define QSPI3_KRSTCLR	(*( QSPI0_KRSTCLR_type *) 0xf0001fecu)	/* Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 24;
		unsigned __sfrbit32 SUS            : 4;	/* OCDS Suspend Control */
		unsigned __sfrbit32 SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned __sfrbit32 SUSSTA         : 1;	/* Suspend State */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} QSPI0_OCS_type;
#define QSPI0_OCS	(*( QSPI0_OCS_type *) 0xf0001ce8u)	/* OCDS Control and Status */
#define QSPI1_OCS	(*( QSPI0_OCS_type *) 0xf0001de8u)	/* OCDS Control and Status */
#define QSPI2_OCS	(*( QSPI0_OCS_type *) 0xf0001ee8u)	/* OCDS Control and Status */
#define QSPI3_OCS	(*( QSPI0_OCS_type *) 0xf0001fe8u)	/* OCDS Control and Status */

typedef volatile union
{
	struct
	{ 
		unsigned int MRIS           : 3;	/* Master Mode Receive Input Select */
		unsigned int                : 1;
		unsigned int SRIS           : 3;	/* Slave Mode Receive Input Select */
		unsigned int                : 1;
		unsigned int SCIS           : 3;	/* Slave Mode Clock Input Select */
		unsigned int                : 1;
		unsigned int SLSIS          : 3;	/* Slave Mode Slave Select Input Selection */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} QSPI0_PISEL_type;
#define QSPI0_PISEL	(*( QSPI0_PISEL_type *) 0xf0001c04u)	/* Port Input Select Register */
#define QSPI1_PISEL	(*( QSPI0_PISEL_type *) 0xf0001d04u)	/* Port Input Select Register */
#define QSPI2_PISEL	(*( QSPI0_PISEL_type *) 0xf0001e04u)	/* Port Input Select Register */
#define QSPI3_PISEL	(*( QSPI0_PISEL_type *) 0xf0001f04u)	/* Port Input Select Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int E              : 32;	/* Read Point from the RxFIFO */
	} B;
	int I;
	unsigned int U;

} QSPI0_RXEXIT_type;
#define QSPI0_RXEXIT	(*( QSPI0_RXEXIT_type *) 0xf0001c90u)	/* RX_EXIT Register */
#define QSPI0_RXEXITD	(*( QSPI0_RXEXIT_type *) 0xf0001c94u)	/* RX_EXIT Debug Register */
#define QSPI1_RXEXIT	(*( QSPI0_RXEXIT_type *) 0xf0001d90u)	/* RX_EXIT Register */
#define QSPI1_RXEXITD	(*( QSPI0_RXEXIT_type *) 0xf0001d94u)	/* RX_EXIT Debug Register */
#define QSPI2_RXEXIT	(*( QSPI0_RXEXIT_type *) 0xf0001e90u)	/* RX_EXIT Register */
#define QSPI2_RXEXITD	(*( QSPI0_RXEXIT_type *) 0xf0001e94u)	/* RX_EXIT Debug Register */
#define QSPI3_RXEXIT	(*( QSPI0_RXEXIT_type *) 0xf0001f90u)	/* RX_EXIT Register */
#define QSPI3_RXEXITD	(*( QSPI0_RXEXIT_type *) 0xf0001f94u)	/* RX_EXIT Debug Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AOL            : 16;	/* Active Output Level for the SLSO Outputs */
		unsigned int OEN            : 16;	/* Enable Bits for the SLSO Outputs */
	} B;
	int I;
	unsigned int U;

} QSPI0_SSOC_type;
#define QSPI0_SSOC	(*( QSPI0_SSOC_type *) 0xf0001c48u)	/* Slave Select Output Control Register */
#define QSPI1_SSOC	(*( QSPI0_SSOC_type *) 0xf0001d48u)	/* Slave Select Output Control Register */
#define QSPI2_SSOC	(*( QSPI0_SSOC_type *) 0xf0001e48u)	/* Slave Select Output Control Register */
#define QSPI3_SSOC	(*( QSPI0_SSOC_type *) 0xf0001f48u)	/* Slave Select Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ERRORFLAGS     : 9;	/* Sticky Flags Signalling Errors */
		unsigned int TXF            : 1;	/* Transmit Interrupt Request Flag */
		unsigned int RXF            : 1;	/* Receive Interrupt Request Flag */
		unsigned int PT1F           : 1;	/* Phase Transition 1 Flag */
		unsigned int PT2F           : 1;	/* Phase Transition 2 Flag */
		unsigned int                : 2;
		unsigned int USRF           : 1;	/* User Interrupt Request Flag */
		/* const */ unsigned int TXFIFOLEVEL    : 3;	/* TXFIFO Filling Level */
		/* const */ unsigned int RXFIFOLEVEL    : 3;	/* RXFIFO Filling Level */
		/* const */ unsigned int SLAVESEL       : 4;	/* Currently Active Slave Select Flag */
		/* const */ unsigned int RPV            : 1;	/* Received Parity Value */
		/* const */ unsigned int TPV            : 1;	/* Transmitted Parity Value */
		/* const */ unsigned int PHASE          : 4;	/* Flags the ongoing phase */
	} B;
	int I;
	unsigned int U;

} QSPI0_STATUS_type;
#define QSPI0_STATUS	(*( QSPI0_STATUS_type *) 0xf0001c40u)	/* Status Register */
#define QSPI1_STATUS	(*( QSPI0_STATUS_type *) 0xf0001d40u)	/* Status Register */
#define QSPI2_STATUS	(*( QSPI0_STATUS_type *) 0xf0001e40u)	/* Status Register */
#define QSPI3_STATUS	(*( QSPI0_STATUS_type *) 0xf0001f40u)	/* Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BITCOUNT       : 8;	/* Number of the bit shifted out */
		unsigned int                : 20;
		unsigned int BRDEN          : 1;	/* Baud Rate Deviation Enable */
		unsigned int BRD            : 1;	/* Baud Rate Deviation Flag */
		unsigned int SPDEN          : 1;	/* Spike Detection Enable */
		unsigned int SPD            : 1;	/* Spike Detection Flag */
	} B;
	int I;
	unsigned int U;

} QSPI0_STATUS1_type;
#define QSPI0_STATUS1	(*( QSPI0_STATUS1_type *) 0xf0001c44u)	/* Status Register 1 */
#define QSPI1_STATUS1	(*( QSPI0_STATUS1_type *) 0xf0001d44u)	/* Status Register 1 */
#define QSPI2_STATUS1	(*( QSPI0_STATUS1_type *) 0xf0001e44u)	/* Status Register 1 */
#define QSPI3_STATUS1	(*( QSPI0_STATUS1_type *) 0xf0001f44u)	/* Status Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int XDL            : 16;	/* Extended Data Length */
		/* const */ unsigned int BYTECOUNT      : 16;	/* Extended Data Length */
	} B;
	int I;
	unsigned int U;

} QSPI0_XXLCON_type;
#define QSPI0_XXLCON	(*( QSPI0_XXLCON_type *) 0xf0001c58u)	/* Extra Large Data Configuration Register */
#define QSPI1_XXLCON	(*( QSPI0_XXLCON_type *) 0xf0001d58u)	/* Extra Large Data Configuration Register */
#define QSPI2_XXLCON	(*( QSPI0_XXLCON_type *) 0xf0001e58u)	/* Extra Large Data Configuration Register */
#define QSPI3_XXLCON	(*( QSPI0_XXLCON_type *) 0xf0001f58u)	/* Extra Large Data Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} QSPI1_ACCEN1_type;
#define QSPI1_ACCEN1	(*( QSPI1_ACCEN1_type *) 0xf0001df8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} QSPI2_ACCEN1_type;
#define QSPI2_ACCEN1	(*( QSPI2_ACCEN1_type *) 0xf0001ef8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} QSPI3_ACCEN1_type;
#define QSPI3_ACCEN1	(*( QSPI3_ACCEN1_type *) 0xf0001ff8u)	/* Access Enable Register 1 */


/* MultiCAN */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} CAN1_ACCEN0_type;
#define CAN1_ACCEN0	(*( CAN1_ACCEN0_type *) 0xf00280fcu)	/* Access Enable Register 0 */
#define CAN_ACCEN0	(*( CAN1_ACCEN0_type *) 0xf00180fcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} CAN1_ACCEN1_type;
#define CAN1_ACCEN1	(*( CAN1_ACCEN1_type *) 0xf00280f8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int                : 1;
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} CAN1_CLC_type;
#define CAN1_CLC	(*( CAN1_CLC_type *) 0xf0028000u)	/* CAN Clock Control Register */
#define CAN_CLC	(*( CAN1_CLC_type *) 0xf0018000u)	/* CAN Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DB0            : 8;	/* Data Byte 0 of Message Object n */
		unsigned int DB1            : 8;	/* Data Byte 1 of Message Object n */
		unsigned int DB2            : 8;	/* Data Byte 2 of Message Object n */
		unsigned int DB3            : 8;	/* Data Byte 3 of Message Object n */
	} B;
	int I;
	unsigned int U;

} CAN1_EMO0DATA0_type;
#define CAN1_EMO0DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029000u)	/* Extended Message Object 0 Data 0 Register */
#define CAN1_EMO0DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029004u)	/* Extended Message Object 0 Data 1 Register */
#define CAN1_EMO0DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029008u)	/* Extended Message Object 0 Data 2 Register */
#define CAN1_EMO0DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002900cu)	/* Extended Message Object 0 Data 3 Register */
#define CAN1_EMO0DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029010u)	/* Extended Message Object 0 Data 4 Register */
#define CAN1_EMO0DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029014u)	/* Extended Message Object 0 Data 5 Register */
#define CAN1_EMO0DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029018u)	/* Extended Message Object 0 Data 6 Register */
#define CAN1_EMO100DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029c80u)	/* Extended Message Object 100 Data 0 Register */
#define CAN1_EMO100DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029c84u)	/* Extended Message Object 100 Data 1 Register */
#define CAN1_EMO100DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029c88u)	/* Extended Message Object 100 Data 2 Register */
#define CAN1_EMO100DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029c8cu)	/* Extended Message Object 100 Data 3 Register */
#define CAN1_EMO100DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029c90u)	/* Extended Message Object 100 Data 4 Register */
#define CAN1_EMO100DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029c94u)	/* Extended Message Object 100 Data 5 Register */
#define CAN1_EMO100DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029c98u)	/* Extended Message Object 100 Data 6 Register */
#define CAN1_EMO101DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029ca0u)	/* Extended Message Object 101 Data 0 Register */
#define CAN1_EMO101DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029ca4u)	/* Extended Message Object 101 Data 1 Register */
#define CAN1_EMO101DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029ca8u)	/* Extended Message Object 101 Data 2 Register */
#define CAN1_EMO101DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029cacu)	/* Extended Message Object 101 Data 3 Register */
#define CAN1_EMO101DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029cb0u)	/* Extended Message Object 101 Data 4 Register */
#define CAN1_EMO101DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029cb4u)	/* Extended Message Object 101 Data 5 Register */
#define CAN1_EMO101DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029cb8u)	/* Extended Message Object 101 Data 6 Register */
#define CAN1_EMO102DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029cc0u)	/* Extended Message Object 102 Data 0 Register */
#define CAN1_EMO102DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029cc4u)	/* Extended Message Object 102 Data 1 Register */
#define CAN1_EMO102DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029cc8u)	/* Extended Message Object 102 Data 2 Register */
#define CAN1_EMO102DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029cccu)	/* Extended Message Object 102 Data 3 Register */
#define CAN1_EMO102DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029cd0u)	/* Extended Message Object 102 Data 4 Register */
#define CAN1_EMO102DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029cd4u)	/* Extended Message Object 102 Data 5 Register */
#define CAN1_EMO102DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029cd8u)	/* Extended Message Object 102 Data 6 Register */
#define CAN1_EMO103DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029ce0u)	/* Extended Message Object 103 Data 0 Register */
#define CAN1_EMO103DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029ce4u)	/* Extended Message Object 103 Data 1 Register */
#define CAN1_EMO103DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029ce8u)	/* Extended Message Object 103 Data 2 Register */
#define CAN1_EMO103DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029cecu)	/* Extended Message Object 103 Data 3 Register */
#define CAN1_EMO103DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029cf0u)	/* Extended Message Object 103 Data 4 Register */
#define CAN1_EMO103DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029cf4u)	/* Extended Message Object 103 Data 5 Register */
#define CAN1_EMO103DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029cf8u)	/* Extended Message Object 103 Data 6 Register */
#define CAN1_EMO104DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029d00u)	/* Extended Message Object 104 Data 0 Register */
#define CAN1_EMO104DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029d04u)	/* Extended Message Object 104 Data 1 Register */
#define CAN1_EMO104DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029d08u)	/* Extended Message Object 104 Data 2 Register */
#define CAN1_EMO104DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029d0cu)	/* Extended Message Object 104 Data 3 Register */
#define CAN1_EMO104DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029d10u)	/* Extended Message Object 104 Data 4 Register */
#define CAN1_EMO104DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029d14u)	/* Extended Message Object 104 Data 5 Register */
#define CAN1_EMO104DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029d18u)	/* Extended Message Object 104 Data 6 Register */
#define CAN1_EMO105DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029d20u)	/* Extended Message Object 105 Data 0 Register */
#define CAN1_EMO105DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029d24u)	/* Extended Message Object 105 Data 1 Register */
#define CAN1_EMO105DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029d28u)	/* Extended Message Object 105 Data 2 Register */
#define CAN1_EMO105DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029d2cu)	/* Extended Message Object 105 Data 3 Register */
#define CAN1_EMO105DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029d30u)	/* Extended Message Object 105 Data 4 Register */
#define CAN1_EMO105DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029d34u)	/* Extended Message Object 105 Data 5 Register */
#define CAN1_EMO105DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029d38u)	/* Extended Message Object 105 Data 6 Register */
#define CAN1_EMO106DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029d40u)	/* Extended Message Object 106 Data 0 Register */
#define CAN1_EMO106DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029d44u)	/* Extended Message Object 106 Data 1 Register */
#define CAN1_EMO106DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029d48u)	/* Extended Message Object 106 Data 2 Register */
#define CAN1_EMO106DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029d4cu)	/* Extended Message Object 106 Data 3 Register */
#define CAN1_EMO106DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029d50u)	/* Extended Message Object 106 Data 4 Register */
#define CAN1_EMO106DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029d54u)	/* Extended Message Object 106 Data 5 Register */
#define CAN1_EMO106DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029d58u)	/* Extended Message Object 106 Data 6 Register */
#define CAN1_EMO107DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029d60u)	/* Extended Message Object 107 Data 0 Register */
#define CAN1_EMO107DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029d64u)	/* Extended Message Object 107 Data 1 Register */
#define CAN1_EMO107DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029d68u)	/* Extended Message Object 107 Data 2 Register */
#define CAN1_EMO107DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029d6cu)	/* Extended Message Object 107 Data 3 Register */
#define CAN1_EMO107DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029d70u)	/* Extended Message Object 107 Data 4 Register */
#define CAN1_EMO107DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029d74u)	/* Extended Message Object 107 Data 5 Register */
#define CAN1_EMO107DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029d78u)	/* Extended Message Object 107 Data 6 Register */
#define CAN1_EMO108DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029d80u)	/* Extended Message Object 108 Data 0 Register */
#define CAN1_EMO108DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029d84u)	/* Extended Message Object 108 Data 1 Register */
#define CAN1_EMO108DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029d88u)	/* Extended Message Object 108 Data 2 Register */
#define CAN1_EMO108DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029d8cu)	/* Extended Message Object 108 Data 3 Register */
#define CAN1_EMO108DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029d90u)	/* Extended Message Object 108 Data 4 Register */
#define CAN1_EMO108DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029d94u)	/* Extended Message Object 108 Data 5 Register */
#define CAN1_EMO108DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029d98u)	/* Extended Message Object 108 Data 6 Register */
#define CAN1_EMO109DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029da0u)	/* Extended Message Object 109 Data 0 Register */
#define CAN1_EMO109DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029da4u)	/* Extended Message Object 109 Data 1 Register */
#define CAN1_EMO109DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029da8u)	/* Extended Message Object 109 Data 2 Register */
#define CAN1_EMO109DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029dacu)	/* Extended Message Object 109 Data 3 Register */
#define CAN1_EMO109DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029db0u)	/* Extended Message Object 109 Data 4 Register */
#define CAN1_EMO109DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029db4u)	/* Extended Message Object 109 Data 5 Register */
#define CAN1_EMO109DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029db8u)	/* Extended Message Object 109 Data 6 Register */
#define CAN1_EMO10DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029140u)	/* Extended Message Object 10 Data 0 Register */
#define CAN1_EMO10DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029144u)	/* Extended Message Object 10 Data 1 Register */
#define CAN1_EMO10DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029148u)	/* Extended Message Object 10 Data 2 Register */
#define CAN1_EMO10DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002914cu)	/* Extended Message Object 10 Data 3 Register */
#define CAN1_EMO10DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029150u)	/* Extended Message Object 10 Data 4 Register */
#define CAN1_EMO10DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029154u)	/* Extended Message Object 10 Data 5 Register */
#define CAN1_EMO10DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029158u)	/* Extended Message Object 10 Data 6 Register */
#define CAN1_EMO110DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029dc0u)	/* Extended Message Object 110 Data 0 Register */
#define CAN1_EMO110DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029dc4u)	/* Extended Message Object 110 Data 1 Register */
#define CAN1_EMO110DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029dc8u)	/* Extended Message Object 110 Data 2 Register */
#define CAN1_EMO110DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029dccu)	/* Extended Message Object 110 Data 3 Register */
#define CAN1_EMO110DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029dd0u)	/* Extended Message Object 110 Data 4 Register */
#define CAN1_EMO110DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029dd4u)	/* Extended Message Object 110 Data 5 Register */
#define CAN1_EMO110DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029dd8u)	/* Extended Message Object 110 Data 6 Register */
#define CAN1_EMO111DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029de0u)	/* Extended Message Object 111 Data 0 Register */
#define CAN1_EMO111DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029de4u)	/* Extended Message Object 111 Data 1 Register */
#define CAN1_EMO111DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029de8u)	/* Extended Message Object 111 Data 2 Register */
#define CAN1_EMO111DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029decu)	/* Extended Message Object 111 Data 3 Register */
#define CAN1_EMO111DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029df0u)	/* Extended Message Object 111 Data 4 Register */
#define CAN1_EMO111DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029df4u)	/* Extended Message Object 111 Data 5 Register */
#define CAN1_EMO111DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029df8u)	/* Extended Message Object 111 Data 6 Register */
#define CAN1_EMO112DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029e00u)	/* Extended Message Object 112 Data 0 Register */
#define CAN1_EMO112DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029e04u)	/* Extended Message Object 112 Data 1 Register */
#define CAN1_EMO112DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029e08u)	/* Extended Message Object 112 Data 2 Register */
#define CAN1_EMO112DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029e0cu)	/* Extended Message Object 112 Data 3 Register */
#define CAN1_EMO112DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029e10u)	/* Extended Message Object 112 Data 4 Register */
#define CAN1_EMO112DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029e14u)	/* Extended Message Object 112 Data 5 Register */
#define CAN1_EMO112DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029e18u)	/* Extended Message Object 112 Data 6 Register */
#define CAN1_EMO113DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029e20u)	/* Extended Message Object 113 Data 0 Register */
#define CAN1_EMO113DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029e24u)	/* Extended Message Object 113 Data 1 Register */
#define CAN1_EMO113DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029e28u)	/* Extended Message Object 113 Data 2 Register */
#define CAN1_EMO113DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029e2cu)	/* Extended Message Object 113 Data 3 Register */
#define CAN1_EMO113DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029e30u)	/* Extended Message Object 113 Data 4 Register */
#define CAN1_EMO113DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029e34u)	/* Extended Message Object 113 Data 5 Register */
#define CAN1_EMO113DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029e38u)	/* Extended Message Object 113 Data 6 Register */
#define CAN1_EMO114DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029e40u)	/* Extended Message Object 114 Data 0 Register */
#define CAN1_EMO114DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029e44u)	/* Extended Message Object 114 Data 1 Register */
#define CAN1_EMO114DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029e48u)	/* Extended Message Object 114 Data 2 Register */
#define CAN1_EMO114DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029e4cu)	/* Extended Message Object 114 Data 3 Register */
#define CAN1_EMO114DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029e50u)	/* Extended Message Object 114 Data 4 Register */
#define CAN1_EMO114DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029e54u)	/* Extended Message Object 114 Data 5 Register */
#define CAN1_EMO114DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029e58u)	/* Extended Message Object 114 Data 6 Register */
#define CAN1_EMO115DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029e60u)	/* Extended Message Object 115 Data 0 Register */
#define CAN1_EMO115DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029e64u)	/* Extended Message Object 115 Data 1 Register */
#define CAN1_EMO115DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029e68u)	/* Extended Message Object 115 Data 2 Register */
#define CAN1_EMO115DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029e6cu)	/* Extended Message Object 115 Data 3 Register */
#define CAN1_EMO115DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029e70u)	/* Extended Message Object 115 Data 4 Register */
#define CAN1_EMO115DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029e74u)	/* Extended Message Object 115 Data 5 Register */
#define CAN1_EMO115DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029e78u)	/* Extended Message Object 115 Data 6 Register */
#define CAN1_EMO116DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029e80u)	/* Extended Message Object 116 Data 0 Register */
#define CAN1_EMO116DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029e84u)	/* Extended Message Object 116 Data 1 Register */
#define CAN1_EMO116DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029e88u)	/* Extended Message Object 116 Data 2 Register */
#define CAN1_EMO116DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029e8cu)	/* Extended Message Object 116 Data 3 Register */
#define CAN1_EMO116DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029e90u)	/* Extended Message Object 116 Data 4 Register */
#define CAN1_EMO116DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029e94u)	/* Extended Message Object 116 Data 5 Register */
#define CAN1_EMO116DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029e98u)	/* Extended Message Object 116 Data 6 Register */
#define CAN1_EMO117DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029ea0u)	/* Extended Message Object 117 Data 0 Register */
#define CAN1_EMO117DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029ea4u)	/* Extended Message Object 117 Data 1 Register */
#define CAN1_EMO117DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029ea8u)	/* Extended Message Object 117 Data 2 Register */
#define CAN1_EMO117DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029eacu)	/* Extended Message Object 117 Data 3 Register */
#define CAN1_EMO117DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029eb0u)	/* Extended Message Object 117 Data 4 Register */
#define CAN1_EMO117DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029eb4u)	/* Extended Message Object 117 Data 5 Register */
#define CAN1_EMO117DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029eb8u)	/* Extended Message Object 117 Data 6 Register */
#define CAN1_EMO118DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029ec0u)	/* Extended Message Object 118 Data 0 Register */
#define CAN1_EMO118DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029ec4u)	/* Extended Message Object 118 Data 1 Register */
#define CAN1_EMO118DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029ec8u)	/* Extended Message Object 118 Data 2 Register */
#define CAN1_EMO118DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029eccu)	/* Extended Message Object 118 Data 3 Register */
#define CAN1_EMO118DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029ed0u)	/* Extended Message Object 118 Data 4 Register */
#define CAN1_EMO118DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029ed4u)	/* Extended Message Object 118 Data 5 Register */
#define CAN1_EMO118DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029ed8u)	/* Extended Message Object 118 Data 6 Register */
#define CAN1_EMO119DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029ee0u)	/* Extended Message Object 119 Data 0 Register */
#define CAN1_EMO119DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029ee4u)	/* Extended Message Object 119 Data 1 Register */
#define CAN1_EMO119DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029ee8u)	/* Extended Message Object 119 Data 2 Register */
#define CAN1_EMO119DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029eecu)	/* Extended Message Object 119 Data 3 Register */
#define CAN1_EMO119DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029ef0u)	/* Extended Message Object 119 Data 4 Register */
#define CAN1_EMO119DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029ef4u)	/* Extended Message Object 119 Data 5 Register */
#define CAN1_EMO119DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029ef8u)	/* Extended Message Object 119 Data 6 Register */
#define CAN1_EMO11DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029160u)	/* Extended Message Object 11 Data 0 Register */
#define CAN1_EMO11DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029164u)	/* Extended Message Object 11 Data 1 Register */
#define CAN1_EMO11DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029168u)	/* Extended Message Object 11 Data 2 Register */
#define CAN1_EMO11DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002916cu)	/* Extended Message Object 11 Data 3 Register */
#define CAN1_EMO11DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029170u)	/* Extended Message Object 11 Data 4 Register */
#define CAN1_EMO11DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029174u)	/* Extended Message Object 11 Data 5 Register */
#define CAN1_EMO11DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029178u)	/* Extended Message Object 11 Data 6 Register */
#define CAN1_EMO120DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029f00u)	/* Extended Message Object 120 Data 0 Register */
#define CAN1_EMO120DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029f04u)	/* Extended Message Object 120 Data 1 Register */
#define CAN1_EMO120DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029f08u)	/* Extended Message Object 120 Data 2 Register */
#define CAN1_EMO120DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029f0cu)	/* Extended Message Object 120 Data 3 Register */
#define CAN1_EMO120DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029f10u)	/* Extended Message Object 120 Data 4 Register */
#define CAN1_EMO120DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029f14u)	/* Extended Message Object 120 Data 5 Register */
#define CAN1_EMO120DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029f18u)	/* Extended Message Object 120 Data 6 Register */
#define CAN1_EMO121DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029f20u)	/* Extended Message Object 121 Data 0 Register */
#define CAN1_EMO121DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029f24u)	/* Extended Message Object 121 Data 1 Register */
#define CAN1_EMO121DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029f28u)	/* Extended Message Object 121 Data 2 Register */
#define CAN1_EMO121DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029f2cu)	/* Extended Message Object 121 Data 3 Register */
#define CAN1_EMO121DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029f30u)	/* Extended Message Object 121 Data 4 Register */
#define CAN1_EMO121DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029f34u)	/* Extended Message Object 121 Data 5 Register */
#define CAN1_EMO121DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029f38u)	/* Extended Message Object 121 Data 6 Register */
#define CAN1_EMO122DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029f40u)	/* Extended Message Object 122 Data 0 Register */
#define CAN1_EMO122DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029f44u)	/* Extended Message Object 122 Data 1 Register */
#define CAN1_EMO122DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029f48u)	/* Extended Message Object 122 Data 2 Register */
#define CAN1_EMO122DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029f4cu)	/* Extended Message Object 122 Data 3 Register */
#define CAN1_EMO122DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029f50u)	/* Extended Message Object 122 Data 4 Register */
#define CAN1_EMO122DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029f54u)	/* Extended Message Object 122 Data 5 Register */
#define CAN1_EMO122DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029f58u)	/* Extended Message Object 122 Data 6 Register */
#define CAN1_EMO123DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029f60u)	/* Extended Message Object 123 Data 0 Register */
#define CAN1_EMO123DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029f64u)	/* Extended Message Object 123 Data 1 Register */
#define CAN1_EMO123DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029f68u)	/* Extended Message Object 123 Data 2 Register */
#define CAN1_EMO123DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029f6cu)	/* Extended Message Object 123 Data 3 Register */
#define CAN1_EMO123DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029f70u)	/* Extended Message Object 123 Data 4 Register */
#define CAN1_EMO123DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029f74u)	/* Extended Message Object 123 Data 5 Register */
#define CAN1_EMO123DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029f78u)	/* Extended Message Object 123 Data 6 Register */
#define CAN1_EMO124DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029f80u)	/* Extended Message Object 124 Data 0 Register */
#define CAN1_EMO124DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029f84u)	/* Extended Message Object 124 Data 1 Register */
#define CAN1_EMO124DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029f88u)	/* Extended Message Object 124 Data 2 Register */
#define CAN1_EMO124DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029f8cu)	/* Extended Message Object 124 Data 3 Register */
#define CAN1_EMO124DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029f90u)	/* Extended Message Object 124 Data 4 Register */
#define CAN1_EMO124DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029f94u)	/* Extended Message Object 124 Data 5 Register */
#define CAN1_EMO124DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029f98u)	/* Extended Message Object 124 Data 6 Register */
#define CAN1_EMO125DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029fa0u)	/* Extended Message Object 125 Data 0 Register */
#define CAN1_EMO125DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029fa4u)	/* Extended Message Object 125 Data 1 Register */
#define CAN1_EMO125DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029fa8u)	/* Extended Message Object 125 Data 2 Register */
#define CAN1_EMO125DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029facu)	/* Extended Message Object 125 Data 3 Register */
#define CAN1_EMO125DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029fb0u)	/* Extended Message Object 125 Data 4 Register */
#define CAN1_EMO125DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029fb4u)	/* Extended Message Object 125 Data 5 Register */
#define CAN1_EMO125DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029fb8u)	/* Extended Message Object 125 Data 6 Register */
#define CAN1_EMO126DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029fc0u)	/* Extended Message Object 126 Data 0 Register */
#define CAN1_EMO126DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029fc4u)	/* Extended Message Object 126 Data 1 Register */
#define CAN1_EMO126DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029fc8u)	/* Extended Message Object 126 Data 2 Register */
#define CAN1_EMO126DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029fccu)	/* Extended Message Object 126 Data 3 Register */
#define CAN1_EMO126DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029fd0u)	/* Extended Message Object 126 Data 4 Register */
#define CAN1_EMO126DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029fd4u)	/* Extended Message Object 126 Data 5 Register */
#define CAN1_EMO126DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029fd8u)	/* Extended Message Object 126 Data 6 Register */
#define CAN1_EMO127DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029fe0u)	/* Extended Message Object 127 Data 0 Register */
#define CAN1_EMO127DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029fe4u)	/* Extended Message Object 127 Data 1 Register */
#define CAN1_EMO127DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029fe8u)	/* Extended Message Object 127 Data 2 Register */
#define CAN1_EMO127DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029fecu)	/* Extended Message Object 127 Data 3 Register */
#define CAN1_EMO127DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029ff0u)	/* Extended Message Object 127 Data 4 Register */
#define CAN1_EMO127DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029ff4u)	/* Extended Message Object 127 Data 5 Register */
#define CAN1_EMO127DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029ff8u)	/* Extended Message Object 127 Data 6 Register */
#define CAN1_EMO12DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029180u)	/* Extended Message Object 12 Data 0 Register */
#define CAN1_EMO12DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029184u)	/* Extended Message Object 12 Data 1 Register */
#define CAN1_EMO12DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029188u)	/* Extended Message Object 12 Data 2 Register */
#define CAN1_EMO12DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002918cu)	/* Extended Message Object 12 Data 3 Register */
#define CAN1_EMO12DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029190u)	/* Extended Message Object 12 Data 4 Register */
#define CAN1_EMO12DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029194u)	/* Extended Message Object 12 Data 5 Register */
#define CAN1_EMO12DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029198u)	/* Extended Message Object 12 Data 6 Register */
#define CAN1_EMO13DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00291a0u)	/* Extended Message Object 13 Data 0 Register */
#define CAN1_EMO13DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00291a4u)	/* Extended Message Object 13 Data 1 Register */
#define CAN1_EMO13DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00291a8u)	/* Extended Message Object 13 Data 2 Register */
#define CAN1_EMO13DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00291acu)	/* Extended Message Object 13 Data 3 Register */
#define CAN1_EMO13DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00291b0u)	/* Extended Message Object 13 Data 4 Register */
#define CAN1_EMO13DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00291b4u)	/* Extended Message Object 13 Data 5 Register */
#define CAN1_EMO13DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00291b8u)	/* Extended Message Object 13 Data 6 Register */
#define CAN1_EMO14DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00291c0u)	/* Extended Message Object 14 Data 0 Register */
#define CAN1_EMO14DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00291c4u)	/* Extended Message Object 14 Data 1 Register */
#define CAN1_EMO14DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00291c8u)	/* Extended Message Object 14 Data 2 Register */
#define CAN1_EMO14DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00291ccu)	/* Extended Message Object 14 Data 3 Register */
#define CAN1_EMO14DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00291d0u)	/* Extended Message Object 14 Data 4 Register */
#define CAN1_EMO14DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00291d4u)	/* Extended Message Object 14 Data 5 Register */
#define CAN1_EMO14DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00291d8u)	/* Extended Message Object 14 Data 6 Register */
#define CAN1_EMO15DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00291e0u)	/* Extended Message Object 15 Data 0 Register */
#define CAN1_EMO15DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00291e4u)	/* Extended Message Object 15 Data 1 Register */
#define CAN1_EMO15DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00291e8u)	/* Extended Message Object 15 Data 2 Register */
#define CAN1_EMO15DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00291ecu)	/* Extended Message Object 15 Data 3 Register */
#define CAN1_EMO15DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00291f0u)	/* Extended Message Object 15 Data 4 Register */
#define CAN1_EMO15DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00291f4u)	/* Extended Message Object 15 Data 5 Register */
#define CAN1_EMO15DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00291f8u)	/* Extended Message Object 15 Data 6 Register */
#define CAN1_EMO16DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029200u)	/* Extended Message Object 16 Data 0 Register */
#define CAN1_EMO16DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029204u)	/* Extended Message Object 16 Data 1 Register */
#define CAN1_EMO16DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029208u)	/* Extended Message Object 16 Data 2 Register */
#define CAN1_EMO16DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002920cu)	/* Extended Message Object 16 Data 3 Register */
#define CAN1_EMO16DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029210u)	/* Extended Message Object 16 Data 4 Register */
#define CAN1_EMO16DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029214u)	/* Extended Message Object 16 Data 5 Register */
#define CAN1_EMO16DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029218u)	/* Extended Message Object 16 Data 6 Register */
#define CAN1_EMO17DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029220u)	/* Extended Message Object 17 Data 0 Register */
#define CAN1_EMO17DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029224u)	/* Extended Message Object 17 Data 1 Register */
#define CAN1_EMO17DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029228u)	/* Extended Message Object 17 Data 2 Register */
#define CAN1_EMO17DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002922cu)	/* Extended Message Object 17 Data 3 Register */
#define CAN1_EMO17DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029230u)	/* Extended Message Object 17 Data 4 Register */
#define CAN1_EMO17DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029234u)	/* Extended Message Object 17 Data 5 Register */
#define CAN1_EMO17DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029238u)	/* Extended Message Object 17 Data 6 Register */
#define CAN1_EMO18DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029240u)	/* Extended Message Object 18 Data 0 Register */
#define CAN1_EMO18DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029244u)	/* Extended Message Object 18 Data 1 Register */
#define CAN1_EMO18DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029248u)	/* Extended Message Object 18 Data 2 Register */
#define CAN1_EMO18DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002924cu)	/* Extended Message Object 18 Data 3 Register */
#define CAN1_EMO18DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029250u)	/* Extended Message Object 18 Data 4 Register */
#define CAN1_EMO18DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029254u)	/* Extended Message Object 18 Data 5 Register */
#define CAN1_EMO18DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029258u)	/* Extended Message Object 18 Data 6 Register */
#define CAN1_EMO19DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029260u)	/* Extended Message Object 19 Data 0 Register */
#define CAN1_EMO19DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029264u)	/* Extended Message Object 19 Data 1 Register */
#define CAN1_EMO19DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029268u)	/* Extended Message Object 19 Data 2 Register */
#define CAN1_EMO19DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002926cu)	/* Extended Message Object 19 Data 3 Register */
#define CAN1_EMO19DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029270u)	/* Extended Message Object 19 Data 4 Register */
#define CAN1_EMO19DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029274u)	/* Extended Message Object 19 Data 5 Register */
#define CAN1_EMO19DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029278u)	/* Extended Message Object 19 Data 6 Register */
#define CAN1_EMO1DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029020u)	/* Extended Message Object 1 Data 0 Register */
#define CAN1_EMO1DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029024u)	/* Extended Message Object 1 Data 1 Register */
#define CAN1_EMO1DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029028u)	/* Extended Message Object 1 Data 2 Register */
#define CAN1_EMO1DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002902cu)	/* Extended Message Object 1 Data 3 Register */
#define CAN1_EMO1DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029030u)	/* Extended Message Object 1 Data 4 Register */
#define CAN1_EMO1DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029034u)	/* Extended Message Object 1 Data 5 Register */
#define CAN1_EMO1DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029038u)	/* Extended Message Object 1 Data 6 Register */
#define CAN1_EMO20DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029280u)	/* Extended Message Object 20 Data 0 Register */
#define CAN1_EMO20DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029284u)	/* Extended Message Object 20 Data 1 Register */
#define CAN1_EMO20DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029288u)	/* Extended Message Object 20 Data 2 Register */
#define CAN1_EMO20DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002928cu)	/* Extended Message Object 20 Data 3 Register */
#define CAN1_EMO20DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029290u)	/* Extended Message Object 20 Data 4 Register */
#define CAN1_EMO20DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029294u)	/* Extended Message Object 20 Data 5 Register */
#define CAN1_EMO20DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029298u)	/* Extended Message Object 20 Data 6 Register */
#define CAN1_EMO21DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00292a0u)	/* Extended Message Object 21 Data 0 Register */
#define CAN1_EMO21DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00292a4u)	/* Extended Message Object 21 Data 1 Register */
#define CAN1_EMO21DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00292a8u)	/* Extended Message Object 21 Data 2 Register */
#define CAN1_EMO21DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00292acu)	/* Extended Message Object 21 Data 3 Register */
#define CAN1_EMO21DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00292b0u)	/* Extended Message Object 21 Data 4 Register */
#define CAN1_EMO21DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00292b4u)	/* Extended Message Object 21 Data 5 Register */
#define CAN1_EMO21DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00292b8u)	/* Extended Message Object 21 Data 6 Register */
#define CAN1_EMO22DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00292c0u)	/* Extended Message Object 22 Data 0 Register */
#define CAN1_EMO22DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00292c4u)	/* Extended Message Object 22 Data 1 Register */
#define CAN1_EMO22DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00292c8u)	/* Extended Message Object 22 Data 2 Register */
#define CAN1_EMO22DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00292ccu)	/* Extended Message Object 22 Data 3 Register */
#define CAN1_EMO22DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00292d0u)	/* Extended Message Object 22 Data 4 Register */
#define CAN1_EMO22DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00292d4u)	/* Extended Message Object 22 Data 5 Register */
#define CAN1_EMO22DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00292d8u)	/* Extended Message Object 22 Data 6 Register */
#define CAN1_EMO23DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00292e0u)	/* Extended Message Object 23 Data 0 Register */
#define CAN1_EMO23DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00292e4u)	/* Extended Message Object 23 Data 1 Register */
#define CAN1_EMO23DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00292e8u)	/* Extended Message Object 23 Data 2 Register */
#define CAN1_EMO23DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00292ecu)	/* Extended Message Object 23 Data 3 Register */
#define CAN1_EMO23DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00292f0u)	/* Extended Message Object 23 Data 4 Register */
#define CAN1_EMO23DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00292f4u)	/* Extended Message Object 23 Data 5 Register */
#define CAN1_EMO23DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00292f8u)	/* Extended Message Object 23 Data 6 Register */
#define CAN1_EMO24DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029300u)	/* Extended Message Object 24 Data 0 Register */
#define CAN1_EMO24DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029304u)	/* Extended Message Object 24 Data 1 Register */
#define CAN1_EMO24DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029308u)	/* Extended Message Object 24 Data 2 Register */
#define CAN1_EMO24DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002930cu)	/* Extended Message Object 24 Data 3 Register */
#define CAN1_EMO24DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029310u)	/* Extended Message Object 24 Data 4 Register */
#define CAN1_EMO24DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029314u)	/* Extended Message Object 24 Data 5 Register */
#define CAN1_EMO24DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029318u)	/* Extended Message Object 24 Data 6 Register */
#define CAN1_EMO25DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029320u)	/* Extended Message Object 25 Data 0 Register */
#define CAN1_EMO25DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029324u)	/* Extended Message Object 25 Data 1 Register */
#define CAN1_EMO25DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029328u)	/* Extended Message Object 25 Data 2 Register */
#define CAN1_EMO25DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002932cu)	/* Extended Message Object 25 Data 3 Register */
#define CAN1_EMO25DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029330u)	/* Extended Message Object 25 Data 4 Register */
#define CAN1_EMO25DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029334u)	/* Extended Message Object 25 Data 5 Register */
#define CAN1_EMO25DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029338u)	/* Extended Message Object 25 Data 6 Register */
#define CAN1_EMO26DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029340u)	/* Extended Message Object 26 Data 0 Register */
#define CAN1_EMO26DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029344u)	/* Extended Message Object 26 Data 1 Register */
#define CAN1_EMO26DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029348u)	/* Extended Message Object 26 Data 2 Register */
#define CAN1_EMO26DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002934cu)	/* Extended Message Object 26 Data 3 Register */
#define CAN1_EMO26DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029350u)	/* Extended Message Object 26 Data 4 Register */
#define CAN1_EMO26DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029354u)	/* Extended Message Object 26 Data 5 Register */
#define CAN1_EMO26DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029358u)	/* Extended Message Object 26 Data 6 Register */
#define CAN1_EMO27DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029360u)	/* Extended Message Object 27 Data 0 Register */
#define CAN1_EMO27DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029364u)	/* Extended Message Object 27 Data 1 Register */
#define CAN1_EMO27DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029368u)	/* Extended Message Object 27 Data 2 Register */
#define CAN1_EMO27DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002936cu)	/* Extended Message Object 27 Data 3 Register */
#define CAN1_EMO27DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029370u)	/* Extended Message Object 27 Data 4 Register */
#define CAN1_EMO27DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029374u)	/* Extended Message Object 27 Data 5 Register */
#define CAN1_EMO27DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029378u)	/* Extended Message Object 27 Data 6 Register */
#define CAN1_EMO28DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029380u)	/* Extended Message Object 28 Data 0 Register */
#define CAN1_EMO28DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029384u)	/* Extended Message Object 28 Data 1 Register */
#define CAN1_EMO28DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029388u)	/* Extended Message Object 28 Data 2 Register */
#define CAN1_EMO28DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002938cu)	/* Extended Message Object 28 Data 3 Register */
#define CAN1_EMO28DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029390u)	/* Extended Message Object 28 Data 4 Register */
#define CAN1_EMO28DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029394u)	/* Extended Message Object 28 Data 5 Register */
#define CAN1_EMO28DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029398u)	/* Extended Message Object 28 Data 6 Register */
#define CAN1_EMO29DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00293a0u)	/* Extended Message Object 29 Data 0 Register */
#define CAN1_EMO29DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00293a4u)	/* Extended Message Object 29 Data 1 Register */
#define CAN1_EMO29DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00293a8u)	/* Extended Message Object 29 Data 2 Register */
#define CAN1_EMO29DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00293acu)	/* Extended Message Object 29 Data 3 Register */
#define CAN1_EMO29DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00293b0u)	/* Extended Message Object 29 Data 4 Register */
#define CAN1_EMO29DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00293b4u)	/* Extended Message Object 29 Data 5 Register */
#define CAN1_EMO29DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00293b8u)	/* Extended Message Object 29 Data 6 Register */
#define CAN1_EMO2DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029040u)	/* Extended Message Object 2 Data 0 Register */
#define CAN1_EMO2DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029044u)	/* Extended Message Object 2 Data 1 Register */
#define CAN1_EMO2DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029048u)	/* Extended Message Object 2 Data 2 Register */
#define CAN1_EMO2DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002904cu)	/* Extended Message Object 2 Data 3 Register */
#define CAN1_EMO2DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029050u)	/* Extended Message Object 2 Data 4 Register */
#define CAN1_EMO2DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029054u)	/* Extended Message Object 2 Data 5 Register */
#define CAN1_EMO2DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029058u)	/* Extended Message Object 2 Data 6 Register */
#define CAN1_EMO30DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00293c0u)	/* Extended Message Object 30 Data 0 Register */
#define CAN1_EMO30DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00293c4u)	/* Extended Message Object 30 Data 1 Register */
#define CAN1_EMO30DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00293c8u)	/* Extended Message Object 30 Data 2 Register */
#define CAN1_EMO30DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00293ccu)	/* Extended Message Object 30 Data 3 Register */
#define CAN1_EMO30DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00293d0u)	/* Extended Message Object 30 Data 4 Register */
#define CAN1_EMO30DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00293d4u)	/* Extended Message Object 30 Data 5 Register */
#define CAN1_EMO30DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00293d8u)	/* Extended Message Object 30 Data 6 Register */
#define CAN1_EMO31DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00293e0u)	/* Extended Message Object 31 Data 0 Register */
#define CAN1_EMO31DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00293e4u)	/* Extended Message Object 31 Data 1 Register */
#define CAN1_EMO31DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00293e8u)	/* Extended Message Object 31 Data 2 Register */
#define CAN1_EMO31DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00293ecu)	/* Extended Message Object 31 Data 3 Register */
#define CAN1_EMO31DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00293f0u)	/* Extended Message Object 31 Data 4 Register */
#define CAN1_EMO31DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00293f4u)	/* Extended Message Object 31 Data 5 Register */
#define CAN1_EMO31DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00293f8u)	/* Extended Message Object 31 Data 6 Register */
#define CAN1_EMO32DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029400u)	/* Extended Message Object 32 Data 0 Register */
#define CAN1_EMO32DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029404u)	/* Extended Message Object 32 Data 1 Register */
#define CAN1_EMO32DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029408u)	/* Extended Message Object 32 Data 2 Register */
#define CAN1_EMO32DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002940cu)	/* Extended Message Object 32 Data 3 Register */
#define CAN1_EMO32DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029410u)	/* Extended Message Object 32 Data 4 Register */
#define CAN1_EMO32DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029414u)	/* Extended Message Object 32 Data 5 Register */
#define CAN1_EMO32DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029418u)	/* Extended Message Object 32 Data 6 Register */
#define CAN1_EMO33DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029420u)	/* Extended Message Object 33 Data 0 Register */
#define CAN1_EMO33DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029424u)	/* Extended Message Object 33 Data 1 Register */
#define CAN1_EMO33DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029428u)	/* Extended Message Object 33 Data 2 Register */
#define CAN1_EMO33DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002942cu)	/* Extended Message Object 33 Data 3 Register */
#define CAN1_EMO33DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029430u)	/* Extended Message Object 33 Data 4 Register */
#define CAN1_EMO33DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029434u)	/* Extended Message Object 33 Data 5 Register */
#define CAN1_EMO33DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029438u)	/* Extended Message Object 33 Data 6 Register */
#define CAN1_EMO34DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029440u)	/* Extended Message Object 34 Data 0 Register */
#define CAN1_EMO34DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029444u)	/* Extended Message Object 34 Data 1 Register */
#define CAN1_EMO34DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029448u)	/* Extended Message Object 34 Data 2 Register */
#define CAN1_EMO34DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002944cu)	/* Extended Message Object 34 Data 3 Register */
#define CAN1_EMO34DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029450u)	/* Extended Message Object 34 Data 4 Register */
#define CAN1_EMO34DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029454u)	/* Extended Message Object 34 Data 5 Register */
#define CAN1_EMO34DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029458u)	/* Extended Message Object 34 Data 6 Register */
#define CAN1_EMO35DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029460u)	/* Extended Message Object 35 Data 0 Register */
#define CAN1_EMO35DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029464u)	/* Extended Message Object 35 Data 1 Register */
#define CAN1_EMO35DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029468u)	/* Extended Message Object 35 Data 2 Register */
#define CAN1_EMO35DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002946cu)	/* Extended Message Object 35 Data 3 Register */
#define CAN1_EMO35DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029470u)	/* Extended Message Object 35 Data 4 Register */
#define CAN1_EMO35DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029474u)	/* Extended Message Object 35 Data 5 Register */
#define CAN1_EMO35DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029478u)	/* Extended Message Object 35 Data 6 Register */
#define CAN1_EMO36DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029480u)	/* Extended Message Object 36 Data 0 Register */
#define CAN1_EMO36DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029484u)	/* Extended Message Object 36 Data 1 Register */
#define CAN1_EMO36DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029488u)	/* Extended Message Object 36 Data 2 Register */
#define CAN1_EMO36DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002948cu)	/* Extended Message Object 36 Data 3 Register */
#define CAN1_EMO36DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029490u)	/* Extended Message Object 36 Data 4 Register */
#define CAN1_EMO36DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029494u)	/* Extended Message Object 36 Data 5 Register */
#define CAN1_EMO36DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029498u)	/* Extended Message Object 36 Data 6 Register */
#define CAN1_EMO37DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00294a0u)	/* Extended Message Object 37 Data 0 Register */
#define CAN1_EMO37DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00294a4u)	/* Extended Message Object 37 Data 1 Register */
#define CAN1_EMO37DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00294a8u)	/* Extended Message Object 37 Data 2 Register */
#define CAN1_EMO37DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00294acu)	/* Extended Message Object 37 Data 3 Register */
#define CAN1_EMO37DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00294b0u)	/* Extended Message Object 37 Data 4 Register */
#define CAN1_EMO37DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00294b4u)	/* Extended Message Object 37 Data 5 Register */
#define CAN1_EMO37DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00294b8u)	/* Extended Message Object 37 Data 6 Register */
#define CAN1_EMO38DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00294c0u)	/* Extended Message Object 38 Data 0 Register */
#define CAN1_EMO38DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00294c4u)	/* Extended Message Object 38 Data 1 Register */
#define CAN1_EMO38DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00294c8u)	/* Extended Message Object 38 Data 2 Register */
#define CAN1_EMO38DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00294ccu)	/* Extended Message Object 38 Data 3 Register */
#define CAN1_EMO38DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00294d0u)	/* Extended Message Object 38 Data 4 Register */
#define CAN1_EMO38DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00294d4u)	/* Extended Message Object 38 Data 5 Register */
#define CAN1_EMO38DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00294d8u)	/* Extended Message Object 38 Data 6 Register */
#define CAN1_EMO39DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00294e0u)	/* Extended Message Object 39 Data 0 Register */
#define CAN1_EMO39DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00294e4u)	/* Extended Message Object 39 Data 1 Register */
#define CAN1_EMO39DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00294e8u)	/* Extended Message Object 39 Data 2 Register */
#define CAN1_EMO39DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00294ecu)	/* Extended Message Object 39 Data 3 Register */
#define CAN1_EMO39DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00294f0u)	/* Extended Message Object 39 Data 4 Register */
#define CAN1_EMO39DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00294f4u)	/* Extended Message Object 39 Data 5 Register */
#define CAN1_EMO39DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00294f8u)	/* Extended Message Object 39 Data 6 Register */
#define CAN1_EMO3DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029060u)	/* Extended Message Object 3 Data 0 Register */
#define CAN1_EMO3DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029064u)	/* Extended Message Object 3 Data 1 Register */
#define CAN1_EMO3DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029068u)	/* Extended Message Object 3 Data 2 Register */
#define CAN1_EMO3DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002906cu)	/* Extended Message Object 3 Data 3 Register */
#define CAN1_EMO3DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029070u)	/* Extended Message Object 3 Data 4 Register */
#define CAN1_EMO3DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029074u)	/* Extended Message Object 3 Data 5 Register */
#define CAN1_EMO3DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029078u)	/* Extended Message Object 3 Data 6 Register */
#define CAN1_EMO40DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029500u)	/* Extended Message Object 40 Data 0 Register */
#define CAN1_EMO40DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029504u)	/* Extended Message Object 40 Data 1 Register */
#define CAN1_EMO40DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029508u)	/* Extended Message Object 40 Data 2 Register */
#define CAN1_EMO40DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002950cu)	/* Extended Message Object 40 Data 3 Register */
#define CAN1_EMO40DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029510u)	/* Extended Message Object 40 Data 4 Register */
#define CAN1_EMO40DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029514u)	/* Extended Message Object 40 Data 5 Register */
#define CAN1_EMO40DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029518u)	/* Extended Message Object 40 Data 6 Register */
#define CAN1_EMO41DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029520u)	/* Extended Message Object 41 Data 0 Register */
#define CAN1_EMO41DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029524u)	/* Extended Message Object 41 Data 1 Register */
#define CAN1_EMO41DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029528u)	/* Extended Message Object 41 Data 2 Register */
#define CAN1_EMO41DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002952cu)	/* Extended Message Object 41 Data 3 Register */
#define CAN1_EMO41DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029530u)	/* Extended Message Object 41 Data 4 Register */
#define CAN1_EMO41DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029534u)	/* Extended Message Object 41 Data 5 Register */
#define CAN1_EMO41DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029538u)	/* Extended Message Object 41 Data 6 Register */
#define CAN1_EMO42DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029540u)	/* Extended Message Object 42 Data 0 Register */
#define CAN1_EMO42DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029544u)	/* Extended Message Object 42 Data 1 Register */
#define CAN1_EMO42DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029548u)	/* Extended Message Object 42 Data 2 Register */
#define CAN1_EMO42DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002954cu)	/* Extended Message Object 42 Data 3 Register */
#define CAN1_EMO42DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029550u)	/* Extended Message Object 42 Data 4 Register */
#define CAN1_EMO42DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029554u)	/* Extended Message Object 42 Data 5 Register */
#define CAN1_EMO42DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029558u)	/* Extended Message Object 42 Data 6 Register */
#define CAN1_EMO43DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029560u)	/* Extended Message Object 43 Data 0 Register */
#define CAN1_EMO43DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029564u)	/* Extended Message Object 43 Data 1 Register */
#define CAN1_EMO43DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029568u)	/* Extended Message Object 43 Data 2 Register */
#define CAN1_EMO43DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002956cu)	/* Extended Message Object 43 Data 3 Register */
#define CAN1_EMO43DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029570u)	/* Extended Message Object 43 Data 4 Register */
#define CAN1_EMO43DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029574u)	/* Extended Message Object 43 Data 5 Register */
#define CAN1_EMO43DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029578u)	/* Extended Message Object 43 Data 6 Register */
#define CAN1_EMO44DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029580u)	/* Extended Message Object 44 Data 0 Register */
#define CAN1_EMO44DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029584u)	/* Extended Message Object 44 Data 1 Register */
#define CAN1_EMO44DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029588u)	/* Extended Message Object 44 Data 2 Register */
#define CAN1_EMO44DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002958cu)	/* Extended Message Object 44 Data 3 Register */
#define CAN1_EMO44DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029590u)	/* Extended Message Object 44 Data 4 Register */
#define CAN1_EMO44DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029594u)	/* Extended Message Object 44 Data 5 Register */
#define CAN1_EMO44DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029598u)	/* Extended Message Object 44 Data 6 Register */
#define CAN1_EMO45DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00295a0u)	/* Extended Message Object 45 Data 0 Register */
#define CAN1_EMO45DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00295a4u)	/* Extended Message Object 45 Data 1 Register */
#define CAN1_EMO45DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00295a8u)	/* Extended Message Object 45 Data 2 Register */
#define CAN1_EMO45DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00295acu)	/* Extended Message Object 45 Data 3 Register */
#define CAN1_EMO45DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00295b0u)	/* Extended Message Object 45 Data 4 Register */
#define CAN1_EMO45DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00295b4u)	/* Extended Message Object 45 Data 5 Register */
#define CAN1_EMO45DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00295b8u)	/* Extended Message Object 45 Data 6 Register */
#define CAN1_EMO46DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00295c0u)	/* Extended Message Object 46 Data 0 Register */
#define CAN1_EMO46DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00295c4u)	/* Extended Message Object 46 Data 1 Register */
#define CAN1_EMO46DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00295c8u)	/* Extended Message Object 46 Data 2 Register */
#define CAN1_EMO46DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00295ccu)	/* Extended Message Object 46 Data 3 Register */
#define CAN1_EMO46DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00295d0u)	/* Extended Message Object 46 Data 4 Register */
#define CAN1_EMO46DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00295d4u)	/* Extended Message Object 46 Data 5 Register */
#define CAN1_EMO46DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00295d8u)	/* Extended Message Object 46 Data 6 Register */
#define CAN1_EMO47DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00295e0u)	/* Extended Message Object 47 Data 0 Register */
#define CAN1_EMO47DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00295e4u)	/* Extended Message Object 47 Data 1 Register */
#define CAN1_EMO47DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00295e8u)	/* Extended Message Object 47 Data 2 Register */
#define CAN1_EMO47DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00295ecu)	/* Extended Message Object 47 Data 3 Register */
#define CAN1_EMO47DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00295f0u)	/* Extended Message Object 47 Data 4 Register */
#define CAN1_EMO47DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00295f4u)	/* Extended Message Object 47 Data 5 Register */
#define CAN1_EMO47DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00295f8u)	/* Extended Message Object 47 Data 6 Register */
#define CAN1_EMO48DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029600u)	/* Extended Message Object 48 Data 0 Register */
#define CAN1_EMO48DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029604u)	/* Extended Message Object 48 Data 1 Register */
#define CAN1_EMO48DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029608u)	/* Extended Message Object 48 Data 2 Register */
#define CAN1_EMO48DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002960cu)	/* Extended Message Object 48 Data 3 Register */
#define CAN1_EMO48DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029610u)	/* Extended Message Object 48 Data 4 Register */
#define CAN1_EMO48DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029614u)	/* Extended Message Object 48 Data 5 Register */
#define CAN1_EMO48DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029618u)	/* Extended Message Object 48 Data 6 Register */
#define CAN1_EMO49DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029620u)	/* Extended Message Object 49 Data 0 Register */
#define CAN1_EMO49DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029624u)	/* Extended Message Object 49 Data 1 Register */
#define CAN1_EMO49DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029628u)	/* Extended Message Object 49 Data 2 Register */
#define CAN1_EMO49DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002962cu)	/* Extended Message Object 49 Data 3 Register */
#define CAN1_EMO49DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029630u)	/* Extended Message Object 49 Data 4 Register */
#define CAN1_EMO49DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029634u)	/* Extended Message Object 49 Data 5 Register */
#define CAN1_EMO49DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029638u)	/* Extended Message Object 49 Data 6 Register */
#define CAN1_EMO4DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029080u)	/* Extended Message Object 4 Data 0 Register */
#define CAN1_EMO4DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029084u)	/* Extended Message Object 4 Data 1 Register */
#define CAN1_EMO4DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029088u)	/* Extended Message Object 4 Data 2 Register */
#define CAN1_EMO4DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002908cu)	/* Extended Message Object 4 Data 3 Register */
#define CAN1_EMO4DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029090u)	/* Extended Message Object 4 Data 4 Register */
#define CAN1_EMO4DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029094u)	/* Extended Message Object 4 Data 5 Register */
#define CAN1_EMO4DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029098u)	/* Extended Message Object 4 Data 6 Register */
#define CAN1_EMO50DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029640u)	/* Extended Message Object 50 Data 0 Register */
#define CAN1_EMO50DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029644u)	/* Extended Message Object 50 Data 1 Register */
#define CAN1_EMO50DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029648u)	/* Extended Message Object 50 Data 2 Register */
#define CAN1_EMO50DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002964cu)	/* Extended Message Object 50 Data 3 Register */
#define CAN1_EMO50DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029650u)	/* Extended Message Object 50 Data 4 Register */
#define CAN1_EMO50DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029654u)	/* Extended Message Object 50 Data 5 Register */
#define CAN1_EMO50DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029658u)	/* Extended Message Object 50 Data 6 Register */
#define CAN1_EMO51DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029660u)	/* Extended Message Object 51 Data 0 Register */
#define CAN1_EMO51DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029664u)	/* Extended Message Object 51 Data 1 Register */
#define CAN1_EMO51DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029668u)	/* Extended Message Object 51 Data 2 Register */
#define CAN1_EMO51DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002966cu)	/* Extended Message Object 51 Data 3 Register */
#define CAN1_EMO51DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029670u)	/* Extended Message Object 51 Data 4 Register */
#define CAN1_EMO51DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029674u)	/* Extended Message Object 51 Data 5 Register */
#define CAN1_EMO51DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029678u)	/* Extended Message Object 51 Data 6 Register */
#define CAN1_EMO52DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029680u)	/* Extended Message Object 52 Data 0 Register */
#define CAN1_EMO52DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029684u)	/* Extended Message Object 52 Data 1 Register */
#define CAN1_EMO52DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029688u)	/* Extended Message Object 52 Data 2 Register */
#define CAN1_EMO52DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002968cu)	/* Extended Message Object 52 Data 3 Register */
#define CAN1_EMO52DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029690u)	/* Extended Message Object 52 Data 4 Register */
#define CAN1_EMO52DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029694u)	/* Extended Message Object 52 Data 5 Register */
#define CAN1_EMO52DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029698u)	/* Extended Message Object 52 Data 6 Register */
#define CAN1_EMO53DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00296a0u)	/* Extended Message Object 53 Data 0 Register */
#define CAN1_EMO53DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00296a4u)	/* Extended Message Object 53 Data 1 Register */
#define CAN1_EMO53DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00296a8u)	/* Extended Message Object 53 Data 2 Register */
#define CAN1_EMO53DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00296acu)	/* Extended Message Object 53 Data 3 Register */
#define CAN1_EMO53DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00296b0u)	/* Extended Message Object 53 Data 4 Register */
#define CAN1_EMO53DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00296b4u)	/* Extended Message Object 53 Data 5 Register */
#define CAN1_EMO53DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00296b8u)	/* Extended Message Object 53 Data 6 Register */
#define CAN1_EMO54DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00296c0u)	/* Extended Message Object 54 Data 0 Register */
#define CAN1_EMO54DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00296c4u)	/* Extended Message Object 54 Data 1 Register */
#define CAN1_EMO54DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00296c8u)	/* Extended Message Object 54 Data 2 Register */
#define CAN1_EMO54DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00296ccu)	/* Extended Message Object 54 Data 3 Register */
#define CAN1_EMO54DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00296d0u)	/* Extended Message Object 54 Data 4 Register */
#define CAN1_EMO54DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00296d4u)	/* Extended Message Object 54 Data 5 Register */
#define CAN1_EMO54DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00296d8u)	/* Extended Message Object 54 Data 6 Register */
#define CAN1_EMO55DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00296e0u)	/* Extended Message Object 55 Data 0 Register */
#define CAN1_EMO55DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00296e4u)	/* Extended Message Object 55 Data 1 Register */
#define CAN1_EMO55DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00296e8u)	/* Extended Message Object 55 Data 2 Register */
#define CAN1_EMO55DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00296ecu)	/* Extended Message Object 55 Data 3 Register */
#define CAN1_EMO55DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00296f0u)	/* Extended Message Object 55 Data 4 Register */
#define CAN1_EMO55DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00296f4u)	/* Extended Message Object 55 Data 5 Register */
#define CAN1_EMO55DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00296f8u)	/* Extended Message Object 55 Data 6 Register */
#define CAN1_EMO56DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029700u)	/* Extended Message Object 56 Data 0 Register */
#define CAN1_EMO56DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029704u)	/* Extended Message Object 56 Data 1 Register */
#define CAN1_EMO56DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029708u)	/* Extended Message Object 56 Data 2 Register */
#define CAN1_EMO56DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002970cu)	/* Extended Message Object 56 Data 3 Register */
#define CAN1_EMO56DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029710u)	/* Extended Message Object 56 Data 4 Register */
#define CAN1_EMO56DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029714u)	/* Extended Message Object 56 Data 5 Register */
#define CAN1_EMO56DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029718u)	/* Extended Message Object 56 Data 6 Register */
#define CAN1_EMO57DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029720u)	/* Extended Message Object 57 Data 0 Register */
#define CAN1_EMO57DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029724u)	/* Extended Message Object 57 Data 1 Register */
#define CAN1_EMO57DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029728u)	/* Extended Message Object 57 Data 2 Register */
#define CAN1_EMO57DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002972cu)	/* Extended Message Object 57 Data 3 Register */
#define CAN1_EMO57DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029730u)	/* Extended Message Object 57 Data 4 Register */
#define CAN1_EMO57DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029734u)	/* Extended Message Object 57 Data 5 Register */
#define CAN1_EMO57DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029738u)	/* Extended Message Object 57 Data 6 Register */
#define CAN1_EMO58DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029740u)	/* Extended Message Object 58 Data 0 Register */
#define CAN1_EMO58DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029744u)	/* Extended Message Object 58 Data 1 Register */
#define CAN1_EMO58DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029748u)	/* Extended Message Object 58 Data 2 Register */
#define CAN1_EMO58DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002974cu)	/* Extended Message Object 58 Data 3 Register */
#define CAN1_EMO58DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029750u)	/* Extended Message Object 58 Data 4 Register */
#define CAN1_EMO58DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029754u)	/* Extended Message Object 58 Data 5 Register */
#define CAN1_EMO58DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029758u)	/* Extended Message Object 58 Data 6 Register */
#define CAN1_EMO59DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029760u)	/* Extended Message Object 59 Data 0 Register */
#define CAN1_EMO59DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029764u)	/* Extended Message Object 59 Data 1 Register */
#define CAN1_EMO59DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029768u)	/* Extended Message Object 59 Data 2 Register */
#define CAN1_EMO59DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002976cu)	/* Extended Message Object 59 Data 3 Register */
#define CAN1_EMO59DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029770u)	/* Extended Message Object 59 Data 4 Register */
#define CAN1_EMO59DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029774u)	/* Extended Message Object 59 Data 5 Register */
#define CAN1_EMO59DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029778u)	/* Extended Message Object 59 Data 6 Register */
#define CAN1_EMO5DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00290a0u)	/* Extended Message Object 5 Data 0 Register */
#define CAN1_EMO5DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00290a4u)	/* Extended Message Object 5 Data 1 Register */
#define CAN1_EMO5DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00290a8u)	/* Extended Message Object 5 Data 2 Register */
#define CAN1_EMO5DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00290acu)	/* Extended Message Object 5 Data 3 Register */
#define CAN1_EMO5DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00290b0u)	/* Extended Message Object 5 Data 4 Register */
#define CAN1_EMO5DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00290b4u)	/* Extended Message Object 5 Data 5 Register */
#define CAN1_EMO5DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00290b8u)	/* Extended Message Object 5 Data 6 Register */
#define CAN1_EMO60DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029780u)	/* Extended Message Object 60 Data 0 Register */
#define CAN1_EMO60DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029784u)	/* Extended Message Object 60 Data 1 Register */
#define CAN1_EMO60DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029788u)	/* Extended Message Object 60 Data 2 Register */
#define CAN1_EMO60DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002978cu)	/* Extended Message Object 60 Data 3 Register */
#define CAN1_EMO60DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029790u)	/* Extended Message Object 60 Data 4 Register */
#define CAN1_EMO60DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029794u)	/* Extended Message Object 60 Data 5 Register */
#define CAN1_EMO60DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029798u)	/* Extended Message Object 60 Data 6 Register */
#define CAN1_EMO61DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00297a0u)	/* Extended Message Object 61 Data 0 Register */
#define CAN1_EMO61DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00297a4u)	/* Extended Message Object 61 Data 1 Register */
#define CAN1_EMO61DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00297a8u)	/* Extended Message Object 61 Data 2 Register */
#define CAN1_EMO61DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00297acu)	/* Extended Message Object 61 Data 3 Register */
#define CAN1_EMO61DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00297b0u)	/* Extended Message Object 61 Data 4 Register */
#define CAN1_EMO61DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00297b4u)	/* Extended Message Object 61 Data 5 Register */
#define CAN1_EMO61DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00297b8u)	/* Extended Message Object 61 Data 6 Register */
#define CAN1_EMO62DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00297c0u)	/* Extended Message Object 62 Data 0 Register */
#define CAN1_EMO62DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00297c4u)	/* Extended Message Object 62 Data 1 Register */
#define CAN1_EMO62DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00297c8u)	/* Extended Message Object 62 Data 2 Register */
#define CAN1_EMO62DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00297ccu)	/* Extended Message Object 62 Data 3 Register */
#define CAN1_EMO62DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00297d0u)	/* Extended Message Object 62 Data 4 Register */
#define CAN1_EMO62DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00297d4u)	/* Extended Message Object 62 Data 5 Register */
#define CAN1_EMO62DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00297d8u)	/* Extended Message Object 62 Data 6 Register */
#define CAN1_EMO63DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00297e0u)	/* Extended Message Object 63 Data 0 Register */
#define CAN1_EMO63DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00297e4u)	/* Extended Message Object 63 Data 1 Register */
#define CAN1_EMO63DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00297e8u)	/* Extended Message Object 63 Data 2 Register */
#define CAN1_EMO63DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00297ecu)	/* Extended Message Object 63 Data 3 Register */
#define CAN1_EMO63DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00297f0u)	/* Extended Message Object 63 Data 4 Register */
#define CAN1_EMO63DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00297f4u)	/* Extended Message Object 63 Data 5 Register */
#define CAN1_EMO63DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00297f8u)	/* Extended Message Object 63 Data 6 Register */
#define CAN1_EMO64DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029800u)	/* Extended Message Object 64 Data 0 Register */
#define CAN1_EMO64DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029804u)	/* Extended Message Object 64 Data 1 Register */
#define CAN1_EMO64DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029808u)	/* Extended Message Object 64 Data 2 Register */
#define CAN1_EMO64DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002980cu)	/* Extended Message Object 64 Data 3 Register */
#define CAN1_EMO64DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029810u)	/* Extended Message Object 64 Data 4 Register */
#define CAN1_EMO64DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029814u)	/* Extended Message Object 64 Data 5 Register */
#define CAN1_EMO64DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029818u)	/* Extended Message Object 64 Data 6 Register */
#define CAN1_EMO65DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029820u)	/* Extended Message Object 65 Data 0 Register */
#define CAN1_EMO65DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029824u)	/* Extended Message Object 65 Data 1 Register */
#define CAN1_EMO65DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029828u)	/* Extended Message Object 65 Data 2 Register */
#define CAN1_EMO65DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002982cu)	/* Extended Message Object 65 Data 3 Register */
#define CAN1_EMO65DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029830u)	/* Extended Message Object 65 Data 4 Register */
#define CAN1_EMO65DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029834u)	/* Extended Message Object 65 Data 5 Register */
#define CAN1_EMO65DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029838u)	/* Extended Message Object 65 Data 6 Register */
#define CAN1_EMO66DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029840u)	/* Extended Message Object 66 Data 0 Register */
#define CAN1_EMO66DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029844u)	/* Extended Message Object 66 Data 1 Register */
#define CAN1_EMO66DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029848u)	/* Extended Message Object 66 Data 2 Register */
#define CAN1_EMO66DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002984cu)	/* Extended Message Object 66 Data 3 Register */
#define CAN1_EMO66DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029850u)	/* Extended Message Object 66 Data 4 Register */
#define CAN1_EMO66DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029854u)	/* Extended Message Object 66 Data 5 Register */
#define CAN1_EMO66DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029858u)	/* Extended Message Object 66 Data 6 Register */
#define CAN1_EMO67DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029860u)	/* Extended Message Object 67 Data 0 Register */
#define CAN1_EMO67DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029864u)	/* Extended Message Object 67 Data 1 Register */
#define CAN1_EMO67DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029868u)	/* Extended Message Object 67 Data 2 Register */
#define CAN1_EMO67DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002986cu)	/* Extended Message Object 67 Data 3 Register */
#define CAN1_EMO67DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029870u)	/* Extended Message Object 67 Data 4 Register */
#define CAN1_EMO67DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029874u)	/* Extended Message Object 67 Data 5 Register */
#define CAN1_EMO67DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029878u)	/* Extended Message Object 67 Data 6 Register */
#define CAN1_EMO68DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029880u)	/* Extended Message Object 68 Data 0 Register */
#define CAN1_EMO68DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029884u)	/* Extended Message Object 68 Data 1 Register */
#define CAN1_EMO68DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029888u)	/* Extended Message Object 68 Data 2 Register */
#define CAN1_EMO68DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002988cu)	/* Extended Message Object 68 Data 3 Register */
#define CAN1_EMO68DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029890u)	/* Extended Message Object 68 Data 4 Register */
#define CAN1_EMO68DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029894u)	/* Extended Message Object 68 Data 5 Register */
#define CAN1_EMO68DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029898u)	/* Extended Message Object 68 Data 6 Register */
#define CAN1_EMO69DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00298a0u)	/* Extended Message Object 69 Data 0 Register */
#define CAN1_EMO69DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00298a4u)	/* Extended Message Object 69 Data 1 Register */
#define CAN1_EMO69DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00298a8u)	/* Extended Message Object 69 Data 2 Register */
#define CAN1_EMO69DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00298acu)	/* Extended Message Object 69 Data 3 Register */
#define CAN1_EMO69DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00298b0u)	/* Extended Message Object 69 Data 4 Register */
#define CAN1_EMO69DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00298b4u)	/* Extended Message Object 69 Data 5 Register */
#define CAN1_EMO69DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00298b8u)	/* Extended Message Object 69 Data 6 Register */
#define CAN1_EMO6DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00290c0u)	/* Extended Message Object 6 Data 0 Register */
#define CAN1_EMO6DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00290c4u)	/* Extended Message Object 6 Data 1 Register */
#define CAN1_EMO6DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00290c8u)	/* Extended Message Object 6 Data 2 Register */
#define CAN1_EMO6DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00290ccu)	/* Extended Message Object 6 Data 3 Register */
#define CAN1_EMO6DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00290d0u)	/* Extended Message Object 6 Data 4 Register */
#define CAN1_EMO6DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00290d4u)	/* Extended Message Object 6 Data 5 Register */
#define CAN1_EMO6DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00290d8u)	/* Extended Message Object 6 Data 6 Register */
#define CAN1_EMO70DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00298c0u)	/* Extended Message Object 70 Data 0 Register */
#define CAN1_EMO70DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00298c4u)	/* Extended Message Object 70 Data 1 Register */
#define CAN1_EMO70DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00298c8u)	/* Extended Message Object 70 Data 2 Register */
#define CAN1_EMO70DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00298ccu)	/* Extended Message Object 70 Data 3 Register */
#define CAN1_EMO70DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00298d0u)	/* Extended Message Object 70 Data 4 Register */
#define CAN1_EMO70DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00298d4u)	/* Extended Message Object 70 Data 5 Register */
#define CAN1_EMO70DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00298d8u)	/* Extended Message Object 70 Data 6 Register */
#define CAN1_EMO71DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00298e0u)	/* Extended Message Object 71 Data 0 Register */
#define CAN1_EMO71DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00298e4u)	/* Extended Message Object 71 Data 1 Register */
#define CAN1_EMO71DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00298e8u)	/* Extended Message Object 71 Data 2 Register */
#define CAN1_EMO71DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00298ecu)	/* Extended Message Object 71 Data 3 Register */
#define CAN1_EMO71DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00298f0u)	/* Extended Message Object 71 Data 4 Register */
#define CAN1_EMO71DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00298f4u)	/* Extended Message Object 71 Data 5 Register */
#define CAN1_EMO71DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00298f8u)	/* Extended Message Object 71 Data 6 Register */
#define CAN1_EMO72DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029900u)	/* Extended Message Object 72 Data 0 Register */
#define CAN1_EMO72DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029904u)	/* Extended Message Object 72 Data 1 Register */
#define CAN1_EMO72DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029908u)	/* Extended Message Object 72 Data 2 Register */
#define CAN1_EMO72DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002990cu)	/* Extended Message Object 72 Data 3 Register */
#define CAN1_EMO72DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029910u)	/* Extended Message Object 72 Data 4 Register */
#define CAN1_EMO72DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029914u)	/* Extended Message Object 72 Data 5 Register */
#define CAN1_EMO72DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029918u)	/* Extended Message Object 72 Data 6 Register */
#define CAN1_EMO73DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029920u)	/* Extended Message Object 73 Data 0 Register */
#define CAN1_EMO73DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029924u)	/* Extended Message Object 73 Data 1 Register */
#define CAN1_EMO73DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029928u)	/* Extended Message Object 73 Data 2 Register */
#define CAN1_EMO73DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002992cu)	/* Extended Message Object 73 Data 3 Register */
#define CAN1_EMO73DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029930u)	/* Extended Message Object 73 Data 4 Register */
#define CAN1_EMO73DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029934u)	/* Extended Message Object 73 Data 5 Register */
#define CAN1_EMO73DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029938u)	/* Extended Message Object 73 Data 6 Register */
#define CAN1_EMO74DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029940u)	/* Extended Message Object 74 Data 0 Register */
#define CAN1_EMO74DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029944u)	/* Extended Message Object 74 Data 1 Register */
#define CAN1_EMO74DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029948u)	/* Extended Message Object 74 Data 2 Register */
#define CAN1_EMO74DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002994cu)	/* Extended Message Object 74 Data 3 Register */
#define CAN1_EMO74DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029950u)	/* Extended Message Object 74 Data 4 Register */
#define CAN1_EMO74DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029954u)	/* Extended Message Object 74 Data 5 Register */
#define CAN1_EMO74DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029958u)	/* Extended Message Object 74 Data 6 Register */
#define CAN1_EMO75DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029960u)	/* Extended Message Object 75 Data 0 Register */
#define CAN1_EMO75DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029964u)	/* Extended Message Object 75 Data 1 Register */
#define CAN1_EMO75DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029968u)	/* Extended Message Object 75 Data 2 Register */
#define CAN1_EMO75DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002996cu)	/* Extended Message Object 75 Data 3 Register */
#define CAN1_EMO75DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029970u)	/* Extended Message Object 75 Data 4 Register */
#define CAN1_EMO75DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029974u)	/* Extended Message Object 75 Data 5 Register */
#define CAN1_EMO75DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029978u)	/* Extended Message Object 75 Data 6 Register */
#define CAN1_EMO76DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029980u)	/* Extended Message Object 76 Data 0 Register */
#define CAN1_EMO76DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029984u)	/* Extended Message Object 76 Data 1 Register */
#define CAN1_EMO76DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029988u)	/* Extended Message Object 76 Data 2 Register */
#define CAN1_EMO76DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002998cu)	/* Extended Message Object 76 Data 3 Register */
#define CAN1_EMO76DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029990u)	/* Extended Message Object 76 Data 4 Register */
#define CAN1_EMO76DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029994u)	/* Extended Message Object 76 Data 5 Register */
#define CAN1_EMO76DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029998u)	/* Extended Message Object 76 Data 6 Register */
#define CAN1_EMO77DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00299a0u)	/* Extended Message Object 77 Data 0 Register */
#define CAN1_EMO77DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00299a4u)	/* Extended Message Object 77 Data 1 Register */
#define CAN1_EMO77DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00299a8u)	/* Extended Message Object 77 Data 2 Register */
#define CAN1_EMO77DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00299acu)	/* Extended Message Object 77 Data 3 Register */
#define CAN1_EMO77DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00299b0u)	/* Extended Message Object 77 Data 4 Register */
#define CAN1_EMO77DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00299b4u)	/* Extended Message Object 77 Data 5 Register */
#define CAN1_EMO77DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00299b8u)	/* Extended Message Object 77 Data 6 Register */
#define CAN1_EMO78DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00299c0u)	/* Extended Message Object 78 Data 0 Register */
#define CAN1_EMO78DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00299c4u)	/* Extended Message Object 78 Data 1 Register */
#define CAN1_EMO78DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00299c8u)	/* Extended Message Object 78 Data 2 Register */
#define CAN1_EMO78DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00299ccu)	/* Extended Message Object 78 Data 3 Register */
#define CAN1_EMO78DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00299d0u)	/* Extended Message Object 78 Data 4 Register */
#define CAN1_EMO78DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00299d4u)	/* Extended Message Object 78 Data 5 Register */
#define CAN1_EMO78DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00299d8u)	/* Extended Message Object 78 Data 6 Register */
#define CAN1_EMO79DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00299e0u)	/* Extended Message Object 79 Data 0 Register */
#define CAN1_EMO79DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00299e4u)	/* Extended Message Object 79 Data 1 Register */
#define CAN1_EMO79DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00299e8u)	/* Extended Message Object 79 Data 2 Register */
#define CAN1_EMO79DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00299ecu)	/* Extended Message Object 79 Data 3 Register */
#define CAN1_EMO79DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00299f0u)	/* Extended Message Object 79 Data 4 Register */
#define CAN1_EMO79DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00299f4u)	/* Extended Message Object 79 Data 5 Register */
#define CAN1_EMO79DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00299f8u)	/* Extended Message Object 79 Data 6 Register */
#define CAN1_EMO7DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00290e0u)	/* Extended Message Object 7 Data 0 Register */
#define CAN1_EMO7DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00290e4u)	/* Extended Message Object 7 Data 1 Register */
#define CAN1_EMO7DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00290e8u)	/* Extended Message Object 7 Data 2 Register */
#define CAN1_EMO7DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00290ecu)	/* Extended Message Object 7 Data 3 Register */
#define CAN1_EMO7DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00290f0u)	/* Extended Message Object 7 Data 4 Register */
#define CAN1_EMO7DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00290f4u)	/* Extended Message Object 7 Data 5 Register */
#define CAN1_EMO7DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00290f8u)	/* Extended Message Object 7 Data 6 Register */
#define CAN1_EMO80DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029a00u)	/* Extended Message Object 80 Data 0 Register */
#define CAN1_EMO80DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029a04u)	/* Extended Message Object 80 Data 1 Register */
#define CAN1_EMO80DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029a08u)	/* Extended Message Object 80 Data 2 Register */
#define CAN1_EMO80DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029a0cu)	/* Extended Message Object 80 Data 3 Register */
#define CAN1_EMO80DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029a10u)	/* Extended Message Object 80 Data 4 Register */
#define CAN1_EMO80DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029a14u)	/* Extended Message Object 80 Data 5 Register */
#define CAN1_EMO80DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029a18u)	/* Extended Message Object 80 Data 6 Register */
#define CAN1_EMO81DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029a20u)	/* Extended Message Object 81 Data 0 Register */
#define CAN1_EMO81DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029a24u)	/* Extended Message Object 81 Data 1 Register */
#define CAN1_EMO81DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029a28u)	/* Extended Message Object 81 Data 2 Register */
#define CAN1_EMO81DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029a2cu)	/* Extended Message Object 81 Data 3 Register */
#define CAN1_EMO81DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029a30u)	/* Extended Message Object 81 Data 4 Register */
#define CAN1_EMO81DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029a34u)	/* Extended Message Object 81 Data 5 Register */
#define CAN1_EMO81DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029a38u)	/* Extended Message Object 81 Data 6 Register */
#define CAN1_EMO82DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029a40u)	/* Extended Message Object 82 Data 0 Register */
#define CAN1_EMO82DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029a44u)	/* Extended Message Object 82 Data 1 Register */
#define CAN1_EMO82DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029a48u)	/* Extended Message Object 82 Data 2 Register */
#define CAN1_EMO82DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029a4cu)	/* Extended Message Object 82 Data 3 Register */
#define CAN1_EMO82DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029a50u)	/* Extended Message Object 82 Data 4 Register */
#define CAN1_EMO82DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029a54u)	/* Extended Message Object 82 Data 5 Register */
#define CAN1_EMO82DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029a58u)	/* Extended Message Object 82 Data 6 Register */
#define CAN1_EMO83DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029a60u)	/* Extended Message Object 83 Data 0 Register */
#define CAN1_EMO83DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029a64u)	/* Extended Message Object 83 Data 1 Register */
#define CAN1_EMO83DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029a68u)	/* Extended Message Object 83 Data 2 Register */
#define CAN1_EMO83DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029a6cu)	/* Extended Message Object 83 Data 3 Register */
#define CAN1_EMO83DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029a70u)	/* Extended Message Object 83 Data 4 Register */
#define CAN1_EMO83DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029a74u)	/* Extended Message Object 83 Data 5 Register */
#define CAN1_EMO83DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029a78u)	/* Extended Message Object 83 Data 6 Register */
#define CAN1_EMO84DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029a80u)	/* Extended Message Object 84 Data 0 Register */
#define CAN1_EMO84DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029a84u)	/* Extended Message Object 84 Data 1 Register */
#define CAN1_EMO84DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029a88u)	/* Extended Message Object 84 Data 2 Register */
#define CAN1_EMO84DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029a8cu)	/* Extended Message Object 84 Data 3 Register */
#define CAN1_EMO84DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029a90u)	/* Extended Message Object 84 Data 4 Register */
#define CAN1_EMO84DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029a94u)	/* Extended Message Object 84 Data 5 Register */
#define CAN1_EMO84DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029a98u)	/* Extended Message Object 84 Data 6 Register */
#define CAN1_EMO85DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029aa0u)	/* Extended Message Object 85 Data 0 Register */
#define CAN1_EMO85DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029aa4u)	/* Extended Message Object 85 Data 1 Register */
#define CAN1_EMO85DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029aa8u)	/* Extended Message Object 85 Data 2 Register */
#define CAN1_EMO85DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029aacu)	/* Extended Message Object 85 Data 3 Register */
#define CAN1_EMO85DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029ab0u)	/* Extended Message Object 85 Data 4 Register */
#define CAN1_EMO85DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029ab4u)	/* Extended Message Object 85 Data 5 Register */
#define CAN1_EMO85DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029ab8u)	/* Extended Message Object 85 Data 6 Register */
#define CAN1_EMO86DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029ac0u)	/* Extended Message Object 86 Data 0 Register */
#define CAN1_EMO86DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029ac4u)	/* Extended Message Object 86 Data 1 Register */
#define CAN1_EMO86DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029ac8u)	/* Extended Message Object 86 Data 2 Register */
#define CAN1_EMO86DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029accu)	/* Extended Message Object 86 Data 3 Register */
#define CAN1_EMO86DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029ad0u)	/* Extended Message Object 86 Data 4 Register */
#define CAN1_EMO86DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029ad4u)	/* Extended Message Object 86 Data 5 Register */
#define CAN1_EMO86DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029ad8u)	/* Extended Message Object 86 Data 6 Register */
#define CAN1_EMO87DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029ae0u)	/* Extended Message Object 87 Data 0 Register */
#define CAN1_EMO87DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029ae4u)	/* Extended Message Object 87 Data 1 Register */
#define CAN1_EMO87DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029ae8u)	/* Extended Message Object 87 Data 2 Register */
#define CAN1_EMO87DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029aecu)	/* Extended Message Object 87 Data 3 Register */
#define CAN1_EMO87DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029af0u)	/* Extended Message Object 87 Data 4 Register */
#define CAN1_EMO87DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029af4u)	/* Extended Message Object 87 Data 5 Register */
#define CAN1_EMO87DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029af8u)	/* Extended Message Object 87 Data 6 Register */
#define CAN1_EMO88DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029b00u)	/* Extended Message Object 88 Data 0 Register */
#define CAN1_EMO88DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029b04u)	/* Extended Message Object 88 Data 1 Register */
#define CAN1_EMO88DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029b08u)	/* Extended Message Object 88 Data 2 Register */
#define CAN1_EMO88DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029b0cu)	/* Extended Message Object 88 Data 3 Register */
#define CAN1_EMO88DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029b10u)	/* Extended Message Object 88 Data 4 Register */
#define CAN1_EMO88DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029b14u)	/* Extended Message Object 88 Data 5 Register */
#define CAN1_EMO88DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029b18u)	/* Extended Message Object 88 Data 6 Register */
#define CAN1_EMO89DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029b20u)	/* Extended Message Object 89 Data 0 Register */
#define CAN1_EMO89DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029b24u)	/* Extended Message Object 89 Data 1 Register */
#define CAN1_EMO89DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029b28u)	/* Extended Message Object 89 Data 2 Register */
#define CAN1_EMO89DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029b2cu)	/* Extended Message Object 89 Data 3 Register */
#define CAN1_EMO89DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029b30u)	/* Extended Message Object 89 Data 4 Register */
#define CAN1_EMO89DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029b34u)	/* Extended Message Object 89 Data 5 Register */
#define CAN1_EMO89DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029b38u)	/* Extended Message Object 89 Data 6 Register */
#define CAN1_EMO8DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029100u)	/* Extended Message Object 8 Data 0 Register */
#define CAN1_EMO8DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029104u)	/* Extended Message Object 8 Data 1 Register */
#define CAN1_EMO8DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029108u)	/* Extended Message Object 8 Data 2 Register */
#define CAN1_EMO8DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002910cu)	/* Extended Message Object 8 Data 3 Register */
#define CAN1_EMO8DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029110u)	/* Extended Message Object 8 Data 4 Register */
#define CAN1_EMO8DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029114u)	/* Extended Message Object 8 Data 5 Register */
#define CAN1_EMO8DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029118u)	/* Extended Message Object 8 Data 6 Register */
#define CAN1_EMO90DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029b40u)	/* Extended Message Object 90 Data 0 Register */
#define CAN1_EMO90DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029b44u)	/* Extended Message Object 90 Data 1 Register */
#define CAN1_EMO90DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029b48u)	/* Extended Message Object 90 Data 2 Register */
#define CAN1_EMO90DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029b4cu)	/* Extended Message Object 90 Data 3 Register */
#define CAN1_EMO90DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029b50u)	/* Extended Message Object 90 Data 4 Register */
#define CAN1_EMO90DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029b54u)	/* Extended Message Object 90 Data 5 Register */
#define CAN1_EMO90DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029b58u)	/* Extended Message Object 90 Data 6 Register */
#define CAN1_EMO91DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029b60u)	/* Extended Message Object 91 Data 0 Register */
#define CAN1_EMO91DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029b64u)	/* Extended Message Object 91 Data 1 Register */
#define CAN1_EMO91DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029b68u)	/* Extended Message Object 91 Data 2 Register */
#define CAN1_EMO91DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029b6cu)	/* Extended Message Object 91 Data 3 Register */
#define CAN1_EMO91DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029b70u)	/* Extended Message Object 91 Data 4 Register */
#define CAN1_EMO91DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029b74u)	/* Extended Message Object 91 Data 5 Register */
#define CAN1_EMO91DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029b78u)	/* Extended Message Object 91 Data 6 Register */
#define CAN1_EMO92DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029b80u)	/* Extended Message Object 92 Data 0 Register */
#define CAN1_EMO92DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029b84u)	/* Extended Message Object 92 Data 1 Register */
#define CAN1_EMO92DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029b88u)	/* Extended Message Object 92 Data 2 Register */
#define CAN1_EMO92DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029b8cu)	/* Extended Message Object 92 Data 3 Register */
#define CAN1_EMO92DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029b90u)	/* Extended Message Object 92 Data 4 Register */
#define CAN1_EMO92DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029b94u)	/* Extended Message Object 92 Data 5 Register */
#define CAN1_EMO92DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029b98u)	/* Extended Message Object 92 Data 6 Register */
#define CAN1_EMO93DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029ba0u)	/* Extended Message Object 93 Data 0 Register */
#define CAN1_EMO93DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029ba4u)	/* Extended Message Object 93 Data 1 Register */
#define CAN1_EMO93DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029ba8u)	/* Extended Message Object 93 Data 2 Register */
#define CAN1_EMO93DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029bacu)	/* Extended Message Object 93 Data 3 Register */
#define CAN1_EMO93DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029bb0u)	/* Extended Message Object 93 Data 4 Register */
#define CAN1_EMO93DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029bb4u)	/* Extended Message Object 93 Data 5 Register */
#define CAN1_EMO93DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029bb8u)	/* Extended Message Object 93 Data 6 Register */
#define CAN1_EMO94DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029bc0u)	/* Extended Message Object 94 Data 0 Register */
#define CAN1_EMO94DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029bc4u)	/* Extended Message Object 94 Data 1 Register */
#define CAN1_EMO94DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029bc8u)	/* Extended Message Object 94 Data 2 Register */
#define CAN1_EMO94DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029bccu)	/* Extended Message Object 94 Data 3 Register */
#define CAN1_EMO94DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029bd0u)	/* Extended Message Object 94 Data 4 Register */
#define CAN1_EMO94DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029bd4u)	/* Extended Message Object 94 Data 5 Register */
#define CAN1_EMO94DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029bd8u)	/* Extended Message Object 94 Data 6 Register */
#define CAN1_EMO95DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029be0u)	/* Extended Message Object 95 Data 0 Register */
#define CAN1_EMO95DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029be4u)	/* Extended Message Object 95 Data 1 Register */
#define CAN1_EMO95DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029be8u)	/* Extended Message Object 95 Data 2 Register */
#define CAN1_EMO95DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029becu)	/* Extended Message Object 95 Data 3 Register */
#define CAN1_EMO95DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029bf0u)	/* Extended Message Object 95 Data 4 Register */
#define CAN1_EMO95DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029bf4u)	/* Extended Message Object 95 Data 5 Register */
#define CAN1_EMO95DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029bf8u)	/* Extended Message Object 95 Data 6 Register */
#define CAN1_EMO96DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029c00u)	/* Extended Message Object 96 Data 0 Register */
#define CAN1_EMO96DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029c04u)	/* Extended Message Object 96 Data 1 Register */
#define CAN1_EMO96DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029c08u)	/* Extended Message Object 96 Data 2 Register */
#define CAN1_EMO96DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029c0cu)	/* Extended Message Object 96 Data 3 Register */
#define CAN1_EMO96DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029c10u)	/* Extended Message Object 96 Data 4 Register */
#define CAN1_EMO96DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029c14u)	/* Extended Message Object 96 Data 5 Register */
#define CAN1_EMO96DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029c18u)	/* Extended Message Object 96 Data 6 Register */
#define CAN1_EMO97DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029c20u)	/* Extended Message Object 97 Data 0 Register */
#define CAN1_EMO97DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029c24u)	/* Extended Message Object 97 Data 1 Register */
#define CAN1_EMO97DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029c28u)	/* Extended Message Object 97 Data 2 Register */
#define CAN1_EMO97DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029c2cu)	/* Extended Message Object 97 Data 3 Register */
#define CAN1_EMO97DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029c30u)	/* Extended Message Object 97 Data 4 Register */
#define CAN1_EMO97DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029c34u)	/* Extended Message Object 97 Data 5 Register */
#define CAN1_EMO97DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029c38u)	/* Extended Message Object 97 Data 6 Register */
#define CAN1_EMO98DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029c40u)	/* Extended Message Object 98 Data 0 Register */
#define CAN1_EMO98DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029c44u)	/* Extended Message Object 98 Data 1 Register */
#define CAN1_EMO98DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029c48u)	/* Extended Message Object 98 Data 2 Register */
#define CAN1_EMO98DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029c4cu)	/* Extended Message Object 98 Data 3 Register */
#define CAN1_EMO98DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029c50u)	/* Extended Message Object 98 Data 4 Register */
#define CAN1_EMO98DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029c54u)	/* Extended Message Object 98 Data 5 Register */
#define CAN1_EMO98DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029c58u)	/* Extended Message Object 98 Data 6 Register */
#define CAN1_EMO99DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029c60u)	/* Extended Message Object 99 Data 0 Register */
#define CAN1_EMO99DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029c64u)	/* Extended Message Object 99 Data 1 Register */
#define CAN1_EMO99DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029c68u)	/* Extended Message Object 99 Data 2 Register */
#define CAN1_EMO99DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0029c6cu)	/* Extended Message Object 99 Data 3 Register */
#define CAN1_EMO99DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029c70u)	/* Extended Message Object 99 Data 4 Register */
#define CAN1_EMO99DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029c74u)	/* Extended Message Object 99 Data 5 Register */
#define CAN1_EMO99DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029c78u)	/* Extended Message Object 99 Data 6 Register */
#define CAN1_EMO9DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0029120u)	/* Extended Message Object 9 Data 0 Register */
#define CAN1_EMO9DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0029124u)	/* Extended Message Object 9 Data 1 Register */
#define CAN1_EMO9DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0029128u)	/* Extended Message Object 9 Data 2 Register */
#define CAN1_EMO9DATA3	(*( CAN1_EMO0DATA0_type *) 0xf002912cu)	/* Extended Message Object 9 Data 3 Register */
#define CAN1_EMO9DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0029130u)	/* Extended Message Object 9 Data 4 Register */
#define CAN1_EMO9DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0029134u)	/* Extended Message Object 9 Data 5 Register */
#define CAN1_EMO9DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0029138u)	/* Extended Message Object 9 Data 6 Register */
#define CAN1_MODATAL0	(*( CAN1_EMO0DATA0_type *) 0xf0029010u)	/* Message Object 0 Data Register Low */
#define CAN1_MODATAL1	(*( CAN1_EMO0DATA0_type *) 0xf0029030u)	/* Message Object 1 Data Register Low */
#define CAN1_MODATAL10	(*( CAN1_EMO0DATA0_type *) 0xf0029150u)	/* Message Object 10 Data Register Low */
#define CAN1_MODATAL100	(*( CAN1_EMO0DATA0_type *) 0xf0029c90u)	/* Message Object 100 Data Register Low */
#define CAN1_MODATAL101	(*( CAN1_EMO0DATA0_type *) 0xf0029cb0u)	/* Message Object 101 Data Register Low */
#define CAN1_MODATAL102	(*( CAN1_EMO0DATA0_type *) 0xf0029cd0u)	/* Message Object 102 Data Register Low */
#define CAN1_MODATAL103	(*( CAN1_EMO0DATA0_type *) 0xf0029cf0u)	/* Message Object 103 Data Register Low */
#define CAN1_MODATAL104	(*( CAN1_EMO0DATA0_type *) 0xf0029d10u)	/* Message Object 104 Data Register Low */
#define CAN1_MODATAL105	(*( CAN1_EMO0DATA0_type *) 0xf0029d30u)	/* Message Object 105 Data Register Low */
#define CAN1_MODATAL106	(*( CAN1_EMO0DATA0_type *) 0xf0029d50u)	/* Message Object 106 Data Register Low */
#define CAN1_MODATAL107	(*( CAN1_EMO0DATA0_type *) 0xf0029d70u)	/* Message Object 107 Data Register Low */
#define CAN1_MODATAL108	(*( CAN1_EMO0DATA0_type *) 0xf0029d90u)	/* Message Object 108 Data Register Low */
#define CAN1_MODATAL109	(*( CAN1_EMO0DATA0_type *) 0xf0029db0u)	/* Message Object 109 Data Register Low */
#define CAN1_MODATAL11	(*( CAN1_EMO0DATA0_type *) 0xf0029170u)	/* Message Object 11 Data Register Low */
#define CAN1_MODATAL110	(*( CAN1_EMO0DATA0_type *) 0xf0029dd0u)	/* Message Object 110 Data Register Low */
#define CAN1_MODATAL111	(*( CAN1_EMO0DATA0_type *) 0xf0029df0u)	/* Message Object 111 Data Register Low */
#define CAN1_MODATAL112	(*( CAN1_EMO0DATA0_type *) 0xf0029e10u)	/* Message Object 112 Data Register Low */
#define CAN1_MODATAL113	(*( CAN1_EMO0DATA0_type *) 0xf0029e30u)	/* Message Object 113 Data Register Low */
#define CAN1_MODATAL114	(*( CAN1_EMO0DATA0_type *) 0xf0029e50u)	/* Message Object 114 Data Register Low */
#define CAN1_MODATAL115	(*( CAN1_EMO0DATA0_type *) 0xf0029e70u)	/* Message Object 115 Data Register Low */
#define CAN1_MODATAL116	(*( CAN1_EMO0DATA0_type *) 0xf0029e90u)	/* Message Object 116 Data Register Low */
#define CAN1_MODATAL117	(*( CAN1_EMO0DATA0_type *) 0xf0029eb0u)	/* Message Object 117 Data Register Low */
#define CAN1_MODATAL118	(*( CAN1_EMO0DATA0_type *) 0xf0029ed0u)	/* Message Object 118 Data Register Low */
#define CAN1_MODATAL119	(*( CAN1_EMO0DATA0_type *) 0xf0029ef0u)	/* Message Object 119 Data Register Low */
#define CAN1_MODATAL12	(*( CAN1_EMO0DATA0_type *) 0xf0029190u)	/* Message Object 12 Data Register Low */
#define CAN1_MODATAL120	(*( CAN1_EMO0DATA0_type *) 0xf0029f10u)	/* Message Object 120 Data Register Low */
#define CAN1_MODATAL121	(*( CAN1_EMO0DATA0_type *) 0xf0029f30u)	/* Message Object 121 Data Register Low */
#define CAN1_MODATAL122	(*( CAN1_EMO0DATA0_type *) 0xf0029f50u)	/* Message Object 122 Data Register Low */
#define CAN1_MODATAL123	(*( CAN1_EMO0DATA0_type *) 0xf0029f70u)	/* Message Object 123 Data Register Low */
#define CAN1_MODATAL124	(*( CAN1_EMO0DATA0_type *) 0xf0029f90u)	/* Message Object 124 Data Register Low */
#define CAN1_MODATAL125	(*( CAN1_EMO0DATA0_type *) 0xf0029fb0u)	/* Message Object 125 Data Register Low */
#define CAN1_MODATAL126	(*( CAN1_EMO0DATA0_type *) 0xf0029fd0u)	/* Message Object 126 Data Register Low */
#define CAN1_MODATAL127	(*( CAN1_EMO0DATA0_type *) 0xf0029ff0u)	/* Message Object 127 Data Register Low */
#define CAN1_MODATAL13	(*( CAN1_EMO0DATA0_type *) 0xf00291b0u)	/* Message Object 13 Data Register Low */
#define CAN1_MODATAL14	(*( CAN1_EMO0DATA0_type *) 0xf00291d0u)	/* Message Object 14 Data Register Low */
#define CAN1_MODATAL15	(*( CAN1_EMO0DATA0_type *) 0xf00291f0u)	/* Message Object 15 Data Register Low */
#define CAN1_MODATAL16	(*( CAN1_EMO0DATA0_type *) 0xf0029210u)	/* Message Object 16 Data Register Low */
#define CAN1_MODATAL17	(*( CAN1_EMO0DATA0_type *) 0xf0029230u)	/* Message Object 17 Data Register Low */
#define CAN1_MODATAL18	(*( CAN1_EMO0DATA0_type *) 0xf0029250u)	/* Message Object 18 Data Register Low */
#define CAN1_MODATAL19	(*( CAN1_EMO0DATA0_type *) 0xf0029270u)	/* Message Object 19 Data Register Low */
#define CAN1_MODATAL2	(*( CAN1_EMO0DATA0_type *) 0xf0029050u)	/* Message Object 2 Data Register Low */
#define CAN1_MODATAL20	(*( CAN1_EMO0DATA0_type *) 0xf0029290u)	/* Message Object 20 Data Register Low */
#define CAN1_MODATAL21	(*( CAN1_EMO0DATA0_type *) 0xf00292b0u)	/* Message Object 21 Data Register Low */
#define CAN1_MODATAL22	(*( CAN1_EMO0DATA0_type *) 0xf00292d0u)	/* Message Object 22 Data Register Low */
#define CAN1_MODATAL23	(*( CAN1_EMO0DATA0_type *) 0xf00292f0u)	/* Message Object 23 Data Register Low */
#define CAN1_MODATAL24	(*( CAN1_EMO0DATA0_type *) 0xf0029310u)	/* Message Object 24 Data Register Low */
#define CAN1_MODATAL25	(*( CAN1_EMO0DATA0_type *) 0xf0029330u)	/* Message Object 25 Data Register Low */
#define CAN1_MODATAL26	(*( CAN1_EMO0DATA0_type *) 0xf0029350u)	/* Message Object 26 Data Register Low */
#define CAN1_MODATAL27	(*( CAN1_EMO0DATA0_type *) 0xf0029370u)	/* Message Object 27 Data Register Low */
#define CAN1_MODATAL28	(*( CAN1_EMO0DATA0_type *) 0xf0029390u)	/* Message Object 28 Data Register Low */
#define CAN1_MODATAL29	(*( CAN1_EMO0DATA0_type *) 0xf00293b0u)	/* Message Object 29 Data Register Low */
#define CAN1_MODATAL3	(*( CAN1_EMO0DATA0_type *) 0xf0029070u)	/* Message Object 3 Data Register Low */
#define CAN1_MODATAL30	(*( CAN1_EMO0DATA0_type *) 0xf00293d0u)	/* Message Object 30 Data Register Low */
#define CAN1_MODATAL31	(*( CAN1_EMO0DATA0_type *) 0xf00293f0u)	/* Message Object 31 Data Register Low */
#define CAN1_MODATAL32	(*( CAN1_EMO0DATA0_type *) 0xf0029410u)	/* Message Object 32 Data Register Low */
#define CAN1_MODATAL33	(*( CAN1_EMO0DATA0_type *) 0xf0029430u)	/* Message Object 33 Data Register Low */
#define CAN1_MODATAL34	(*( CAN1_EMO0DATA0_type *) 0xf0029450u)	/* Message Object 34 Data Register Low */
#define CAN1_MODATAL35	(*( CAN1_EMO0DATA0_type *) 0xf0029470u)	/* Message Object 35 Data Register Low */
#define CAN1_MODATAL36	(*( CAN1_EMO0DATA0_type *) 0xf0029490u)	/* Message Object 36 Data Register Low */
#define CAN1_MODATAL37	(*( CAN1_EMO0DATA0_type *) 0xf00294b0u)	/* Message Object 37 Data Register Low */
#define CAN1_MODATAL38	(*( CAN1_EMO0DATA0_type *) 0xf00294d0u)	/* Message Object 38 Data Register Low */
#define CAN1_MODATAL39	(*( CAN1_EMO0DATA0_type *) 0xf00294f0u)	/* Message Object 39 Data Register Low */
#define CAN1_MODATAL4	(*( CAN1_EMO0DATA0_type *) 0xf0029090u)	/* Message Object 4 Data Register Low */
#define CAN1_MODATAL40	(*( CAN1_EMO0DATA0_type *) 0xf0029510u)	/* Message Object 40 Data Register Low */
#define CAN1_MODATAL41	(*( CAN1_EMO0DATA0_type *) 0xf0029530u)	/* Message Object 41 Data Register Low */
#define CAN1_MODATAL42	(*( CAN1_EMO0DATA0_type *) 0xf0029550u)	/* Message Object 42 Data Register Low */
#define CAN1_MODATAL43	(*( CAN1_EMO0DATA0_type *) 0xf0029570u)	/* Message Object 43 Data Register Low */
#define CAN1_MODATAL44	(*( CAN1_EMO0DATA0_type *) 0xf0029590u)	/* Message Object 44 Data Register Low */
#define CAN1_MODATAL45	(*( CAN1_EMO0DATA0_type *) 0xf00295b0u)	/* Message Object 45 Data Register Low */
#define CAN1_MODATAL46	(*( CAN1_EMO0DATA0_type *) 0xf00295d0u)	/* Message Object 46 Data Register Low */
#define CAN1_MODATAL47	(*( CAN1_EMO0DATA0_type *) 0xf00295f0u)	/* Message Object 47 Data Register Low */
#define CAN1_MODATAL48	(*( CAN1_EMO0DATA0_type *) 0xf0029610u)	/* Message Object 48 Data Register Low */
#define CAN1_MODATAL49	(*( CAN1_EMO0DATA0_type *) 0xf0029630u)	/* Message Object 49 Data Register Low */
#define CAN1_MODATAL5	(*( CAN1_EMO0DATA0_type *) 0xf00290b0u)	/* Message Object 5 Data Register Low */
#define CAN1_MODATAL50	(*( CAN1_EMO0DATA0_type *) 0xf0029650u)	/* Message Object 50 Data Register Low */
#define CAN1_MODATAL51	(*( CAN1_EMO0DATA0_type *) 0xf0029670u)	/* Message Object 51 Data Register Low */
#define CAN1_MODATAL52	(*( CAN1_EMO0DATA0_type *) 0xf0029690u)	/* Message Object 52 Data Register Low */
#define CAN1_MODATAL53	(*( CAN1_EMO0DATA0_type *) 0xf00296b0u)	/* Message Object 53 Data Register Low */
#define CAN1_MODATAL54	(*( CAN1_EMO0DATA0_type *) 0xf00296d0u)	/* Message Object 54 Data Register Low */
#define CAN1_MODATAL55	(*( CAN1_EMO0DATA0_type *) 0xf00296f0u)	/* Message Object 55 Data Register Low */
#define CAN1_MODATAL56	(*( CAN1_EMO0DATA0_type *) 0xf0029710u)	/* Message Object 56 Data Register Low */
#define CAN1_MODATAL57	(*( CAN1_EMO0DATA0_type *) 0xf0029730u)	/* Message Object 57 Data Register Low */
#define CAN1_MODATAL58	(*( CAN1_EMO0DATA0_type *) 0xf0029750u)	/* Message Object 58 Data Register Low */
#define CAN1_MODATAL59	(*( CAN1_EMO0DATA0_type *) 0xf0029770u)	/* Message Object 59 Data Register Low */
#define CAN1_MODATAL6	(*( CAN1_EMO0DATA0_type *) 0xf00290d0u)	/* Message Object 6 Data Register Low */
#define CAN1_MODATAL60	(*( CAN1_EMO0DATA0_type *) 0xf0029790u)	/* Message Object 60 Data Register Low */
#define CAN1_MODATAL61	(*( CAN1_EMO0DATA0_type *) 0xf00297b0u)	/* Message Object 61 Data Register Low */
#define CAN1_MODATAL62	(*( CAN1_EMO0DATA0_type *) 0xf00297d0u)	/* Message Object 62 Data Register Low */
#define CAN1_MODATAL63	(*( CAN1_EMO0DATA0_type *) 0xf00297f0u)	/* Message Object 63 Data Register Low */
#define CAN1_MODATAL64	(*( CAN1_EMO0DATA0_type *) 0xf0029810u)	/* Message Object 64 Data Register Low */
#define CAN1_MODATAL65	(*( CAN1_EMO0DATA0_type *) 0xf0029830u)	/* Message Object 65 Data Register Low */
#define CAN1_MODATAL66	(*( CAN1_EMO0DATA0_type *) 0xf0029850u)	/* Message Object 66 Data Register Low */
#define CAN1_MODATAL67	(*( CAN1_EMO0DATA0_type *) 0xf0029870u)	/* Message Object 67 Data Register Low */
#define CAN1_MODATAL68	(*( CAN1_EMO0DATA0_type *) 0xf0029890u)	/* Message Object 68 Data Register Low */
#define CAN1_MODATAL69	(*( CAN1_EMO0DATA0_type *) 0xf00298b0u)	/* Message Object 69 Data Register Low */
#define CAN1_MODATAL7	(*( CAN1_EMO0DATA0_type *) 0xf00290f0u)	/* Message Object 7 Data Register Low */
#define CAN1_MODATAL70	(*( CAN1_EMO0DATA0_type *) 0xf00298d0u)	/* Message Object 70 Data Register Low */
#define CAN1_MODATAL71	(*( CAN1_EMO0DATA0_type *) 0xf00298f0u)	/* Message Object 71 Data Register Low */
#define CAN1_MODATAL72	(*( CAN1_EMO0DATA0_type *) 0xf0029910u)	/* Message Object 72 Data Register Low */
#define CAN1_MODATAL73	(*( CAN1_EMO0DATA0_type *) 0xf0029930u)	/* Message Object 73 Data Register Low */
#define CAN1_MODATAL74	(*( CAN1_EMO0DATA0_type *) 0xf0029950u)	/* Message Object 74 Data Register Low */
#define CAN1_MODATAL75	(*( CAN1_EMO0DATA0_type *) 0xf0029970u)	/* Message Object 75 Data Register Low */
#define CAN1_MODATAL76	(*( CAN1_EMO0DATA0_type *) 0xf0029990u)	/* Message Object 76 Data Register Low */
#define CAN1_MODATAL77	(*( CAN1_EMO0DATA0_type *) 0xf00299b0u)	/* Message Object 77 Data Register Low */
#define CAN1_MODATAL78	(*( CAN1_EMO0DATA0_type *) 0xf00299d0u)	/* Message Object 78 Data Register Low */
#define CAN1_MODATAL79	(*( CAN1_EMO0DATA0_type *) 0xf00299f0u)	/* Message Object 79 Data Register Low */
#define CAN1_MODATAL8	(*( CAN1_EMO0DATA0_type *) 0xf0029110u)	/* Message Object 8 Data Register Low */
#define CAN1_MODATAL80	(*( CAN1_EMO0DATA0_type *) 0xf0029a10u)	/* Message Object 80 Data Register Low */
#define CAN1_MODATAL81	(*( CAN1_EMO0DATA0_type *) 0xf0029a30u)	/* Message Object 81 Data Register Low */
#define CAN1_MODATAL82	(*( CAN1_EMO0DATA0_type *) 0xf0029a50u)	/* Message Object 82 Data Register Low */
#define CAN1_MODATAL83	(*( CAN1_EMO0DATA0_type *) 0xf0029a70u)	/* Message Object 83 Data Register Low */
#define CAN1_MODATAL84	(*( CAN1_EMO0DATA0_type *) 0xf0029a90u)	/* Message Object 84 Data Register Low */
#define CAN1_MODATAL85	(*( CAN1_EMO0DATA0_type *) 0xf0029ab0u)	/* Message Object 85 Data Register Low */
#define CAN1_MODATAL86	(*( CAN1_EMO0DATA0_type *) 0xf0029ad0u)	/* Message Object 86 Data Register Low */
#define CAN1_MODATAL87	(*( CAN1_EMO0DATA0_type *) 0xf0029af0u)	/* Message Object 87 Data Register Low */
#define CAN1_MODATAL88	(*( CAN1_EMO0DATA0_type *) 0xf0029b10u)	/* Message Object 88 Data Register Low */
#define CAN1_MODATAL89	(*( CAN1_EMO0DATA0_type *) 0xf0029b30u)	/* Message Object 89 Data Register Low */
#define CAN1_MODATAL9	(*( CAN1_EMO0DATA0_type *) 0xf0029130u)	/* Message Object 9 Data Register Low */
#define CAN1_MODATAL90	(*( CAN1_EMO0DATA0_type *) 0xf0029b50u)	/* Message Object 90 Data Register Low */
#define CAN1_MODATAL91	(*( CAN1_EMO0DATA0_type *) 0xf0029b70u)	/* Message Object 91 Data Register Low */
#define CAN1_MODATAL92	(*( CAN1_EMO0DATA0_type *) 0xf0029b90u)	/* Message Object 92 Data Register Low */
#define CAN1_MODATAL93	(*( CAN1_EMO0DATA0_type *) 0xf0029bb0u)	/* Message Object 93 Data Register Low */
#define CAN1_MODATAL94	(*( CAN1_EMO0DATA0_type *) 0xf0029bd0u)	/* Message Object 94 Data Register Low */
#define CAN1_MODATAL95	(*( CAN1_EMO0DATA0_type *) 0xf0029bf0u)	/* Message Object 95 Data Register Low */
#define CAN1_MODATAL96	(*( CAN1_EMO0DATA0_type *) 0xf0029c10u)	/* Message Object 96 Data Register Low */
#define CAN1_MODATAL97	(*( CAN1_EMO0DATA0_type *) 0xf0029c30u)	/* Message Object 97 Data Register Low */
#define CAN1_MODATAL98	(*( CAN1_EMO0DATA0_type *) 0xf0029c50u)	/* Message Object 98 Data Register Low */
#define CAN1_MODATAL99	(*( CAN1_EMO0DATA0_type *) 0xf0029c70u)	/* Message Object 99 Data Register Low */
#define CAN_EMO0DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019000u)	/* Extended Message Object 0 Data 0 Register */
#define CAN_EMO0DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019004u)	/* Extended Message Object 0 Data 1 Register */
#define CAN_EMO0DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019008u)	/* Extended Message Object 0 Data 2 Register */
#define CAN_EMO0DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001900cu)	/* Extended Message Object 0 Data 3 Register */
#define CAN_EMO0DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019010u)	/* Extended Message Object 0 Data 4 Register */
#define CAN_EMO0DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019014u)	/* Extended Message Object 0 Data 5 Register */
#define CAN_EMO0DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019018u)	/* Extended Message Object 0 Data 6 Register */
#define CAN_EMO100DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019c80u)	/* Extended Message Object 100 Data 0 Register */
#define CAN_EMO100DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019c84u)	/* Extended Message Object 100 Data 1 Register */
#define CAN_EMO100DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019c88u)	/* Extended Message Object 100 Data 2 Register */
#define CAN_EMO100DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019c8cu)	/* Extended Message Object 100 Data 3 Register */
#define CAN_EMO100DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019c90u)	/* Extended Message Object 100 Data 4 Register */
#define CAN_EMO100DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019c94u)	/* Extended Message Object 100 Data 5 Register */
#define CAN_EMO100DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019c98u)	/* Extended Message Object 100 Data 6 Register */
#define CAN_EMO101DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019ca0u)	/* Extended Message Object 101 Data 0 Register */
#define CAN_EMO101DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019ca4u)	/* Extended Message Object 101 Data 1 Register */
#define CAN_EMO101DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019ca8u)	/* Extended Message Object 101 Data 2 Register */
#define CAN_EMO101DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019cacu)	/* Extended Message Object 101 Data 3 Register */
#define CAN_EMO101DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019cb0u)	/* Extended Message Object 101 Data 4 Register */
#define CAN_EMO101DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019cb4u)	/* Extended Message Object 101 Data 5 Register */
#define CAN_EMO101DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019cb8u)	/* Extended Message Object 101 Data 6 Register */
#define CAN_EMO102DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019cc0u)	/* Extended Message Object 102 Data 0 Register */
#define CAN_EMO102DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019cc4u)	/* Extended Message Object 102 Data 1 Register */
#define CAN_EMO102DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019cc8u)	/* Extended Message Object 102 Data 2 Register */
#define CAN_EMO102DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019cccu)	/* Extended Message Object 102 Data 3 Register */
#define CAN_EMO102DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019cd0u)	/* Extended Message Object 102 Data 4 Register */
#define CAN_EMO102DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019cd4u)	/* Extended Message Object 102 Data 5 Register */
#define CAN_EMO102DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019cd8u)	/* Extended Message Object 102 Data 6 Register */
#define CAN_EMO103DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019ce0u)	/* Extended Message Object 103 Data 0 Register */
#define CAN_EMO103DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019ce4u)	/* Extended Message Object 103 Data 1 Register */
#define CAN_EMO103DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019ce8u)	/* Extended Message Object 103 Data 2 Register */
#define CAN_EMO103DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019cecu)	/* Extended Message Object 103 Data 3 Register */
#define CAN_EMO103DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019cf0u)	/* Extended Message Object 103 Data 4 Register */
#define CAN_EMO103DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019cf4u)	/* Extended Message Object 103 Data 5 Register */
#define CAN_EMO103DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019cf8u)	/* Extended Message Object 103 Data 6 Register */
#define CAN_EMO104DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019d00u)	/* Extended Message Object 104 Data 0 Register */
#define CAN_EMO104DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019d04u)	/* Extended Message Object 104 Data 1 Register */
#define CAN_EMO104DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019d08u)	/* Extended Message Object 104 Data 2 Register */
#define CAN_EMO104DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019d0cu)	/* Extended Message Object 104 Data 3 Register */
#define CAN_EMO104DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019d10u)	/* Extended Message Object 104 Data 4 Register */
#define CAN_EMO104DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019d14u)	/* Extended Message Object 104 Data 5 Register */
#define CAN_EMO104DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019d18u)	/* Extended Message Object 104 Data 6 Register */
#define CAN_EMO105DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019d20u)	/* Extended Message Object 105 Data 0 Register */
#define CAN_EMO105DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019d24u)	/* Extended Message Object 105 Data 1 Register */
#define CAN_EMO105DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019d28u)	/* Extended Message Object 105 Data 2 Register */
#define CAN_EMO105DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019d2cu)	/* Extended Message Object 105 Data 3 Register */
#define CAN_EMO105DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019d30u)	/* Extended Message Object 105 Data 4 Register */
#define CAN_EMO105DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019d34u)	/* Extended Message Object 105 Data 5 Register */
#define CAN_EMO105DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019d38u)	/* Extended Message Object 105 Data 6 Register */
#define CAN_EMO106DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019d40u)	/* Extended Message Object 106 Data 0 Register */
#define CAN_EMO106DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019d44u)	/* Extended Message Object 106 Data 1 Register */
#define CAN_EMO106DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019d48u)	/* Extended Message Object 106 Data 2 Register */
#define CAN_EMO106DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019d4cu)	/* Extended Message Object 106 Data 3 Register */
#define CAN_EMO106DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019d50u)	/* Extended Message Object 106 Data 4 Register */
#define CAN_EMO106DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019d54u)	/* Extended Message Object 106 Data 5 Register */
#define CAN_EMO106DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019d58u)	/* Extended Message Object 106 Data 6 Register */
#define CAN_EMO107DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019d60u)	/* Extended Message Object 107 Data 0 Register */
#define CAN_EMO107DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019d64u)	/* Extended Message Object 107 Data 1 Register */
#define CAN_EMO107DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019d68u)	/* Extended Message Object 107 Data 2 Register */
#define CAN_EMO107DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019d6cu)	/* Extended Message Object 107 Data 3 Register */
#define CAN_EMO107DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019d70u)	/* Extended Message Object 107 Data 4 Register */
#define CAN_EMO107DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019d74u)	/* Extended Message Object 107 Data 5 Register */
#define CAN_EMO107DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019d78u)	/* Extended Message Object 107 Data 6 Register */
#define CAN_EMO108DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019d80u)	/* Extended Message Object 108 Data 0 Register */
#define CAN_EMO108DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019d84u)	/* Extended Message Object 108 Data 1 Register */
#define CAN_EMO108DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019d88u)	/* Extended Message Object 108 Data 2 Register */
#define CAN_EMO108DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019d8cu)	/* Extended Message Object 108 Data 3 Register */
#define CAN_EMO108DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019d90u)	/* Extended Message Object 108 Data 4 Register */
#define CAN_EMO108DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019d94u)	/* Extended Message Object 108 Data 5 Register */
#define CAN_EMO108DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019d98u)	/* Extended Message Object 108 Data 6 Register */
#define CAN_EMO109DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019da0u)	/* Extended Message Object 109 Data 0 Register */
#define CAN_EMO109DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019da4u)	/* Extended Message Object 109 Data 1 Register */
#define CAN_EMO109DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019da8u)	/* Extended Message Object 109 Data 2 Register */
#define CAN_EMO109DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019dacu)	/* Extended Message Object 109 Data 3 Register */
#define CAN_EMO109DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019db0u)	/* Extended Message Object 109 Data 4 Register */
#define CAN_EMO109DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019db4u)	/* Extended Message Object 109 Data 5 Register */
#define CAN_EMO109DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019db8u)	/* Extended Message Object 109 Data 6 Register */
#define CAN_EMO10DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019140u)	/* Extended Message Object 10 Data 0 Register */
#define CAN_EMO10DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019144u)	/* Extended Message Object 10 Data 1 Register */
#define CAN_EMO10DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019148u)	/* Extended Message Object 10 Data 2 Register */
#define CAN_EMO10DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001914cu)	/* Extended Message Object 10 Data 3 Register */
#define CAN_EMO10DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019150u)	/* Extended Message Object 10 Data 4 Register */
#define CAN_EMO10DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019154u)	/* Extended Message Object 10 Data 5 Register */
#define CAN_EMO10DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019158u)	/* Extended Message Object 10 Data 6 Register */
#define CAN_EMO110DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019dc0u)	/* Extended Message Object 110 Data 0 Register */
#define CAN_EMO110DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019dc4u)	/* Extended Message Object 110 Data 1 Register */
#define CAN_EMO110DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019dc8u)	/* Extended Message Object 110 Data 2 Register */
#define CAN_EMO110DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019dccu)	/* Extended Message Object 110 Data 3 Register */
#define CAN_EMO110DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019dd0u)	/* Extended Message Object 110 Data 4 Register */
#define CAN_EMO110DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019dd4u)	/* Extended Message Object 110 Data 5 Register */
#define CAN_EMO110DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019dd8u)	/* Extended Message Object 110 Data 6 Register */
#define CAN_EMO111DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019de0u)	/* Extended Message Object 111 Data 0 Register */
#define CAN_EMO111DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019de4u)	/* Extended Message Object 111 Data 1 Register */
#define CAN_EMO111DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019de8u)	/* Extended Message Object 111 Data 2 Register */
#define CAN_EMO111DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019decu)	/* Extended Message Object 111 Data 3 Register */
#define CAN_EMO111DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019df0u)	/* Extended Message Object 111 Data 4 Register */
#define CAN_EMO111DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019df4u)	/* Extended Message Object 111 Data 5 Register */
#define CAN_EMO111DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019df8u)	/* Extended Message Object 111 Data 6 Register */
#define CAN_EMO112DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019e00u)	/* Extended Message Object 112 Data 0 Register */
#define CAN_EMO112DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019e04u)	/* Extended Message Object 112 Data 1 Register */
#define CAN_EMO112DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019e08u)	/* Extended Message Object 112 Data 2 Register */
#define CAN_EMO112DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019e0cu)	/* Extended Message Object 112 Data 3 Register */
#define CAN_EMO112DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019e10u)	/* Extended Message Object 112 Data 4 Register */
#define CAN_EMO112DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019e14u)	/* Extended Message Object 112 Data 5 Register */
#define CAN_EMO112DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019e18u)	/* Extended Message Object 112 Data 6 Register */
#define CAN_EMO113DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019e20u)	/* Extended Message Object 113 Data 0 Register */
#define CAN_EMO113DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019e24u)	/* Extended Message Object 113 Data 1 Register */
#define CAN_EMO113DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019e28u)	/* Extended Message Object 113 Data 2 Register */
#define CAN_EMO113DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019e2cu)	/* Extended Message Object 113 Data 3 Register */
#define CAN_EMO113DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019e30u)	/* Extended Message Object 113 Data 4 Register */
#define CAN_EMO113DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019e34u)	/* Extended Message Object 113 Data 5 Register */
#define CAN_EMO113DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019e38u)	/* Extended Message Object 113 Data 6 Register */
#define CAN_EMO114DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019e40u)	/* Extended Message Object 114 Data 0 Register */
#define CAN_EMO114DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019e44u)	/* Extended Message Object 114 Data 1 Register */
#define CAN_EMO114DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019e48u)	/* Extended Message Object 114 Data 2 Register */
#define CAN_EMO114DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019e4cu)	/* Extended Message Object 114 Data 3 Register */
#define CAN_EMO114DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019e50u)	/* Extended Message Object 114 Data 4 Register */
#define CAN_EMO114DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019e54u)	/* Extended Message Object 114 Data 5 Register */
#define CAN_EMO114DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019e58u)	/* Extended Message Object 114 Data 6 Register */
#define CAN_EMO115DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019e60u)	/* Extended Message Object 115 Data 0 Register */
#define CAN_EMO115DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019e64u)	/* Extended Message Object 115 Data 1 Register */
#define CAN_EMO115DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019e68u)	/* Extended Message Object 115 Data 2 Register */
#define CAN_EMO115DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019e6cu)	/* Extended Message Object 115 Data 3 Register */
#define CAN_EMO115DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019e70u)	/* Extended Message Object 115 Data 4 Register */
#define CAN_EMO115DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019e74u)	/* Extended Message Object 115 Data 5 Register */
#define CAN_EMO115DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019e78u)	/* Extended Message Object 115 Data 6 Register */
#define CAN_EMO116DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019e80u)	/* Extended Message Object 116 Data 0 Register */
#define CAN_EMO116DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019e84u)	/* Extended Message Object 116 Data 1 Register */
#define CAN_EMO116DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019e88u)	/* Extended Message Object 116 Data 2 Register */
#define CAN_EMO116DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019e8cu)	/* Extended Message Object 116 Data 3 Register */
#define CAN_EMO116DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019e90u)	/* Extended Message Object 116 Data 4 Register */
#define CAN_EMO116DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019e94u)	/* Extended Message Object 116 Data 5 Register */
#define CAN_EMO116DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019e98u)	/* Extended Message Object 116 Data 6 Register */
#define CAN_EMO117DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019ea0u)	/* Extended Message Object 117 Data 0 Register */
#define CAN_EMO117DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019ea4u)	/* Extended Message Object 117 Data 1 Register */
#define CAN_EMO117DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019ea8u)	/* Extended Message Object 117 Data 2 Register */
#define CAN_EMO117DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019eacu)	/* Extended Message Object 117 Data 3 Register */
#define CAN_EMO117DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019eb0u)	/* Extended Message Object 117 Data 4 Register */
#define CAN_EMO117DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019eb4u)	/* Extended Message Object 117 Data 5 Register */
#define CAN_EMO117DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019eb8u)	/* Extended Message Object 117 Data 6 Register */
#define CAN_EMO118DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019ec0u)	/* Extended Message Object 118 Data 0 Register */
#define CAN_EMO118DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019ec4u)	/* Extended Message Object 118 Data 1 Register */
#define CAN_EMO118DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019ec8u)	/* Extended Message Object 118 Data 2 Register */
#define CAN_EMO118DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019eccu)	/* Extended Message Object 118 Data 3 Register */
#define CAN_EMO118DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019ed0u)	/* Extended Message Object 118 Data 4 Register */
#define CAN_EMO118DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019ed4u)	/* Extended Message Object 118 Data 5 Register */
#define CAN_EMO118DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019ed8u)	/* Extended Message Object 118 Data 6 Register */
#define CAN_EMO119DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019ee0u)	/* Extended Message Object 119 Data 0 Register */
#define CAN_EMO119DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019ee4u)	/* Extended Message Object 119 Data 1 Register */
#define CAN_EMO119DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019ee8u)	/* Extended Message Object 119 Data 2 Register */
#define CAN_EMO119DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019eecu)	/* Extended Message Object 119 Data 3 Register */
#define CAN_EMO119DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019ef0u)	/* Extended Message Object 119 Data 4 Register */
#define CAN_EMO119DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019ef4u)	/* Extended Message Object 119 Data 5 Register */
#define CAN_EMO119DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019ef8u)	/* Extended Message Object 119 Data 6 Register */
#define CAN_EMO11DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019160u)	/* Extended Message Object 11 Data 0 Register */
#define CAN_EMO11DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019164u)	/* Extended Message Object 11 Data 1 Register */
#define CAN_EMO11DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019168u)	/* Extended Message Object 11 Data 2 Register */
#define CAN_EMO11DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001916cu)	/* Extended Message Object 11 Data 3 Register */
#define CAN_EMO11DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019170u)	/* Extended Message Object 11 Data 4 Register */
#define CAN_EMO11DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019174u)	/* Extended Message Object 11 Data 5 Register */
#define CAN_EMO11DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019178u)	/* Extended Message Object 11 Data 6 Register */
#define CAN_EMO120DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019f00u)	/* Extended Message Object 120 Data 0 Register */
#define CAN_EMO120DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019f04u)	/* Extended Message Object 120 Data 1 Register */
#define CAN_EMO120DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019f08u)	/* Extended Message Object 120 Data 2 Register */
#define CAN_EMO120DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019f0cu)	/* Extended Message Object 120 Data 3 Register */
#define CAN_EMO120DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019f10u)	/* Extended Message Object 120 Data 4 Register */
#define CAN_EMO120DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019f14u)	/* Extended Message Object 120 Data 5 Register */
#define CAN_EMO120DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019f18u)	/* Extended Message Object 120 Data 6 Register */
#define CAN_EMO121DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019f20u)	/* Extended Message Object 121 Data 0 Register */
#define CAN_EMO121DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019f24u)	/* Extended Message Object 121 Data 1 Register */
#define CAN_EMO121DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019f28u)	/* Extended Message Object 121 Data 2 Register */
#define CAN_EMO121DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019f2cu)	/* Extended Message Object 121 Data 3 Register */
#define CAN_EMO121DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019f30u)	/* Extended Message Object 121 Data 4 Register */
#define CAN_EMO121DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019f34u)	/* Extended Message Object 121 Data 5 Register */
#define CAN_EMO121DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019f38u)	/* Extended Message Object 121 Data 6 Register */
#define CAN_EMO122DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019f40u)	/* Extended Message Object 122 Data 0 Register */
#define CAN_EMO122DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019f44u)	/* Extended Message Object 122 Data 1 Register */
#define CAN_EMO122DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019f48u)	/* Extended Message Object 122 Data 2 Register */
#define CAN_EMO122DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019f4cu)	/* Extended Message Object 122 Data 3 Register */
#define CAN_EMO122DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019f50u)	/* Extended Message Object 122 Data 4 Register */
#define CAN_EMO122DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019f54u)	/* Extended Message Object 122 Data 5 Register */
#define CAN_EMO122DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019f58u)	/* Extended Message Object 122 Data 6 Register */
#define CAN_EMO123DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019f60u)	/* Extended Message Object 123 Data 0 Register */
#define CAN_EMO123DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019f64u)	/* Extended Message Object 123 Data 1 Register */
#define CAN_EMO123DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019f68u)	/* Extended Message Object 123 Data 2 Register */
#define CAN_EMO123DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019f6cu)	/* Extended Message Object 123 Data 3 Register */
#define CAN_EMO123DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019f70u)	/* Extended Message Object 123 Data 4 Register */
#define CAN_EMO123DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019f74u)	/* Extended Message Object 123 Data 5 Register */
#define CAN_EMO123DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019f78u)	/* Extended Message Object 123 Data 6 Register */
#define CAN_EMO124DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019f80u)	/* Extended Message Object 124 Data 0 Register */
#define CAN_EMO124DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019f84u)	/* Extended Message Object 124 Data 1 Register */
#define CAN_EMO124DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019f88u)	/* Extended Message Object 124 Data 2 Register */
#define CAN_EMO124DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019f8cu)	/* Extended Message Object 124 Data 3 Register */
#define CAN_EMO124DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019f90u)	/* Extended Message Object 124 Data 4 Register */
#define CAN_EMO124DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019f94u)	/* Extended Message Object 124 Data 5 Register */
#define CAN_EMO124DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019f98u)	/* Extended Message Object 124 Data 6 Register */
#define CAN_EMO125DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019fa0u)	/* Extended Message Object 125 Data 0 Register */
#define CAN_EMO125DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019fa4u)	/* Extended Message Object 125 Data 1 Register */
#define CAN_EMO125DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019fa8u)	/* Extended Message Object 125 Data 2 Register */
#define CAN_EMO125DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019facu)	/* Extended Message Object 125 Data 3 Register */
#define CAN_EMO125DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019fb0u)	/* Extended Message Object 125 Data 4 Register */
#define CAN_EMO125DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019fb4u)	/* Extended Message Object 125 Data 5 Register */
#define CAN_EMO125DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019fb8u)	/* Extended Message Object 125 Data 6 Register */
#define CAN_EMO126DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019fc0u)	/* Extended Message Object 126 Data 0 Register */
#define CAN_EMO126DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019fc4u)	/* Extended Message Object 126 Data 1 Register */
#define CAN_EMO126DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019fc8u)	/* Extended Message Object 126 Data 2 Register */
#define CAN_EMO126DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019fccu)	/* Extended Message Object 126 Data 3 Register */
#define CAN_EMO126DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019fd0u)	/* Extended Message Object 126 Data 4 Register */
#define CAN_EMO126DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019fd4u)	/* Extended Message Object 126 Data 5 Register */
#define CAN_EMO126DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019fd8u)	/* Extended Message Object 126 Data 6 Register */
#define CAN_EMO127DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019fe0u)	/* Extended Message Object 127 Data 0 Register */
#define CAN_EMO127DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019fe4u)	/* Extended Message Object 127 Data 1 Register */
#define CAN_EMO127DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019fe8u)	/* Extended Message Object 127 Data 2 Register */
#define CAN_EMO127DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019fecu)	/* Extended Message Object 127 Data 3 Register */
#define CAN_EMO127DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019ff0u)	/* Extended Message Object 127 Data 4 Register */
#define CAN_EMO127DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019ff4u)	/* Extended Message Object 127 Data 5 Register */
#define CAN_EMO127DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019ff8u)	/* Extended Message Object 127 Data 6 Register */
#define CAN_EMO12DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019180u)	/* Extended Message Object 12 Data 0 Register */
#define CAN_EMO12DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019184u)	/* Extended Message Object 12 Data 1 Register */
#define CAN_EMO12DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019188u)	/* Extended Message Object 12 Data 2 Register */
#define CAN_EMO12DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001918cu)	/* Extended Message Object 12 Data 3 Register */
#define CAN_EMO12DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019190u)	/* Extended Message Object 12 Data 4 Register */
#define CAN_EMO12DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019194u)	/* Extended Message Object 12 Data 5 Register */
#define CAN_EMO12DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019198u)	/* Extended Message Object 12 Data 6 Register */
#define CAN_EMO13DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00191a0u)	/* Extended Message Object 13 Data 0 Register */
#define CAN_EMO13DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00191a4u)	/* Extended Message Object 13 Data 1 Register */
#define CAN_EMO13DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00191a8u)	/* Extended Message Object 13 Data 2 Register */
#define CAN_EMO13DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00191acu)	/* Extended Message Object 13 Data 3 Register */
#define CAN_EMO13DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00191b0u)	/* Extended Message Object 13 Data 4 Register */
#define CAN_EMO13DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00191b4u)	/* Extended Message Object 13 Data 5 Register */
#define CAN_EMO13DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00191b8u)	/* Extended Message Object 13 Data 6 Register */
#define CAN_EMO14DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00191c0u)	/* Extended Message Object 14 Data 0 Register */
#define CAN_EMO14DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00191c4u)	/* Extended Message Object 14 Data 1 Register */
#define CAN_EMO14DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00191c8u)	/* Extended Message Object 14 Data 2 Register */
#define CAN_EMO14DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00191ccu)	/* Extended Message Object 14 Data 3 Register */
#define CAN_EMO14DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00191d0u)	/* Extended Message Object 14 Data 4 Register */
#define CAN_EMO14DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00191d4u)	/* Extended Message Object 14 Data 5 Register */
#define CAN_EMO14DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00191d8u)	/* Extended Message Object 14 Data 6 Register */
#define CAN_EMO15DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00191e0u)	/* Extended Message Object 15 Data 0 Register */
#define CAN_EMO15DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00191e4u)	/* Extended Message Object 15 Data 1 Register */
#define CAN_EMO15DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00191e8u)	/* Extended Message Object 15 Data 2 Register */
#define CAN_EMO15DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00191ecu)	/* Extended Message Object 15 Data 3 Register */
#define CAN_EMO15DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00191f0u)	/* Extended Message Object 15 Data 4 Register */
#define CAN_EMO15DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00191f4u)	/* Extended Message Object 15 Data 5 Register */
#define CAN_EMO15DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00191f8u)	/* Extended Message Object 15 Data 6 Register */
#define CAN_EMO16DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019200u)	/* Extended Message Object 16 Data 0 Register */
#define CAN_EMO16DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019204u)	/* Extended Message Object 16 Data 1 Register */
#define CAN_EMO16DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019208u)	/* Extended Message Object 16 Data 2 Register */
#define CAN_EMO16DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001920cu)	/* Extended Message Object 16 Data 3 Register */
#define CAN_EMO16DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019210u)	/* Extended Message Object 16 Data 4 Register */
#define CAN_EMO16DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019214u)	/* Extended Message Object 16 Data 5 Register */
#define CAN_EMO16DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019218u)	/* Extended Message Object 16 Data 6 Register */
#define CAN_EMO17DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019220u)	/* Extended Message Object 17 Data 0 Register */
#define CAN_EMO17DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019224u)	/* Extended Message Object 17 Data 1 Register */
#define CAN_EMO17DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019228u)	/* Extended Message Object 17 Data 2 Register */
#define CAN_EMO17DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001922cu)	/* Extended Message Object 17 Data 3 Register */
#define CAN_EMO17DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019230u)	/* Extended Message Object 17 Data 4 Register */
#define CAN_EMO17DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019234u)	/* Extended Message Object 17 Data 5 Register */
#define CAN_EMO17DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019238u)	/* Extended Message Object 17 Data 6 Register */
#define CAN_EMO18DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019240u)	/* Extended Message Object 18 Data 0 Register */
#define CAN_EMO18DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019244u)	/* Extended Message Object 18 Data 1 Register */
#define CAN_EMO18DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019248u)	/* Extended Message Object 18 Data 2 Register */
#define CAN_EMO18DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001924cu)	/* Extended Message Object 18 Data 3 Register */
#define CAN_EMO18DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019250u)	/* Extended Message Object 18 Data 4 Register */
#define CAN_EMO18DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019254u)	/* Extended Message Object 18 Data 5 Register */
#define CAN_EMO18DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019258u)	/* Extended Message Object 18 Data 6 Register */
#define CAN_EMO19DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019260u)	/* Extended Message Object 19 Data 0 Register */
#define CAN_EMO19DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019264u)	/* Extended Message Object 19 Data 1 Register */
#define CAN_EMO19DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019268u)	/* Extended Message Object 19 Data 2 Register */
#define CAN_EMO19DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001926cu)	/* Extended Message Object 19 Data 3 Register */
#define CAN_EMO19DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019270u)	/* Extended Message Object 19 Data 4 Register */
#define CAN_EMO19DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019274u)	/* Extended Message Object 19 Data 5 Register */
#define CAN_EMO19DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019278u)	/* Extended Message Object 19 Data 6 Register */
#define CAN_EMO1DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019020u)	/* Extended Message Object 1 Data 0 Register */
#define CAN_EMO1DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019024u)	/* Extended Message Object 1 Data 1 Register */
#define CAN_EMO1DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019028u)	/* Extended Message Object 1 Data 2 Register */
#define CAN_EMO1DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001902cu)	/* Extended Message Object 1 Data 3 Register */
#define CAN_EMO1DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019030u)	/* Extended Message Object 1 Data 4 Register */
#define CAN_EMO1DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019034u)	/* Extended Message Object 1 Data 5 Register */
#define CAN_EMO1DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019038u)	/* Extended Message Object 1 Data 6 Register */
#define CAN_EMO20DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019280u)	/* Extended Message Object 20 Data 0 Register */
#define CAN_EMO20DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019284u)	/* Extended Message Object 20 Data 1 Register */
#define CAN_EMO20DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019288u)	/* Extended Message Object 20 Data 2 Register */
#define CAN_EMO20DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001928cu)	/* Extended Message Object 20 Data 3 Register */
#define CAN_EMO20DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019290u)	/* Extended Message Object 20 Data 4 Register */
#define CAN_EMO20DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019294u)	/* Extended Message Object 20 Data 5 Register */
#define CAN_EMO20DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019298u)	/* Extended Message Object 20 Data 6 Register */
#define CAN_EMO21DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00192a0u)	/* Extended Message Object 21 Data 0 Register */
#define CAN_EMO21DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00192a4u)	/* Extended Message Object 21 Data 1 Register */
#define CAN_EMO21DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00192a8u)	/* Extended Message Object 21 Data 2 Register */
#define CAN_EMO21DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00192acu)	/* Extended Message Object 21 Data 3 Register */
#define CAN_EMO21DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00192b0u)	/* Extended Message Object 21 Data 4 Register */
#define CAN_EMO21DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00192b4u)	/* Extended Message Object 21 Data 5 Register */
#define CAN_EMO21DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00192b8u)	/* Extended Message Object 21 Data 6 Register */
#define CAN_EMO22DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00192c0u)	/* Extended Message Object 22 Data 0 Register */
#define CAN_EMO22DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00192c4u)	/* Extended Message Object 22 Data 1 Register */
#define CAN_EMO22DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00192c8u)	/* Extended Message Object 22 Data 2 Register */
#define CAN_EMO22DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00192ccu)	/* Extended Message Object 22 Data 3 Register */
#define CAN_EMO22DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00192d0u)	/* Extended Message Object 22 Data 4 Register */
#define CAN_EMO22DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00192d4u)	/* Extended Message Object 22 Data 5 Register */
#define CAN_EMO22DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00192d8u)	/* Extended Message Object 22 Data 6 Register */
#define CAN_EMO23DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00192e0u)	/* Extended Message Object 23 Data 0 Register */
#define CAN_EMO23DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00192e4u)	/* Extended Message Object 23 Data 1 Register */
#define CAN_EMO23DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00192e8u)	/* Extended Message Object 23 Data 2 Register */
#define CAN_EMO23DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00192ecu)	/* Extended Message Object 23 Data 3 Register */
#define CAN_EMO23DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00192f0u)	/* Extended Message Object 23 Data 4 Register */
#define CAN_EMO23DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00192f4u)	/* Extended Message Object 23 Data 5 Register */
#define CAN_EMO23DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00192f8u)	/* Extended Message Object 23 Data 6 Register */
#define CAN_EMO24DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019300u)	/* Extended Message Object 24 Data 0 Register */
#define CAN_EMO24DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019304u)	/* Extended Message Object 24 Data 1 Register */
#define CAN_EMO24DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019308u)	/* Extended Message Object 24 Data 2 Register */
#define CAN_EMO24DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001930cu)	/* Extended Message Object 24 Data 3 Register */
#define CAN_EMO24DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019310u)	/* Extended Message Object 24 Data 4 Register */
#define CAN_EMO24DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019314u)	/* Extended Message Object 24 Data 5 Register */
#define CAN_EMO24DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019318u)	/* Extended Message Object 24 Data 6 Register */
#define CAN_EMO25DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019320u)	/* Extended Message Object 25 Data 0 Register */
#define CAN_EMO25DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019324u)	/* Extended Message Object 25 Data 1 Register */
#define CAN_EMO25DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019328u)	/* Extended Message Object 25 Data 2 Register */
#define CAN_EMO25DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001932cu)	/* Extended Message Object 25 Data 3 Register */
#define CAN_EMO25DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019330u)	/* Extended Message Object 25 Data 4 Register */
#define CAN_EMO25DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019334u)	/* Extended Message Object 25 Data 5 Register */
#define CAN_EMO25DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019338u)	/* Extended Message Object 25 Data 6 Register */
#define CAN_EMO26DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019340u)	/* Extended Message Object 26 Data 0 Register */
#define CAN_EMO26DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019344u)	/* Extended Message Object 26 Data 1 Register */
#define CAN_EMO26DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019348u)	/* Extended Message Object 26 Data 2 Register */
#define CAN_EMO26DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001934cu)	/* Extended Message Object 26 Data 3 Register */
#define CAN_EMO26DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019350u)	/* Extended Message Object 26 Data 4 Register */
#define CAN_EMO26DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019354u)	/* Extended Message Object 26 Data 5 Register */
#define CAN_EMO26DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019358u)	/* Extended Message Object 26 Data 6 Register */
#define CAN_EMO27DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019360u)	/* Extended Message Object 27 Data 0 Register */
#define CAN_EMO27DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019364u)	/* Extended Message Object 27 Data 1 Register */
#define CAN_EMO27DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019368u)	/* Extended Message Object 27 Data 2 Register */
#define CAN_EMO27DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001936cu)	/* Extended Message Object 27 Data 3 Register */
#define CAN_EMO27DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019370u)	/* Extended Message Object 27 Data 4 Register */
#define CAN_EMO27DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019374u)	/* Extended Message Object 27 Data 5 Register */
#define CAN_EMO27DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019378u)	/* Extended Message Object 27 Data 6 Register */
#define CAN_EMO28DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019380u)	/* Extended Message Object 28 Data 0 Register */
#define CAN_EMO28DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019384u)	/* Extended Message Object 28 Data 1 Register */
#define CAN_EMO28DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019388u)	/* Extended Message Object 28 Data 2 Register */
#define CAN_EMO28DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001938cu)	/* Extended Message Object 28 Data 3 Register */
#define CAN_EMO28DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019390u)	/* Extended Message Object 28 Data 4 Register */
#define CAN_EMO28DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019394u)	/* Extended Message Object 28 Data 5 Register */
#define CAN_EMO28DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019398u)	/* Extended Message Object 28 Data 6 Register */
#define CAN_EMO29DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00193a0u)	/* Extended Message Object 29 Data 0 Register */
#define CAN_EMO29DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00193a4u)	/* Extended Message Object 29 Data 1 Register */
#define CAN_EMO29DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00193a8u)	/* Extended Message Object 29 Data 2 Register */
#define CAN_EMO29DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00193acu)	/* Extended Message Object 29 Data 3 Register */
#define CAN_EMO29DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00193b0u)	/* Extended Message Object 29 Data 4 Register */
#define CAN_EMO29DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00193b4u)	/* Extended Message Object 29 Data 5 Register */
#define CAN_EMO29DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00193b8u)	/* Extended Message Object 29 Data 6 Register */
#define CAN_EMO2DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019040u)	/* Extended Message Object 2 Data 0 Register */
#define CAN_EMO2DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019044u)	/* Extended Message Object 2 Data 1 Register */
#define CAN_EMO2DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019048u)	/* Extended Message Object 2 Data 2 Register */
#define CAN_EMO2DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001904cu)	/* Extended Message Object 2 Data 3 Register */
#define CAN_EMO2DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019050u)	/* Extended Message Object 2 Data 4 Register */
#define CAN_EMO2DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019054u)	/* Extended Message Object 2 Data 5 Register */
#define CAN_EMO2DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019058u)	/* Extended Message Object 2 Data 6 Register */
#define CAN_EMO30DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00193c0u)	/* Extended Message Object 30 Data 0 Register */
#define CAN_EMO30DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00193c4u)	/* Extended Message Object 30 Data 1 Register */
#define CAN_EMO30DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00193c8u)	/* Extended Message Object 30 Data 2 Register */
#define CAN_EMO30DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00193ccu)	/* Extended Message Object 30 Data 3 Register */
#define CAN_EMO30DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00193d0u)	/* Extended Message Object 30 Data 4 Register */
#define CAN_EMO30DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00193d4u)	/* Extended Message Object 30 Data 5 Register */
#define CAN_EMO30DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00193d8u)	/* Extended Message Object 30 Data 6 Register */
#define CAN_EMO31DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00193e0u)	/* Extended Message Object 31 Data 0 Register */
#define CAN_EMO31DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00193e4u)	/* Extended Message Object 31 Data 1 Register */
#define CAN_EMO31DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00193e8u)	/* Extended Message Object 31 Data 2 Register */
#define CAN_EMO31DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00193ecu)	/* Extended Message Object 31 Data 3 Register */
#define CAN_EMO31DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00193f0u)	/* Extended Message Object 31 Data 4 Register */
#define CAN_EMO31DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00193f4u)	/* Extended Message Object 31 Data 5 Register */
#define CAN_EMO31DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00193f8u)	/* Extended Message Object 31 Data 6 Register */
#define CAN_EMO32DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019400u)	/* Extended Message Object 32 Data 0 Register */
#define CAN_EMO32DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019404u)	/* Extended Message Object 32 Data 1 Register */
#define CAN_EMO32DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019408u)	/* Extended Message Object 32 Data 2 Register */
#define CAN_EMO32DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001940cu)	/* Extended Message Object 32 Data 3 Register */
#define CAN_EMO32DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019410u)	/* Extended Message Object 32 Data 4 Register */
#define CAN_EMO32DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019414u)	/* Extended Message Object 32 Data 5 Register */
#define CAN_EMO32DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019418u)	/* Extended Message Object 32 Data 6 Register */
#define CAN_EMO33DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019420u)	/* Extended Message Object 33 Data 0 Register */
#define CAN_EMO33DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019424u)	/* Extended Message Object 33 Data 1 Register */
#define CAN_EMO33DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019428u)	/* Extended Message Object 33 Data 2 Register */
#define CAN_EMO33DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001942cu)	/* Extended Message Object 33 Data 3 Register */
#define CAN_EMO33DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019430u)	/* Extended Message Object 33 Data 4 Register */
#define CAN_EMO33DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019434u)	/* Extended Message Object 33 Data 5 Register */
#define CAN_EMO33DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019438u)	/* Extended Message Object 33 Data 6 Register */
#define CAN_EMO34DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019440u)	/* Extended Message Object 34 Data 0 Register */
#define CAN_EMO34DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019444u)	/* Extended Message Object 34 Data 1 Register */
#define CAN_EMO34DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019448u)	/* Extended Message Object 34 Data 2 Register */
#define CAN_EMO34DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001944cu)	/* Extended Message Object 34 Data 3 Register */
#define CAN_EMO34DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019450u)	/* Extended Message Object 34 Data 4 Register */
#define CAN_EMO34DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019454u)	/* Extended Message Object 34 Data 5 Register */
#define CAN_EMO34DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019458u)	/* Extended Message Object 34 Data 6 Register */
#define CAN_EMO35DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019460u)	/* Extended Message Object 35 Data 0 Register */
#define CAN_EMO35DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019464u)	/* Extended Message Object 35 Data 1 Register */
#define CAN_EMO35DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019468u)	/* Extended Message Object 35 Data 2 Register */
#define CAN_EMO35DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001946cu)	/* Extended Message Object 35 Data 3 Register */
#define CAN_EMO35DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019470u)	/* Extended Message Object 35 Data 4 Register */
#define CAN_EMO35DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019474u)	/* Extended Message Object 35 Data 5 Register */
#define CAN_EMO35DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019478u)	/* Extended Message Object 35 Data 6 Register */
#define CAN_EMO36DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019480u)	/* Extended Message Object 36 Data 0 Register */
#define CAN_EMO36DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019484u)	/* Extended Message Object 36 Data 1 Register */
#define CAN_EMO36DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019488u)	/* Extended Message Object 36 Data 2 Register */
#define CAN_EMO36DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001948cu)	/* Extended Message Object 36 Data 3 Register */
#define CAN_EMO36DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019490u)	/* Extended Message Object 36 Data 4 Register */
#define CAN_EMO36DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019494u)	/* Extended Message Object 36 Data 5 Register */
#define CAN_EMO36DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019498u)	/* Extended Message Object 36 Data 6 Register */
#define CAN_EMO37DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00194a0u)	/* Extended Message Object 37 Data 0 Register */
#define CAN_EMO37DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00194a4u)	/* Extended Message Object 37 Data 1 Register */
#define CAN_EMO37DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00194a8u)	/* Extended Message Object 37 Data 2 Register */
#define CAN_EMO37DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00194acu)	/* Extended Message Object 37 Data 3 Register */
#define CAN_EMO37DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00194b0u)	/* Extended Message Object 37 Data 4 Register */
#define CAN_EMO37DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00194b4u)	/* Extended Message Object 37 Data 5 Register */
#define CAN_EMO37DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00194b8u)	/* Extended Message Object 37 Data 6 Register */
#define CAN_EMO38DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00194c0u)	/* Extended Message Object 38 Data 0 Register */
#define CAN_EMO38DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00194c4u)	/* Extended Message Object 38 Data 1 Register */
#define CAN_EMO38DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00194c8u)	/* Extended Message Object 38 Data 2 Register */
#define CAN_EMO38DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00194ccu)	/* Extended Message Object 38 Data 3 Register */
#define CAN_EMO38DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00194d0u)	/* Extended Message Object 38 Data 4 Register */
#define CAN_EMO38DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00194d4u)	/* Extended Message Object 38 Data 5 Register */
#define CAN_EMO38DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00194d8u)	/* Extended Message Object 38 Data 6 Register */
#define CAN_EMO39DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00194e0u)	/* Extended Message Object 39 Data 0 Register */
#define CAN_EMO39DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00194e4u)	/* Extended Message Object 39 Data 1 Register */
#define CAN_EMO39DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00194e8u)	/* Extended Message Object 39 Data 2 Register */
#define CAN_EMO39DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00194ecu)	/* Extended Message Object 39 Data 3 Register */
#define CAN_EMO39DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00194f0u)	/* Extended Message Object 39 Data 4 Register */
#define CAN_EMO39DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00194f4u)	/* Extended Message Object 39 Data 5 Register */
#define CAN_EMO39DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00194f8u)	/* Extended Message Object 39 Data 6 Register */
#define CAN_EMO3DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019060u)	/* Extended Message Object 3 Data 0 Register */
#define CAN_EMO3DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019064u)	/* Extended Message Object 3 Data 1 Register */
#define CAN_EMO3DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019068u)	/* Extended Message Object 3 Data 2 Register */
#define CAN_EMO3DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001906cu)	/* Extended Message Object 3 Data 3 Register */
#define CAN_EMO3DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019070u)	/* Extended Message Object 3 Data 4 Register */
#define CAN_EMO3DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019074u)	/* Extended Message Object 3 Data 5 Register */
#define CAN_EMO3DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019078u)	/* Extended Message Object 3 Data 6 Register */
#define CAN_EMO40DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019500u)	/* Extended Message Object 40 Data 0 Register */
#define CAN_EMO40DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019504u)	/* Extended Message Object 40 Data 1 Register */
#define CAN_EMO40DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019508u)	/* Extended Message Object 40 Data 2 Register */
#define CAN_EMO40DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001950cu)	/* Extended Message Object 40 Data 3 Register */
#define CAN_EMO40DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019510u)	/* Extended Message Object 40 Data 4 Register */
#define CAN_EMO40DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019514u)	/* Extended Message Object 40 Data 5 Register */
#define CAN_EMO40DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019518u)	/* Extended Message Object 40 Data 6 Register */
#define CAN_EMO41DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019520u)	/* Extended Message Object 41 Data 0 Register */
#define CAN_EMO41DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019524u)	/* Extended Message Object 41 Data 1 Register */
#define CAN_EMO41DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019528u)	/* Extended Message Object 41 Data 2 Register */
#define CAN_EMO41DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001952cu)	/* Extended Message Object 41 Data 3 Register */
#define CAN_EMO41DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019530u)	/* Extended Message Object 41 Data 4 Register */
#define CAN_EMO41DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019534u)	/* Extended Message Object 41 Data 5 Register */
#define CAN_EMO41DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019538u)	/* Extended Message Object 41 Data 6 Register */
#define CAN_EMO42DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019540u)	/* Extended Message Object 42 Data 0 Register */
#define CAN_EMO42DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019544u)	/* Extended Message Object 42 Data 1 Register */
#define CAN_EMO42DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019548u)	/* Extended Message Object 42 Data 2 Register */
#define CAN_EMO42DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001954cu)	/* Extended Message Object 42 Data 3 Register */
#define CAN_EMO42DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019550u)	/* Extended Message Object 42 Data 4 Register */
#define CAN_EMO42DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019554u)	/* Extended Message Object 42 Data 5 Register */
#define CAN_EMO42DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019558u)	/* Extended Message Object 42 Data 6 Register */
#define CAN_EMO43DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019560u)	/* Extended Message Object 43 Data 0 Register */
#define CAN_EMO43DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019564u)	/* Extended Message Object 43 Data 1 Register */
#define CAN_EMO43DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019568u)	/* Extended Message Object 43 Data 2 Register */
#define CAN_EMO43DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001956cu)	/* Extended Message Object 43 Data 3 Register */
#define CAN_EMO43DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019570u)	/* Extended Message Object 43 Data 4 Register */
#define CAN_EMO43DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019574u)	/* Extended Message Object 43 Data 5 Register */
#define CAN_EMO43DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019578u)	/* Extended Message Object 43 Data 6 Register */
#define CAN_EMO44DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019580u)	/* Extended Message Object 44 Data 0 Register */
#define CAN_EMO44DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019584u)	/* Extended Message Object 44 Data 1 Register */
#define CAN_EMO44DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019588u)	/* Extended Message Object 44 Data 2 Register */
#define CAN_EMO44DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001958cu)	/* Extended Message Object 44 Data 3 Register */
#define CAN_EMO44DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019590u)	/* Extended Message Object 44 Data 4 Register */
#define CAN_EMO44DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019594u)	/* Extended Message Object 44 Data 5 Register */
#define CAN_EMO44DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019598u)	/* Extended Message Object 44 Data 6 Register */
#define CAN_EMO45DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00195a0u)	/* Extended Message Object 45 Data 0 Register */
#define CAN_EMO45DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00195a4u)	/* Extended Message Object 45 Data 1 Register */
#define CAN_EMO45DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00195a8u)	/* Extended Message Object 45 Data 2 Register */
#define CAN_EMO45DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00195acu)	/* Extended Message Object 45 Data 3 Register */
#define CAN_EMO45DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00195b0u)	/* Extended Message Object 45 Data 4 Register */
#define CAN_EMO45DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00195b4u)	/* Extended Message Object 45 Data 5 Register */
#define CAN_EMO45DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00195b8u)	/* Extended Message Object 45 Data 6 Register */
#define CAN_EMO46DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00195c0u)	/* Extended Message Object 46 Data 0 Register */
#define CAN_EMO46DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00195c4u)	/* Extended Message Object 46 Data 1 Register */
#define CAN_EMO46DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00195c8u)	/* Extended Message Object 46 Data 2 Register */
#define CAN_EMO46DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00195ccu)	/* Extended Message Object 46 Data 3 Register */
#define CAN_EMO46DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00195d0u)	/* Extended Message Object 46 Data 4 Register */
#define CAN_EMO46DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00195d4u)	/* Extended Message Object 46 Data 5 Register */
#define CAN_EMO46DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00195d8u)	/* Extended Message Object 46 Data 6 Register */
#define CAN_EMO47DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00195e0u)	/* Extended Message Object 47 Data 0 Register */
#define CAN_EMO47DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00195e4u)	/* Extended Message Object 47 Data 1 Register */
#define CAN_EMO47DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00195e8u)	/* Extended Message Object 47 Data 2 Register */
#define CAN_EMO47DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00195ecu)	/* Extended Message Object 47 Data 3 Register */
#define CAN_EMO47DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00195f0u)	/* Extended Message Object 47 Data 4 Register */
#define CAN_EMO47DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00195f4u)	/* Extended Message Object 47 Data 5 Register */
#define CAN_EMO47DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00195f8u)	/* Extended Message Object 47 Data 6 Register */
#define CAN_EMO48DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019600u)	/* Extended Message Object 48 Data 0 Register */
#define CAN_EMO48DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019604u)	/* Extended Message Object 48 Data 1 Register */
#define CAN_EMO48DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019608u)	/* Extended Message Object 48 Data 2 Register */
#define CAN_EMO48DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001960cu)	/* Extended Message Object 48 Data 3 Register */
#define CAN_EMO48DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019610u)	/* Extended Message Object 48 Data 4 Register */
#define CAN_EMO48DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019614u)	/* Extended Message Object 48 Data 5 Register */
#define CAN_EMO48DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019618u)	/* Extended Message Object 48 Data 6 Register */
#define CAN_EMO49DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019620u)	/* Extended Message Object 49 Data 0 Register */
#define CAN_EMO49DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019624u)	/* Extended Message Object 49 Data 1 Register */
#define CAN_EMO49DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019628u)	/* Extended Message Object 49 Data 2 Register */
#define CAN_EMO49DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001962cu)	/* Extended Message Object 49 Data 3 Register */
#define CAN_EMO49DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019630u)	/* Extended Message Object 49 Data 4 Register */
#define CAN_EMO49DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019634u)	/* Extended Message Object 49 Data 5 Register */
#define CAN_EMO49DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019638u)	/* Extended Message Object 49 Data 6 Register */
#define CAN_EMO4DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019080u)	/* Extended Message Object 4 Data 0 Register */
#define CAN_EMO4DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019084u)	/* Extended Message Object 4 Data 1 Register */
#define CAN_EMO4DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019088u)	/* Extended Message Object 4 Data 2 Register */
#define CAN_EMO4DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001908cu)	/* Extended Message Object 4 Data 3 Register */
#define CAN_EMO4DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019090u)	/* Extended Message Object 4 Data 4 Register */
#define CAN_EMO4DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019094u)	/* Extended Message Object 4 Data 5 Register */
#define CAN_EMO4DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019098u)	/* Extended Message Object 4 Data 6 Register */
#define CAN_EMO50DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019640u)	/* Extended Message Object 50 Data 0 Register */
#define CAN_EMO50DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019644u)	/* Extended Message Object 50 Data 1 Register */
#define CAN_EMO50DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019648u)	/* Extended Message Object 50 Data 2 Register */
#define CAN_EMO50DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001964cu)	/* Extended Message Object 50 Data 3 Register */
#define CAN_EMO50DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019650u)	/* Extended Message Object 50 Data 4 Register */
#define CAN_EMO50DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019654u)	/* Extended Message Object 50 Data 5 Register */
#define CAN_EMO50DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019658u)	/* Extended Message Object 50 Data 6 Register */
#define CAN_EMO51DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019660u)	/* Extended Message Object 51 Data 0 Register */
#define CAN_EMO51DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019664u)	/* Extended Message Object 51 Data 1 Register */
#define CAN_EMO51DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019668u)	/* Extended Message Object 51 Data 2 Register */
#define CAN_EMO51DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001966cu)	/* Extended Message Object 51 Data 3 Register */
#define CAN_EMO51DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019670u)	/* Extended Message Object 51 Data 4 Register */
#define CAN_EMO51DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019674u)	/* Extended Message Object 51 Data 5 Register */
#define CAN_EMO51DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019678u)	/* Extended Message Object 51 Data 6 Register */
#define CAN_EMO52DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019680u)	/* Extended Message Object 52 Data 0 Register */
#define CAN_EMO52DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019684u)	/* Extended Message Object 52 Data 1 Register */
#define CAN_EMO52DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019688u)	/* Extended Message Object 52 Data 2 Register */
#define CAN_EMO52DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001968cu)	/* Extended Message Object 52 Data 3 Register */
#define CAN_EMO52DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019690u)	/* Extended Message Object 52 Data 4 Register */
#define CAN_EMO52DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019694u)	/* Extended Message Object 52 Data 5 Register */
#define CAN_EMO52DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019698u)	/* Extended Message Object 52 Data 6 Register */
#define CAN_EMO53DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00196a0u)	/* Extended Message Object 53 Data 0 Register */
#define CAN_EMO53DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00196a4u)	/* Extended Message Object 53 Data 1 Register */
#define CAN_EMO53DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00196a8u)	/* Extended Message Object 53 Data 2 Register */
#define CAN_EMO53DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00196acu)	/* Extended Message Object 53 Data 3 Register */
#define CAN_EMO53DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00196b0u)	/* Extended Message Object 53 Data 4 Register */
#define CAN_EMO53DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00196b4u)	/* Extended Message Object 53 Data 5 Register */
#define CAN_EMO53DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00196b8u)	/* Extended Message Object 53 Data 6 Register */
#define CAN_EMO54DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00196c0u)	/* Extended Message Object 54 Data 0 Register */
#define CAN_EMO54DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00196c4u)	/* Extended Message Object 54 Data 1 Register */
#define CAN_EMO54DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00196c8u)	/* Extended Message Object 54 Data 2 Register */
#define CAN_EMO54DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00196ccu)	/* Extended Message Object 54 Data 3 Register */
#define CAN_EMO54DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00196d0u)	/* Extended Message Object 54 Data 4 Register */
#define CAN_EMO54DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00196d4u)	/* Extended Message Object 54 Data 5 Register */
#define CAN_EMO54DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00196d8u)	/* Extended Message Object 54 Data 6 Register */
#define CAN_EMO55DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00196e0u)	/* Extended Message Object 55 Data 0 Register */
#define CAN_EMO55DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00196e4u)	/* Extended Message Object 55 Data 1 Register */
#define CAN_EMO55DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00196e8u)	/* Extended Message Object 55 Data 2 Register */
#define CAN_EMO55DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00196ecu)	/* Extended Message Object 55 Data 3 Register */
#define CAN_EMO55DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00196f0u)	/* Extended Message Object 55 Data 4 Register */
#define CAN_EMO55DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00196f4u)	/* Extended Message Object 55 Data 5 Register */
#define CAN_EMO55DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00196f8u)	/* Extended Message Object 55 Data 6 Register */
#define CAN_EMO56DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019700u)	/* Extended Message Object 56 Data 0 Register */
#define CAN_EMO56DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019704u)	/* Extended Message Object 56 Data 1 Register */
#define CAN_EMO56DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019708u)	/* Extended Message Object 56 Data 2 Register */
#define CAN_EMO56DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001970cu)	/* Extended Message Object 56 Data 3 Register */
#define CAN_EMO56DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019710u)	/* Extended Message Object 56 Data 4 Register */
#define CAN_EMO56DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019714u)	/* Extended Message Object 56 Data 5 Register */
#define CAN_EMO56DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019718u)	/* Extended Message Object 56 Data 6 Register */
#define CAN_EMO57DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019720u)	/* Extended Message Object 57 Data 0 Register */
#define CAN_EMO57DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019724u)	/* Extended Message Object 57 Data 1 Register */
#define CAN_EMO57DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019728u)	/* Extended Message Object 57 Data 2 Register */
#define CAN_EMO57DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001972cu)	/* Extended Message Object 57 Data 3 Register */
#define CAN_EMO57DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019730u)	/* Extended Message Object 57 Data 4 Register */
#define CAN_EMO57DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019734u)	/* Extended Message Object 57 Data 5 Register */
#define CAN_EMO57DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019738u)	/* Extended Message Object 57 Data 6 Register */
#define CAN_EMO58DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019740u)	/* Extended Message Object 58 Data 0 Register */
#define CAN_EMO58DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019744u)	/* Extended Message Object 58 Data 1 Register */
#define CAN_EMO58DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019748u)	/* Extended Message Object 58 Data 2 Register */
#define CAN_EMO58DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001974cu)	/* Extended Message Object 58 Data 3 Register */
#define CAN_EMO58DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019750u)	/* Extended Message Object 58 Data 4 Register */
#define CAN_EMO58DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019754u)	/* Extended Message Object 58 Data 5 Register */
#define CAN_EMO58DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019758u)	/* Extended Message Object 58 Data 6 Register */
#define CAN_EMO59DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019760u)	/* Extended Message Object 59 Data 0 Register */
#define CAN_EMO59DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019764u)	/* Extended Message Object 59 Data 1 Register */
#define CAN_EMO59DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019768u)	/* Extended Message Object 59 Data 2 Register */
#define CAN_EMO59DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001976cu)	/* Extended Message Object 59 Data 3 Register */
#define CAN_EMO59DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019770u)	/* Extended Message Object 59 Data 4 Register */
#define CAN_EMO59DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019774u)	/* Extended Message Object 59 Data 5 Register */
#define CAN_EMO59DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019778u)	/* Extended Message Object 59 Data 6 Register */
#define CAN_EMO5DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00190a0u)	/* Extended Message Object 5 Data 0 Register */
#define CAN_EMO5DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00190a4u)	/* Extended Message Object 5 Data 1 Register */
#define CAN_EMO5DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00190a8u)	/* Extended Message Object 5 Data 2 Register */
#define CAN_EMO5DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00190acu)	/* Extended Message Object 5 Data 3 Register */
#define CAN_EMO5DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00190b0u)	/* Extended Message Object 5 Data 4 Register */
#define CAN_EMO5DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00190b4u)	/* Extended Message Object 5 Data 5 Register */
#define CAN_EMO5DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00190b8u)	/* Extended Message Object 5 Data 6 Register */
#define CAN_EMO60DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019780u)	/* Extended Message Object 60 Data 0 Register */
#define CAN_EMO60DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019784u)	/* Extended Message Object 60 Data 1 Register */
#define CAN_EMO60DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019788u)	/* Extended Message Object 60 Data 2 Register */
#define CAN_EMO60DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001978cu)	/* Extended Message Object 60 Data 3 Register */
#define CAN_EMO60DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019790u)	/* Extended Message Object 60 Data 4 Register */
#define CAN_EMO60DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019794u)	/* Extended Message Object 60 Data 5 Register */
#define CAN_EMO60DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019798u)	/* Extended Message Object 60 Data 6 Register */
#define CAN_EMO61DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00197a0u)	/* Extended Message Object 61 Data 0 Register */
#define CAN_EMO61DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00197a4u)	/* Extended Message Object 61 Data 1 Register */
#define CAN_EMO61DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00197a8u)	/* Extended Message Object 61 Data 2 Register */
#define CAN_EMO61DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00197acu)	/* Extended Message Object 61 Data 3 Register */
#define CAN_EMO61DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00197b0u)	/* Extended Message Object 61 Data 4 Register */
#define CAN_EMO61DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00197b4u)	/* Extended Message Object 61 Data 5 Register */
#define CAN_EMO61DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00197b8u)	/* Extended Message Object 61 Data 6 Register */
#define CAN_EMO62DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00197c0u)	/* Extended Message Object 62 Data 0 Register */
#define CAN_EMO62DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00197c4u)	/* Extended Message Object 62 Data 1 Register */
#define CAN_EMO62DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00197c8u)	/* Extended Message Object 62 Data 2 Register */
#define CAN_EMO62DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00197ccu)	/* Extended Message Object 62 Data 3 Register */
#define CAN_EMO62DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00197d0u)	/* Extended Message Object 62 Data 4 Register */
#define CAN_EMO62DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00197d4u)	/* Extended Message Object 62 Data 5 Register */
#define CAN_EMO62DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00197d8u)	/* Extended Message Object 62 Data 6 Register */
#define CAN_EMO63DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00197e0u)	/* Extended Message Object 63 Data 0 Register */
#define CAN_EMO63DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00197e4u)	/* Extended Message Object 63 Data 1 Register */
#define CAN_EMO63DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00197e8u)	/* Extended Message Object 63 Data 2 Register */
#define CAN_EMO63DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00197ecu)	/* Extended Message Object 63 Data 3 Register */
#define CAN_EMO63DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00197f0u)	/* Extended Message Object 63 Data 4 Register */
#define CAN_EMO63DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00197f4u)	/* Extended Message Object 63 Data 5 Register */
#define CAN_EMO63DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00197f8u)	/* Extended Message Object 63 Data 6 Register */
#define CAN_EMO64DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019800u)	/* Extended Message Object 64 Data 0 Register */
#define CAN_EMO64DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019804u)	/* Extended Message Object 64 Data 1 Register */
#define CAN_EMO64DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019808u)	/* Extended Message Object 64 Data 2 Register */
#define CAN_EMO64DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001980cu)	/* Extended Message Object 64 Data 3 Register */
#define CAN_EMO64DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019810u)	/* Extended Message Object 64 Data 4 Register */
#define CAN_EMO64DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019814u)	/* Extended Message Object 64 Data 5 Register */
#define CAN_EMO64DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019818u)	/* Extended Message Object 64 Data 6 Register */
#define CAN_EMO65DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019820u)	/* Extended Message Object 65 Data 0 Register */
#define CAN_EMO65DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019824u)	/* Extended Message Object 65 Data 1 Register */
#define CAN_EMO65DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019828u)	/* Extended Message Object 65 Data 2 Register */
#define CAN_EMO65DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001982cu)	/* Extended Message Object 65 Data 3 Register */
#define CAN_EMO65DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019830u)	/* Extended Message Object 65 Data 4 Register */
#define CAN_EMO65DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019834u)	/* Extended Message Object 65 Data 5 Register */
#define CAN_EMO65DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019838u)	/* Extended Message Object 65 Data 6 Register */
#define CAN_EMO66DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019840u)	/* Extended Message Object 66 Data 0 Register */
#define CAN_EMO66DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019844u)	/* Extended Message Object 66 Data 1 Register */
#define CAN_EMO66DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019848u)	/* Extended Message Object 66 Data 2 Register */
#define CAN_EMO66DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001984cu)	/* Extended Message Object 66 Data 3 Register */
#define CAN_EMO66DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019850u)	/* Extended Message Object 66 Data 4 Register */
#define CAN_EMO66DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019854u)	/* Extended Message Object 66 Data 5 Register */
#define CAN_EMO66DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019858u)	/* Extended Message Object 66 Data 6 Register */
#define CAN_EMO67DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019860u)	/* Extended Message Object 67 Data 0 Register */
#define CAN_EMO67DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019864u)	/* Extended Message Object 67 Data 1 Register */
#define CAN_EMO67DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019868u)	/* Extended Message Object 67 Data 2 Register */
#define CAN_EMO67DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001986cu)	/* Extended Message Object 67 Data 3 Register */
#define CAN_EMO67DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019870u)	/* Extended Message Object 67 Data 4 Register */
#define CAN_EMO67DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019874u)	/* Extended Message Object 67 Data 5 Register */
#define CAN_EMO67DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019878u)	/* Extended Message Object 67 Data 6 Register */
#define CAN_EMO68DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019880u)	/* Extended Message Object 68 Data 0 Register */
#define CAN_EMO68DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019884u)	/* Extended Message Object 68 Data 1 Register */
#define CAN_EMO68DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019888u)	/* Extended Message Object 68 Data 2 Register */
#define CAN_EMO68DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001988cu)	/* Extended Message Object 68 Data 3 Register */
#define CAN_EMO68DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019890u)	/* Extended Message Object 68 Data 4 Register */
#define CAN_EMO68DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019894u)	/* Extended Message Object 68 Data 5 Register */
#define CAN_EMO68DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019898u)	/* Extended Message Object 68 Data 6 Register */
#define CAN_EMO69DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00198a0u)	/* Extended Message Object 69 Data 0 Register */
#define CAN_EMO69DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00198a4u)	/* Extended Message Object 69 Data 1 Register */
#define CAN_EMO69DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00198a8u)	/* Extended Message Object 69 Data 2 Register */
#define CAN_EMO69DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00198acu)	/* Extended Message Object 69 Data 3 Register */
#define CAN_EMO69DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00198b0u)	/* Extended Message Object 69 Data 4 Register */
#define CAN_EMO69DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00198b4u)	/* Extended Message Object 69 Data 5 Register */
#define CAN_EMO69DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00198b8u)	/* Extended Message Object 69 Data 6 Register */
#define CAN_EMO6DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00190c0u)	/* Extended Message Object 6 Data 0 Register */
#define CAN_EMO6DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00190c4u)	/* Extended Message Object 6 Data 1 Register */
#define CAN_EMO6DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00190c8u)	/* Extended Message Object 6 Data 2 Register */
#define CAN_EMO6DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00190ccu)	/* Extended Message Object 6 Data 3 Register */
#define CAN_EMO6DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00190d0u)	/* Extended Message Object 6 Data 4 Register */
#define CAN_EMO6DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00190d4u)	/* Extended Message Object 6 Data 5 Register */
#define CAN_EMO6DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00190d8u)	/* Extended Message Object 6 Data 6 Register */
#define CAN_EMO70DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00198c0u)	/* Extended Message Object 70 Data 0 Register */
#define CAN_EMO70DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00198c4u)	/* Extended Message Object 70 Data 1 Register */
#define CAN_EMO70DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00198c8u)	/* Extended Message Object 70 Data 2 Register */
#define CAN_EMO70DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00198ccu)	/* Extended Message Object 70 Data 3 Register */
#define CAN_EMO70DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00198d0u)	/* Extended Message Object 70 Data 4 Register */
#define CAN_EMO70DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00198d4u)	/* Extended Message Object 70 Data 5 Register */
#define CAN_EMO70DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00198d8u)	/* Extended Message Object 70 Data 6 Register */
#define CAN_EMO71DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00198e0u)	/* Extended Message Object 71 Data 0 Register */
#define CAN_EMO71DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00198e4u)	/* Extended Message Object 71 Data 1 Register */
#define CAN_EMO71DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00198e8u)	/* Extended Message Object 71 Data 2 Register */
#define CAN_EMO71DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00198ecu)	/* Extended Message Object 71 Data 3 Register */
#define CAN_EMO71DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00198f0u)	/* Extended Message Object 71 Data 4 Register */
#define CAN_EMO71DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00198f4u)	/* Extended Message Object 71 Data 5 Register */
#define CAN_EMO71DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00198f8u)	/* Extended Message Object 71 Data 6 Register */
#define CAN_EMO72DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019900u)	/* Extended Message Object 72 Data 0 Register */
#define CAN_EMO72DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019904u)	/* Extended Message Object 72 Data 1 Register */
#define CAN_EMO72DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019908u)	/* Extended Message Object 72 Data 2 Register */
#define CAN_EMO72DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001990cu)	/* Extended Message Object 72 Data 3 Register */
#define CAN_EMO72DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019910u)	/* Extended Message Object 72 Data 4 Register */
#define CAN_EMO72DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019914u)	/* Extended Message Object 72 Data 5 Register */
#define CAN_EMO72DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019918u)	/* Extended Message Object 72 Data 6 Register */
#define CAN_EMO73DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019920u)	/* Extended Message Object 73 Data 0 Register */
#define CAN_EMO73DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019924u)	/* Extended Message Object 73 Data 1 Register */
#define CAN_EMO73DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019928u)	/* Extended Message Object 73 Data 2 Register */
#define CAN_EMO73DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001992cu)	/* Extended Message Object 73 Data 3 Register */
#define CAN_EMO73DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019930u)	/* Extended Message Object 73 Data 4 Register */
#define CAN_EMO73DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019934u)	/* Extended Message Object 73 Data 5 Register */
#define CAN_EMO73DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019938u)	/* Extended Message Object 73 Data 6 Register */
#define CAN_EMO74DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019940u)	/* Extended Message Object 74 Data 0 Register */
#define CAN_EMO74DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019944u)	/* Extended Message Object 74 Data 1 Register */
#define CAN_EMO74DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019948u)	/* Extended Message Object 74 Data 2 Register */
#define CAN_EMO74DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001994cu)	/* Extended Message Object 74 Data 3 Register */
#define CAN_EMO74DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019950u)	/* Extended Message Object 74 Data 4 Register */
#define CAN_EMO74DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019954u)	/* Extended Message Object 74 Data 5 Register */
#define CAN_EMO74DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019958u)	/* Extended Message Object 74 Data 6 Register */
#define CAN_EMO75DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019960u)	/* Extended Message Object 75 Data 0 Register */
#define CAN_EMO75DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019964u)	/* Extended Message Object 75 Data 1 Register */
#define CAN_EMO75DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019968u)	/* Extended Message Object 75 Data 2 Register */
#define CAN_EMO75DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001996cu)	/* Extended Message Object 75 Data 3 Register */
#define CAN_EMO75DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019970u)	/* Extended Message Object 75 Data 4 Register */
#define CAN_EMO75DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019974u)	/* Extended Message Object 75 Data 5 Register */
#define CAN_EMO75DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019978u)	/* Extended Message Object 75 Data 6 Register */
#define CAN_EMO76DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019980u)	/* Extended Message Object 76 Data 0 Register */
#define CAN_EMO76DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019984u)	/* Extended Message Object 76 Data 1 Register */
#define CAN_EMO76DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019988u)	/* Extended Message Object 76 Data 2 Register */
#define CAN_EMO76DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001998cu)	/* Extended Message Object 76 Data 3 Register */
#define CAN_EMO76DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019990u)	/* Extended Message Object 76 Data 4 Register */
#define CAN_EMO76DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019994u)	/* Extended Message Object 76 Data 5 Register */
#define CAN_EMO76DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019998u)	/* Extended Message Object 76 Data 6 Register */
#define CAN_EMO77DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00199a0u)	/* Extended Message Object 77 Data 0 Register */
#define CAN_EMO77DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00199a4u)	/* Extended Message Object 77 Data 1 Register */
#define CAN_EMO77DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00199a8u)	/* Extended Message Object 77 Data 2 Register */
#define CAN_EMO77DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00199acu)	/* Extended Message Object 77 Data 3 Register */
#define CAN_EMO77DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00199b0u)	/* Extended Message Object 77 Data 4 Register */
#define CAN_EMO77DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00199b4u)	/* Extended Message Object 77 Data 5 Register */
#define CAN_EMO77DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00199b8u)	/* Extended Message Object 77 Data 6 Register */
#define CAN_EMO78DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00199c0u)	/* Extended Message Object 78 Data 0 Register */
#define CAN_EMO78DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00199c4u)	/* Extended Message Object 78 Data 1 Register */
#define CAN_EMO78DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00199c8u)	/* Extended Message Object 78 Data 2 Register */
#define CAN_EMO78DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00199ccu)	/* Extended Message Object 78 Data 3 Register */
#define CAN_EMO78DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00199d0u)	/* Extended Message Object 78 Data 4 Register */
#define CAN_EMO78DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00199d4u)	/* Extended Message Object 78 Data 5 Register */
#define CAN_EMO78DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00199d8u)	/* Extended Message Object 78 Data 6 Register */
#define CAN_EMO79DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00199e0u)	/* Extended Message Object 79 Data 0 Register */
#define CAN_EMO79DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00199e4u)	/* Extended Message Object 79 Data 1 Register */
#define CAN_EMO79DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00199e8u)	/* Extended Message Object 79 Data 2 Register */
#define CAN_EMO79DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00199ecu)	/* Extended Message Object 79 Data 3 Register */
#define CAN_EMO79DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00199f0u)	/* Extended Message Object 79 Data 4 Register */
#define CAN_EMO79DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00199f4u)	/* Extended Message Object 79 Data 5 Register */
#define CAN_EMO79DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00199f8u)	/* Extended Message Object 79 Data 6 Register */
#define CAN_EMO7DATA0	(*( CAN1_EMO0DATA0_type *) 0xf00190e0u)	/* Extended Message Object 7 Data 0 Register */
#define CAN_EMO7DATA1	(*( CAN1_EMO0DATA0_type *) 0xf00190e4u)	/* Extended Message Object 7 Data 1 Register */
#define CAN_EMO7DATA2	(*( CAN1_EMO0DATA0_type *) 0xf00190e8u)	/* Extended Message Object 7 Data 2 Register */
#define CAN_EMO7DATA3	(*( CAN1_EMO0DATA0_type *) 0xf00190ecu)	/* Extended Message Object 7 Data 3 Register */
#define CAN_EMO7DATA4	(*( CAN1_EMO0DATA0_type *) 0xf00190f0u)	/* Extended Message Object 7 Data 4 Register */
#define CAN_EMO7DATA5	(*( CAN1_EMO0DATA0_type *) 0xf00190f4u)	/* Extended Message Object 7 Data 5 Register */
#define CAN_EMO7DATA6	(*( CAN1_EMO0DATA0_type *) 0xf00190f8u)	/* Extended Message Object 7 Data 6 Register */
#define CAN_EMO80DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019a00u)	/* Extended Message Object 80 Data 0 Register */
#define CAN_EMO80DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019a04u)	/* Extended Message Object 80 Data 1 Register */
#define CAN_EMO80DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019a08u)	/* Extended Message Object 80 Data 2 Register */
#define CAN_EMO80DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019a0cu)	/* Extended Message Object 80 Data 3 Register */
#define CAN_EMO80DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019a10u)	/* Extended Message Object 80 Data 4 Register */
#define CAN_EMO80DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019a14u)	/* Extended Message Object 80 Data 5 Register */
#define CAN_EMO80DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019a18u)	/* Extended Message Object 80 Data 6 Register */
#define CAN_EMO81DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019a20u)	/* Extended Message Object 81 Data 0 Register */
#define CAN_EMO81DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019a24u)	/* Extended Message Object 81 Data 1 Register */
#define CAN_EMO81DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019a28u)	/* Extended Message Object 81 Data 2 Register */
#define CAN_EMO81DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019a2cu)	/* Extended Message Object 81 Data 3 Register */
#define CAN_EMO81DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019a30u)	/* Extended Message Object 81 Data 4 Register */
#define CAN_EMO81DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019a34u)	/* Extended Message Object 81 Data 5 Register */
#define CAN_EMO81DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019a38u)	/* Extended Message Object 81 Data 6 Register */
#define CAN_EMO82DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019a40u)	/* Extended Message Object 82 Data 0 Register */
#define CAN_EMO82DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019a44u)	/* Extended Message Object 82 Data 1 Register */
#define CAN_EMO82DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019a48u)	/* Extended Message Object 82 Data 2 Register */
#define CAN_EMO82DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019a4cu)	/* Extended Message Object 82 Data 3 Register */
#define CAN_EMO82DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019a50u)	/* Extended Message Object 82 Data 4 Register */
#define CAN_EMO82DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019a54u)	/* Extended Message Object 82 Data 5 Register */
#define CAN_EMO82DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019a58u)	/* Extended Message Object 82 Data 6 Register */
#define CAN_EMO83DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019a60u)	/* Extended Message Object 83 Data 0 Register */
#define CAN_EMO83DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019a64u)	/* Extended Message Object 83 Data 1 Register */
#define CAN_EMO83DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019a68u)	/* Extended Message Object 83 Data 2 Register */
#define CAN_EMO83DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019a6cu)	/* Extended Message Object 83 Data 3 Register */
#define CAN_EMO83DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019a70u)	/* Extended Message Object 83 Data 4 Register */
#define CAN_EMO83DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019a74u)	/* Extended Message Object 83 Data 5 Register */
#define CAN_EMO83DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019a78u)	/* Extended Message Object 83 Data 6 Register */
#define CAN_EMO84DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019a80u)	/* Extended Message Object 84 Data 0 Register */
#define CAN_EMO84DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019a84u)	/* Extended Message Object 84 Data 1 Register */
#define CAN_EMO84DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019a88u)	/* Extended Message Object 84 Data 2 Register */
#define CAN_EMO84DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019a8cu)	/* Extended Message Object 84 Data 3 Register */
#define CAN_EMO84DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019a90u)	/* Extended Message Object 84 Data 4 Register */
#define CAN_EMO84DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019a94u)	/* Extended Message Object 84 Data 5 Register */
#define CAN_EMO84DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019a98u)	/* Extended Message Object 84 Data 6 Register */
#define CAN_EMO85DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019aa0u)	/* Extended Message Object 85 Data 0 Register */
#define CAN_EMO85DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019aa4u)	/* Extended Message Object 85 Data 1 Register */
#define CAN_EMO85DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019aa8u)	/* Extended Message Object 85 Data 2 Register */
#define CAN_EMO85DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019aacu)	/* Extended Message Object 85 Data 3 Register */
#define CAN_EMO85DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019ab0u)	/* Extended Message Object 85 Data 4 Register */
#define CAN_EMO85DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019ab4u)	/* Extended Message Object 85 Data 5 Register */
#define CAN_EMO85DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019ab8u)	/* Extended Message Object 85 Data 6 Register */
#define CAN_EMO86DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019ac0u)	/* Extended Message Object 86 Data 0 Register */
#define CAN_EMO86DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019ac4u)	/* Extended Message Object 86 Data 1 Register */
#define CAN_EMO86DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019ac8u)	/* Extended Message Object 86 Data 2 Register */
#define CAN_EMO86DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019accu)	/* Extended Message Object 86 Data 3 Register */
#define CAN_EMO86DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019ad0u)	/* Extended Message Object 86 Data 4 Register */
#define CAN_EMO86DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019ad4u)	/* Extended Message Object 86 Data 5 Register */
#define CAN_EMO86DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019ad8u)	/* Extended Message Object 86 Data 6 Register */
#define CAN_EMO87DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019ae0u)	/* Extended Message Object 87 Data 0 Register */
#define CAN_EMO87DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019ae4u)	/* Extended Message Object 87 Data 1 Register */
#define CAN_EMO87DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019ae8u)	/* Extended Message Object 87 Data 2 Register */
#define CAN_EMO87DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019aecu)	/* Extended Message Object 87 Data 3 Register */
#define CAN_EMO87DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019af0u)	/* Extended Message Object 87 Data 4 Register */
#define CAN_EMO87DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019af4u)	/* Extended Message Object 87 Data 5 Register */
#define CAN_EMO87DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019af8u)	/* Extended Message Object 87 Data 6 Register */
#define CAN_EMO88DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019b00u)	/* Extended Message Object 88 Data 0 Register */
#define CAN_EMO88DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019b04u)	/* Extended Message Object 88 Data 1 Register */
#define CAN_EMO88DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019b08u)	/* Extended Message Object 88 Data 2 Register */
#define CAN_EMO88DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019b0cu)	/* Extended Message Object 88 Data 3 Register */
#define CAN_EMO88DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019b10u)	/* Extended Message Object 88 Data 4 Register */
#define CAN_EMO88DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019b14u)	/* Extended Message Object 88 Data 5 Register */
#define CAN_EMO88DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019b18u)	/* Extended Message Object 88 Data 6 Register */
#define CAN_EMO89DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019b20u)	/* Extended Message Object 89 Data 0 Register */
#define CAN_EMO89DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019b24u)	/* Extended Message Object 89 Data 1 Register */
#define CAN_EMO89DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019b28u)	/* Extended Message Object 89 Data 2 Register */
#define CAN_EMO89DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019b2cu)	/* Extended Message Object 89 Data 3 Register */
#define CAN_EMO89DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019b30u)	/* Extended Message Object 89 Data 4 Register */
#define CAN_EMO89DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019b34u)	/* Extended Message Object 89 Data 5 Register */
#define CAN_EMO89DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019b38u)	/* Extended Message Object 89 Data 6 Register */
#define CAN_EMO8DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019100u)	/* Extended Message Object 8 Data 0 Register */
#define CAN_EMO8DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019104u)	/* Extended Message Object 8 Data 1 Register */
#define CAN_EMO8DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019108u)	/* Extended Message Object 8 Data 2 Register */
#define CAN_EMO8DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001910cu)	/* Extended Message Object 8 Data 3 Register */
#define CAN_EMO8DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019110u)	/* Extended Message Object 8 Data 4 Register */
#define CAN_EMO8DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019114u)	/* Extended Message Object 8 Data 5 Register */
#define CAN_EMO8DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019118u)	/* Extended Message Object 8 Data 6 Register */
#define CAN_EMO90DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019b40u)	/* Extended Message Object 90 Data 0 Register */
#define CAN_EMO90DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019b44u)	/* Extended Message Object 90 Data 1 Register */
#define CAN_EMO90DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019b48u)	/* Extended Message Object 90 Data 2 Register */
#define CAN_EMO90DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019b4cu)	/* Extended Message Object 90 Data 3 Register */
#define CAN_EMO90DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019b50u)	/* Extended Message Object 90 Data 4 Register */
#define CAN_EMO90DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019b54u)	/* Extended Message Object 90 Data 5 Register */
#define CAN_EMO90DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019b58u)	/* Extended Message Object 90 Data 6 Register */
#define CAN_EMO91DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019b60u)	/* Extended Message Object 91 Data 0 Register */
#define CAN_EMO91DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019b64u)	/* Extended Message Object 91 Data 1 Register */
#define CAN_EMO91DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019b68u)	/* Extended Message Object 91 Data 2 Register */
#define CAN_EMO91DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019b6cu)	/* Extended Message Object 91 Data 3 Register */
#define CAN_EMO91DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019b70u)	/* Extended Message Object 91 Data 4 Register */
#define CAN_EMO91DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019b74u)	/* Extended Message Object 91 Data 5 Register */
#define CAN_EMO91DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019b78u)	/* Extended Message Object 91 Data 6 Register */
#define CAN_EMO92DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019b80u)	/* Extended Message Object 92 Data 0 Register */
#define CAN_EMO92DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019b84u)	/* Extended Message Object 92 Data 1 Register */
#define CAN_EMO92DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019b88u)	/* Extended Message Object 92 Data 2 Register */
#define CAN_EMO92DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019b8cu)	/* Extended Message Object 92 Data 3 Register */
#define CAN_EMO92DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019b90u)	/* Extended Message Object 92 Data 4 Register */
#define CAN_EMO92DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019b94u)	/* Extended Message Object 92 Data 5 Register */
#define CAN_EMO92DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019b98u)	/* Extended Message Object 92 Data 6 Register */
#define CAN_EMO93DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019ba0u)	/* Extended Message Object 93 Data 0 Register */
#define CAN_EMO93DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019ba4u)	/* Extended Message Object 93 Data 1 Register */
#define CAN_EMO93DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019ba8u)	/* Extended Message Object 93 Data 2 Register */
#define CAN_EMO93DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019bacu)	/* Extended Message Object 93 Data 3 Register */
#define CAN_EMO93DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019bb0u)	/* Extended Message Object 93 Data 4 Register */
#define CAN_EMO93DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019bb4u)	/* Extended Message Object 93 Data 5 Register */
#define CAN_EMO93DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019bb8u)	/* Extended Message Object 93 Data 6 Register */
#define CAN_EMO94DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019bc0u)	/* Extended Message Object 94 Data 0 Register */
#define CAN_EMO94DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019bc4u)	/* Extended Message Object 94 Data 1 Register */
#define CAN_EMO94DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019bc8u)	/* Extended Message Object 94 Data 2 Register */
#define CAN_EMO94DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019bccu)	/* Extended Message Object 94 Data 3 Register */
#define CAN_EMO94DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019bd0u)	/* Extended Message Object 94 Data 4 Register */
#define CAN_EMO94DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019bd4u)	/* Extended Message Object 94 Data 5 Register */
#define CAN_EMO94DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019bd8u)	/* Extended Message Object 94 Data 6 Register */
#define CAN_EMO95DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019be0u)	/* Extended Message Object 95 Data 0 Register */
#define CAN_EMO95DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019be4u)	/* Extended Message Object 95 Data 1 Register */
#define CAN_EMO95DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019be8u)	/* Extended Message Object 95 Data 2 Register */
#define CAN_EMO95DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019becu)	/* Extended Message Object 95 Data 3 Register */
#define CAN_EMO95DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019bf0u)	/* Extended Message Object 95 Data 4 Register */
#define CAN_EMO95DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019bf4u)	/* Extended Message Object 95 Data 5 Register */
#define CAN_EMO95DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019bf8u)	/* Extended Message Object 95 Data 6 Register */
#define CAN_EMO96DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019c00u)	/* Extended Message Object 96 Data 0 Register */
#define CAN_EMO96DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019c04u)	/* Extended Message Object 96 Data 1 Register */
#define CAN_EMO96DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019c08u)	/* Extended Message Object 96 Data 2 Register */
#define CAN_EMO96DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019c0cu)	/* Extended Message Object 96 Data 3 Register */
#define CAN_EMO96DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019c10u)	/* Extended Message Object 96 Data 4 Register */
#define CAN_EMO96DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019c14u)	/* Extended Message Object 96 Data 5 Register */
#define CAN_EMO96DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019c18u)	/* Extended Message Object 96 Data 6 Register */
#define CAN_EMO97DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019c20u)	/* Extended Message Object 97 Data 0 Register */
#define CAN_EMO97DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019c24u)	/* Extended Message Object 97 Data 1 Register */
#define CAN_EMO97DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019c28u)	/* Extended Message Object 97 Data 2 Register */
#define CAN_EMO97DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019c2cu)	/* Extended Message Object 97 Data 3 Register */
#define CAN_EMO97DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019c30u)	/* Extended Message Object 97 Data 4 Register */
#define CAN_EMO97DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019c34u)	/* Extended Message Object 97 Data 5 Register */
#define CAN_EMO97DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019c38u)	/* Extended Message Object 97 Data 6 Register */
#define CAN_EMO98DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019c40u)	/* Extended Message Object 98 Data 0 Register */
#define CAN_EMO98DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019c44u)	/* Extended Message Object 98 Data 1 Register */
#define CAN_EMO98DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019c48u)	/* Extended Message Object 98 Data 2 Register */
#define CAN_EMO98DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019c4cu)	/* Extended Message Object 98 Data 3 Register */
#define CAN_EMO98DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019c50u)	/* Extended Message Object 98 Data 4 Register */
#define CAN_EMO98DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019c54u)	/* Extended Message Object 98 Data 5 Register */
#define CAN_EMO98DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019c58u)	/* Extended Message Object 98 Data 6 Register */
#define CAN_EMO99DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019c60u)	/* Extended Message Object 99 Data 0 Register */
#define CAN_EMO99DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019c64u)	/* Extended Message Object 99 Data 1 Register */
#define CAN_EMO99DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019c68u)	/* Extended Message Object 99 Data 2 Register */
#define CAN_EMO99DATA3	(*( CAN1_EMO0DATA0_type *) 0xf0019c6cu)	/* Extended Message Object 99 Data 3 Register */
#define CAN_EMO99DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019c70u)	/* Extended Message Object 99 Data 4 Register */
#define CAN_EMO99DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019c74u)	/* Extended Message Object 99 Data 5 Register */
#define CAN_EMO99DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019c78u)	/* Extended Message Object 99 Data 6 Register */
#define CAN_EMO9DATA0	(*( CAN1_EMO0DATA0_type *) 0xf0019120u)	/* Extended Message Object 9 Data 0 Register */
#define CAN_EMO9DATA1	(*( CAN1_EMO0DATA0_type *) 0xf0019124u)	/* Extended Message Object 9 Data 1 Register */
#define CAN_EMO9DATA2	(*( CAN1_EMO0DATA0_type *) 0xf0019128u)	/* Extended Message Object 9 Data 2 Register */
#define CAN_EMO9DATA3	(*( CAN1_EMO0DATA0_type *) 0xf001912cu)	/* Extended Message Object 9 Data 3 Register */
#define CAN_EMO9DATA4	(*( CAN1_EMO0DATA0_type *) 0xf0019130u)	/* Extended Message Object 9 Data 4 Register */
#define CAN_EMO9DATA5	(*( CAN1_EMO0DATA0_type *) 0xf0019134u)	/* Extended Message Object 9 Data 5 Register */
#define CAN_EMO9DATA6	(*( CAN1_EMO0DATA0_type *) 0xf0019138u)	/* Extended Message Object 9 Data 6 Register */
#define CAN_MODATAL0	(*( CAN1_EMO0DATA0_type *) 0xf0019010u)	/* Message Object 0 Data Register Low */
#define CAN_MODATAL1	(*( CAN1_EMO0DATA0_type *) 0xf0019030u)	/* Message Object 1 Data Register Low */
#define CAN_MODATAL10	(*( CAN1_EMO0DATA0_type *) 0xf0019150u)	/* Message Object 10 Data Register Low */
#define CAN_MODATAL100	(*( CAN1_EMO0DATA0_type *) 0xf0019c90u)	/* Message Object 100 Data Register Low */
#define CAN_MODATAL101	(*( CAN1_EMO0DATA0_type *) 0xf0019cb0u)	/* Message Object 101 Data Register Low */
#define CAN_MODATAL102	(*( CAN1_EMO0DATA0_type *) 0xf0019cd0u)	/* Message Object 102 Data Register Low */
#define CAN_MODATAL103	(*( CAN1_EMO0DATA0_type *) 0xf0019cf0u)	/* Message Object 103 Data Register Low */
#define CAN_MODATAL104	(*( CAN1_EMO0DATA0_type *) 0xf0019d10u)	/* Message Object 104 Data Register Low */
#define CAN_MODATAL105	(*( CAN1_EMO0DATA0_type *) 0xf0019d30u)	/* Message Object 105 Data Register Low */
#define CAN_MODATAL106	(*( CAN1_EMO0DATA0_type *) 0xf0019d50u)	/* Message Object 106 Data Register Low */
#define CAN_MODATAL107	(*( CAN1_EMO0DATA0_type *) 0xf0019d70u)	/* Message Object 107 Data Register Low */
#define CAN_MODATAL108	(*( CAN1_EMO0DATA0_type *) 0xf0019d90u)	/* Message Object 108 Data Register Low */
#define CAN_MODATAL109	(*( CAN1_EMO0DATA0_type *) 0xf0019db0u)	/* Message Object 109 Data Register Low */
#define CAN_MODATAL11	(*( CAN1_EMO0DATA0_type *) 0xf0019170u)	/* Message Object 11 Data Register Low */
#define CAN_MODATAL110	(*( CAN1_EMO0DATA0_type *) 0xf0019dd0u)	/* Message Object 110 Data Register Low */
#define CAN_MODATAL111	(*( CAN1_EMO0DATA0_type *) 0xf0019df0u)	/* Message Object 111 Data Register Low */
#define CAN_MODATAL112	(*( CAN1_EMO0DATA0_type *) 0xf0019e10u)	/* Message Object 112 Data Register Low */
#define CAN_MODATAL113	(*( CAN1_EMO0DATA0_type *) 0xf0019e30u)	/* Message Object 113 Data Register Low */
#define CAN_MODATAL114	(*( CAN1_EMO0DATA0_type *) 0xf0019e50u)	/* Message Object 114 Data Register Low */
#define CAN_MODATAL115	(*( CAN1_EMO0DATA0_type *) 0xf0019e70u)	/* Message Object 115 Data Register Low */
#define CAN_MODATAL116	(*( CAN1_EMO0DATA0_type *) 0xf0019e90u)	/* Message Object 116 Data Register Low */
#define CAN_MODATAL117	(*( CAN1_EMO0DATA0_type *) 0xf0019eb0u)	/* Message Object 117 Data Register Low */
#define CAN_MODATAL118	(*( CAN1_EMO0DATA0_type *) 0xf0019ed0u)	/* Message Object 118 Data Register Low */
#define CAN_MODATAL119	(*( CAN1_EMO0DATA0_type *) 0xf0019ef0u)	/* Message Object 119 Data Register Low */
#define CAN_MODATAL12	(*( CAN1_EMO0DATA0_type *) 0xf0019190u)	/* Message Object 12 Data Register Low */
#define CAN_MODATAL120	(*( CAN1_EMO0DATA0_type *) 0xf0019f10u)	/* Message Object 120 Data Register Low */
#define CAN_MODATAL121	(*( CAN1_EMO0DATA0_type *) 0xf0019f30u)	/* Message Object 121 Data Register Low */
#define CAN_MODATAL122	(*( CAN1_EMO0DATA0_type *) 0xf0019f50u)	/* Message Object 122 Data Register Low */
#define CAN_MODATAL123	(*( CAN1_EMO0DATA0_type *) 0xf0019f70u)	/* Message Object 123 Data Register Low */
#define CAN_MODATAL124	(*( CAN1_EMO0DATA0_type *) 0xf0019f90u)	/* Message Object 124 Data Register Low */
#define CAN_MODATAL125	(*( CAN1_EMO0DATA0_type *) 0xf0019fb0u)	/* Message Object 125 Data Register Low */
#define CAN_MODATAL126	(*( CAN1_EMO0DATA0_type *) 0xf0019fd0u)	/* Message Object 126 Data Register Low */
#define CAN_MODATAL127	(*( CAN1_EMO0DATA0_type *) 0xf0019ff0u)	/* Message Object 127 Data Register Low */
#define CAN_MODATAL13	(*( CAN1_EMO0DATA0_type *) 0xf00191b0u)	/* Message Object 13 Data Register Low */
#define CAN_MODATAL14	(*( CAN1_EMO0DATA0_type *) 0xf00191d0u)	/* Message Object 14 Data Register Low */
#define CAN_MODATAL15	(*( CAN1_EMO0DATA0_type *) 0xf00191f0u)	/* Message Object 15 Data Register Low */
#define CAN_MODATAL16	(*( CAN1_EMO0DATA0_type *) 0xf0019210u)	/* Message Object 16 Data Register Low */
#define CAN_MODATAL17	(*( CAN1_EMO0DATA0_type *) 0xf0019230u)	/* Message Object 17 Data Register Low */
#define CAN_MODATAL18	(*( CAN1_EMO0DATA0_type *) 0xf0019250u)	/* Message Object 18 Data Register Low */
#define CAN_MODATAL19	(*( CAN1_EMO0DATA0_type *) 0xf0019270u)	/* Message Object 19 Data Register Low */
#define CAN_MODATAL2	(*( CAN1_EMO0DATA0_type *) 0xf0019050u)	/* Message Object 2 Data Register Low */
#define CAN_MODATAL20	(*( CAN1_EMO0DATA0_type *) 0xf0019290u)	/* Message Object 20 Data Register Low */
#define CAN_MODATAL21	(*( CAN1_EMO0DATA0_type *) 0xf00192b0u)	/* Message Object 21 Data Register Low */
#define CAN_MODATAL22	(*( CAN1_EMO0DATA0_type *) 0xf00192d0u)	/* Message Object 22 Data Register Low */
#define CAN_MODATAL23	(*( CAN1_EMO0DATA0_type *) 0xf00192f0u)	/* Message Object 23 Data Register Low */
#define CAN_MODATAL24	(*( CAN1_EMO0DATA0_type *) 0xf0019310u)	/* Message Object 24 Data Register Low */
#define CAN_MODATAL25	(*( CAN1_EMO0DATA0_type *) 0xf0019330u)	/* Message Object 25 Data Register Low */
#define CAN_MODATAL26	(*( CAN1_EMO0DATA0_type *) 0xf0019350u)	/* Message Object 26 Data Register Low */
#define CAN_MODATAL27	(*( CAN1_EMO0DATA0_type *) 0xf0019370u)	/* Message Object 27 Data Register Low */
#define CAN_MODATAL28	(*( CAN1_EMO0DATA0_type *) 0xf0019390u)	/* Message Object 28 Data Register Low */
#define CAN_MODATAL29	(*( CAN1_EMO0DATA0_type *) 0xf00193b0u)	/* Message Object 29 Data Register Low */
#define CAN_MODATAL3	(*( CAN1_EMO0DATA0_type *) 0xf0019070u)	/* Message Object 3 Data Register Low */
#define CAN_MODATAL30	(*( CAN1_EMO0DATA0_type *) 0xf00193d0u)	/* Message Object 30 Data Register Low */
#define CAN_MODATAL31	(*( CAN1_EMO0DATA0_type *) 0xf00193f0u)	/* Message Object 31 Data Register Low */
#define CAN_MODATAL32	(*( CAN1_EMO0DATA0_type *) 0xf0019410u)	/* Message Object 32 Data Register Low */
#define CAN_MODATAL33	(*( CAN1_EMO0DATA0_type *) 0xf0019430u)	/* Message Object 33 Data Register Low */
#define CAN_MODATAL34	(*( CAN1_EMO0DATA0_type *) 0xf0019450u)	/* Message Object 34 Data Register Low */
#define CAN_MODATAL35	(*( CAN1_EMO0DATA0_type *) 0xf0019470u)	/* Message Object 35 Data Register Low */
#define CAN_MODATAL36	(*( CAN1_EMO0DATA0_type *) 0xf0019490u)	/* Message Object 36 Data Register Low */
#define CAN_MODATAL37	(*( CAN1_EMO0DATA0_type *) 0xf00194b0u)	/* Message Object 37 Data Register Low */
#define CAN_MODATAL38	(*( CAN1_EMO0DATA0_type *) 0xf00194d0u)	/* Message Object 38 Data Register Low */
#define CAN_MODATAL39	(*( CAN1_EMO0DATA0_type *) 0xf00194f0u)	/* Message Object 39 Data Register Low */
#define CAN_MODATAL4	(*( CAN1_EMO0DATA0_type *) 0xf0019090u)	/* Message Object 4 Data Register Low */
#define CAN_MODATAL40	(*( CAN1_EMO0DATA0_type *) 0xf0019510u)	/* Message Object 40 Data Register Low */
#define CAN_MODATAL41	(*( CAN1_EMO0DATA0_type *) 0xf0019530u)	/* Message Object 41 Data Register Low */
#define CAN_MODATAL42	(*( CAN1_EMO0DATA0_type *) 0xf0019550u)	/* Message Object 42 Data Register Low */
#define CAN_MODATAL43	(*( CAN1_EMO0DATA0_type *) 0xf0019570u)	/* Message Object 43 Data Register Low */
#define CAN_MODATAL44	(*( CAN1_EMO0DATA0_type *) 0xf0019590u)	/* Message Object 44 Data Register Low */
#define CAN_MODATAL45	(*( CAN1_EMO0DATA0_type *) 0xf00195b0u)	/* Message Object 45 Data Register Low */
#define CAN_MODATAL46	(*( CAN1_EMO0DATA0_type *) 0xf00195d0u)	/* Message Object 46 Data Register Low */
#define CAN_MODATAL47	(*( CAN1_EMO0DATA0_type *) 0xf00195f0u)	/* Message Object 47 Data Register Low */
#define CAN_MODATAL48	(*( CAN1_EMO0DATA0_type *) 0xf0019610u)	/* Message Object 48 Data Register Low */
#define CAN_MODATAL49	(*( CAN1_EMO0DATA0_type *) 0xf0019630u)	/* Message Object 49 Data Register Low */
#define CAN_MODATAL5	(*( CAN1_EMO0DATA0_type *) 0xf00190b0u)	/* Message Object 5 Data Register Low */
#define CAN_MODATAL50	(*( CAN1_EMO0DATA0_type *) 0xf0019650u)	/* Message Object 50 Data Register Low */
#define CAN_MODATAL51	(*( CAN1_EMO0DATA0_type *) 0xf0019670u)	/* Message Object 51 Data Register Low */
#define CAN_MODATAL52	(*( CAN1_EMO0DATA0_type *) 0xf0019690u)	/* Message Object 52 Data Register Low */
#define CAN_MODATAL53	(*( CAN1_EMO0DATA0_type *) 0xf00196b0u)	/* Message Object 53 Data Register Low */
#define CAN_MODATAL54	(*( CAN1_EMO0DATA0_type *) 0xf00196d0u)	/* Message Object 54 Data Register Low */
#define CAN_MODATAL55	(*( CAN1_EMO0DATA0_type *) 0xf00196f0u)	/* Message Object 55 Data Register Low */
#define CAN_MODATAL56	(*( CAN1_EMO0DATA0_type *) 0xf0019710u)	/* Message Object 56 Data Register Low */
#define CAN_MODATAL57	(*( CAN1_EMO0DATA0_type *) 0xf0019730u)	/* Message Object 57 Data Register Low */
#define CAN_MODATAL58	(*( CAN1_EMO0DATA0_type *) 0xf0019750u)	/* Message Object 58 Data Register Low */
#define CAN_MODATAL59	(*( CAN1_EMO0DATA0_type *) 0xf0019770u)	/* Message Object 59 Data Register Low */
#define CAN_MODATAL6	(*( CAN1_EMO0DATA0_type *) 0xf00190d0u)	/* Message Object 6 Data Register Low */
#define CAN_MODATAL60	(*( CAN1_EMO0DATA0_type *) 0xf0019790u)	/* Message Object 60 Data Register Low */
#define CAN_MODATAL61	(*( CAN1_EMO0DATA0_type *) 0xf00197b0u)	/* Message Object 61 Data Register Low */
#define CAN_MODATAL62	(*( CAN1_EMO0DATA0_type *) 0xf00197d0u)	/* Message Object 62 Data Register Low */
#define CAN_MODATAL63	(*( CAN1_EMO0DATA0_type *) 0xf00197f0u)	/* Message Object 63 Data Register Low */
#define CAN_MODATAL64	(*( CAN1_EMO0DATA0_type *) 0xf0019810u)	/* Message Object 64 Data Register Low */
#define CAN_MODATAL65	(*( CAN1_EMO0DATA0_type *) 0xf0019830u)	/* Message Object 65 Data Register Low */
#define CAN_MODATAL66	(*( CAN1_EMO0DATA0_type *) 0xf0019850u)	/* Message Object 66 Data Register Low */
#define CAN_MODATAL67	(*( CAN1_EMO0DATA0_type *) 0xf0019870u)	/* Message Object 67 Data Register Low */
#define CAN_MODATAL68	(*( CAN1_EMO0DATA0_type *) 0xf0019890u)	/* Message Object 68 Data Register Low */
#define CAN_MODATAL69	(*( CAN1_EMO0DATA0_type *) 0xf00198b0u)	/* Message Object 69 Data Register Low */
#define CAN_MODATAL7	(*( CAN1_EMO0DATA0_type *) 0xf00190f0u)	/* Message Object 7 Data Register Low */
#define CAN_MODATAL70	(*( CAN1_EMO0DATA0_type *) 0xf00198d0u)	/* Message Object 70 Data Register Low */
#define CAN_MODATAL71	(*( CAN1_EMO0DATA0_type *) 0xf00198f0u)	/* Message Object 71 Data Register Low */
#define CAN_MODATAL72	(*( CAN1_EMO0DATA0_type *) 0xf0019910u)	/* Message Object 72 Data Register Low */
#define CAN_MODATAL73	(*( CAN1_EMO0DATA0_type *) 0xf0019930u)	/* Message Object 73 Data Register Low */
#define CAN_MODATAL74	(*( CAN1_EMO0DATA0_type *) 0xf0019950u)	/* Message Object 74 Data Register Low */
#define CAN_MODATAL75	(*( CAN1_EMO0DATA0_type *) 0xf0019970u)	/* Message Object 75 Data Register Low */
#define CAN_MODATAL76	(*( CAN1_EMO0DATA0_type *) 0xf0019990u)	/* Message Object 76 Data Register Low */
#define CAN_MODATAL77	(*( CAN1_EMO0DATA0_type *) 0xf00199b0u)	/* Message Object 77 Data Register Low */
#define CAN_MODATAL78	(*( CAN1_EMO0DATA0_type *) 0xf00199d0u)	/* Message Object 78 Data Register Low */
#define CAN_MODATAL79	(*( CAN1_EMO0DATA0_type *) 0xf00199f0u)	/* Message Object 79 Data Register Low */
#define CAN_MODATAL8	(*( CAN1_EMO0DATA0_type *) 0xf0019110u)	/* Message Object 8 Data Register Low */
#define CAN_MODATAL80	(*( CAN1_EMO0DATA0_type *) 0xf0019a10u)	/* Message Object 80 Data Register Low */
#define CAN_MODATAL81	(*( CAN1_EMO0DATA0_type *) 0xf0019a30u)	/* Message Object 81 Data Register Low */
#define CAN_MODATAL82	(*( CAN1_EMO0DATA0_type *) 0xf0019a50u)	/* Message Object 82 Data Register Low */
#define CAN_MODATAL83	(*( CAN1_EMO0DATA0_type *) 0xf0019a70u)	/* Message Object 83 Data Register Low */
#define CAN_MODATAL84	(*( CAN1_EMO0DATA0_type *) 0xf0019a90u)	/* Message Object 84 Data Register Low */
#define CAN_MODATAL85	(*( CAN1_EMO0DATA0_type *) 0xf0019ab0u)	/* Message Object 85 Data Register Low */
#define CAN_MODATAL86	(*( CAN1_EMO0DATA0_type *) 0xf0019ad0u)	/* Message Object 86 Data Register Low */
#define CAN_MODATAL87	(*( CAN1_EMO0DATA0_type *) 0xf0019af0u)	/* Message Object 87 Data Register Low */
#define CAN_MODATAL88	(*( CAN1_EMO0DATA0_type *) 0xf0019b10u)	/* Message Object 88 Data Register Low */
#define CAN_MODATAL89	(*( CAN1_EMO0DATA0_type *) 0xf0019b30u)	/* Message Object 89 Data Register Low */
#define CAN_MODATAL9	(*( CAN1_EMO0DATA0_type *) 0xf0019130u)	/* Message Object 9 Data Register Low */
#define CAN_MODATAL90	(*( CAN1_EMO0DATA0_type *) 0xf0019b50u)	/* Message Object 90 Data Register Low */
#define CAN_MODATAL91	(*( CAN1_EMO0DATA0_type *) 0xf0019b70u)	/* Message Object 91 Data Register Low */
#define CAN_MODATAL92	(*( CAN1_EMO0DATA0_type *) 0xf0019b90u)	/* Message Object 92 Data Register Low */
#define CAN_MODATAL93	(*( CAN1_EMO0DATA0_type *) 0xf0019bb0u)	/* Message Object 93 Data Register Low */
#define CAN_MODATAL94	(*( CAN1_EMO0DATA0_type *) 0xf0019bd0u)	/* Message Object 94 Data Register Low */
#define CAN_MODATAL95	(*( CAN1_EMO0DATA0_type *) 0xf0019bf0u)	/* Message Object 95 Data Register Low */
#define CAN_MODATAL96	(*( CAN1_EMO0DATA0_type *) 0xf0019c10u)	/* Message Object 96 Data Register Low */
#define CAN_MODATAL97	(*( CAN1_EMO0DATA0_type *) 0xf0019c30u)	/* Message Object 97 Data Register Low */
#define CAN_MODATAL98	(*( CAN1_EMO0DATA0_type *) 0xf0019c50u)	/* Message Object 98 Data Register Low */
#define CAN_MODATAL99	(*( CAN1_EMO0DATA0_type *) 0xf0019c70u)	/* Message Object 99 Data Register Low */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int                : 4;
		unsigned int DM             : 2;	/* Divider Mode */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN1_FDR_type;
#define CAN1_FDR	(*( CAN1_FDR_type *) 0xf002800cu)	/* CAN Fractional Divider Register */
#define CAN_FDR	(*( CAN1_FDR_type *) 0xf001800cu)	/* CAN Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FBRP           : 6;	/* Fast Baud Rate Prescaler */
		unsigned int FSJW           : 2;	/* Fast (Re) Synchronization Jump Width */
		unsigned int FTSEG1         : 4;	/* Fast Time Segment Before Sample Point */
		unsigned int FTSEG2         : 3;	/* Fast Time Segment After Sample Point */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} CAN1_FNBTR0_type;
#define CAN1_FNBTR0	(*( CAN1_FNBTR0_type *) 0xf0028238u)	/* Fast Node 0 Bit Timing Register */
#define CAN1_FNBTR1	(*( CAN1_FNBTR0_type *) 0xf0028338u)	/* Fast Node 1 Bit Timing Register */
#define CAN1_FNBTR2	(*( CAN1_FNBTR0_type *) 0xf0028438u)	/* Fast Node 2 Bit Timing Register */
#define CAN_FNBTR0	(*( CAN1_FNBTR0_type *) 0xf0018238u)	/* Fast Node 0 Bit Timing Register */
#define CAN_FNBTR1	(*( CAN1_FNBTR0_type *) 0xf0018338u)	/* Fast Node 1 Bit Timing Register */
#define CAN_FNBTR2	(*( CAN1_FNBTR0_type *) 0xf0018438u)	/* Fast Node 2 Bit Timing Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} CAN1_ID_type;
#define CAN1_ID	(*( CAN1_ID_type *) 0xf0028008u)	/* Module Identification Register */
#define CAN_ID	(*( CAN1_ID_type *) 0xf0018008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} CAN1_KRST0_type;
#define CAN1_KRST0	(*( CAN1_KRST0_type *) 0xf00280f4u)	/* Kernel Reset Register 0 */
#define CAN_KRST0	(*( CAN1_KRST0_type *) 0xf00180f4u)	/* Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} CAN1_KRST1_type;
#define CAN1_KRST1	(*( CAN1_KRST1_type *) 0xf00280f0u)	/* Kernel Reset Register 1 */
#define CAN_KRST1	(*( CAN1_KRST1_type *) 0xf00180f0u)	/* Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} CAN1_KRSTCLR_type;
#define CAN1_KRSTCLR	(*( CAN1_KRSTCLR_type *) 0xf00280ecu)	/* Kernel Reset Status Clear Register */
#define CAN_KRSTCLR	(*( CAN1_KRSTCLR_type *) 0xf00180ecu)	/* Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BEGIN          : 8;	/* List Begin */
		/* const */ unsigned int END            : 8;	/* List End */
		/* const */ unsigned int SIZE           : 8;	/* List Size */
		/* const */ unsigned int EMPTY          : 1;	/* List Empty Indication */
		/* const */ unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN1_LIST0_type;
#define CAN1_LIST0	(*( CAN1_LIST0_type *) 0xf0028100u)	/* List Register 0 */
#define CAN1_LIST1	(*( CAN1_LIST0_type *) 0xf0028104u)	/* List Register 1 */
#define CAN1_LIST10	(*( CAN1_LIST0_type *) 0xf0028128u)	/* List Register 10 */
#define CAN1_LIST11	(*( CAN1_LIST0_type *) 0xf002812cu)	/* List Register 11 */
#define CAN1_LIST12	(*( CAN1_LIST0_type *) 0xf0028130u)	/* List Register 12 */
#define CAN1_LIST13	(*( CAN1_LIST0_type *) 0xf0028134u)	/* List Register 13 */
#define CAN1_LIST14	(*( CAN1_LIST0_type *) 0xf0028138u)	/* List Register 14 */
#define CAN1_LIST15	(*( CAN1_LIST0_type *) 0xf002813cu)	/* List Register 15 */
#define CAN1_LIST2	(*( CAN1_LIST0_type *) 0xf0028108u)	/* List Register 2 */
#define CAN1_LIST3	(*( CAN1_LIST0_type *) 0xf002810cu)	/* List Register 3 */
#define CAN1_LIST4	(*( CAN1_LIST0_type *) 0xf0028110u)	/* List Register 4 */
#define CAN1_LIST5	(*( CAN1_LIST0_type *) 0xf0028114u)	/* List Register 5 */
#define CAN1_LIST6	(*( CAN1_LIST0_type *) 0xf0028118u)	/* List Register 6 */
#define CAN1_LIST7	(*( CAN1_LIST0_type *) 0xf002811cu)	/* List Register 7 */
#define CAN1_LIST8	(*( CAN1_LIST0_type *) 0xf0028120u)	/* List Register 8 */
#define CAN1_LIST9	(*( CAN1_LIST0_type *) 0xf0028124u)	/* List Register 9 */
#define CAN_LIST0	(*( CAN1_LIST0_type *) 0xf0018100u)	/* List Register 0 */
#define CAN_LIST1	(*( CAN1_LIST0_type *) 0xf0018104u)	/* List Register 1 */
#define CAN_LIST10	(*( CAN1_LIST0_type *) 0xf0018128u)	/* List Register 10 */
#define CAN_LIST11	(*( CAN1_LIST0_type *) 0xf001812cu)	/* List Register 11 */
#define CAN_LIST12	(*( CAN1_LIST0_type *) 0xf0018130u)	/* List Register 12 */
#define CAN_LIST13	(*( CAN1_LIST0_type *) 0xf0018134u)	/* List Register 13 */
#define CAN_LIST14	(*( CAN1_LIST0_type *) 0xf0018138u)	/* List Register 14 */
#define CAN_LIST15	(*( CAN1_LIST0_type *) 0xf001813cu)	/* List Register 15 */
#define CAN_LIST2	(*( CAN1_LIST0_type *) 0xf0018108u)	/* List Register 2 */
#define CAN_LIST3	(*( CAN1_LIST0_type *) 0xf001810cu)	/* List Register 3 */
#define CAN_LIST4	(*( CAN1_LIST0_type *) 0xf0018110u)	/* List Register 4 */
#define CAN_LIST5	(*( CAN1_LIST0_type *) 0xf0018114u)	/* List Register 5 */
#define CAN_LIST6	(*( CAN1_LIST0_type *) 0xf0018118u)	/* List Register 6 */
#define CAN_LIST7	(*( CAN1_LIST0_type *) 0xf001811cu)	/* List Register 7 */
#define CAN_LIST8	(*( CAN1_LIST0_type *) 0xf0018120u)	/* List Register 8 */
#define CAN_LIST9	(*( CAN1_LIST0_type *) 0xf0018124u)	/* List Register 9 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLKSEL         : 4;	/* Baud Rate Logic Clock Select */
		unsigned int                : 4;
		unsigned int DXCM           : 1;	/* Debug Over CAN Messages Enable */
		unsigned int                : 3;
		unsigned int MPSEL          : 4;	/* Message Pending Selector */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN1_MCR_type;
#define CAN1_MCR	(*( CAN1_MCR_type *) 0xf00281c8u)	/* Module Control Register */
#define CAN_MCR	(*( CAN1_MCR_type *) 0xf00181c8u)	/* Module Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TH             : 16;	/* Threshold */
		unsigned int INP            : 4;	/* Interrupt Node Pointer */
		unsigned int NODE           : 3;	/* Node */
		unsigned int                : 1;
		unsigned int ANYED          : 1;	/* Any Edge */
		unsigned int CAPEIE         : 1;	/* Capture Event Interrupt Enable */
		unsigned int                : 1;
		unsigned int DEPTH          : 3;	/* Digital Glitch Filter Depth */
		unsigned int SOF            : 1;	/* Start Of Frame */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} CAN1_MECR_type;
#define CAN1_MECR	(*( CAN1_MECR_type *) 0xf00281d0u)	/* Measure Control Register */
#define CAN_MECR	(*( CAN1_MECR_type *) 0xf00181d0u)	/* Measure Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CAPT           : 16;	/* Captured Timer */
		/* const */ unsigned int CAPRED         : 1;	/* Captured Rising Edge */
		unsigned int CAPE           : 1;	/* Capture Event */
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} CAN1_MESTAT_type;
#define CAN1_MESTAT	(*( CAN1_MESTAT_type *) 0xf00281d4u)	/* Measure Status Register */
#define CAN_MESTAT	(*( CAN1_MESTAT_type *) 0xf00181d4u)	/* Measure Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IT             : 16;	/* Interrupt Trigger */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN1_MITR_type;
#define CAN1_MITR	(*( CAN1_MITR_type *) 0xf00281ccu)	/* Module Interrupt Trigger Register */
#define CAN_MITR	(*( CAN1_MITR_type *) 0xf00181ccu)	/* Module Interrupt Trigger Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AM             : 29;	/* Acceptance Mask for Message Identifier */
		unsigned int MIDE           : 1;	/* Acceptance Mask Bit for Message IDE Bit */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} CAN1_MOAMR0_type;
#define CAN1_MOAMR0	(*( CAN1_MOAMR0_type *) 0xf002900cu)	/* Message Object 0 Acceptance Mask Register */
#define CAN1_MOAMR1	(*( CAN1_MOAMR0_type *) 0xf002902cu)	/* Message Object 1 Acceptance Mask Register */
#define CAN1_MOAMR10	(*( CAN1_MOAMR0_type *) 0xf002914cu)	/* Message Object 10 Acceptance Mask Register */
#define CAN1_MOAMR100	(*( CAN1_MOAMR0_type *) 0xf0029c8cu)	/* Message Object 100 Acceptance Mask Register */
#define CAN1_MOAMR101	(*( CAN1_MOAMR0_type *) 0xf0029cacu)	/* Message Object 101 Acceptance Mask Register */
#define CAN1_MOAMR102	(*( CAN1_MOAMR0_type *) 0xf0029cccu)	/* Message Object 102 Acceptance Mask Register */
#define CAN1_MOAMR103	(*( CAN1_MOAMR0_type *) 0xf0029cecu)	/* Message Object 103 Acceptance Mask Register */
#define CAN1_MOAMR104	(*( CAN1_MOAMR0_type *) 0xf0029d0cu)	/* Message Object 104 Acceptance Mask Register */
#define CAN1_MOAMR105	(*( CAN1_MOAMR0_type *) 0xf0029d2cu)	/* Message Object 105 Acceptance Mask Register */
#define CAN1_MOAMR106	(*( CAN1_MOAMR0_type *) 0xf0029d4cu)	/* Message Object 106 Acceptance Mask Register */
#define CAN1_MOAMR107	(*( CAN1_MOAMR0_type *) 0xf0029d6cu)	/* Message Object 107 Acceptance Mask Register */
#define CAN1_MOAMR108	(*( CAN1_MOAMR0_type *) 0xf0029d8cu)	/* Message Object 108 Acceptance Mask Register */
#define CAN1_MOAMR109	(*( CAN1_MOAMR0_type *) 0xf0029dacu)	/* Message Object 109 Acceptance Mask Register */
#define CAN1_MOAMR11	(*( CAN1_MOAMR0_type *) 0xf002916cu)	/* Message Object 11 Acceptance Mask Register */
#define CAN1_MOAMR110	(*( CAN1_MOAMR0_type *) 0xf0029dccu)	/* Message Object 110 Acceptance Mask Register */
#define CAN1_MOAMR111	(*( CAN1_MOAMR0_type *) 0xf0029decu)	/* Message Object 111 Acceptance Mask Register */
#define CAN1_MOAMR112	(*( CAN1_MOAMR0_type *) 0xf0029e0cu)	/* Message Object 112 Acceptance Mask Register */
#define CAN1_MOAMR113	(*( CAN1_MOAMR0_type *) 0xf0029e2cu)	/* Message Object 113 Acceptance Mask Register */
#define CAN1_MOAMR114	(*( CAN1_MOAMR0_type *) 0xf0029e4cu)	/* Message Object 114 Acceptance Mask Register */
#define CAN1_MOAMR115	(*( CAN1_MOAMR0_type *) 0xf0029e6cu)	/* Message Object 115 Acceptance Mask Register */
#define CAN1_MOAMR116	(*( CAN1_MOAMR0_type *) 0xf0029e8cu)	/* Message Object 116 Acceptance Mask Register */
#define CAN1_MOAMR117	(*( CAN1_MOAMR0_type *) 0xf0029eacu)	/* Message Object 117 Acceptance Mask Register */
#define CAN1_MOAMR118	(*( CAN1_MOAMR0_type *) 0xf0029eccu)	/* Message Object 118 Acceptance Mask Register */
#define CAN1_MOAMR119	(*( CAN1_MOAMR0_type *) 0xf0029eecu)	/* Message Object 119 Acceptance Mask Register */
#define CAN1_MOAMR12	(*( CAN1_MOAMR0_type *) 0xf002918cu)	/* Message Object 12 Acceptance Mask Register */
#define CAN1_MOAMR120	(*( CAN1_MOAMR0_type *) 0xf0029f0cu)	/* Message Object 120 Acceptance Mask Register */
#define CAN1_MOAMR121	(*( CAN1_MOAMR0_type *) 0xf0029f2cu)	/* Message Object 121 Acceptance Mask Register */
#define CAN1_MOAMR122	(*( CAN1_MOAMR0_type *) 0xf0029f4cu)	/* Message Object 122 Acceptance Mask Register */
#define CAN1_MOAMR123	(*( CAN1_MOAMR0_type *) 0xf0029f6cu)	/* Message Object 123 Acceptance Mask Register */
#define CAN1_MOAMR124	(*( CAN1_MOAMR0_type *) 0xf0029f8cu)	/* Message Object 124 Acceptance Mask Register */
#define CAN1_MOAMR125	(*( CAN1_MOAMR0_type *) 0xf0029facu)	/* Message Object 125 Acceptance Mask Register */
#define CAN1_MOAMR126	(*( CAN1_MOAMR0_type *) 0xf0029fccu)	/* Message Object 126 Acceptance Mask Register */
#define CAN1_MOAMR127	(*( CAN1_MOAMR0_type *) 0xf0029fecu)	/* Message Object 127 Acceptance Mask Register */
#define CAN1_MOAMR13	(*( CAN1_MOAMR0_type *) 0xf00291acu)	/* Message Object 13 Acceptance Mask Register */
#define CAN1_MOAMR14	(*( CAN1_MOAMR0_type *) 0xf00291ccu)	/* Message Object 14 Acceptance Mask Register */
#define CAN1_MOAMR15	(*( CAN1_MOAMR0_type *) 0xf00291ecu)	/* Message Object 15 Acceptance Mask Register */
#define CAN1_MOAMR16	(*( CAN1_MOAMR0_type *) 0xf002920cu)	/* Message Object 16 Acceptance Mask Register */
#define CAN1_MOAMR17	(*( CAN1_MOAMR0_type *) 0xf002922cu)	/* Message Object 17 Acceptance Mask Register */
#define CAN1_MOAMR18	(*( CAN1_MOAMR0_type *) 0xf002924cu)	/* Message Object 18 Acceptance Mask Register */
#define CAN1_MOAMR19	(*( CAN1_MOAMR0_type *) 0xf002926cu)	/* Message Object 19 Acceptance Mask Register */
#define CAN1_MOAMR2	(*( CAN1_MOAMR0_type *) 0xf002904cu)	/* Message Object 2 Acceptance Mask Register */
#define CAN1_MOAMR20	(*( CAN1_MOAMR0_type *) 0xf002928cu)	/* Message Object 20 Acceptance Mask Register */
#define CAN1_MOAMR21	(*( CAN1_MOAMR0_type *) 0xf00292acu)	/* Message Object 21 Acceptance Mask Register */
#define CAN1_MOAMR22	(*( CAN1_MOAMR0_type *) 0xf00292ccu)	/* Message Object 22 Acceptance Mask Register */
#define CAN1_MOAMR23	(*( CAN1_MOAMR0_type *) 0xf00292ecu)	/* Message Object 23 Acceptance Mask Register */
#define CAN1_MOAMR24	(*( CAN1_MOAMR0_type *) 0xf002930cu)	/* Message Object 24 Acceptance Mask Register */
#define CAN1_MOAMR25	(*( CAN1_MOAMR0_type *) 0xf002932cu)	/* Message Object 25 Acceptance Mask Register */
#define CAN1_MOAMR26	(*( CAN1_MOAMR0_type *) 0xf002934cu)	/* Message Object 26 Acceptance Mask Register */
#define CAN1_MOAMR27	(*( CAN1_MOAMR0_type *) 0xf002936cu)	/* Message Object 27 Acceptance Mask Register */
#define CAN1_MOAMR28	(*( CAN1_MOAMR0_type *) 0xf002938cu)	/* Message Object 28 Acceptance Mask Register */
#define CAN1_MOAMR29	(*( CAN1_MOAMR0_type *) 0xf00293acu)	/* Message Object 29 Acceptance Mask Register */
#define CAN1_MOAMR3	(*( CAN1_MOAMR0_type *) 0xf002906cu)	/* Message Object 3 Acceptance Mask Register */
#define CAN1_MOAMR30	(*( CAN1_MOAMR0_type *) 0xf00293ccu)	/* Message Object 30 Acceptance Mask Register */
#define CAN1_MOAMR31	(*( CAN1_MOAMR0_type *) 0xf00293ecu)	/* Message Object 31 Acceptance Mask Register */
#define CAN1_MOAMR32	(*( CAN1_MOAMR0_type *) 0xf002940cu)	/* Message Object 32 Acceptance Mask Register */
#define CAN1_MOAMR33	(*( CAN1_MOAMR0_type *) 0xf002942cu)	/* Message Object 33 Acceptance Mask Register */
#define CAN1_MOAMR34	(*( CAN1_MOAMR0_type *) 0xf002944cu)	/* Message Object 34 Acceptance Mask Register */
#define CAN1_MOAMR35	(*( CAN1_MOAMR0_type *) 0xf002946cu)	/* Message Object 35 Acceptance Mask Register */
#define CAN1_MOAMR36	(*( CAN1_MOAMR0_type *) 0xf002948cu)	/* Message Object 36 Acceptance Mask Register */
#define CAN1_MOAMR37	(*( CAN1_MOAMR0_type *) 0xf00294acu)	/* Message Object 37 Acceptance Mask Register */
#define CAN1_MOAMR38	(*( CAN1_MOAMR0_type *) 0xf00294ccu)	/* Message Object 38 Acceptance Mask Register */
#define CAN1_MOAMR39	(*( CAN1_MOAMR0_type *) 0xf00294ecu)	/* Message Object 39 Acceptance Mask Register */
#define CAN1_MOAMR4	(*( CAN1_MOAMR0_type *) 0xf002908cu)	/* Message Object 4 Acceptance Mask Register */
#define CAN1_MOAMR40	(*( CAN1_MOAMR0_type *) 0xf002950cu)	/* Message Object 40 Acceptance Mask Register */
#define CAN1_MOAMR41	(*( CAN1_MOAMR0_type *) 0xf002952cu)	/* Message Object 41 Acceptance Mask Register */
#define CAN1_MOAMR42	(*( CAN1_MOAMR0_type *) 0xf002954cu)	/* Message Object 42 Acceptance Mask Register */
#define CAN1_MOAMR43	(*( CAN1_MOAMR0_type *) 0xf002956cu)	/* Message Object 43 Acceptance Mask Register */
#define CAN1_MOAMR44	(*( CAN1_MOAMR0_type *) 0xf002958cu)	/* Message Object 44 Acceptance Mask Register */
#define CAN1_MOAMR45	(*( CAN1_MOAMR0_type *) 0xf00295acu)	/* Message Object 45 Acceptance Mask Register */
#define CAN1_MOAMR46	(*( CAN1_MOAMR0_type *) 0xf00295ccu)	/* Message Object 46 Acceptance Mask Register */
#define CAN1_MOAMR47	(*( CAN1_MOAMR0_type *) 0xf00295ecu)	/* Message Object 47 Acceptance Mask Register */
#define CAN1_MOAMR48	(*( CAN1_MOAMR0_type *) 0xf002960cu)	/* Message Object 48 Acceptance Mask Register */
#define CAN1_MOAMR49	(*( CAN1_MOAMR0_type *) 0xf002962cu)	/* Message Object 49 Acceptance Mask Register */
#define CAN1_MOAMR5	(*( CAN1_MOAMR0_type *) 0xf00290acu)	/* Message Object 5 Acceptance Mask Register */
#define CAN1_MOAMR50	(*( CAN1_MOAMR0_type *) 0xf002964cu)	/* Message Object 50 Acceptance Mask Register */
#define CAN1_MOAMR51	(*( CAN1_MOAMR0_type *) 0xf002966cu)	/* Message Object 51 Acceptance Mask Register */
#define CAN1_MOAMR52	(*( CAN1_MOAMR0_type *) 0xf002968cu)	/* Message Object 52 Acceptance Mask Register */
#define CAN1_MOAMR53	(*( CAN1_MOAMR0_type *) 0xf00296acu)	/* Message Object 53 Acceptance Mask Register */
#define CAN1_MOAMR54	(*( CAN1_MOAMR0_type *) 0xf00296ccu)	/* Message Object 54 Acceptance Mask Register */
#define CAN1_MOAMR55	(*( CAN1_MOAMR0_type *) 0xf00296ecu)	/* Message Object 55 Acceptance Mask Register */
#define CAN1_MOAMR56	(*( CAN1_MOAMR0_type *) 0xf002970cu)	/* Message Object 56 Acceptance Mask Register */
#define CAN1_MOAMR57	(*( CAN1_MOAMR0_type *) 0xf002972cu)	/* Message Object 57 Acceptance Mask Register */
#define CAN1_MOAMR58	(*( CAN1_MOAMR0_type *) 0xf002974cu)	/* Message Object 58 Acceptance Mask Register */
#define CAN1_MOAMR59	(*( CAN1_MOAMR0_type *) 0xf002976cu)	/* Message Object 59 Acceptance Mask Register */
#define CAN1_MOAMR6	(*( CAN1_MOAMR0_type *) 0xf00290ccu)	/* Message Object 6 Acceptance Mask Register */
#define CAN1_MOAMR60	(*( CAN1_MOAMR0_type *) 0xf002978cu)	/* Message Object 60 Acceptance Mask Register */
#define CAN1_MOAMR61	(*( CAN1_MOAMR0_type *) 0xf00297acu)	/* Message Object 61 Acceptance Mask Register */
#define CAN1_MOAMR62	(*( CAN1_MOAMR0_type *) 0xf00297ccu)	/* Message Object 62 Acceptance Mask Register */
#define CAN1_MOAMR63	(*( CAN1_MOAMR0_type *) 0xf00297ecu)	/* Message Object 63 Acceptance Mask Register */
#define CAN1_MOAMR64	(*( CAN1_MOAMR0_type *) 0xf002980cu)	/* Message Object 64 Acceptance Mask Register */
#define CAN1_MOAMR65	(*( CAN1_MOAMR0_type *) 0xf002982cu)	/* Message Object 65 Acceptance Mask Register */
#define CAN1_MOAMR66	(*( CAN1_MOAMR0_type *) 0xf002984cu)	/* Message Object 66 Acceptance Mask Register */
#define CAN1_MOAMR67	(*( CAN1_MOAMR0_type *) 0xf002986cu)	/* Message Object 67 Acceptance Mask Register */
#define CAN1_MOAMR68	(*( CAN1_MOAMR0_type *) 0xf002988cu)	/* Message Object 68 Acceptance Mask Register */
#define CAN1_MOAMR69	(*( CAN1_MOAMR0_type *) 0xf00298acu)	/* Message Object 69 Acceptance Mask Register */
#define CAN1_MOAMR7	(*( CAN1_MOAMR0_type *) 0xf00290ecu)	/* Message Object 7 Acceptance Mask Register */
#define CAN1_MOAMR70	(*( CAN1_MOAMR0_type *) 0xf00298ccu)	/* Message Object 70 Acceptance Mask Register */
#define CAN1_MOAMR71	(*( CAN1_MOAMR0_type *) 0xf00298ecu)	/* Message Object 71 Acceptance Mask Register */
#define CAN1_MOAMR72	(*( CAN1_MOAMR0_type *) 0xf002990cu)	/* Message Object 72 Acceptance Mask Register */
#define CAN1_MOAMR73	(*( CAN1_MOAMR0_type *) 0xf002992cu)	/* Message Object 73 Acceptance Mask Register */
#define CAN1_MOAMR74	(*( CAN1_MOAMR0_type *) 0xf002994cu)	/* Message Object 74 Acceptance Mask Register */
#define CAN1_MOAMR75	(*( CAN1_MOAMR0_type *) 0xf002996cu)	/* Message Object 75 Acceptance Mask Register */
#define CAN1_MOAMR76	(*( CAN1_MOAMR0_type *) 0xf002998cu)	/* Message Object 76 Acceptance Mask Register */
#define CAN1_MOAMR77	(*( CAN1_MOAMR0_type *) 0xf00299acu)	/* Message Object 77 Acceptance Mask Register */
#define CAN1_MOAMR78	(*( CAN1_MOAMR0_type *) 0xf00299ccu)	/* Message Object 78 Acceptance Mask Register */
#define CAN1_MOAMR79	(*( CAN1_MOAMR0_type *) 0xf00299ecu)	/* Message Object 79 Acceptance Mask Register */
#define CAN1_MOAMR8	(*( CAN1_MOAMR0_type *) 0xf002910cu)	/* Message Object 8 Acceptance Mask Register */
#define CAN1_MOAMR80	(*( CAN1_MOAMR0_type *) 0xf0029a0cu)	/* Message Object 80 Acceptance Mask Register */
#define CAN1_MOAMR81	(*( CAN1_MOAMR0_type *) 0xf0029a2cu)	/* Message Object 81 Acceptance Mask Register */
#define CAN1_MOAMR82	(*( CAN1_MOAMR0_type *) 0xf0029a4cu)	/* Message Object 82 Acceptance Mask Register */
#define CAN1_MOAMR83	(*( CAN1_MOAMR0_type *) 0xf0029a6cu)	/* Message Object 83 Acceptance Mask Register */
#define CAN1_MOAMR84	(*( CAN1_MOAMR0_type *) 0xf0029a8cu)	/* Message Object 84 Acceptance Mask Register */
#define CAN1_MOAMR85	(*( CAN1_MOAMR0_type *) 0xf0029aacu)	/* Message Object 85 Acceptance Mask Register */
#define CAN1_MOAMR86	(*( CAN1_MOAMR0_type *) 0xf0029accu)	/* Message Object 86 Acceptance Mask Register */
#define CAN1_MOAMR87	(*( CAN1_MOAMR0_type *) 0xf0029aecu)	/* Message Object 87 Acceptance Mask Register */
#define CAN1_MOAMR88	(*( CAN1_MOAMR0_type *) 0xf0029b0cu)	/* Message Object 88 Acceptance Mask Register */
#define CAN1_MOAMR89	(*( CAN1_MOAMR0_type *) 0xf0029b2cu)	/* Message Object 89 Acceptance Mask Register */
#define CAN1_MOAMR9	(*( CAN1_MOAMR0_type *) 0xf002912cu)	/* Message Object 9 Acceptance Mask Register */
#define CAN1_MOAMR90	(*( CAN1_MOAMR0_type *) 0xf0029b4cu)	/* Message Object 90 Acceptance Mask Register */
#define CAN1_MOAMR91	(*( CAN1_MOAMR0_type *) 0xf0029b6cu)	/* Message Object 91 Acceptance Mask Register */
#define CAN1_MOAMR92	(*( CAN1_MOAMR0_type *) 0xf0029b8cu)	/* Message Object 92 Acceptance Mask Register */
#define CAN1_MOAMR93	(*( CAN1_MOAMR0_type *) 0xf0029bacu)	/* Message Object 93 Acceptance Mask Register */
#define CAN1_MOAMR94	(*( CAN1_MOAMR0_type *) 0xf0029bccu)	/* Message Object 94 Acceptance Mask Register */
#define CAN1_MOAMR95	(*( CAN1_MOAMR0_type *) 0xf0029becu)	/* Message Object 95 Acceptance Mask Register */
#define CAN1_MOAMR96	(*( CAN1_MOAMR0_type *) 0xf0029c0cu)	/* Message Object 96 Acceptance Mask Register */
#define CAN1_MOAMR97	(*( CAN1_MOAMR0_type *) 0xf0029c2cu)	/* Message Object 97 Acceptance Mask Register */
#define CAN1_MOAMR98	(*( CAN1_MOAMR0_type *) 0xf0029c4cu)	/* Message Object 98 Acceptance Mask Register */
#define CAN1_MOAMR99	(*( CAN1_MOAMR0_type *) 0xf0029c6cu)	/* Message Object 99 Acceptance Mask Register */
#define CAN_MOAMR0	(*( CAN1_MOAMR0_type *) 0xf001900cu)	/* Message Object 0 Acceptance Mask Register */
#define CAN_MOAMR1	(*( CAN1_MOAMR0_type *) 0xf001902cu)	/* Message Object 1 Acceptance Mask Register */
#define CAN_MOAMR10	(*( CAN1_MOAMR0_type *) 0xf001914cu)	/* Message Object 10 Acceptance Mask Register */
#define CAN_MOAMR100	(*( CAN1_MOAMR0_type *) 0xf0019c8cu)	/* Message Object 100 Acceptance Mask Register */
#define CAN_MOAMR101	(*( CAN1_MOAMR0_type *) 0xf0019cacu)	/* Message Object 101 Acceptance Mask Register */
#define CAN_MOAMR102	(*( CAN1_MOAMR0_type *) 0xf0019cccu)	/* Message Object 102 Acceptance Mask Register */
#define CAN_MOAMR103	(*( CAN1_MOAMR0_type *) 0xf0019cecu)	/* Message Object 103 Acceptance Mask Register */
#define CAN_MOAMR104	(*( CAN1_MOAMR0_type *) 0xf0019d0cu)	/* Message Object 104 Acceptance Mask Register */
#define CAN_MOAMR105	(*( CAN1_MOAMR0_type *) 0xf0019d2cu)	/* Message Object 105 Acceptance Mask Register */
#define CAN_MOAMR106	(*( CAN1_MOAMR0_type *) 0xf0019d4cu)	/* Message Object 106 Acceptance Mask Register */
#define CAN_MOAMR107	(*( CAN1_MOAMR0_type *) 0xf0019d6cu)	/* Message Object 107 Acceptance Mask Register */
#define CAN_MOAMR108	(*( CAN1_MOAMR0_type *) 0xf0019d8cu)	/* Message Object 108 Acceptance Mask Register */
#define CAN_MOAMR109	(*( CAN1_MOAMR0_type *) 0xf0019dacu)	/* Message Object 109 Acceptance Mask Register */
#define CAN_MOAMR11	(*( CAN1_MOAMR0_type *) 0xf001916cu)	/* Message Object 11 Acceptance Mask Register */
#define CAN_MOAMR110	(*( CAN1_MOAMR0_type *) 0xf0019dccu)	/* Message Object 110 Acceptance Mask Register */
#define CAN_MOAMR111	(*( CAN1_MOAMR0_type *) 0xf0019decu)	/* Message Object 111 Acceptance Mask Register */
#define CAN_MOAMR112	(*( CAN1_MOAMR0_type *) 0xf0019e0cu)	/* Message Object 112 Acceptance Mask Register */
#define CAN_MOAMR113	(*( CAN1_MOAMR0_type *) 0xf0019e2cu)	/* Message Object 113 Acceptance Mask Register */
#define CAN_MOAMR114	(*( CAN1_MOAMR0_type *) 0xf0019e4cu)	/* Message Object 114 Acceptance Mask Register */
#define CAN_MOAMR115	(*( CAN1_MOAMR0_type *) 0xf0019e6cu)	/* Message Object 115 Acceptance Mask Register */
#define CAN_MOAMR116	(*( CAN1_MOAMR0_type *) 0xf0019e8cu)	/* Message Object 116 Acceptance Mask Register */
#define CAN_MOAMR117	(*( CAN1_MOAMR0_type *) 0xf0019eacu)	/* Message Object 117 Acceptance Mask Register */
#define CAN_MOAMR118	(*( CAN1_MOAMR0_type *) 0xf0019eccu)	/* Message Object 118 Acceptance Mask Register */
#define CAN_MOAMR119	(*( CAN1_MOAMR0_type *) 0xf0019eecu)	/* Message Object 119 Acceptance Mask Register */
#define CAN_MOAMR12	(*( CAN1_MOAMR0_type *) 0xf001918cu)	/* Message Object 12 Acceptance Mask Register */
#define CAN_MOAMR120	(*( CAN1_MOAMR0_type *) 0xf0019f0cu)	/* Message Object 120 Acceptance Mask Register */
#define CAN_MOAMR121	(*( CAN1_MOAMR0_type *) 0xf0019f2cu)	/* Message Object 121 Acceptance Mask Register */
#define CAN_MOAMR122	(*( CAN1_MOAMR0_type *) 0xf0019f4cu)	/* Message Object 122 Acceptance Mask Register */
#define CAN_MOAMR123	(*( CAN1_MOAMR0_type *) 0xf0019f6cu)	/* Message Object 123 Acceptance Mask Register */
#define CAN_MOAMR124	(*( CAN1_MOAMR0_type *) 0xf0019f8cu)	/* Message Object 124 Acceptance Mask Register */
#define CAN_MOAMR125	(*( CAN1_MOAMR0_type *) 0xf0019facu)	/* Message Object 125 Acceptance Mask Register */
#define CAN_MOAMR126	(*( CAN1_MOAMR0_type *) 0xf0019fccu)	/* Message Object 126 Acceptance Mask Register */
#define CAN_MOAMR127	(*( CAN1_MOAMR0_type *) 0xf0019fecu)	/* Message Object 127 Acceptance Mask Register */
#define CAN_MOAMR13	(*( CAN1_MOAMR0_type *) 0xf00191acu)	/* Message Object 13 Acceptance Mask Register */
#define CAN_MOAMR14	(*( CAN1_MOAMR0_type *) 0xf00191ccu)	/* Message Object 14 Acceptance Mask Register */
#define CAN_MOAMR15	(*( CAN1_MOAMR0_type *) 0xf00191ecu)	/* Message Object 15 Acceptance Mask Register */
#define CAN_MOAMR16	(*( CAN1_MOAMR0_type *) 0xf001920cu)	/* Message Object 16 Acceptance Mask Register */
#define CAN_MOAMR17	(*( CAN1_MOAMR0_type *) 0xf001922cu)	/* Message Object 17 Acceptance Mask Register */
#define CAN_MOAMR18	(*( CAN1_MOAMR0_type *) 0xf001924cu)	/* Message Object 18 Acceptance Mask Register */
#define CAN_MOAMR19	(*( CAN1_MOAMR0_type *) 0xf001926cu)	/* Message Object 19 Acceptance Mask Register */
#define CAN_MOAMR2	(*( CAN1_MOAMR0_type *) 0xf001904cu)	/* Message Object 2 Acceptance Mask Register */
#define CAN_MOAMR20	(*( CAN1_MOAMR0_type *) 0xf001928cu)	/* Message Object 20 Acceptance Mask Register */
#define CAN_MOAMR21	(*( CAN1_MOAMR0_type *) 0xf00192acu)	/* Message Object 21 Acceptance Mask Register */
#define CAN_MOAMR22	(*( CAN1_MOAMR0_type *) 0xf00192ccu)	/* Message Object 22 Acceptance Mask Register */
#define CAN_MOAMR23	(*( CAN1_MOAMR0_type *) 0xf00192ecu)	/* Message Object 23 Acceptance Mask Register */
#define CAN_MOAMR24	(*( CAN1_MOAMR0_type *) 0xf001930cu)	/* Message Object 24 Acceptance Mask Register */
#define CAN_MOAMR25	(*( CAN1_MOAMR0_type *) 0xf001932cu)	/* Message Object 25 Acceptance Mask Register */
#define CAN_MOAMR26	(*( CAN1_MOAMR0_type *) 0xf001934cu)	/* Message Object 26 Acceptance Mask Register */
#define CAN_MOAMR27	(*( CAN1_MOAMR0_type *) 0xf001936cu)	/* Message Object 27 Acceptance Mask Register */
#define CAN_MOAMR28	(*( CAN1_MOAMR0_type *) 0xf001938cu)	/* Message Object 28 Acceptance Mask Register */
#define CAN_MOAMR29	(*( CAN1_MOAMR0_type *) 0xf00193acu)	/* Message Object 29 Acceptance Mask Register */
#define CAN_MOAMR3	(*( CAN1_MOAMR0_type *) 0xf001906cu)	/* Message Object 3 Acceptance Mask Register */
#define CAN_MOAMR30	(*( CAN1_MOAMR0_type *) 0xf00193ccu)	/* Message Object 30 Acceptance Mask Register */
#define CAN_MOAMR31	(*( CAN1_MOAMR0_type *) 0xf00193ecu)	/* Message Object 31 Acceptance Mask Register */
#define CAN_MOAMR32	(*( CAN1_MOAMR0_type *) 0xf001940cu)	/* Message Object 32 Acceptance Mask Register */
#define CAN_MOAMR33	(*( CAN1_MOAMR0_type *) 0xf001942cu)	/* Message Object 33 Acceptance Mask Register */
#define CAN_MOAMR34	(*( CAN1_MOAMR0_type *) 0xf001944cu)	/* Message Object 34 Acceptance Mask Register */
#define CAN_MOAMR35	(*( CAN1_MOAMR0_type *) 0xf001946cu)	/* Message Object 35 Acceptance Mask Register */
#define CAN_MOAMR36	(*( CAN1_MOAMR0_type *) 0xf001948cu)	/* Message Object 36 Acceptance Mask Register */
#define CAN_MOAMR37	(*( CAN1_MOAMR0_type *) 0xf00194acu)	/* Message Object 37 Acceptance Mask Register */
#define CAN_MOAMR38	(*( CAN1_MOAMR0_type *) 0xf00194ccu)	/* Message Object 38 Acceptance Mask Register */
#define CAN_MOAMR39	(*( CAN1_MOAMR0_type *) 0xf00194ecu)	/* Message Object 39 Acceptance Mask Register */
#define CAN_MOAMR4	(*( CAN1_MOAMR0_type *) 0xf001908cu)	/* Message Object 4 Acceptance Mask Register */
#define CAN_MOAMR40	(*( CAN1_MOAMR0_type *) 0xf001950cu)	/* Message Object 40 Acceptance Mask Register */
#define CAN_MOAMR41	(*( CAN1_MOAMR0_type *) 0xf001952cu)	/* Message Object 41 Acceptance Mask Register */
#define CAN_MOAMR42	(*( CAN1_MOAMR0_type *) 0xf001954cu)	/* Message Object 42 Acceptance Mask Register */
#define CAN_MOAMR43	(*( CAN1_MOAMR0_type *) 0xf001956cu)	/* Message Object 43 Acceptance Mask Register */
#define CAN_MOAMR44	(*( CAN1_MOAMR0_type *) 0xf001958cu)	/* Message Object 44 Acceptance Mask Register */
#define CAN_MOAMR45	(*( CAN1_MOAMR0_type *) 0xf00195acu)	/* Message Object 45 Acceptance Mask Register */
#define CAN_MOAMR46	(*( CAN1_MOAMR0_type *) 0xf00195ccu)	/* Message Object 46 Acceptance Mask Register */
#define CAN_MOAMR47	(*( CAN1_MOAMR0_type *) 0xf00195ecu)	/* Message Object 47 Acceptance Mask Register */
#define CAN_MOAMR48	(*( CAN1_MOAMR0_type *) 0xf001960cu)	/* Message Object 48 Acceptance Mask Register */
#define CAN_MOAMR49	(*( CAN1_MOAMR0_type *) 0xf001962cu)	/* Message Object 49 Acceptance Mask Register */
#define CAN_MOAMR5	(*( CAN1_MOAMR0_type *) 0xf00190acu)	/* Message Object 5 Acceptance Mask Register */
#define CAN_MOAMR50	(*( CAN1_MOAMR0_type *) 0xf001964cu)	/* Message Object 50 Acceptance Mask Register */
#define CAN_MOAMR51	(*( CAN1_MOAMR0_type *) 0xf001966cu)	/* Message Object 51 Acceptance Mask Register */
#define CAN_MOAMR52	(*( CAN1_MOAMR0_type *) 0xf001968cu)	/* Message Object 52 Acceptance Mask Register */
#define CAN_MOAMR53	(*( CAN1_MOAMR0_type *) 0xf00196acu)	/* Message Object 53 Acceptance Mask Register */
#define CAN_MOAMR54	(*( CAN1_MOAMR0_type *) 0xf00196ccu)	/* Message Object 54 Acceptance Mask Register */
#define CAN_MOAMR55	(*( CAN1_MOAMR0_type *) 0xf00196ecu)	/* Message Object 55 Acceptance Mask Register */
#define CAN_MOAMR56	(*( CAN1_MOAMR0_type *) 0xf001970cu)	/* Message Object 56 Acceptance Mask Register */
#define CAN_MOAMR57	(*( CAN1_MOAMR0_type *) 0xf001972cu)	/* Message Object 57 Acceptance Mask Register */
#define CAN_MOAMR58	(*( CAN1_MOAMR0_type *) 0xf001974cu)	/* Message Object 58 Acceptance Mask Register */
#define CAN_MOAMR59	(*( CAN1_MOAMR0_type *) 0xf001976cu)	/* Message Object 59 Acceptance Mask Register */
#define CAN_MOAMR6	(*( CAN1_MOAMR0_type *) 0xf00190ccu)	/* Message Object 6 Acceptance Mask Register */
#define CAN_MOAMR60	(*( CAN1_MOAMR0_type *) 0xf001978cu)	/* Message Object 60 Acceptance Mask Register */
#define CAN_MOAMR61	(*( CAN1_MOAMR0_type *) 0xf00197acu)	/* Message Object 61 Acceptance Mask Register */
#define CAN_MOAMR62	(*( CAN1_MOAMR0_type *) 0xf00197ccu)	/* Message Object 62 Acceptance Mask Register */
#define CAN_MOAMR63	(*( CAN1_MOAMR0_type *) 0xf00197ecu)	/* Message Object 63 Acceptance Mask Register */
#define CAN_MOAMR64	(*( CAN1_MOAMR0_type *) 0xf001980cu)	/* Message Object 64 Acceptance Mask Register */
#define CAN_MOAMR65	(*( CAN1_MOAMR0_type *) 0xf001982cu)	/* Message Object 65 Acceptance Mask Register */
#define CAN_MOAMR66	(*( CAN1_MOAMR0_type *) 0xf001984cu)	/* Message Object 66 Acceptance Mask Register */
#define CAN_MOAMR67	(*( CAN1_MOAMR0_type *) 0xf001986cu)	/* Message Object 67 Acceptance Mask Register */
#define CAN_MOAMR68	(*( CAN1_MOAMR0_type *) 0xf001988cu)	/* Message Object 68 Acceptance Mask Register */
#define CAN_MOAMR69	(*( CAN1_MOAMR0_type *) 0xf00198acu)	/* Message Object 69 Acceptance Mask Register */
#define CAN_MOAMR7	(*( CAN1_MOAMR0_type *) 0xf00190ecu)	/* Message Object 7 Acceptance Mask Register */
#define CAN_MOAMR70	(*( CAN1_MOAMR0_type *) 0xf00198ccu)	/* Message Object 70 Acceptance Mask Register */
#define CAN_MOAMR71	(*( CAN1_MOAMR0_type *) 0xf00198ecu)	/* Message Object 71 Acceptance Mask Register */
#define CAN_MOAMR72	(*( CAN1_MOAMR0_type *) 0xf001990cu)	/* Message Object 72 Acceptance Mask Register */
#define CAN_MOAMR73	(*( CAN1_MOAMR0_type *) 0xf001992cu)	/* Message Object 73 Acceptance Mask Register */
#define CAN_MOAMR74	(*( CAN1_MOAMR0_type *) 0xf001994cu)	/* Message Object 74 Acceptance Mask Register */
#define CAN_MOAMR75	(*( CAN1_MOAMR0_type *) 0xf001996cu)	/* Message Object 75 Acceptance Mask Register */
#define CAN_MOAMR76	(*( CAN1_MOAMR0_type *) 0xf001998cu)	/* Message Object 76 Acceptance Mask Register */
#define CAN_MOAMR77	(*( CAN1_MOAMR0_type *) 0xf00199acu)	/* Message Object 77 Acceptance Mask Register */
#define CAN_MOAMR78	(*( CAN1_MOAMR0_type *) 0xf00199ccu)	/* Message Object 78 Acceptance Mask Register */
#define CAN_MOAMR79	(*( CAN1_MOAMR0_type *) 0xf00199ecu)	/* Message Object 79 Acceptance Mask Register */
#define CAN_MOAMR8	(*( CAN1_MOAMR0_type *) 0xf001910cu)	/* Message Object 8 Acceptance Mask Register */
#define CAN_MOAMR80	(*( CAN1_MOAMR0_type *) 0xf0019a0cu)	/* Message Object 80 Acceptance Mask Register */
#define CAN_MOAMR81	(*( CAN1_MOAMR0_type *) 0xf0019a2cu)	/* Message Object 81 Acceptance Mask Register */
#define CAN_MOAMR82	(*( CAN1_MOAMR0_type *) 0xf0019a4cu)	/* Message Object 82 Acceptance Mask Register */
#define CAN_MOAMR83	(*( CAN1_MOAMR0_type *) 0xf0019a6cu)	/* Message Object 83 Acceptance Mask Register */
#define CAN_MOAMR84	(*( CAN1_MOAMR0_type *) 0xf0019a8cu)	/* Message Object 84 Acceptance Mask Register */
#define CAN_MOAMR85	(*( CAN1_MOAMR0_type *) 0xf0019aacu)	/* Message Object 85 Acceptance Mask Register */
#define CAN_MOAMR86	(*( CAN1_MOAMR0_type *) 0xf0019accu)	/* Message Object 86 Acceptance Mask Register */
#define CAN_MOAMR87	(*( CAN1_MOAMR0_type *) 0xf0019aecu)	/* Message Object 87 Acceptance Mask Register */
#define CAN_MOAMR88	(*( CAN1_MOAMR0_type *) 0xf0019b0cu)	/* Message Object 88 Acceptance Mask Register */
#define CAN_MOAMR89	(*( CAN1_MOAMR0_type *) 0xf0019b2cu)	/* Message Object 89 Acceptance Mask Register */
#define CAN_MOAMR9	(*( CAN1_MOAMR0_type *) 0xf001912cu)	/* Message Object 9 Acceptance Mask Register */
#define CAN_MOAMR90	(*( CAN1_MOAMR0_type *) 0xf0019b4cu)	/* Message Object 90 Acceptance Mask Register */
#define CAN_MOAMR91	(*( CAN1_MOAMR0_type *) 0xf0019b6cu)	/* Message Object 91 Acceptance Mask Register */
#define CAN_MOAMR92	(*( CAN1_MOAMR0_type *) 0xf0019b8cu)	/* Message Object 92 Acceptance Mask Register */
#define CAN_MOAMR93	(*( CAN1_MOAMR0_type *) 0xf0019bacu)	/* Message Object 93 Acceptance Mask Register */
#define CAN_MOAMR94	(*( CAN1_MOAMR0_type *) 0xf0019bccu)	/* Message Object 94 Acceptance Mask Register */
#define CAN_MOAMR95	(*( CAN1_MOAMR0_type *) 0xf0019becu)	/* Message Object 95 Acceptance Mask Register */
#define CAN_MOAMR96	(*( CAN1_MOAMR0_type *) 0xf0019c0cu)	/* Message Object 96 Acceptance Mask Register */
#define CAN_MOAMR97	(*( CAN1_MOAMR0_type *) 0xf0019c2cu)	/* Message Object 97 Acceptance Mask Register */
#define CAN_MOAMR98	(*( CAN1_MOAMR0_type *) 0xf0019c4cu)	/* Message Object 98 Acceptance Mask Register */
#define CAN_MOAMR99	(*( CAN1_MOAMR0_type *) 0xf0019c6cu)	/* Message Object 99 Acceptance Mask Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ID             : 29;	/* CAN Identifier of Message Object n */
		unsigned int IDE            : 1;	/* Identifier Extension Bit of Message Object n */
		unsigned int PRI            : 2;	/* Priority Class */
	} B;
	int I;
	unsigned int U;

} CAN1_MOAR0_type;
#define CAN1_MOAR0	(*( CAN1_MOAR0_type *) 0xf0029018u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR1	(*( CAN1_MOAR0_type *) 0xf0029038u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR10	(*( CAN1_MOAR0_type *) 0xf0029158u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR100	(*( CAN1_MOAR0_type *) 0xf0029c98u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR101	(*( CAN1_MOAR0_type *) 0xf0029cb8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR102	(*( CAN1_MOAR0_type *) 0xf0029cd8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR103	(*( CAN1_MOAR0_type *) 0xf0029cf8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR104	(*( CAN1_MOAR0_type *) 0xf0029d18u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR105	(*( CAN1_MOAR0_type *) 0xf0029d38u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR106	(*( CAN1_MOAR0_type *) 0xf0029d58u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR107	(*( CAN1_MOAR0_type *) 0xf0029d78u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR108	(*( CAN1_MOAR0_type *) 0xf0029d98u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR109	(*( CAN1_MOAR0_type *) 0xf0029db8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR11	(*( CAN1_MOAR0_type *) 0xf0029178u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR110	(*( CAN1_MOAR0_type *) 0xf0029dd8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR111	(*( CAN1_MOAR0_type *) 0xf0029df8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR112	(*( CAN1_MOAR0_type *) 0xf0029e18u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR113	(*( CAN1_MOAR0_type *) 0xf0029e38u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR114	(*( CAN1_MOAR0_type *) 0xf0029e58u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR115	(*( CAN1_MOAR0_type *) 0xf0029e78u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR116	(*( CAN1_MOAR0_type *) 0xf0029e98u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR117	(*( CAN1_MOAR0_type *) 0xf0029eb8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR118	(*( CAN1_MOAR0_type *) 0xf0029ed8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR119	(*( CAN1_MOAR0_type *) 0xf0029ef8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR12	(*( CAN1_MOAR0_type *) 0xf0029198u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR120	(*( CAN1_MOAR0_type *) 0xf0029f18u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR121	(*( CAN1_MOAR0_type *) 0xf0029f38u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR122	(*( CAN1_MOAR0_type *) 0xf0029f58u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR123	(*( CAN1_MOAR0_type *) 0xf0029f78u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR124	(*( CAN1_MOAR0_type *) 0xf0029f98u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR125	(*( CAN1_MOAR0_type *) 0xf0029fb8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR126	(*( CAN1_MOAR0_type *) 0xf0029fd8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR127	(*( CAN1_MOAR0_type *) 0xf0029ff8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR13	(*( CAN1_MOAR0_type *) 0xf00291b8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR14	(*( CAN1_MOAR0_type *) 0xf00291d8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR15	(*( CAN1_MOAR0_type *) 0xf00291f8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR16	(*( CAN1_MOAR0_type *) 0xf0029218u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR17	(*( CAN1_MOAR0_type *) 0xf0029238u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR18	(*( CAN1_MOAR0_type *) 0xf0029258u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR19	(*( CAN1_MOAR0_type *) 0xf0029278u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR2	(*( CAN1_MOAR0_type *) 0xf0029058u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR20	(*( CAN1_MOAR0_type *) 0xf0029298u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR21	(*( CAN1_MOAR0_type *) 0xf00292b8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR22	(*( CAN1_MOAR0_type *) 0xf00292d8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR23	(*( CAN1_MOAR0_type *) 0xf00292f8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR24	(*( CAN1_MOAR0_type *) 0xf0029318u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR25	(*( CAN1_MOAR0_type *) 0xf0029338u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR26	(*( CAN1_MOAR0_type *) 0xf0029358u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR27	(*( CAN1_MOAR0_type *) 0xf0029378u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR28	(*( CAN1_MOAR0_type *) 0xf0029398u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR29	(*( CAN1_MOAR0_type *) 0xf00293b8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR3	(*( CAN1_MOAR0_type *) 0xf0029078u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR30	(*( CAN1_MOAR0_type *) 0xf00293d8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR31	(*( CAN1_MOAR0_type *) 0xf00293f8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR32	(*( CAN1_MOAR0_type *) 0xf0029418u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR33	(*( CAN1_MOAR0_type *) 0xf0029438u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR34	(*( CAN1_MOAR0_type *) 0xf0029458u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR35	(*( CAN1_MOAR0_type *) 0xf0029478u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR36	(*( CAN1_MOAR0_type *) 0xf0029498u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR37	(*( CAN1_MOAR0_type *) 0xf00294b8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR38	(*( CAN1_MOAR0_type *) 0xf00294d8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR39	(*( CAN1_MOAR0_type *) 0xf00294f8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR4	(*( CAN1_MOAR0_type *) 0xf0029098u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR40	(*( CAN1_MOAR0_type *) 0xf0029518u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR41	(*( CAN1_MOAR0_type *) 0xf0029538u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR42	(*( CAN1_MOAR0_type *) 0xf0029558u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR43	(*( CAN1_MOAR0_type *) 0xf0029578u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR44	(*( CAN1_MOAR0_type *) 0xf0029598u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR45	(*( CAN1_MOAR0_type *) 0xf00295b8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR46	(*( CAN1_MOAR0_type *) 0xf00295d8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR47	(*( CAN1_MOAR0_type *) 0xf00295f8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR48	(*( CAN1_MOAR0_type *) 0xf0029618u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR49	(*( CAN1_MOAR0_type *) 0xf0029638u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR5	(*( CAN1_MOAR0_type *) 0xf00290b8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR50	(*( CAN1_MOAR0_type *) 0xf0029658u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR51	(*( CAN1_MOAR0_type *) 0xf0029678u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR52	(*( CAN1_MOAR0_type *) 0xf0029698u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR53	(*( CAN1_MOAR0_type *) 0xf00296b8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR54	(*( CAN1_MOAR0_type *) 0xf00296d8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR55	(*( CAN1_MOAR0_type *) 0xf00296f8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR56	(*( CAN1_MOAR0_type *) 0xf0029718u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR57	(*( CAN1_MOAR0_type *) 0xf0029738u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR58	(*( CAN1_MOAR0_type *) 0xf0029758u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR59	(*( CAN1_MOAR0_type *) 0xf0029778u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR6	(*( CAN1_MOAR0_type *) 0xf00290d8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR60	(*( CAN1_MOAR0_type *) 0xf0029798u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR61	(*( CAN1_MOAR0_type *) 0xf00297b8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR62	(*( CAN1_MOAR0_type *) 0xf00297d8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR63	(*( CAN1_MOAR0_type *) 0xf00297f8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR64	(*( CAN1_MOAR0_type *) 0xf0029818u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR65	(*( CAN1_MOAR0_type *) 0xf0029838u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR66	(*( CAN1_MOAR0_type *) 0xf0029858u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR67	(*( CAN1_MOAR0_type *) 0xf0029878u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR68	(*( CAN1_MOAR0_type *) 0xf0029898u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR69	(*( CAN1_MOAR0_type *) 0xf00298b8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR7	(*( CAN1_MOAR0_type *) 0xf00290f8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR70	(*( CAN1_MOAR0_type *) 0xf00298d8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR71	(*( CAN1_MOAR0_type *) 0xf00298f8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR72	(*( CAN1_MOAR0_type *) 0xf0029918u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR73	(*( CAN1_MOAR0_type *) 0xf0029938u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR74	(*( CAN1_MOAR0_type *) 0xf0029958u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR75	(*( CAN1_MOAR0_type *) 0xf0029978u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR76	(*( CAN1_MOAR0_type *) 0xf0029998u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR77	(*( CAN1_MOAR0_type *) 0xf00299b8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR78	(*( CAN1_MOAR0_type *) 0xf00299d8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR79	(*( CAN1_MOAR0_type *) 0xf00299f8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR8	(*( CAN1_MOAR0_type *) 0xf0029118u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR80	(*( CAN1_MOAR0_type *) 0xf0029a18u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR81	(*( CAN1_MOAR0_type *) 0xf0029a38u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR82	(*( CAN1_MOAR0_type *) 0xf0029a58u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR83	(*( CAN1_MOAR0_type *) 0xf0029a78u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR84	(*( CAN1_MOAR0_type *) 0xf0029a98u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR85	(*( CAN1_MOAR0_type *) 0xf0029ab8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR86	(*( CAN1_MOAR0_type *) 0xf0029ad8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR87	(*( CAN1_MOAR0_type *) 0xf0029af8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR88	(*( CAN1_MOAR0_type *) 0xf0029b18u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR89	(*( CAN1_MOAR0_type *) 0xf0029b38u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR9	(*( CAN1_MOAR0_type *) 0xf0029138u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR90	(*( CAN1_MOAR0_type *) 0xf0029b58u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR91	(*( CAN1_MOAR0_type *) 0xf0029b78u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR92	(*( CAN1_MOAR0_type *) 0xf0029b98u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR93	(*( CAN1_MOAR0_type *) 0xf0029bb8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR94	(*( CAN1_MOAR0_type *) 0xf0029bd8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR95	(*( CAN1_MOAR0_type *) 0xf0029bf8u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR96	(*( CAN1_MOAR0_type *) 0xf0029c18u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR97	(*( CAN1_MOAR0_type *) 0xf0029c38u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR98	(*( CAN1_MOAR0_type *) 0xf0029c58u)	/* Message Object n Arbitration Register */
#define CAN1_MOAR99	(*( CAN1_MOAR0_type *) 0xf0029c78u)	/* Message Object n Arbitration Register */
#define CAN_MOAR0	(*( CAN1_MOAR0_type *) 0xf0019018u)	/* Message Object 0 Arbitration Register */
#define CAN_MOAR1	(*( CAN1_MOAR0_type *) 0xf0019038u)	/* Message Object 1 Arbitration Register */
#define CAN_MOAR10	(*( CAN1_MOAR0_type *) 0xf0019158u)	/* Message Object 10 Arbitration Register */
#define CAN_MOAR100	(*( CAN1_MOAR0_type *) 0xf0019c98u)	/* Message Object 100 Arbitration Register */
#define CAN_MOAR101	(*( CAN1_MOAR0_type *) 0xf0019cb8u)	/* Message Object 101 Arbitration Register */
#define CAN_MOAR102	(*( CAN1_MOAR0_type *) 0xf0019cd8u)	/* Message Object 102 Arbitration Register */
#define CAN_MOAR103	(*( CAN1_MOAR0_type *) 0xf0019cf8u)	/* Message Object 103 Arbitration Register */
#define CAN_MOAR104	(*( CAN1_MOAR0_type *) 0xf0019d18u)	/* Message Object 104 Arbitration Register */
#define CAN_MOAR105	(*( CAN1_MOAR0_type *) 0xf0019d38u)	/* Message Object 105 Arbitration Register */
#define CAN_MOAR106	(*( CAN1_MOAR0_type *) 0xf0019d58u)	/* Message Object 106 Arbitration Register */
#define CAN_MOAR107	(*( CAN1_MOAR0_type *) 0xf0019d78u)	/* Message Object 107 Arbitration Register */
#define CAN_MOAR108	(*( CAN1_MOAR0_type *) 0xf0019d98u)	/* Message Object 108 Arbitration Register */
#define CAN_MOAR109	(*( CAN1_MOAR0_type *) 0xf0019db8u)	/* Message Object 109 Arbitration Register */
#define CAN_MOAR11	(*( CAN1_MOAR0_type *) 0xf0019178u)	/* Message Object 11 Arbitration Register */
#define CAN_MOAR110	(*( CAN1_MOAR0_type *) 0xf0019dd8u)	/* Message Object 110 Arbitration Register */
#define CAN_MOAR111	(*( CAN1_MOAR0_type *) 0xf0019df8u)	/* Message Object 111 Arbitration Register */
#define CAN_MOAR112	(*( CAN1_MOAR0_type *) 0xf0019e18u)	/* Message Object 112 Arbitration Register */
#define CAN_MOAR113	(*( CAN1_MOAR0_type *) 0xf0019e38u)	/* Message Object 113 Arbitration Register */
#define CAN_MOAR114	(*( CAN1_MOAR0_type *) 0xf0019e58u)	/* Message Object 114 Arbitration Register */
#define CAN_MOAR115	(*( CAN1_MOAR0_type *) 0xf0019e78u)	/* Message Object 115 Arbitration Register */
#define CAN_MOAR116	(*( CAN1_MOAR0_type *) 0xf0019e98u)	/* Message Object 116 Arbitration Register */
#define CAN_MOAR117	(*( CAN1_MOAR0_type *) 0xf0019eb8u)	/* Message Object 117 Arbitration Register */
#define CAN_MOAR118	(*( CAN1_MOAR0_type *) 0xf0019ed8u)	/* Message Object 118 Arbitration Register */
#define CAN_MOAR119	(*( CAN1_MOAR0_type *) 0xf0019ef8u)	/* Message Object 119 Arbitration Register */
#define CAN_MOAR12	(*( CAN1_MOAR0_type *) 0xf0019198u)	/* Message Object 12 Arbitration Register */
#define CAN_MOAR120	(*( CAN1_MOAR0_type *) 0xf0019f18u)	/* Message Object 120 Arbitration Register */
#define CAN_MOAR121	(*( CAN1_MOAR0_type *) 0xf0019f38u)	/* Message Object 121 Arbitration Register */
#define CAN_MOAR122	(*( CAN1_MOAR0_type *) 0xf0019f58u)	/* Message Object 122 Arbitration Register */
#define CAN_MOAR123	(*( CAN1_MOAR0_type *) 0xf0019f78u)	/* Message Object 123 Arbitration Register */
#define CAN_MOAR124	(*( CAN1_MOAR0_type *) 0xf0019f98u)	/* Message Object 124 Arbitration Register */
#define CAN_MOAR125	(*( CAN1_MOAR0_type *) 0xf0019fb8u)	/* Message Object 125 Arbitration Register */
#define CAN_MOAR126	(*( CAN1_MOAR0_type *) 0xf0019fd8u)	/* Message Object 126 Arbitration Register */
#define CAN_MOAR127	(*( CAN1_MOAR0_type *) 0xf0019ff8u)	/* Message Object 127 Arbitration Register */
#define CAN_MOAR13	(*( CAN1_MOAR0_type *) 0xf00191b8u)	/* Message Object 13 Arbitration Register */
#define CAN_MOAR14	(*( CAN1_MOAR0_type *) 0xf00191d8u)	/* Message Object 14 Arbitration Register */
#define CAN_MOAR15	(*( CAN1_MOAR0_type *) 0xf00191f8u)	/* Message Object 15 Arbitration Register */
#define CAN_MOAR16	(*( CAN1_MOAR0_type *) 0xf0019218u)	/* Message Object 16 Arbitration Register */
#define CAN_MOAR17	(*( CAN1_MOAR0_type *) 0xf0019238u)	/* Message Object 17 Arbitration Register */
#define CAN_MOAR18	(*( CAN1_MOAR0_type *) 0xf0019258u)	/* Message Object 18 Arbitration Register */
#define CAN_MOAR19	(*( CAN1_MOAR0_type *) 0xf0019278u)	/* Message Object 19 Arbitration Register */
#define CAN_MOAR2	(*( CAN1_MOAR0_type *) 0xf0019058u)	/* Message Object 2 Arbitration Register */
#define CAN_MOAR20	(*( CAN1_MOAR0_type *) 0xf0019298u)	/* Message Object 20 Arbitration Register */
#define CAN_MOAR21	(*( CAN1_MOAR0_type *) 0xf00192b8u)	/* Message Object 21 Arbitration Register */
#define CAN_MOAR22	(*( CAN1_MOAR0_type *) 0xf00192d8u)	/* Message Object 22 Arbitration Register */
#define CAN_MOAR23	(*( CAN1_MOAR0_type *) 0xf00192f8u)	/* Message Object 23 Arbitration Register */
#define CAN_MOAR24	(*( CAN1_MOAR0_type *) 0xf0019318u)	/* Message Object 24 Arbitration Register */
#define CAN_MOAR25	(*( CAN1_MOAR0_type *) 0xf0019338u)	/* Message Object 25 Arbitration Register */
#define CAN_MOAR26	(*( CAN1_MOAR0_type *) 0xf0019358u)	/* Message Object 26 Arbitration Register */
#define CAN_MOAR27	(*( CAN1_MOAR0_type *) 0xf0019378u)	/* Message Object 27 Arbitration Register */
#define CAN_MOAR28	(*( CAN1_MOAR0_type *) 0xf0019398u)	/* Message Object 28 Arbitration Register */
#define CAN_MOAR29	(*( CAN1_MOAR0_type *) 0xf00193b8u)	/* Message Object 29 Arbitration Register */
#define CAN_MOAR3	(*( CAN1_MOAR0_type *) 0xf0019078u)	/* Message Object 3 Arbitration Register */
#define CAN_MOAR30	(*( CAN1_MOAR0_type *) 0xf00193d8u)	/* Message Object 30 Arbitration Register */
#define CAN_MOAR31	(*( CAN1_MOAR0_type *) 0xf00193f8u)	/* Message Object 31 Arbitration Register */
#define CAN_MOAR32	(*( CAN1_MOAR0_type *) 0xf0019418u)	/* Message Object 32 Arbitration Register */
#define CAN_MOAR33	(*( CAN1_MOAR0_type *) 0xf0019438u)	/* Message Object 33 Arbitration Register */
#define CAN_MOAR34	(*( CAN1_MOAR0_type *) 0xf0019458u)	/* Message Object 34 Arbitration Register */
#define CAN_MOAR35	(*( CAN1_MOAR0_type *) 0xf0019478u)	/* Message Object 35 Arbitration Register */
#define CAN_MOAR36	(*( CAN1_MOAR0_type *) 0xf0019498u)	/* Message Object 36 Arbitration Register */
#define CAN_MOAR37	(*( CAN1_MOAR0_type *) 0xf00194b8u)	/* Message Object 37 Arbitration Register */
#define CAN_MOAR38	(*( CAN1_MOAR0_type *) 0xf00194d8u)	/* Message Object 38 Arbitration Register */
#define CAN_MOAR39	(*( CAN1_MOAR0_type *) 0xf00194f8u)	/* Message Object 39 Arbitration Register */
#define CAN_MOAR4	(*( CAN1_MOAR0_type *) 0xf0019098u)	/* Message Object 4 Arbitration Register */
#define CAN_MOAR40	(*( CAN1_MOAR0_type *) 0xf0019518u)	/* Message Object 40 Arbitration Register */
#define CAN_MOAR41	(*( CAN1_MOAR0_type *) 0xf0019538u)	/* Message Object 41 Arbitration Register */
#define CAN_MOAR42	(*( CAN1_MOAR0_type *) 0xf0019558u)	/* Message Object 42 Arbitration Register */
#define CAN_MOAR43	(*( CAN1_MOAR0_type *) 0xf0019578u)	/* Message Object 43 Arbitration Register */
#define CAN_MOAR44	(*( CAN1_MOAR0_type *) 0xf0019598u)	/* Message Object 44 Arbitration Register */
#define CAN_MOAR45	(*( CAN1_MOAR0_type *) 0xf00195b8u)	/* Message Object 45 Arbitration Register */
#define CAN_MOAR46	(*( CAN1_MOAR0_type *) 0xf00195d8u)	/* Message Object 46 Arbitration Register */
#define CAN_MOAR47	(*( CAN1_MOAR0_type *) 0xf00195f8u)	/* Message Object 47 Arbitration Register */
#define CAN_MOAR48	(*( CAN1_MOAR0_type *) 0xf0019618u)	/* Message Object 48 Arbitration Register */
#define CAN_MOAR49	(*( CAN1_MOAR0_type *) 0xf0019638u)	/* Message Object 49 Arbitration Register */
#define CAN_MOAR5	(*( CAN1_MOAR0_type *) 0xf00190b8u)	/* Message Object 5 Arbitration Register */
#define CAN_MOAR50	(*( CAN1_MOAR0_type *) 0xf0019658u)	/* Message Object 50 Arbitration Register */
#define CAN_MOAR51	(*( CAN1_MOAR0_type *) 0xf0019678u)	/* Message Object 51 Arbitration Register */
#define CAN_MOAR52	(*( CAN1_MOAR0_type *) 0xf0019698u)	/* Message Object 52 Arbitration Register */
#define CAN_MOAR53	(*( CAN1_MOAR0_type *) 0xf00196b8u)	/* Message Object 53 Arbitration Register */
#define CAN_MOAR54	(*( CAN1_MOAR0_type *) 0xf00196d8u)	/* Message Object 54 Arbitration Register */
#define CAN_MOAR55	(*( CAN1_MOAR0_type *) 0xf00196f8u)	/* Message Object 55 Arbitration Register */
#define CAN_MOAR56	(*( CAN1_MOAR0_type *) 0xf0019718u)	/* Message Object 56 Arbitration Register */
#define CAN_MOAR57	(*( CAN1_MOAR0_type *) 0xf0019738u)	/* Message Object 57 Arbitration Register */
#define CAN_MOAR58	(*( CAN1_MOAR0_type *) 0xf0019758u)	/* Message Object 58 Arbitration Register */
#define CAN_MOAR59	(*( CAN1_MOAR0_type *) 0xf0019778u)	/* Message Object 59 Arbitration Register */
#define CAN_MOAR6	(*( CAN1_MOAR0_type *) 0xf00190d8u)	/* Message Object 6 Arbitration Register */
#define CAN_MOAR60	(*( CAN1_MOAR0_type *) 0xf0019798u)	/* Message Object 60 Arbitration Register */
#define CAN_MOAR61	(*( CAN1_MOAR0_type *) 0xf00197b8u)	/* Message Object 61 Arbitration Register */
#define CAN_MOAR62	(*( CAN1_MOAR0_type *) 0xf00197d8u)	/* Message Object 62 Arbitration Register */
#define CAN_MOAR63	(*( CAN1_MOAR0_type *) 0xf00197f8u)	/* Message Object 63 Arbitration Register */
#define CAN_MOAR64	(*( CAN1_MOAR0_type *) 0xf0019818u)	/* Message Object 64 Arbitration Register */
#define CAN_MOAR65	(*( CAN1_MOAR0_type *) 0xf0019838u)	/* Message Object 65 Arbitration Register */
#define CAN_MOAR66	(*( CAN1_MOAR0_type *) 0xf0019858u)	/* Message Object 66 Arbitration Register */
#define CAN_MOAR67	(*( CAN1_MOAR0_type *) 0xf0019878u)	/* Message Object 67 Arbitration Register */
#define CAN_MOAR68	(*( CAN1_MOAR0_type *) 0xf0019898u)	/* Message Object 68 Arbitration Register */
#define CAN_MOAR69	(*( CAN1_MOAR0_type *) 0xf00198b8u)	/* Message Object 69 Arbitration Register */
#define CAN_MOAR7	(*( CAN1_MOAR0_type *) 0xf00190f8u)	/* Message Object 7 Arbitration Register */
#define CAN_MOAR70	(*( CAN1_MOAR0_type *) 0xf00198d8u)	/* Message Object 70 Arbitration Register */
#define CAN_MOAR71	(*( CAN1_MOAR0_type *) 0xf00198f8u)	/* Message Object 71 Arbitration Register */
#define CAN_MOAR72	(*( CAN1_MOAR0_type *) 0xf0019918u)	/* Message Object 72 Arbitration Register */
#define CAN_MOAR73	(*( CAN1_MOAR0_type *) 0xf0019938u)	/* Message Object 73 Arbitration Register */
#define CAN_MOAR74	(*( CAN1_MOAR0_type *) 0xf0019958u)	/* Message Object 74 Arbitration Register */
#define CAN_MOAR75	(*( CAN1_MOAR0_type *) 0xf0019978u)	/* Message Object 75 Arbitration Register */
#define CAN_MOAR76	(*( CAN1_MOAR0_type *) 0xf0019998u)	/* Message Object 76 Arbitration Register */
#define CAN_MOAR77	(*( CAN1_MOAR0_type *) 0xf00199b8u)	/* Message Object 77 Arbitration Register */
#define CAN_MOAR78	(*( CAN1_MOAR0_type *) 0xf00199d8u)	/* Message Object 78 Arbitration Register */
#define CAN_MOAR79	(*( CAN1_MOAR0_type *) 0xf00199f8u)	/* Message Object 79 Arbitration Register */
#define CAN_MOAR8	(*( CAN1_MOAR0_type *) 0xf0019118u)	/* Message Object 8 Arbitration Register */
#define CAN_MOAR80	(*( CAN1_MOAR0_type *) 0xf0019a18u)	/* Message Object 80 Arbitration Register */
#define CAN_MOAR81	(*( CAN1_MOAR0_type *) 0xf0019a38u)	/* Message Object 81 Arbitration Register */
#define CAN_MOAR82	(*( CAN1_MOAR0_type *) 0xf0019a58u)	/* Message Object 82 Arbitration Register */
#define CAN_MOAR83	(*( CAN1_MOAR0_type *) 0xf0019a78u)	/* Message Object 83 Arbitration Register */
#define CAN_MOAR84	(*( CAN1_MOAR0_type *) 0xf0019a98u)	/* Message Object 84 Arbitration Register */
#define CAN_MOAR85	(*( CAN1_MOAR0_type *) 0xf0019ab8u)	/* Message Object 85 Arbitration Register */
#define CAN_MOAR86	(*( CAN1_MOAR0_type *) 0xf0019ad8u)	/* Message Object 86 Arbitration Register */
#define CAN_MOAR87	(*( CAN1_MOAR0_type *) 0xf0019af8u)	/* Message Object 87 Arbitration Register */
#define CAN_MOAR88	(*( CAN1_MOAR0_type *) 0xf0019b18u)	/* Message Object 88 Arbitration Register */
#define CAN_MOAR89	(*( CAN1_MOAR0_type *) 0xf0019b38u)	/* Message Object 89 Arbitration Register */
#define CAN_MOAR9	(*( CAN1_MOAR0_type *) 0xf0019138u)	/* Message Object 9 Arbitration Register */
#define CAN_MOAR90	(*( CAN1_MOAR0_type *) 0xf0019b58u)	/* Message Object 90 Arbitration Register */
#define CAN_MOAR91	(*( CAN1_MOAR0_type *) 0xf0019b78u)	/* Message Object 91 Arbitration Register */
#define CAN_MOAR92	(*( CAN1_MOAR0_type *) 0xf0019b98u)	/* Message Object 92 Arbitration Register */
#define CAN_MOAR93	(*( CAN1_MOAR0_type *) 0xf0019bb8u)	/* Message Object 93 Arbitration Register */
#define CAN_MOAR94	(*( CAN1_MOAR0_type *) 0xf0019bd8u)	/* Message Object 94 Arbitration Register */
#define CAN_MOAR95	(*( CAN1_MOAR0_type *) 0xf0019bf8u)	/* Message Object 95 Arbitration Register */
#define CAN_MOAR96	(*( CAN1_MOAR0_type *) 0xf0019c18u)	/* Message Object 96 Arbitration Register */
#define CAN_MOAR97	(*( CAN1_MOAR0_type *) 0xf0019c38u)	/* Message Object 97 Arbitration Register */
#define CAN_MOAR98	(*( CAN1_MOAR0_type *) 0xf0019c58u)	/* Message Object 98 Arbitration Register */
#define CAN_MOAR99	(*( CAN1_MOAR0_type *) 0xf0019c78u)	/* Message Object 99 Arbitration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RESRXPND       : 1;	/* Reset/Set Receive Pending */
		unsigned int RESTXPND       : 1;	/* Reset/Set Transmit Pending */
		unsigned int RESRXUPD       : 1;	/* Reset/Set Receive Updating */
		unsigned int RESNEWDAT      : 1;	/* Reset/Set New Data */
		unsigned int RESMSGLST      : 1;	/* Reset/Set Message Lost */
		unsigned int RESMSGVAL      : 1;	/* Reset/Set Message Valid */
		unsigned int RESRTSEL       : 1;	/* Reset/Set Receive/Transmit Selected */
		unsigned int RESRXEN        : 1;	/* Reset/Set Receive Enable */
		unsigned int RESTXRQ        : 1;	/* Reset/Set Transmit Request */
		unsigned int RESTXEN0       : 1;	/* Reset/Set Transmit Enable 0 */
		unsigned int RESTXEN1       : 1;	/* Reset/Set Transmit Enable 1 */
		unsigned int RESDIR         : 1;	/* Reset/Set Message Direction */
		unsigned int                : 4;
		unsigned int SETRXPND       : 1;	/* Reset/Set Receive Pending */
		unsigned int SETTXPND       : 1;	/* Reset/Set Transmit Pending */
		unsigned int SETRXUPD       : 1;	/* Reset/Set Receive Updating */
		unsigned int SETNEWDAT      : 1;	/* Reset/Set New Data */
		unsigned int SETMSGLST      : 1;	/* Reset/Set Message Lost */
		unsigned int SETMSGVAL      : 1;	/* Reset/Set Message Valid */
		unsigned int SETRTSEL       : 1;	/* Reset/Set Receive/Transmit Selected */
		unsigned int SETRXEN        : 1;	/* Reset/Set Receive Enable */
		unsigned int SETTXRQ        : 1;	/* Reset/Set Transmit Request */
		unsigned int SETTXEN0       : 1;	/* Reset/Set Transmit Enable 0 */
		unsigned int SETTXEN1       : 1;	/* Reset/Set Transmit Enable 1 */
		unsigned int SETDIR         : 1;	/* Reset/Set Message Direction */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} CAN1_MOCTR0_type;
#define CAN1_MOCTR0	(*( CAN1_MOCTR0_type *) 0xf002901cu)	/* Message Object 0 Control Register */
#define CAN1_MOCTR1	(*( CAN1_MOCTR0_type *) 0xf002903cu)	/* Message Object 1 Control Register */
#define CAN1_MOCTR10	(*( CAN1_MOCTR0_type *) 0xf002915cu)	/* Message Object 10 Control Register */
#define CAN1_MOCTR100	(*( CAN1_MOCTR0_type *) 0xf0029c9cu)	/* Message Object 100 Control Register */
#define CAN1_MOCTR101	(*( CAN1_MOCTR0_type *) 0xf0029cbcu)	/* Message Object 101 Control Register */
#define CAN1_MOCTR102	(*( CAN1_MOCTR0_type *) 0xf0029cdcu)	/* Message Object 102 Control Register */
#define CAN1_MOCTR103	(*( CAN1_MOCTR0_type *) 0xf0029cfcu)	/* Message Object 103 Control Register */
#define CAN1_MOCTR104	(*( CAN1_MOCTR0_type *) 0xf0029d1cu)	/* Message Object 104 Control Register */
#define CAN1_MOCTR105	(*( CAN1_MOCTR0_type *) 0xf0029d3cu)	/* Message Object 105 Control Register */
#define CAN1_MOCTR106	(*( CAN1_MOCTR0_type *) 0xf0029d5cu)	/* Message Object 106 Control Register */
#define CAN1_MOCTR107	(*( CAN1_MOCTR0_type *) 0xf0029d7cu)	/* Message Object 107 Control Register */
#define CAN1_MOCTR108	(*( CAN1_MOCTR0_type *) 0xf0029d9cu)	/* Message Object 108 Control Register */
#define CAN1_MOCTR109	(*( CAN1_MOCTR0_type *) 0xf0029dbcu)	/* Message Object 109 Control Register */
#define CAN1_MOCTR11	(*( CAN1_MOCTR0_type *) 0xf002917cu)	/* Message Object 11 Control Register */
#define CAN1_MOCTR110	(*( CAN1_MOCTR0_type *) 0xf0029ddcu)	/* Message Object 110 Control Register */
#define CAN1_MOCTR111	(*( CAN1_MOCTR0_type *) 0xf0029dfcu)	/* Message Object 111 Control Register */
#define CAN1_MOCTR112	(*( CAN1_MOCTR0_type *) 0xf0029e1cu)	/* Message Object 112 Control Register */
#define CAN1_MOCTR113	(*( CAN1_MOCTR0_type *) 0xf0029e3cu)	/* Message Object 113 Control Register */
#define CAN1_MOCTR114	(*( CAN1_MOCTR0_type *) 0xf0029e5cu)	/* Message Object 114 Control Register */
#define CAN1_MOCTR115	(*( CAN1_MOCTR0_type *) 0xf0029e7cu)	/* Message Object 115 Control Register */
#define CAN1_MOCTR116	(*( CAN1_MOCTR0_type *) 0xf0029e9cu)	/* Message Object 116 Control Register */
#define CAN1_MOCTR117	(*( CAN1_MOCTR0_type *) 0xf0029ebcu)	/* Message Object 117 Control Register */
#define CAN1_MOCTR118	(*( CAN1_MOCTR0_type *) 0xf0029edcu)	/* Message Object 118 Control Register */
#define CAN1_MOCTR119	(*( CAN1_MOCTR0_type *) 0xf0029efcu)	/* Message Object 119 Control Register */
#define CAN1_MOCTR12	(*( CAN1_MOCTR0_type *) 0xf002919cu)	/* Message Object 12 Control Register */
#define CAN1_MOCTR120	(*( CAN1_MOCTR0_type *) 0xf0029f1cu)	/* Message Object 120 Control Register */
#define CAN1_MOCTR121	(*( CAN1_MOCTR0_type *) 0xf0029f3cu)	/* Message Object 121 Control Register */
#define CAN1_MOCTR122	(*( CAN1_MOCTR0_type *) 0xf0029f5cu)	/* Message Object 122 Control Register */
#define CAN1_MOCTR123	(*( CAN1_MOCTR0_type *) 0xf0029f7cu)	/* Message Object 123 Control Register */
#define CAN1_MOCTR124	(*( CAN1_MOCTR0_type *) 0xf0029f9cu)	/* Message Object 124 Control Register */
#define CAN1_MOCTR125	(*( CAN1_MOCTR0_type *) 0xf0029fbcu)	/* Message Object 125 Control Register */
#define CAN1_MOCTR126	(*( CAN1_MOCTR0_type *) 0xf0029fdcu)	/* Message Object 126 Control Register */
#define CAN1_MOCTR127	(*( CAN1_MOCTR0_type *) 0xf0029ffcu)	/* Message Object 127 Control Register */
#define CAN1_MOCTR13	(*( CAN1_MOCTR0_type *) 0xf00291bcu)	/* Message Object 13 Control Register */
#define CAN1_MOCTR14	(*( CAN1_MOCTR0_type *) 0xf00291dcu)	/* Message Object 14 Control Register */
#define CAN1_MOCTR15	(*( CAN1_MOCTR0_type *) 0xf00291fcu)	/* Message Object 15 Control Register */
#define CAN1_MOCTR16	(*( CAN1_MOCTR0_type *) 0xf002921cu)	/* Message Object 16 Control Register */
#define CAN1_MOCTR17	(*( CAN1_MOCTR0_type *) 0xf002923cu)	/* Message Object 17 Control Register */
#define CAN1_MOCTR18	(*( CAN1_MOCTR0_type *) 0xf002925cu)	/* Message Object 18 Control Register */
#define CAN1_MOCTR19	(*( CAN1_MOCTR0_type *) 0xf002927cu)	/* Message Object 19 Control Register */
#define CAN1_MOCTR2	(*( CAN1_MOCTR0_type *) 0xf002905cu)	/* Message Object 2 Control Register */
#define CAN1_MOCTR20	(*( CAN1_MOCTR0_type *) 0xf002929cu)	/* Message Object 20 Control Register */
#define CAN1_MOCTR21	(*( CAN1_MOCTR0_type *) 0xf00292bcu)	/* Message Object 21 Control Register */
#define CAN1_MOCTR22	(*( CAN1_MOCTR0_type *) 0xf00292dcu)	/* Message Object 22 Control Register */
#define CAN1_MOCTR23	(*( CAN1_MOCTR0_type *) 0xf00292fcu)	/* Message Object 23 Control Register */
#define CAN1_MOCTR24	(*( CAN1_MOCTR0_type *) 0xf002931cu)	/* Message Object 24 Control Register */
#define CAN1_MOCTR25	(*( CAN1_MOCTR0_type *) 0xf002933cu)	/* Message Object 25 Control Register */
#define CAN1_MOCTR26	(*( CAN1_MOCTR0_type *) 0xf002935cu)	/* Message Object 26 Control Register */
#define CAN1_MOCTR27	(*( CAN1_MOCTR0_type *) 0xf002937cu)	/* Message Object 27 Control Register */
#define CAN1_MOCTR28	(*( CAN1_MOCTR0_type *) 0xf002939cu)	/* Message Object 28 Control Register */
#define CAN1_MOCTR29	(*( CAN1_MOCTR0_type *) 0xf00293bcu)	/* Message Object 29 Control Register */
#define CAN1_MOCTR3	(*( CAN1_MOCTR0_type *) 0xf002907cu)	/* Message Object 3 Control Register */
#define CAN1_MOCTR30	(*( CAN1_MOCTR0_type *) 0xf00293dcu)	/* Message Object 30 Control Register */
#define CAN1_MOCTR31	(*( CAN1_MOCTR0_type *) 0xf00293fcu)	/* Message Object 31 Control Register */
#define CAN1_MOCTR32	(*( CAN1_MOCTR0_type *) 0xf002941cu)	/* Message Object 32 Control Register */
#define CAN1_MOCTR33	(*( CAN1_MOCTR0_type *) 0xf002943cu)	/* Message Object 33 Control Register */
#define CAN1_MOCTR34	(*( CAN1_MOCTR0_type *) 0xf002945cu)	/* Message Object 34 Control Register */
#define CAN1_MOCTR35	(*( CAN1_MOCTR0_type *) 0xf002947cu)	/* Message Object 35 Control Register */
#define CAN1_MOCTR36	(*( CAN1_MOCTR0_type *) 0xf002949cu)	/* Message Object 36 Control Register */
#define CAN1_MOCTR37	(*( CAN1_MOCTR0_type *) 0xf00294bcu)	/* Message Object 37 Control Register */
#define CAN1_MOCTR38	(*( CAN1_MOCTR0_type *) 0xf00294dcu)	/* Message Object 38 Control Register */
#define CAN1_MOCTR39	(*( CAN1_MOCTR0_type *) 0xf00294fcu)	/* Message Object 39 Control Register */
#define CAN1_MOCTR4	(*( CAN1_MOCTR0_type *) 0xf002909cu)	/* Message Object 4 Control Register */
#define CAN1_MOCTR40	(*( CAN1_MOCTR0_type *) 0xf002951cu)	/* Message Object 40 Control Register */
#define CAN1_MOCTR41	(*( CAN1_MOCTR0_type *) 0xf002953cu)	/* Message Object 41 Control Register */
#define CAN1_MOCTR42	(*( CAN1_MOCTR0_type *) 0xf002955cu)	/* Message Object 42 Control Register */
#define CAN1_MOCTR43	(*( CAN1_MOCTR0_type *) 0xf002957cu)	/* Message Object 43 Control Register */
#define CAN1_MOCTR44	(*( CAN1_MOCTR0_type *) 0xf002959cu)	/* Message Object 44 Control Register */
#define CAN1_MOCTR45	(*( CAN1_MOCTR0_type *) 0xf00295bcu)	/* Message Object 45 Control Register */
#define CAN1_MOCTR46	(*( CAN1_MOCTR0_type *) 0xf00295dcu)	/* Message Object 46 Control Register */
#define CAN1_MOCTR47	(*( CAN1_MOCTR0_type *) 0xf00295fcu)	/* Message Object 47 Control Register */
#define CAN1_MOCTR48	(*( CAN1_MOCTR0_type *) 0xf002961cu)	/* Message Object 48 Control Register */
#define CAN1_MOCTR49	(*( CAN1_MOCTR0_type *) 0xf002963cu)	/* Message Object 49 Control Register */
#define CAN1_MOCTR5	(*( CAN1_MOCTR0_type *) 0xf00290bcu)	/* Message Object 5 Control Register */
#define CAN1_MOCTR50	(*( CAN1_MOCTR0_type *) 0xf002965cu)	/* Message Object 50 Control Register */
#define CAN1_MOCTR51	(*( CAN1_MOCTR0_type *) 0xf002967cu)	/* Message Object 51 Control Register */
#define CAN1_MOCTR52	(*( CAN1_MOCTR0_type *) 0xf002969cu)	/* Message Object 52 Control Register */
#define CAN1_MOCTR53	(*( CAN1_MOCTR0_type *) 0xf00296bcu)	/* Message Object 53 Control Register */
#define CAN1_MOCTR54	(*( CAN1_MOCTR0_type *) 0xf00296dcu)	/* Message Object 54 Control Register */
#define CAN1_MOCTR55	(*( CAN1_MOCTR0_type *) 0xf00296fcu)	/* Message Object 55 Control Register */
#define CAN1_MOCTR56	(*( CAN1_MOCTR0_type *) 0xf002971cu)	/* Message Object 56 Control Register */
#define CAN1_MOCTR57	(*( CAN1_MOCTR0_type *) 0xf002973cu)	/* Message Object 57 Control Register */
#define CAN1_MOCTR58	(*( CAN1_MOCTR0_type *) 0xf002975cu)	/* Message Object 58 Control Register */
#define CAN1_MOCTR59	(*( CAN1_MOCTR0_type *) 0xf002977cu)	/* Message Object 59 Control Register */
#define CAN1_MOCTR6	(*( CAN1_MOCTR0_type *) 0xf00290dcu)	/* Message Object 6 Control Register */
#define CAN1_MOCTR60	(*( CAN1_MOCTR0_type *) 0xf002979cu)	/* Message Object 60 Control Register */
#define CAN1_MOCTR61	(*( CAN1_MOCTR0_type *) 0xf00297bcu)	/* Message Object 61 Control Register */
#define CAN1_MOCTR62	(*( CAN1_MOCTR0_type *) 0xf00297dcu)	/* Message Object 62 Control Register */
#define CAN1_MOCTR63	(*( CAN1_MOCTR0_type *) 0xf00297fcu)	/* Message Object 63 Control Register */
#define CAN1_MOCTR64	(*( CAN1_MOCTR0_type *) 0xf002981cu)	/* Message Object 64 Control Register */
#define CAN1_MOCTR65	(*( CAN1_MOCTR0_type *) 0xf002983cu)	/* Message Object 65 Control Register */
#define CAN1_MOCTR66	(*( CAN1_MOCTR0_type *) 0xf002985cu)	/* Message Object 66 Control Register */
#define CAN1_MOCTR67	(*( CAN1_MOCTR0_type *) 0xf002987cu)	/* Message Object 67 Control Register */
#define CAN1_MOCTR68	(*( CAN1_MOCTR0_type *) 0xf002989cu)	/* Message Object 68 Control Register */
#define CAN1_MOCTR69	(*( CAN1_MOCTR0_type *) 0xf00298bcu)	/* Message Object 69 Control Register */
#define CAN1_MOCTR7	(*( CAN1_MOCTR0_type *) 0xf00290fcu)	/* Message Object 7 Control Register */
#define CAN1_MOCTR70	(*( CAN1_MOCTR0_type *) 0xf00298dcu)	/* Message Object 70 Control Register */
#define CAN1_MOCTR71	(*( CAN1_MOCTR0_type *) 0xf00298fcu)	/* Message Object 71 Control Register */
#define CAN1_MOCTR72	(*( CAN1_MOCTR0_type *) 0xf002991cu)	/* Message Object 72 Control Register */
#define CAN1_MOCTR73	(*( CAN1_MOCTR0_type *) 0xf002993cu)	/* Message Object 73 Control Register */
#define CAN1_MOCTR74	(*( CAN1_MOCTR0_type *) 0xf002995cu)	/* Message Object 74 Control Register */
#define CAN1_MOCTR75	(*( CAN1_MOCTR0_type *) 0xf002997cu)	/* Message Object 75 Control Register */
#define CAN1_MOCTR76	(*( CAN1_MOCTR0_type *) 0xf002999cu)	/* Message Object 76 Control Register */
#define CAN1_MOCTR77	(*( CAN1_MOCTR0_type *) 0xf00299bcu)	/* Message Object 77 Control Register */
#define CAN1_MOCTR78	(*( CAN1_MOCTR0_type *) 0xf00299dcu)	/* Message Object 78 Control Register */
#define CAN1_MOCTR79	(*( CAN1_MOCTR0_type *) 0xf00299fcu)	/* Message Object 79 Control Register */
#define CAN1_MOCTR8	(*( CAN1_MOCTR0_type *) 0xf002911cu)	/* Message Object 8 Control Register */
#define CAN1_MOCTR80	(*( CAN1_MOCTR0_type *) 0xf0029a1cu)	/* Message Object 80 Control Register */
#define CAN1_MOCTR81	(*( CAN1_MOCTR0_type *) 0xf0029a3cu)	/* Message Object 81 Control Register */
#define CAN1_MOCTR82	(*( CAN1_MOCTR0_type *) 0xf0029a5cu)	/* Message Object 82 Control Register */
#define CAN1_MOCTR83	(*( CAN1_MOCTR0_type *) 0xf0029a7cu)	/* Message Object 83 Control Register */
#define CAN1_MOCTR84	(*( CAN1_MOCTR0_type *) 0xf0029a9cu)	/* Message Object 84 Control Register */
#define CAN1_MOCTR85	(*( CAN1_MOCTR0_type *) 0xf0029abcu)	/* Message Object 85 Control Register */
#define CAN1_MOCTR86	(*( CAN1_MOCTR0_type *) 0xf0029adcu)	/* Message Object 86 Control Register */
#define CAN1_MOCTR87	(*( CAN1_MOCTR0_type *) 0xf0029afcu)	/* Message Object 87 Control Register */
#define CAN1_MOCTR88	(*( CAN1_MOCTR0_type *) 0xf0029b1cu)	/* Message Object 88 Control Register */
#define CAN1_MOCTR89	(*( CAN1_MOCTR0_type *) 0xf0029b3cu)	/* Message Object 89 Control Register */
#define CAN1_MOCTR9	(*( CAN1_MOCTR0_type *) 0xf002913cu)	/* Message Object 9 Control Register */
#define CAN1_MOCTR90	(*( CAN1_MOCTR0_type *) 0xf0029b5cu)	/* Message Object 90 Control Register */
#define CAN1_MOCTR91	(*( CAN1_MOCTR0_type *) 0xf0029b7cu)	/* Message Object 91 Control Register */
#define CAN1_MOCTR92	(*( CAN1_MOCTR0_type *) 0xf0029b9cu)	/* Message Object 92 Control Register */
#define CAN1_MOCTR93	(*( CAN1_MOCTR0_type *) 0xf0029bbcu)	/* Message Object 93 Control Register */
#define CAN1_MOCTR94	(*( CAN1_MOCTR0_type *) 0xf0029bdcu)	/* Message Object 94 Control Register */
#define CAN1_MOCTR95	(*( CAN1_MOCTR0_type *) 0xf0029bfcu)	/* Message Object 95 Control Register */
#define CAN1_MOCTR96	(*( CAN1_MOCTR0_type *) 0xf0029c1cu)	/* Message Object 96 Control Register */
#define CAN1_MOCTR97	(*( CAN1_MOCTR0_type *) 0xf0029c3cu)	/* Message Object 97 Control Register */
#define CAN1_MOCTR98	(*( CAN1_MOCTR0_type *) 0xf0029c5cu)	/* Message Object 98 Control Register */
#define CAN1_MOCTR99	(*( CAN1_MOCTR0_type *) 0xf0029c7cu)	/* Message Object 99 Control Register */
#define CAN_MOCTR0	(*( CAN1_MOCTR0_type *) 0xf001901cu)	/* Message Object 0 Control Register */
#define CAN_MOCTR1	(*( CAN1_MOCTR0_type *) 0xf001903cu)	/* Message Object 1 Control Register */
#define CAN_MOCTR10	(*( CAN1_MOCTR0_type *) 0xf001915cu)	/* Message Object 10 Control Register */
#define CAN_MOCTR100	(*( CAN1_MOCTR0_type *) 0xf0019c9cu)	/* Message Object 100 Control Register */
#define CAN_MOCTR101	(*( CAN1_MOCTR0_type *) 0xf0019cbcu)	/* Message Object 101 Control Register */
#define CAN_MOCTR102	(*( CAN1_MOCTR0_type *) 0xf0019cdcu)	/* Message Object 102 Control Register */
#define CAN_MOCTR103	(*( CAN1_MOCTR0_type *) 0xf0019cfcu)	/* Message Object 103 Control Register */
#define CAN_MOCTR104	(*( CAN1_MOCTR0_type *) 0xf0019d1cu)	/* Message Object 104 Control Register */
#define CAN_MOCTR105	(*( CAN1_MOCTR0_type *) 0xf0019d3cu)	/* Message Object 105 Control Register */
#define CAN_MOCTR106	(*( CAN1_MOCTR0_type *) 0xf0019d5cu)	/* Message Object 106 Control Register */
#define CAN_MOCTR107	(*( CAN1_MOCTR0_type *) 0xf0019d7cu)	/* Message Object 107 Control Register */
#define CAN_MOCTR108	(*( CAN1_MOCTR0_type *) 0xf0019d9cu)	/* Message Object 108 Control Register */
#define CAN_MOCTR109	(*( CAN1_MOCTR0_type *) 0xf0019dbcu)	/* Message Object 109 Control Register */
#define CAN_MOCTR11	(*( CAN1_MOCTR0_type *) 0xf001917cu)	/* Message Object 11 Control Register */
#define CAN_MOCTR110	(*( CAN1_MOCTR0_type *) 0xf0019ddcu)	/* Message Object 110 Control Register */
#define CAN_MOCTR111	(*( CAN1_MOCTR0_type *) 0xf0019dfcu)	/* Message Object 111 Control Register */
#define CAN_MOCTR112	(*( CAN1_MOCTR0_type *) 0xf0019e1cu)	/* Message Object 112 Control Register */
#define CAN_MOCTR113	(*( CAN1_MOCTR0_type *) 0xf0019e3cu)	/* Message Object 113 Control Register */
#define CAN_MOCTR114	(*( CAN1_MOCTR0_type *) 0xf0019e5cu)	/* Message Object 114 Control Register */
#define CAN_MOCTR115	(*( CAN1_MOCTR0_type *) 0xf0019e7cu)	/* Message Object 115 Control Register */
#define CAN_MOCTR116	(*( CAN1_MOCTR0_type *) 0xf0019e9cu)	/* Message Object 116 Control Register */
#define CAN_MOCTR117	(*( CAN1_MOCTR0_type *) 0xf0019ebcu)	/* Message Object 117 Control Register */
#define CAN_MOCTR118	(*( CAN1_MOCTR0_type *) 0xf0019edcu)	/* Message Object 118 Control Register */
#define CAN_MOCTR119	(*( CAN1_MOCTR0_type *) 0xf0019efcu)	/* Message Object 119 Control Register */
#define CAN_MOCTR12	(*( CAN1_MOCTR0_type *) 0xf001919cu)	/* Message Object 12 Control Register */
#define CAN_MOCTR120	(*( CAN1_MOCTR0_type *) 0xf0019f1cu)	/* Message Object 120 Control Register */
#define CAN_MOCTR121	(*( CAN1_MOCTR0_type *) 0xf0019f3cu)	/* Message Object 121 Control Register */
#define CAN_MOCTR122	(*( CAN1_MOCTR0_type *) 0xf0019f5cu)	/* Message Object 122 Control Register */
#define CAN_MOCTR123	(*( CAN1_MOCTR0_type *) 0xf0019f7cu)	/* Message Object 123 Control Register */
#define CAN_MOCTR124	(*( CAN1_MOCTR0_type *) 0xf0019f9cu)	/* Message Object 124 Control Register */
#define CAN_MOCTR125	(*( CAN1_MOCTR0_type *) 0xf0019fbcu)	/* Message Object 125 Control Register */
#define CAN_MOCTR126	(*( CAN1_MOCTR0_type *) 0xf0019fdcu)	/* Message Object 126 Control Register */
#define CAN_MOCTR127	(*( CAN1_MOCTR0_type *) 0xf0019ffcu)	/* Message Object 127 Control Register */
#define CAN_MOCTR13	(*( CAN1_MOCTR0_type *) 0xf00191bcu)	/* Message Object 13 Control Register */
#define CAN_MOCTR14	(*( CAN1_MOCTR0_type *) 0xf00191dcu)	/* Message Object 14 Control Register */
#define CAN_MOCTR15	(*( CAN1_MOCTR0_type *) 0xf00191fcu)	/* Message Object 15 Control Register */
#define CAN_MOCTR16	(*( CAN1_MOCTR0_type *) 0xf001921cu)	/* Message Object 16 Control Register */
#define CAN_MOCTR17	(*( CAN1_MOCTR0_type *) 0xf001923cu)	/* Message Object 17 Control Register */
#define CAN_MOCTR18	(*( CAN1_MOCTR0_type *) 0xf001925cu)	/* Message Object 18 Control Register */
#define CAN_MOCTR19	(*( CAN1_MOCTR0_type *) 0xf001927cu)	/* Message Object 19 Control Register */
#define CAN_MOCTR2	(*( CAN1_MOCTR0_type *) 0xf001905cu)	/* Message Object 2 Control Register */
#define CAN_MOCTR20	(*( CAN1_MOCTR0_type *) 0xf001929cu)	/* Message Object 20 Control Register */
#define CAN_MOCTR21	(*( CAN1_MOCTR0_type *) 0xf00192bcu)	/* Message Object 21 Control Register */
#define CAN_MOCTR22	(*( CAN1_MOCTR0_type *) 0xf00192dcu)	/* Message Object 22 Control Register */
#define CAN_MOCTR23	(*( CAN1_MOCTR0_type *) 0xf00192fcu)	/* Message Object 23 Control Register */
#define CAN_MOCTR24	(*( CAN1_MOCTR0_type *) 0xf001931cu)	/* Message Object 24 Control Register */
#define CAN_MOCTR25	(*( CAN1_MOCTR0_type *) 0xf001933cu)	/* Message Object 25 Control Register */
#define CAN_MOCTR26	(*( CAN1_MOCTR0_type *) 0xf001935cu)	/* Message Object 26 Control Register */
#define CAN_MOCTR27	(*( CAN1_MOCTR0_type *) 0xf001937cu)	/* Message Object 27 Control Register */
#define CAN_MOCTR28	(*( CAN1_MOCTR0_type *) 0xf001939cu)	/* Message Object 28 Control Register */
#define CAN_MOCTR29	(*( CAN1_MOCTR0_type *) 0xf00193bcu)	/* Message Object 29 Control Register */
#define CAN_MOCTR3	(*( CAN1_MOCTR0_type *) 0xf001907cu)	/* Message Object 3 Control Register */
#define CAN_MOCTR30	(*( CAN1_MOCTR0_type *) 0xf00193dcu)	/* Message Object 30 Control Register */
#define CAN_MOCTR31	(*( CAN1_MOCTR0_type *) 0xf00193fcu)	/* Message Object 31 Control Register */
#define CAN_MOCTR32	(*( CAN1_MOCTR0_type *) 0xf001941cu)	/* Message Object 32 Control Register */
#define CAN_MOCTR33	(*( CAN1_MOCTR0_type *) 0xf001943cu)	/* Message Object 33 Control Register */
#define CAN_MOCTR34	(*( CAN1_MOCTR0_type *) 0xf001945cu)	/* Message Object 34 Control Register */
#define CAN_MOCTR35	(*( CAN1_MOCTR0_type *) 0xf001947cu)	/* Message Object 35 Control Register */
#define CAN_MOCTR36	(*( CAN1_MOCTR0_type *) 0xf001949cu)	/* Message Object 36 Control Register */
#define CAN_MOCTR37	(*( CAN1_MOCTR0_type *) 0xf00194bcu)	/* Message Object 37 Control Register */
#define CAN_MOCTR38	(*( CAN1_MOCTR0_type *) 0xf00194dcu)	/* Message Object 38 Control Register */
#define CAN_MOCTR39	(*( CAN1_MOCTR0_type *) 0xf00194fcu)	/* Message Object 39 Control Register */
#define CAN_MOCTR4	(*( CAN1_MOCTR0_type *) 0xf001909cu)	/* Message Object 4 Control Register */
#define CAN_MOCTR40	(*( CAN1_MOCTR0_type *) 0xf001951cu)	/* Message Object 40 Control Register */
#define CAN_MOCTR41	(*( CAN1_MOCTR0_type *) 0xf001953cu)	/* Message Object 41 Control Register */
#define CAN_MOCTR42	(*( CAN1_MOCTR0_type *) 0xf001955cu)	/* Message Object 42 Control Register */
#define CAN_MOCTR43	(*( CAN1_MOCTR0_type *) 0xf001957cu)	/* Message Object 43 Control Register */
#define CAN_MOCTR44	(*( CAN1_MOCTR0_type *) 0xf001959cu)	/* Message Object 44 Control Register */
#define CAN_MOCTR45	(*( CAN1_MOCTR0_type *) 0xf00195bcu)	/* Message Object 45 Control Register */
#define CAN_MOCTR46	(*( CAN1_MOCTR0_type *) 0xf00195dcu)	/* Message Object 46 Control Register */
#define CAN_MOCTR47	(*( CAN1_MOCTR0_type *) 0xf00195fcu)	/* Message Object 47 Control Register */
#define CAN_MOCTR48	(*( CAN1_MOCTR0_type *) 0xf001961cu)	/* Message Object 48 Control Register */
#define CAN_MOCTR49	(*( CAN1_MOCTR0_type *) 0xf001963cu)	/* Message Object 49 Control Register */
#define CAN_MOCTR5	(*( CAN1_MOCTR0_type *) 0xf00190bcu)	/* Message Object 5 Control Register */
#define CAN_MOCTR50	(*( CAN1_MOCTR0_type *) 0xf001965cu)	/* Message Object 50 Control Register */
#define CAN_MOCTR51	(*( CAN1_MOCTR0_type *) 0xf001967cu)	/* Message Object 51 Control Register */
#define CAN_MOCTR52	(*( CAN1_MOCTR0_type *) 0xf001969cu)	/* Message Object 52 Control Register */
#define CAN_MOCTR53	(*( CAN1_MOCTR0_type *) 0xf00196bcu)	/* Message Object 53 Control Register */
#define CAN_MOCTR54	(*( CAN1_MOCTR0_type *) 0xf00196dcu)	/* Message Object 54 Control Register */
#define CAN_MOCTR55	(*( CAN1_MOCTR0_type *) 0xf00196fcu)	/* Message Object 55 Control Register */
#define CAN_MOCTR56	(*( CAN1_MOCTR0_type *) 0xf001971cu)	/* Message Object 56 Control Register */
#define CAN_MOCTR57	(*( CAN1_MOCTR0_type *) 0xf001973cu)	/* Message Object 57 Control Register */
#define CAN_MOCTR58	(*( CAN1_MOCTR0_type *) 0xf001975cu)	/* Message Object 58 Control Register */
#define CAN_MOCTR59	(*( CAN1_MOCTR0_type *) 0xf001977cu)	/* Message Object 59 Control Register */
#define CAN_MOCTR6	(*( CAN1_MOCTR0_type *) 0xf00190dcu)	/* Message Object 6 Control Register */
#define CAN_MOCTR60	(*( CAN1_MOCTR0_type *) 0xf001979cu)	/* Message Object 60 Control Register */
#define CAN_MOCTR61	(*( CAN1_MOCTR0_type *) 0xf00197bcu)	/* Message Object 61 Control Register */
#define CAN_MOCTR62	(*( CAN1_MOCTR0_type *) 0xf00197dcu)	/* Message Object 62 Control Register */
#define CAN_MOCTR63	(*( CAN1_MOCTR0_type *) 0xf00197fcu)	/* Message Object 63 Control Register */
#define CAN_MOCTR64	(*( CAN1_MOCTR0_type *) 0xf001981cu)	/* Message Object 64 Control Register */
#define CAN_MOCTR65	(*( CAN1_MOCTR0_type *) 0xf001983cu)	/* Message Object 65 Control Register */
#define CAN_MOCTR66	(*( CAN1_MOCTR0_type *) 0xf001985cu)	/* Message Object 66 Control Register */
#define CAN_MOCTR67	(*( CAN1_MOCTR0_type *) 0xf001987cu)	/* Message Object 67 Control Register */
#define CAN_MOCTR68	(*( CAN1_MOCTR0_type *) 0xf001989cu)	/* Message Object 68 Control Register */
#define CAN_MOCTR69	(*( CAN1_MOCTR0_type *) 0xf00198bcu)	/* Message Object 69 Control Register */
#define CAN_MOCTR7	(*( CAN1_MOCTR0_type *) 0xf00190fcu)	/* Message Object 7 Control Register */
#define CAN_MOCTR70	(*( CAN1_MOCTR0_type *) 0xf00198dcu)	/* Message Object 70 Control Register */
#define CAN_MOCTR71	(*( CAN1_MOCTR0_type *) 0xf00198fcu)	/* Message Object 71 Control Register */
#define CAN_MOCTR72	(*( CAN1_MOCTR0_type *) 0xf001991cu)	/* Message Object 72 Control Register */
#define CAN_MOCTR73	(*( CAN1_MOCTR0_type *) 0xf001993cu)	/* Message Object 73 Control Register */
#define CAN_MOCTR74	(*( CAN1_MOCTR0_type *) 0xf001995cu)	/* Message Object 74 Control Register */
#define CAN_MOCTR75	(*( CAN1_MOCTR0_type *) 0xf001997cu)	/* Message Object 75 Control Register */
#define CAN_MOCTR76	(*( CAN1_MOCTR0_type *) 0xf001999cu)	/* Message Object 76 Control Register */
#define CAN_MOCTR77	(*( CAN1_MOCTR0_type *) 0xf00199bcu)	/* Message Object 77 Control Register */
#define CAN_MOCTR78	(*( CAN1_MOCTR0_type *) 0xf00199dcu)	/* Message Object 78 Control Register */
#define CAN_MOCTR79	(*( CAN1_MOCTR0_type *) 0xf00199fcu)	/* Message Object 79 Control Register */
#define CAN_MOCTR8	(*( CAN1_MOCTR0_type *) 0xf001911cu)	/* Message Object 8 Control Register */
#define CAN_MOCTR80	(*( CAN1_MOCTR0_type *) 0xf0019a1cu)	/* Message Object 80 Control Register */
#define CAN_MOCTR81	(*( CAN1_MOCTR0_type *) 0xf0019a3cu)	/* Message Object 81 Control Register */
#define CAN_MOCTR82	(*( CAN1_MOCTR0_type *) 0xf0019a5cu)	/* Message Object 82 Control Register */
#define CAN_MOCTR83	(*( CAN1_MOCTR0_type *) 0xf0019a7cu)	/* Message Object 83 Control Register */
#define CAN_MOCTR84	(*( CAN1_MOCTR0_type *) 0xf0019a9cu)	/* Message Object 84 Control Register */
#define CAN_MOCTR85	(*( CAN1_MOCTR0_type *) 0xf0019abcu)	/* Message Object 85 Control Register */
#define CAN_MOCTR86	(*( CAN1_MOCTR0_type *) 0xf0019adcu)	/* Message Object 86 Control Register */
#define CAN_MOCTR87	(*( CAN1_MOCTR0_type *) 0xf0019afcu)	/* Message Object 87 Control Register */
#define CAN_MOCTR88	(*( CAN1_MOCTR0_type *) 0xf0019b1cu)	/* Message Object 88 Control Register */
#define CAN_MOCTR89	(*( CAN1_MOCTR0_type *) 0xf0019b3cu)	/* Message Object 89 Control Register */
#define CAN_MOCTR9	(*( CAN1_MOCTR0_type *) 0xf001913cu)	/* Message Object 9 Control Register */
#define CAN_MOCTR90	(*( CAN1_MOCTR0_type *) 0xf0019b5cu)	/* Message Object 90 Control Register */
#define CAN_MOCTR91	(*( CAN1_MOCTR0_type *) 0xf0019b7cu)	/* Message Object 91 Control Register */
#define CAN_MOCTR92	(*( CAN1_MOCTR0_type *) 0xf0019b9cu)	/* Message Object 92 Control Register */
#define CAN_MOCTR93	(*( CAN1_MOCTR0_type *) 0xf0019bbcu)	/* Message Object 93 Control Register */
#define CAN_MOCTR94	(*( CAN1_MOCTR0_type *) 0xf0019bdcu)	/* Message Object 94 Control Register */
#define CAN_MOCTR95	(*( CAN1_MOCTR0_type *) 0xf0019bfcu)	/* Message Object 95 Control Register */
#define CAN_MOCTR96	(*( CAN1_MOCTR0_type *) 0xf0019c1cu)	/* Message Object 96 Control Register */
#define CAN_MOCTR97	(*( CAN1_MOCTR0_type *) 0xf0019c3cu)	/* Message Object 97 Control Register */
#define CAN_MOCTR98	(*( CAN1_MOCTR0_type *) 0xf0019c5cu)	/* Message Object 98 Control Register */
#define CAN_MOCTR99	(*( CAN1_MOCTR0_type *) 0xf0019c7cu)	/* Message Object 99 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DB4            : 8;	/* Data Byte 4 of Message Object n */
		unsigned int DB5            : 8;	/* Data Byte 5 of Message Object n */
		unsigned int DB6            : 8;	/* Data Byte 6 of Message Object n */
		unsigned int DB7            : 8;	/* Data Byte 7 of Message Object n */
	} B;
	int I;
	unsigned int U;

} CAN1_MODATAH0_type;
#define CAN1_MODATAH0	(*( CAN1_MODATAH0_type *) 0xf0029014u)	/* Message Object 0 Data Register High */
#define CAN1_MODATAH1	(*( CAN1_MODATAH0_type *) 0xf0029034u)	/* Message Object 1 Data Register High */
#define CAN1_MODATAH10	(*( CAN1_MODATAH0_type *) 0xf0029154u)	/* Message Object 10 Data Register High */
#define CAN1_MODATAH100	(*( CAN1_MODATAH0_type *) 0xf0029c94u)	/* Message Object 100 Data Register High */
#define CAN1_MODATAH101	(*( CAN1_MODATAH0_type *) 0xf0029cb4u)	/* Message Object 101 Data Register High */
#define CAN1_MODATAH102	(*( CAN1_MODATAH0_type *) 0xf0029cd4u)	/* Message Object 102 Data Register High */
#define CAN1_MODATAH103	(*( CAN1_MODATAH0_type *) 0xf0029cf4u)	/* Message Object 103 Data Register High */
#define CAN1_MODATAH104	(*( CAN1_MODATAH0_type *) 0xf0029d14u)	/* Message Object 104 Data Register High */
#define CAN1_MODATAH105	(*( CAN1_MODATAH0_type *) 0xf0029d34u)	/* Message Object 105 Data Register High */
#define CAN1_MODATAH106	(*( CAN1_MODATAH0_type *) 0xf0029d54u)	/* Message Object 106 Data Register High */
#define CAN1_MODATAH107	(*( CAN1_MODATAH0_type *) 0xf0029d74u)	/* Message Object 107 Data Register High */
#define CAN1_MODATAH108	(*( CAN1_MODATAH0_type *) 0xf0029d94u)	/* Message Object 108 Data Register High */
#define CAN1_MODATAH109	(*( CAN1_MODATAH0_type *) 0xf0029db4u)	/* Message Object 109 Data Register High */
#define CAN1_MODATAH11	(*( CAN1_MODATAH0_type *) 0xf0029174u)	/* Message Object 11 Data Register High */
#define CAN1_MODATAH110	(*( CAN1_MODATAH0_type *) 0xf0029dd4u)	/* Message Object 110 Data Register High */
#define CAN1_MODATAH111	(*( CAN1_MODATAH0_type *) 0xf0029df4u)	/* Message Object 111 Data Register High */
#define CAN1_MODATAH112	(*( CAN1_MODATAH0_type *) 0xf0029e14u)	/* Message Object 112 Data Register High */
#define CAN1_MODATAH113	(*( CAN1_MODATAH0_type *) 0xf0029e34u)	/* Message Object 113 Data Register High */
#define CAN1_MODATAH114	(*( CAN1_MODATAH0_type *) 0xf0029e54u)	/* Message Object 114 Data Register High */
#define CAN1_MODATAH115	(*( CAN1_MODATAH0_type *) 0xf0029e74u)	/* Message Object 115 Data Register High */
#define CAN1_MODATAH116	(*( CAN1_MODATAH0_type *) 0xf0029e94u)	/* Message Object 116 Data Register High */
#define CAN1_MODATAH117	(*( CAN1_MODATAH0_type *) 0xf0029eb4u)	/* Message Object 117 Data Register High */
#define CAN1_MODATAH118	(*( CAN1_MODATAH0_type *) 0xf0029ed4u)	/* Message Object 118 Data Register High */
#define CAN1_MODATAH119	(*( CAN1_MODATAH0_type *) 0xf0029ef4u)	/* Message Object 119 Data Register High */
#define CAN1_MODATAH12	(*( CAN1_MODATAH0_type *) 0xf0029194u)	/* Message Object 12 Data Register High */
#define CAN1_MODATAH120	(*( CAN1_MODATAH0_type *) 0xf0029f14u)	/* Message Object 120 Data Register High */
#define CAN1_MODATAH121	(*( CAN1_MODATAH0_type *) 0xf0029f34u)	/* Message Object 121 Data Register High */
#define CAN1_MODATAH122	(*( CAN1_MODATAH0_type *) 0xf0029f54u)	/* Message Object 122 Data Register High */
#define CAN1_MODATAH123	(*( CAN1_MODATAH0_type *) 0xf0029f74u)	/* Message Object 123 Data Register High */
#define CAN1_MODATAH124	(*( CAN1_MODATAH0_type *) 0xf0029f94u)	/* Message Object 124 Data Register High */
#define CAN1_MODATAH125	(*( CAN1_MODATAH0_type *) 0xf0029fb4u)	/* Message Object 125 Data Register High */
#define CAN1_MODATAH126	(*( CAN1_MODATAH0_type *) 0xf0029fd4u)	/* Message Object 126 Data Register High */
#define CAN1_MODATAH127	(*( CAN1_MODATAH0_type *) 0xf0029ff4u)	/* Message Object 127 Data Register High */
#define CAN1_MODATAH13	(*( CAN1_MODATAH0_type *) 0xf00291b4u)	/* Message Object 13 Data Register High */
#define CAN1_MODATAH14	(*( CAN1_MODATAH0_type *) 0xf00291d4u)	/* Message Object 14 Data Register High */
#define CAN1_MODATAH15	(*( CAN1_MODATAH0_type *) 0xf00291f4u)	/* Message Object 15 Data Register High */
#define CAN1_MODATAH16	(*( CAN1_MODATAH0_type *) 0xf0029214u)	/* Message Object 16 Data Register High */
#define CAN1_MODATAH17	(*( CAN1_MODATAH0_type *) 0xf0029234u)	/* Message Object 17 Data Register High */
#define CAN1_MODATAH18	(*( CAN1_MODATAH0_type *) 0xf0029254u)	/* Message Object 18 Data Register High */
#define CAN1_MODATAH19	(*( CAN1_MODATAH0_type *) 0xf0029274u)	/* Message Object 19 Data Register High */
#define CAN1_MODATAH2	(*( CAN1_MODATAH0_type *) 0xf0029054u)	/* Message Object 2 Data Register High */
#define CAN1_MODATAH20	(*( CAN1_MODATAH0_type *) 0xf0029294u)	/* Message Object 20 Data Register High */
#define CAN1_MODATAH21	(*( CAN1_MODATAH0_type *) 0xf00292b4u)	/* Message Object 21 Data Register High */
#define CAN1_MODATAH22	(*( CAN1_MODATAH0_type *) 0xf00292d4u)	/* Message Object 22 Data Register High */
#define CAN1_MODATAH23	(*( CAN1_MODATAH0_type *) 0xf00292f4u)	/* Message Object 23 Data Register High */
#define CAN1_MODATAH24	(*( CAN1_MODATAH0_type *) 0xf0029314u)	/* Message Object 24 Data Register High */
#define CAN1_MODATAH25	(*( CAN1_MODATAH0_type *) 0xf0029334u)	/* Message Object 25 Data Register High */
#define CAN1_MODATAH26	(*( CAN1_MODATAH0_type *) 0xf0029354u)	/* Message Object 26 Data Register High */
#define CAN1_MODATAH27	(*( CAN1_MODATAH0_type *) 0xf0029374u)	/* Message Object 27 Data Register High */
#define CAN1_MODATAH28	(*( CAN1_MODATAH0_type *) 0xf0029394u)	/* Message Object 28 Data Register High */
#define CAN1_MODATAH29	(*( CAN1_MODATAH0_type *) 0xf00293b4u)	/* Message Object 29 Data Register High */
#define CAN1_MODATAH3	(*( CAN1_MODATAH0_type *) 0xf0029074u)	/* Message Object 3 Data Register High */
#define CAN1_MODATAH30	(*( CAN1_MODATAH0_type *) 0xf00293d4u)	/* Message Object 30 Data Register High */
#define CAN1_MODATAH31	(*( CAN1_MODATAH0_type *) 0xf00293f4u)	/* Message Object 31 Data Register High */
#define CAN1_MODATAH32	(*( CAN1_MODATAH0_type *) 0xf0029414u)	/* Message Object 32 Data Register High */
#define CAN1_MODATAH33	(*( CAN1_MODATAH0_type *) 0xf0029434u)	/* Message Object 33 Data Register High */
#define CAN1_MODATAH34	(*( CAN1_MODATAH0_type *) 0xf0029454u)	/* Message Object 34 Data Register High */
#define CAN1_MODATAH35	(*( CAN1_MODATAH0_type *) 0xf0029474u)	/* Message Object 35 Data Register High */
#define CAN1_MODATAH36	(*( CAN1_MODATAH0_type *) 0xf0029494u)	/* Message Object 36 Data Register High */
#define CAN1_MODATAH37	(*( CAN1_MODATAH0_type *) 0xf00294b4u)	/* Message Object 37 Data Register High */
#define CAN1_MODATAH38	(*( CAN1_MODATAH0_type *) 0xf00294d4u)	/* Message Object 38 Data Register High */
#define CAN1_MODATAH39	(*( CAN1_MODATAH0_type *) 0xf00294f4u)	/* Message Object 39 Data Register High */
#define CAN1_MODATAH4	(*( CAN1_MODATAH0_type *) 0xf0029094u)	/* Message Object 4 Data Register High */
#define CAN1_MODATAH40	(*( CAN1_MODATAH0_type *) 0xf0029514u)	/* Message Object 40 Data Register High */
#define CAN1_MODATAH41	(*( CAN1_MODATAH0_type *) 0xf0029534u)	/* Message Object 41 Data Register High */
#define CAN1_MODATAH42	(*( CAN1_MODATAH0_type *) 0xf0029554u)	/* Message Object 42 Data Register High */
#define CAN1_MODATAH43	(*( CAN1_MODATAH0_type *) 0xf0029574u)	/* Message Object 43 Data Register High */
#define CAN1_MODATAH44	(*( CAN1_MODATAH0_type *) 0xf0029594u)	/* Message Object 44 Data Register High */
#define CAN1_MODATAH45	(*( CAN1_MODATAH0_type *) 0xf00295b4u)	/* Message Object 45 Data Register High */
#define CAN1_MODATAH46	(*( CAN1_MODATAH0_type *) 0xf00295d4u)	/* Message Object 46 Data Register High */
#define CAN1_MODATAH47	(*( CAN1_MODATAH0_type *) 0xf00295f4u)	/* Message Object 47 Data Register High */
#define CAN1_MODATAH48	(*( CAN1_MODATAH0_type *) 0xf0029614u)	/* Message Object 48 Data Register High */
#define CAN1_MODATAH49	(*( CAN1_MODATAH0_type *) 0xf0029634u)	/* Message Object 49 Data Register High */
#define CAN1_MODATAH5	(*( CAN1_MODATAH0_type *) 0xf00290b4u)	/* Message Object 5 Data Register High */
#define CAN1_MODATAH50	(*( CAN1_MODATAH0_type *) 0xf0029654u)	/* Message Object 50 Data Register High */
#define CAN1_MODATAH51	(*( CAN1_MODATAH0_type *) 0xf0029674u)	/* Message Object 51 Data Register High */
#define CAN1_MODATAH52	(*( CAN1_MODATAH0_type *) 0xf0029694u)	/* Message Object 52 Data Register High */
#define CAN1_MODATAH53	(*( CAN1_MODATAH0_type *) 0xf00296b4u)	/* Message Object 53 Data Register High */
#define CAN1_MODATAH54	(*( CAN1_MODATAH0_type *) 0xf00296d4u)	/* Message Object 54 Data Register High */
#define CAN1_MODATAH55	(*( CAN1_MODATAH0_type *) 0xf00296f4u)	/* Message Object 55 Data Register High */
#define CAN1_MODATAH56	(*( CAN1_MODATAH0_type *) 0xf0029714u)	/* Message Object 56 Data Register High */
#define CAN1_MODATAH57	(*( CAN1_MODATAH0_type *) 0xf0029734u)	/* Message Object 57 Data Register High */
#define CAN1_MODATAH58	(*( CAN1_MODATAH0_type *) 0xf0029754u)	/* Message Object 58 Data Register High */
#define CAN1_MODATAH59	(*( CAN1_MODATAH0_type *) 0xf0029774u)	/* Message Object 59 Data Register High */
#define CAN1_MODATAH6	(*( CAN1_MODATAH0_type *) 0xf00290d4u)	/* Message Object 6 Data Register High */
#define CAN1_MODATAH60	(*( CAN1_MODATAH0_type *) 0xf0029794u)	/* Message Object 60 Data Register High */
#define CAN1_MODATAH61	(*( CAN1_MODATAH0_type *) 0xf00297b4u)	/* Message Object 61 Data Register High */
#define CAN1_MODATAH62	(*( CAN1_MODATAH0_type *) 0xf00297d4u)	/* Message Object 62 Data Register High */
#define CAN1_MODATAH63	(*( CAN1_MODATAH0_type *) 0xf00297f4u)	/* Message Object 63 Data Register High */
#define CAN1_MODATAH64	(*( CAN1_MODATAH0_type *) 0xf0029814u)	/* Message Object 64 Data Register High */
#define CAN1_MODATAH65	(*( CAN1_MODATAH0_type *) 0xf0029834u)	/* Message Object 65 Data Register High */
#define CAN1_MODATAH66	(*( CAN1_MODATAH0_type *) 0xf0029854u)	/* Message Object 66 Data Register High */
#define CAN1_MODATAH67	(*( CAN1_MODATAH0_type *) 0xf0029874u)	/* Message Object 67 Data Register High */
#define CAN1_MODATAH68	(*( CAN1_MODATAH0_type *) 0xf0029894u)	/* Message Object 68 Data Register High */
#define CAN1_MODATAH69	(*( CAN1_MODATAH0_type *) 0xf00298b4u)	/* Message Object 69 Data Register High */
#define CAN1_MODATAH7	(*( CAN1_MODATAH0_type *) 0xf00290f4u)	/* Message Object 7 Data Register High */
#define CAN1_MODATAH70	(*( CAN1_MODATAH0_type *) 0xf00298d4u)	/* Message Object 70 Data Register High */
#define CAN1_MODATAH71	(*( CAN1_MODATAH0_type *) 0xf00298f4u)	/* Message Object 71 Data Register High */
#define CAN1_MODATAH72	(*( CAN1_MODATAH0_type *) 0xf0029914u)	/* Message Object 72 Data Register High */
#define CAN1_MODATAH73	(*( CAN1_MODATAH0_type *) 0xf0029934u)	/* Message Object 73 Data Register High */
#define CAN1_MODATAH74	(*( CAN1_MODATAH0_type *) 0xf0029954u)	/* Message Object 74 Data Register High */
#define CAN1_MODATAH75	(*( CAN1_MODATAH0_type *) 0xf0029974u)	/* Message Object 75 Data Register High */
#define CAN1_MODATAH76	(*( CAN1_MODATAH0_type *) 0xf0029994u)	/* Message Object 76 Data Register High */
#define CAN1_MODATAH77	(*( CAN1_MODATAH0_type *) 0xf00299b4u)	/* Message Object 77 Data Register High */
#define CAN1_MODATAH78	(*( CAN1_MODATAH0_type *) 0xf00299d4u)	/* Message Object 78 Data Register High */
#define CAN1_MODATAH79	(*( CAN1_MODATAH0_type *) 0xf00299f4u)	/* Message Object 79 Data Register High */
#define CAN1_MODATAH8	(*( CAN1_MODATAH0_type *) 0xf0029114u)	/* Message Object 8 Data Register High */
#define CAN1_MODATAH80	(*( CAN1_MODATAH0_type *) 0xf0029a14u)	/* Message Object 80 Data Register High */
#define CAN1_MODATAH81	(*( CAN1_MODATAH0_type *) 0xf0029a34u)	/* Message Object 81 Data Register High */
#define CAN1_MODATAH82	(*( CAN1_MODATAH0_type *) 0xf0029a54u)	/* Message Object 82 Data Register High */
#define CAN1_MODATAH83	(*( CAN1_MODATAH0_type *) 0xf0029a74u)	/* Message Object 83 Data Register High */
#define CAN1_MODATAH84	(*( CAN1_MODATAH0_type *) 0xf0029a94u)	/* Message Object 84 Data Register High */
#define CAN1_MODATAH85	(*( CAN1_MODATAH0_type *) 0xf0029ab4u)	/* Message Object 85 Data Register High */
#define CAN1_MODATAH86	(*( CAN1_MODATAH0_type *) 0xf0029ad4u)	/* Message Object 86 Data Register High */
#define CAN1_MODATAH87	(*( CAN1_MODATAH0_type *) 0xf0029af4u)	/* Message Object 87 Data Register High */
#define CAN1_MODATAH88	(*( CAN1_MODATAH0_type *) 0xf0029b14u)	/* Message Object 88 Data Register High */
#define CAN1_MODATAH89	(*( CAN1_MODATAH0_type *) 0xf0029b34u)	/* Message Object 89 Data Register High */
#define CAN1_MODATAH9	(*( CAN1_MODATAH0_type *) 0xf0029134u)	/* Message Object 9 Data Register High */
#define CAN1_MODATAH90	(*( CAN1_MODATAH0_type *) 0xf0029b54u)	/* Message Object 90 Data Register High */
#define CAN1_MODATAH91	(*( CAN1_MODATAH0_type *) 0xf0029b74u)	/* Message Object 91 Data Register High */
#define CAN1_MODATAH92	(*( CAN1_MODATAH0_type *) 0xf0029b94u)	/* Message Object 92 Data Register High */
#define CAN1_MODATAH93	(*( CAN1_MODATAH0_type *) 0xf0029bb4u)	/* Message Object 93 Data Register High */
#define CAN1_MODATAH94	(*( CAN1_MODATAH0_type *) 0xf0029bd4u)	/* Message Object 94 Data Register High */
#define CAN1_MODATAH95	(*( CAN1_MODATAH0_type *) 0xf0029bf4u)	/* Message Object 95 Data Register High */
#define CAN1_MODATAH96	(*( CAN1_MODATAH0_type *) 0xf0029c14u)	/* Message Object 96 Data Register High */
#define CAN1_MODATAH97	(*( CAN1_MODATAH0_type *) 0xf0029c34u)	/* Message Object 97 Data Register High */
#define CAN1_MODATAH98	(*( CAN1_MODATAH0_type *) 0xf0029c54u)	/* Message Object 98 Data Register High */
#define CAN1_MODATAH99	(*( CAN1_MODATAH0_type *) 0xf0029c74u)	/* Message Object 99 Data Register High */
#define CAN_MODATAH0	(*( CAN1_MODATAH0_type *) 0xf0019014u)	/* Message Object 0 Data Register High */
#define CAN_MODATAH1	(*( CAN1_MODATAH0_type *) 0xf0019034u)	/* Message Object 1 Data Register High */
#define CAN_MODATAH10	(*( CAN1_MODATAH0_type *) 0xf0019154u)	/* Message Object 10 Data Register High */
#define CAN_MODATAH100	(*( CAN1_MODATAH0_type *) 0xf0019c94u)	/* Message Object 100 Data Register High */
#define CAN_MODATAH101	(*( CAN1_MODATAH0_type *) 0xf0019cb4u)	/* Message Object 101 Data Register High */
#define CAN_MODATAH102	(*( CAN1_MODATAH0_type *) 0xf0019cd4u)	/* Message Object 102 Data Register High */
#define CAN_MODATAH103	(*( CAN1_MODATAH0_type *) 0xf0019cf4u)	/* Message Object 103 Data Register High */
#define CAN_MODATAH104	(*( CAN1_MODATAH0_type *) 0xf0019d14u)	/* Message Object 104 Data Register High */
#define CAN_MODATAH105	(*( CAN1_MODATAH0_type *) 0xf0019d34u)	/* Message Object 105 Data Register High */
#define CAN_MODATAH106	(*( CAN1_MODATAH0_type *) 0xf0019d54u)	/* Message Object 106 Data Register High */
#define CAN_MODATAH107	(*( CAN1_MODATAH0_type *) 0xf0019d74u)	/* Message Object 107 Data Register High */
#define CAN_MODATAH108	(*( CAN1_MODATAH0_type *) 0xf0019d94u)	/* Message Object 108 Data Register High */
#define CAN_MODATAH109	(*( CAN1_MODATAH0_type *) 0xf0019db4u)	/* Message Object 109 Data Register High */
#define CAN_MODATAH11	(*( CAN1_MODATAH0_type *) 0xf0019174u)	/* Message Object 11 Data Register High */
#define CAN_MODATAH110	(*( CAN1_MODATAH0_type *) 0xf0019dd4u)	/* Message Object 110 Data Register High */
#define CAN_MODATAH111	(*( CAN1_MODATAH0_type *) 0xf0019df4u)	/* Message Object 111 Data Register High */
#define CAN_MODATAH112	(*( CAN1_MODATAH0_type *) 0xf0019e14u)	/* Message Object 112 Data Register High */
#define CAN_MODATAH113	(*( CAN1_MODATAH0_type *) 0xf0019e34u)	/* Message Object 113 Data Register High */
#define CAN_MODATAH114	(*( CAN1_MODATAH0_type *) 0xf0019e54u)	/* Message Object 114 Data Register High */
#define CAN_MODATAH115	(*( CAN1_MODATAH0_type *) 0xf0019e74u)	/* Message Object 115 Data Register High */
#define CAN_MODATAH116	(*( CAN1_MODATAH0_type *) 0xf0019e94u)	/* Message Object 116 Data Register High */
#define CAN_MODATAH117	(*( CAN1_MODATAH0_type *) 0xf0019eb4u)	/* Message Object 117 Data Register High */
#define CAN_MODATAH118	(*( CAN1_MODATAH0_type *) 0xf0019ed4u)	/* Message Object 118 Data Register High */
#define CAN_MODATAH119	(*( CAN1_MODATAH0_type *) 0xf0019ef4u)	/* Message Object 119 Data Register High */
#define CAN_MODATAH12	(*( CAN1_MODATAH0_type *) 0xf0019194u)	/* Message Object 12 Data Register High */
#define CAN_MODATAH120	(*( CAN1_MODATAH0_type *) 0xf0019f14u)	/* Message Object 120 Data Register High */
#define CAN_MODATAH121	(*( CAN1_MODATAH0_type *) 0xf0019f34u)	/* Message Object 121 Data Register High */
#define CAN_MODATAH122	(*( CAN1_MODATAH0_type *) 0xf0019f54u)	/* Message Object 122 Data Register High */
#define CAN_MODATAH123	(*( CAN1_MODATAH0_type *) 0xf0019f74u)	/* Message Object 123 Data Register High */
#define CAN_MODATAH124	(*( CAN1_MODATAH0_type *) 0xf0019f94u)	/* Message Object 124 Data Register High */
#define CAN_MODATAH125	(*( CAN1_MODATAH0_type *) 0xf0019fb4u)	/* Message Object 125 Data Register High */
#define CAN_MODATAH126	(*( CAN1_MODATAH0_type *) 0xf0019fd4u)	/* Message Object 126 Data Register High */
#define CAN_MODATAH127	(*( CAN1_MODATAH0_type *) 0xf0019ff4u)	/* Message Object 127 Data Register High */
#define CAN_MODATAH13	(*( CAN1_MODATAH0_type *) 0xf00191b4u)	/* Message Object 13 Data Register High */
#define CAN_MODATAH14	(*( CAN1_MODATAH0_type *) 0xf00191d4u)	/* Message Object 14 Data Register High */
#define CAN_MODATAH15	(*( CAN1_MODATAH0_type *) 0xf00191f4u)	/* Message Object 15 Data Register High */
#define CAN_MODATAH16	(*( CAN1_MODATAH0_type *) 0xf0019214u)	/* Message Object 16 Data Register High */
#define CAN_MODATAH17	(*( CAN1_MODATAH0_type *) 0xf0019234u)	/* Message Object 17 Data Register High */
#define CAN_MODATAH18	(*( CAN1_MODATAH0_type *) 0xf0019254u)	/* Message Object 18 Data Register High */
#define CAN_MODATAH19	(*( CAN1_MODATAH0_type *) 0xf0019274u)	/* Message Object 19 Data Register High */
#define CAN_MODATAH2	(*( CAN1_MODATAH0_type *) 0xf0019054u)	/* Message Object 2 Data Register High */
#define CAN_MODATAH20	(*( CAN1_MODATAH0_type *) 0xf0019294u)	/* Message Object 20 Data Register High */
#define CAN_MODATAH21	(*( CAN1_MODATAH0_type *) 0xf00192b4u)	/* Message Object 21 Data Register High */
#define CAN_MODATAH22	(*( CAN1_MODATAH0_type *) 0xf00192d4u)	/* Message Object 22 Data Register High */
#define CAN_MODATAH23	(*( CAN1_MODATAH0_type *) 0xf00192f4u)	/* Message Object 23 Data Register High */
#define CAN_MODATAH24	(*( CAN1_MODATAH0_type *) 0xf0019314u)	/* Message Object 24 Data Register High */
#define CAN_MODATAH25	(*( CAN1_MODATAH0_type *) 0xf0019334u)	/* Message Object 25 Data Register High */
#define CAN_MODATAH26	(*( CAN1_MODATAH0_type *) 0xf0019354u)	/* Message Object 26 Data Register High */
#define CAN_MODATAH27	(*( CAN1_MODATAH0_type *) 0xf0019374u)	/* Message Object 27 Data Register High */
#define CAN_MODATAH28	(*( CAN1_MODATAH0_type *) 0xf0019394u)	/* Message Object 28 Data Register High */
#define CAN_MODATAH29	(*( CAN1_MODATAH0_type *) 0xf00193b4u)	/* Message Object 29 Data Register High */
#define CAN_MODATAH3	(*( CAN1_MODATAH0_type *) 0xf0019074u)	/* Message Object 3 Data Register High */
#define CAN_MODATAH30	(*( CAN1_MODATAH0_type *) 0xf00193d4u)	/* Message Object 30 Data Register High */
#define CAN_MODATAH31	(*( CAN1_MODATAH0_type *) 0xf00193f4u)	/* Message Object 31 Data Register High */
#define CAN_MODATAH32	(*( CAN1_MODATAH0_type *) 0xf0019414u)	/* Message Object 32 Data Register High */
#define CAN_MODATAH33	(*( CAN1_MODATAH0_type *) 0xf0019434u)	/* Message Object 33 Data Register High */
#define CAN_MODATAH34	(*( CAN1_MODATAH0_type *) 0xf0019454u)	/* Message Object 34 Data Register High */
#define CAN_MODATAH35	(*( CAN1_MODATAH0_type *) 0xf0019474u)	/* Message Object 35 Data Register High */
#define CAN_MODATAH36	(*( CAN1_MODATAH0_type *) 0xf0019494u)	/* Message Object 36 Data Register High */
#define CAN_MODATAH37	(*( CAN1_MODATAH0_type *) 0xf00194b4u)	/* Message Object 37 Data Register High */
#define CAN_MODATAH38	(*( CAN1_MODATAH0_type *) 0xf00194d4u)	/* Message Object 38 Data Register High */
#define CAN_MODATAH39	(*( CAN1_MODATAH0_type *) 0xf00194f4u)	/* Message Object 39 Data Register High */
#define CAN_MODATAH4	(*( CAN1_MODATAH0_type *) 0xf0019094u)	/* Message Object 4 Data Register High */
#define CAN_MODATAH40	(*( CAN1_MODATAH0_type *) 0xf0019514u)	/* Message Object 40 Data Register High */
#define CAN_MODATAH41	(*( CAN1_MODATAH0_type *) 0xf0019534u)	/* Message Object 41 Data Register High */
#define CAN_MODATAH42	(*( CAN1_MODATAH0_type *) 0xf0019554u)	/* Message Object 42 Data Register High */
#define CAN_MODATAH43	(*( CAN1_MODATAH0_type *) 0xf0019574u)	/* Message Object 43 Data Register High */
#define CAN_MODATAH44	(*( CAN1_MODATAH0_type *) 0xf0019594u)	/* Message Object 44 Data Register High */
#define CAN_MODATAH45	(*( CAN1_MODATAH0_type *) 0xf00195b4u)	/* Message Object 45 Data Register High */
#define CAN_MODATAH46	(*( CAN1_MODATAH0_type *) 0xf00195d4u)	/* Message Object 46 Data Register High */
#define CAN_MODATAH47	(*( CAN1_MODATAH0_type *) 0xf00195f4u)	/* Message Object 47 Data Register High */
#define CAN_MODATAH48	(*( CAN1_MODATAH0_type *) 0xf0019614u)	/* Message Object 48 Data Register High */
#define CAN_MODATAH49	(*( CAN1_MODATAH0_type *) 0xf0019634u)	/* Message Object 49 Data Register High */
#define CAN_MODATAH5	(*( CAN1_MODATAH0_type *) 0xf00190b4u)	/* Message Object 5 Data Register High */
#define CAN_MODATAH50	(*( CAN1_MODATAH0_type *) 0xf0019654u)	/* Message Object 50 Data Register High */
#define CAN_MODATAH51	(*( CAN1_MODATAH0_type *) 0xf0019674u)	/* Message Object 51 Data Register High */
#define CAN_MODATAH52	(*( CAN1_MODATAH0_type *) 0xf0019694u)	/* Message Object 52 Data Register High */
#define CAN_MODATAH53	(*( CAN1_MODATAH0_type *) 0xf00196b4u)	/* Message Object 53 Data Register High */
#define CAN_MODATAH54	(*( CAN1_MODATAH0_type *) 0xf00196d4u)	/* Message Object 54 Data Register High */
#define CAN_MODATAH55	(*( CAN1_MODATAH0_type *) 0xf00196f4u)	/* Message Object 55 Data Register High */
#define CAN_MODATAH56	(*( CAN1_MODATAH0_type *) 0xf0019714u)	/* Message Object 56 Data Register High */
#define CAN_MODATAH57	(*( CAN1_MODATAH0_type *) 0xf0019734u)	/* Message Object 57 Data Register High */
#define CAN_MODATAH58	(*( CAN1_MODATAH0_type *) 0xf0019754u)	/* Message Object 58 Data Register High */
#define CAN_MODATAH59	(*( CAN1_MODATAH0_type *) 0xf0019774u)	/* Message Object 59 Data Register High */
#define CAN_MODATAH6	(*( CAN1_MODATAH0_type *) 0xf00190d4u)	/* Message Object 6 Data Register High */
#define CAN_MODATAH60	(*( CAN1_MODATAH0_type *) 0xf0019794u)	/* Message Object 60 Data Register High */
#define CAN_MODATAH61	(*( CAN1_MODATAH0_type *) 0xf00197b4u)	/* Message Object 61 Data Register High */
#define CAN_MODATAH62	(*( CAN1_MODATAH0_type *) 0xf00197d4u)	/* Message Object 62 Data Register High */
#define CAN_MODATAH63	(*( CAN1_MODATAH0_type *) 0xf00197f4u)	/* Message Object 63 Data Register High */
#define CAN_MODATAH64	(*( CAN1_MODATAH0_type *) 0xf0019814u)	/* Message Object 64 Data Register High */
#define CAN_MODATAH65	(*( CAN1_MODATAH0_type *) 0xf0019834u)	/* Message Object 65 Data Register High */
#define CAN_MODATAH66	(*( CAN1_MODATAH0_type *) 0xf0019854u)	/* Message Object 66 Data Register High */
#define CAN_MODATAH67	(*( CAN1_MODATAH0_type *) 0xf0019874u)	/* Message Object 67 Data Register High */
#define CAN_MODATAH68	(*( CAN1_MODATAH0_type *) 0xf0019894u)	/* Message Object 68 Data Register High */
#define CAN_MODATAH69	(*( CAN1_MODATAH0_type *) 0xf00198b4u)	/* Message Object 69 Data Register High */
#define CAN_MODATAH7	(*( CAN1_MODATAH0_type *) 0xf00190f4u)	/* Message Object 7 Data Register High */
#define CAN_MODATAH70	(*( CAN1_MODATAH0_type *) 0xf00198d4u)	/* Message Object 70 Data Register High */
#define CAN_MODATAH71	(*( CAN1_MODATAH0_type *) 0xf00198f4u)	/* Message Object 71 Data Register High */
#define CAN_MODATAH72	(*( CAN1_MODATAH0_type *) 0xf0019914u)	/* Message Object 72 Data Register High */
#define CAN_MODATAH73	(*( CAN1_MODATAH0_type *) 0xf0019934u)	/* Message Object 73 Data Register High */
#define CAN_MODATAH74	(*( CAN1_MODATAH0_type *) 0xf0019954u)	/* Message Object 74 Data Register High */
#define CAN_MODATAH75	(*( CAN1_MODATAH0_type *) 0xf0019974u)	/* Message Object 75 Data Register High */
#define CAN_MODATAH76	(*( CAN1_MODATAH0_type *) 0xf0019994u)	/* Message Object 76 Data Register High */
#define CAN_MODATAH77	(*( CAN1_MODATAH0_type *) 0xf00199b4u)	/* Message Object 77 Data Register High */
#define CAN_MODATAH78	(*( CAN1_MODATAH0_type *) 0xf00199d4u)	/* Message Object 78 Data Register High */
#define CAN_MODATAH79	(*( CAN1_MODATAH0_type *) 0xf00199f4u)	/* Message Object 79 Data Register High */
#define CAN_MODATAH8	(*( CAN1_MODATAH0_type *) 0xf0019114u)	/* Message Object 8 Data Register High */
#define CAN_MODATAH80	(*( CAN1_MODATAH0_type *) 0xf0019a14u)	/* Message Object 80 Data Register High */
#define CAN_MODATAH81	(*( CAN1_MODATAH0_type *) 0xf0019a34u)	/* Message Object 81 Data Register High */
#define CAN_MODATAH82	(*( CAN1_MODATAH0_type *) 0xf0019a54u)	/* Message Object 82 Data Register High */
#define CAN_MODATAH83	(*( CAN1_MODATAH0_type *) 0xf0019a74u)	/* Message Object 83 Data Register High */
#define CAN_MODATAH84	(*( CAN1_MODATAH0_type *) 0xf0019a94u)	/* Message Object 84 Data Register High */
#define CAN_MODATAH85	(*( CAN1_MODATAH0_type *) 0xf0019ab4u)	/* Message Object 85 Data Register High */
#define CAN_MODATAH86	(*( CAN1_MODATAH0_type *) 0xf0019ad4u)	/* Message Object 86 Data Register High */
#define CAN_MODATAH87	(*( CAN1_MODATAH0_type *) 0xf0019af4u)	/* Message Object 87 Data Register High */
#define CAN_MODATAH88	(*( CAN1_MODATAH0_type *) 0xf0019b14u)	/* Message Object 88 Data Register High */
#define CAN_MODATAH89	(*( CAN1_MODATAH0_type *) 0xf0019b34u)	/* Message Object 89 Data Register High */
#define CAN_MODATAH9	(*( CAN1_MODATAH0_type *) 0xf0019134u)	/* Message Object 9 Data Register High */
#define CAN_MODATAH90	(*( CAN1_MODATAH0_type *) 0xf0019b54u)	/* Message Object 90 Data Register High */
#define CAN_MODATAH91	(*( CAN1_MODATAH0_type *) 0xf0019b74u)	/* Message Object 91 Data Register High */
#define CAN_MODATAH92	(*( CAN1_MODATAH0_type *) 0xf0019b94u)	/* Message Object 92 Data Register High */
#define CAN_MODATAH93	(*( CAN1_MODATAH0_type *) 0xf0019bb4u)	/* Message Object 93 Data Register High */
#define CAN_MODATAH94	(*( CAN1_MODATAH0_type *) 0xf0019bd4u)	/* Message Object 94 Data Register High */
#define CAN_MODATAH95	(*( CAN1_MODATAH0_type *) 0xf0019bf4u)	/* Message Object 95 Data Register High */
#define CAN_MODATAH96	(*( CAN1_MODATAH0_type *) 0xf0019c14u)	/* Message Object 96 Data Register High */
#define CAN_MODATAH97	(*( CAN1_MODATAH0_type *) 0xf0019c34u)	/* Message Object 97 Data Register High */
#define CAN_MODATAH98	(*( CAN1_MODATAH0_type *) 0xf0019c54u)	/* Message Object 98 Data Register High */
#define CAN_MODATAH99	(*( CAN1_MODATAH0_type *) 0xf0019c74u)	/* Message Object 99 Data Register High */

typedef volatile union
{
	struct
	{ 
		unsigned int MMC            : 4;	/* Message Mode Control */
		unsigned int RXTOE          : 1;	/* Receive Time-Out Enable */
		unsigned int BRS            : 1;	/* Bit Rate Switch */
		unsigned int EDL            : 1;	/* Extended Data Length */
		unsigned int                : 1;
		unsigned int GDFS           : 1;	/* Gateway Data Frame Send */
		unsigned int IDC            : 1;	/* Identifier Copy */
		unsigned int DLCC           : 1;	/* Data Length Code Copy */
		unsigned int DATC           : 1;	/* Data Copy */
		unsigned int                : 4;
		unsigned int RXIE           : 1;	/* Receive Interrupt Enable */
		unsigned int TXIE           : 1;	/* Transmit Interrupt Enable */
		unsigned int OVIE           : 1;	/* Overflow Interrupt Enable */
		unsigned int                : 1;
		unsigned int FRREN          : 1;	/* Foreign Remote Request Enable */
		unsigned int RMM            : 1;	/* Transmit Object Remote Monitoring */
		unsigned int SDT            : 1;	/* Single Data Transfer */
		unsigned int STT            : 1;	/* Single Transmit Trial */
		unsigned int DLC            : 4;	/* Data Length Code */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} CAN1_MOFCR0_type;
#define CAN1_MOFCR0	(*( CAN1_MOFCR0_type *) 0xf0029000u)	/* Message Object 0 Function Control Register */
#define CAN1_MOFCR1	(*( CAN1_MOFCR0_type *) 0xf0029020u)	/* Message Object 1 Function Control Register */
#define CAN1_MOFCR10	(*( CAN1_MOFCR0_type *) 0xf0029140u)	/* Message Object 10 Function Control Register */
#define CAN1_MOFCR100	(*( CAN1_MOFCR0_type *) 0xf0029c80u)	/* Message Object 100 Function Control Register */
#define CAN1_MOFCR101	(*( CAN1_MOFCR0_type *) 0xf0029ca0u)	/* Message Object 101 Function Control Register */
#define CAN1_MOFCR102	(*( CAN1_MOFCR0_type *) 0xf0029cc0u)	/* Message Object 102 Function Control Register */
#define CAN1_MOFCR103	(*( CAN1_MOFCR0_type *) 0xf0029ce0u)	/* Message Object 103 Function Control Register */
#define CAN1_MOFCR104	(*( CAN1_MOFCR0_type *) 0xf0029d00u)	/* Message Object 104 Function Control Register */
#define CAN1_MOFCR105	(*( CAN1_MOFCR0_type *) 0xf0029d20u)	/* Message Object 105 Function Control Register */
#define CAN1_MOFCR106	(*( CAN1_MOFCR0_type *) 0xf0029d40u)	/* Message Object 106 Function Control Register */
#define CAN1_MOFCR107	(*( CAN1_MOFCR0_type *) 0xf0029d60u)	/* Message Object 107 Function Control Register */
#define CAN1_MOFCR108	(*( CAN1_MOFCR0_type *) 0xf0029d80u)	/* Message Object 108 Function Control Register */
#define CAN1_MOFCR109	(*( CAN1_MOFCR0_type *) 0xf0029da0u)	/* Message Object 109 Function Control Register */
#define CAN1_MOFCR11	(*( CAN1_MOFCR0_type *) 0xf0029160u)	/* Message Object 11 Function Control Register */
#define CAN1_MOFCR110	(*( CAN1_MOFCR0_type *) 0xf0029dc0u)	/* Message Object 110 Function Control Register */
#define CAN1_MOFCR111	(*( CAN1_MOFCR0_type *) 0xf0029de0u)	/* Message Object 111 Function Control Register */
#define CAN1_MOFCR112	(*( CAN1_MOFCR0_type *) 0xf0029e00u)	/* Message Object 112 Function Control Register */
#define CAN1_MOFCR113	(*( CAN1_MOFCR0_type *) 0xf0029e20u)	/* Message Object 113 Function Control Register */
#define CAN1_MOFCR114	(*( CAN1_MOFCR0_type *) 0xf0029e40u)	/* Message Object 114 Function Control Register */
#define CAN1_MOFCR115	(*( CAN1_MOFCR0_type *) 0xf0029e60u)	/* Message Object 115 Function Control Register */
#define CAN1_MOFCR116	(*( CAN1_MOFCR0_type *) 0xf0029e80u)	/* Message Object 116 Function Control Register */
#define CAN1_MOFCR117	(*( CAN1_MOFCR0_type *) 0xf0029ea0u)	/* Message Object 117 Function Control Register */
#define CAN1_MOFCR118	(*( CAN1_MOFCR0_type *) 0xf0029ec0u)	/* Message Object 118 Function Control Register */
#define CAN1_MOFCR119	(*( CAN1_MOFCR0_type *) 0xf0029ee0u)	/* Message Object 119 Function Control Register */
#define CAN1_MOFCR12	(*( CAN1_MOFCR0_type *) 0xf0029180u)	/* Message Object 12 Function Control Register */
#define CAN1_MOFCR120	(*( CAN1_MOFCR0_type *) 0xf0029f00u)	/* Message Object 120 Function Control Register */
#define CAN1_MOFCR121	(*( CAN1_MOFCR0_type *) 0xf0029f20u)	/* Message Object 121 Function Control Register */
#define CAN1_MOFCR122	(*( CAN1_MOFCR0_type *) 0xf0029f40u)	/* Message Object 122 Function Control Register */
#define CAN1_MOFCR123	(*( CAN1_MOFCR0_type *) 0xf0029f60u)	/* Message Object 123 Function Control Register */
#define CAN1_MOFCR124	(*( CAN1_MOFCR0_type *) 0xf0029f80u)	/* Message Object 124 Function Control Register */
#define CAN1_MOFCR125	(*( CAN1_MOFCR0_type *) 0xf0029fa0u)	/* Message Object 125 Function Control Register */
#define CAN1_MOFCR126	(*( CAN1_MOFCR0_type *) 0xf0029fc0u)	/* Message Object 126 Function Control Register */
#define CAN1_MOFCR127	(*( CAN1_MOFCR0_type *) 0xf0029fe0u)	/* Message Object 127 Function Control Register */
#define CAN1_MOFCR13	(*( CAN1_MOFCR0_type *) 0xf00291a0u)	/* Message Object 13 Function Control Register */
#define CAN1_MOFCR14	(*( CAN1_MOFCR0_type *) 0xf00291c0u)	/* Message Object 14 Function Control Register */
#define CAN1_MOFCR15	(*( CAN1_MOFCR0_type *) 0xf00291e0u)	/* Message Object 15 Function Control Register */
#define CAN1_MOFCR16	(*( CAN1_MOFCR0_type *) 0xf0029200u)	/* Message Object 16 Function Control Register */
#define CAN1_MOFCR17	(*( CAN1_MOFCR0_type *) 0xf0029220u)	/* Message Object 17 Function Control Register */
#define CAN1_MOFCR18	(*( CAN1_MOFCR0_type *) 0xf0029240u)	/* Message Object 18 Function Control Register */
#define CAN1_MOFCR19	(*( CAN1_MOFCR0_type *) 0xf0029260u)	/* Message Object 19 Function Control Register */
#define CAN1_MOFCR2	(*( CAN1_MOFCR0_type *) 0xf0029040u)	/* Message Object 2 Function Control Register */
#define CAN1_MOFCR20	(*( CAN1_MOFCR0_type *) 0xf0029280u)	/* Message Object 20 Function Control Register */
#define CAN1_MOFCR21	(*( CAN1_MOFCR0_type *) 0xf00292a0u)	/* Message Object 21 Function Control Register */
#define CAN1_MOFCR22	(*( CAN1_MOFCR0_type *) 0xf00292c0u)	/* Message Object 22 Function Control Register */
#define CAN1_MOFCR23	(*( CAN1_MOFCR0_type *) 0xf00292e0u)	/* Message Object 23 Function Control Register */
#define CAN1_MOFCR24	(*( CAN1_MOFCR0_type *) 0xf0029300u)	/* Message Object 24 Function Control Register */
#define CAN1_MOFCR25	(*( CAN1_MOFCR0_type *) 0xf0029320u)	/* Message Object 25 Function Control Register */
#define CAN1_MOFCR26	(*( CAN1_MOFCR0_type *) 0xf0029340u)	/* Message Object 26 Function Control Register */
#define CAN1_MOFCR27	(*( CAN1_MOFCR0_type *) 0xf0029360u)	/* Message Object 27 Function Control Register */
#define CAN1_MOFCR28	(*( CAN1_MOFCR0_type *) 0xf0029380u)	/* Message Object 28 Function Control Register */
#define CAN1_MOFCR29	(*( CAN1_MOFCR0_type *) 0xf00293a0u)	/* Message Object 29 Function Control Register */
#define CAN1_MOFCR3	(*( CAN1_MOFCR0_type *) 0xf0029060u)	/* Message Object 3 Function Control Register */
#define CAN1_MOFCR30	(*( CAN1_MOFCR0_type *) 0xf00293c0u)	/* Message Object 30 Function Control Register */
#define CAN1_MOFCR31	(*( CAN1_MOFCR0_type *) 0xf00293e0u)	/* Message Object 31 Function Control Register */
#define CAN1_MOFCR32	(*( CAN1_MOFCR0_type *) 0xf0029400u)	/* Message Object 32 Function Control Register */
#define CAN1_MOFCR33	(*( CAN1_MOFCR0_type *) 0xf0029420u)	/* Message Object 33 Function Control Register */
#define CAN1_MOFCR34	(*( CAN1_MOFCR0_type *) 0xf0029440u)	/* Message Object 34 Function Control Register */
#define CAN1_MOFCR35	(*( CAN1_MOFCR0_type *) 0xf0029460u)	/* Message Object 35 Function Control Register */
#define CAN1_MOFCR36	(*( CAN1_MOFCR0_type *) 0xf0029480u)	/* Message Object 36 Function Control Register */
#define CAN1_MOFCR37	(*( CAN1_MOFCR0_type *) 0xf00294a0u)	/* Message Object 37 Function Control Register */
#define CAN1_MOFCR38	(*( CAN1_MOFCR0_type *) 0xf00294c0u)	/* Message Object 38 Function Control Register */
#define CAN1_MOFCR39	(*( CAN1_MOFCR0_type *) 0xf00294e0u)	/* Message Object 39 Function Control Register */
#define CAN1_MOFCR4	(*( CAN1_MOFCR0_type *) 0xf0029080u)	/* Message Object 4 Function Control Register */
#define CAN1_MOFCR40	(*( CAN1_MOFCR0_type *) 0xf0029500u)	/* Message Object 40 Function Control Register */
#define CAN1_MOFCR41	(*( CAN1_MOFCR0_type *) 0xf0029520u)	/* Message Object 41 Function Control Register */
#define CAN1_MOFCR42	(*( CAN1_MOFCR0_type *) 0xf0029540u)	/* Message Object 42 Function Control Register */
#define CAN1_MOFCR43	(*( CAN1_MOFCR0_type *) 0xf0029560u)	/* Message Object 43 Function Control Register */
#define CAN1_MOFCR44	(*( CAN1_MOFCR0_type *) 0xf0029580u)	/* Message Object 44 Function Control Register */
#define CAN1_MOFCR45	(*( CAN1_MOFCR0_type *) 0xf00295a0u)	/* Message Object 45 Function Control Register */
#define CAN1_MOFCR46	(*( CAN1_MOFCR0_type *) 0xf00295c0u)	/* Message Object 46 Function Control Register */
#define CAN1_MOFCR47	(*( CAN1_MOFCR0_type *) 0xf00295e0u)	/* Message Object 47 Function Control Register */
#define CAN1_MOFCR48	(*( CAN1_MOFCR0_type *) 0xf0029600u)	/* Message Object 48 Function Control Register */
#define CAN1_MOFCR49	(*( CAN1_MOFCR0_type *) 0xf0029620u)	/* Message Object 49 Function Control Register */
#define CAN1_MOFCR5	(*( CAN1_MOFCR0_type *) 0xf00290a0u)	/* Message Object 5 Function Control Register */
#define CAN1_MOFCR50	(*( CAN1_MOFCR0_type *) 0xf0029640u)	/* Message Object 50 Function Control Register */
#define CAN1_MOFCR51	(*( CAN1_MOFCR0_type *) 0xf0029660u)	/* Message Object 51 Function Control Register */
#define CAN1_MOFCR52	(*( CAN1_MOFCR0_type *) 0xf0029680u)	/* Message Object 52 Function Control Register */
#define CAN1_MOFCR53	(*( CAN1_MOFCR0_type *) 0xf00296a0u)	/* Message Object 53 Function Control Register */
#define CAN1_MOFCR54	(*( CAN1_MOFCR0_type *) 0xf00296c0u)	/* Message Object 54 Function Control Register */
#define CAN1_MOFCR55	(*( CAN1_MOFCR0_type *) 0xf00296e0u)	/* Message Object 55 Function Control Register */
#define CAN1_MOFCR56	(*( CAN1_MOFCR0_type *) 0xf0029700u)	/* Message Object 56 Function Control Register */
#define CAN1_MOFCR57	(*( CAN1_MOFCR0_type *) 0xf0029720u)	/* Message Object 57 Function Control Register */
#define CAN1_MOFCR58	(*( CAN1_MOFCR0_type *) 0xf0029740u)	/* Message Object 58 Function Control Register */
#define CAN1_MOFCR59	(*( CAN1_MOFCR0_type *) 0xf0029760u)	/* Message Object 59 Function Control Register */
#define CAN1_MOFCR6	(*( CAN1_MOFCR0_type *) 0xf00290c0u)	/* Message Object 6 Function Control Register */
#define CAN1_MOFCR60	(*( CAN1_MOFCR0_type *) 0xf0029780u)	/* Message Object 60 Function Control Register */
#define CAN1_MOFCR61	(*( CAN1_MOFCR0_type *) 0xf00297a0u)	/* Message Object 61 Function Control Register */
#define CAN1_MOFCR62	(*( CAN1_MOFCR0_type *) 0xf00297c0u)	/* Message Object 62 Function Control Register */
#define CAN1_MOFCR63	(*( CAN1_MOFCR0_type *) 0xf00297e0u)	/* Message Object 63 Function Control Register */
#define CAN1_MOFCR64	(*( CAN1_MOFCR0_type *) 0xf0029800u)	/* Message Object 64 Function Control Register */
#define CAN1_MOFCR65	(*( CAN1_MOFCR0_type *) 0xf0029820u)	/* Message Object 65 Function Control Register */
#define CAN1_MOFCR66	(*( CAN1_MOFCR0_type *) 0xf0029840u)	/* Message Object 66 Function Control Register */
#define CAN1_MOFCR67	(*( CAN1_MOFCR0_type *) 0xf0029860u)	/* Message Object 67 Function Control Register */
#define CAN1_MOFCR68	(*( CAN1_MOFCR0_type *) 0xf0029880u)	/* Message Object 68 Function Control Register */
#define CAN1_MOFCR69	(*( CAN1_MOFCR0_type *) 0xf00298a0u)	/* Message Object 69 Function Control Register */
#define CAN1_MOFCR7	(*( CAN1_MOFCR0_type *) 0xf00290e0u)	/* Message Object 7 Function Control Register */
#define CAN1_MOFCR70	(*( CAN1_MOFCR0_type *) 0xf00298c0u)	/* Message Object 70 Function Control Register */
#define CAN1_MOFCR71	(*( CAN1_MOFCR0_type *) 0xf00298e0u)	/* Message Object 71 Function Control Register */
#define CAN1_MOFCR72	(*( CAN1_MOFCR0_type *) 0xf0029900u)	/* Message Object 72 Function Control Register */
#define CAN1_MOFCR73	(*( CAN1_MOFCR0_type *) 0xf0029920u)	/* Message Object 73 Function Control Register */
#define CAN1_MOFCR74	(*( CAN1_MOFCR0_type *) 0xf0029940u)	/* Message Object 74 Function Control Register */
#define CAN1_MOFCR75	(*( CAN1_MOFCR0_type *) 0xf0029960u)	/* Message Object 75 Function Control Register */
#define CAN1_MOFCR76	(*( CAN1_MOFCR0_type *) 0xf0029980u)	/* Message Object 76 Function Control Register */
#define CAN1_MOFCR77	(*( CAN1_MOFCR0_type *) 0xf00299a0u)	/* Message Object 77 Function Control Register */
#define CAN1_MOFCR78	(*( CAN1_MOFCR0_type *) 0xf00299c0u)	/* Message Object 78 Function Control Register */
#define CAN1_MOFCR79	(*( CAN1_MOFCR0_type *) 0xf00299e0u)	/* Message Object 79 Function Control Register */
#define CAN1_MOFCR8	(*( CAN1_MOFCR0_type *) 0xf0029100u)	/* Message Object 8 Function Control Register */
#define CAN1_MOFCR80	(*( CAN1_MOFCR0_type *) 0xf0029a00u)	/* Message Object 80 Function Control Register */
#define CAN1_MOFCR81	(*( CAN1_MOFCR0_type *) 0xf0029a20u)	/* Message Object 81 Function Control Register */
#define CAN1_MOFCR82	(*( CAN1_MOFCR0_type *) 0xf0029a40u)	/* Message Object 82 Function Control Register */
#define CAN1_MOFCR83	(*( CAN1_MOFCR0_type *) 0xf0029a60u)	/* Message Object 83 Function Control Register */
#define CAN1_MOFCR84	(*( CAN1_MOFCR0_type *) 0xf0029a80u)	/* Message Object 84 Function Control Register */
#define CAN1_MOFCR85	(*( CAN1_MOFCR0_type *) 0xf0029aa0u)	/* Message Object 85 Function Control Register */
#define CAN1_MOFCR86	(*( CAN1_MOFCR0_type *) 0xf0029ac0u)	/* Message Object 86 Function Control Register */
#define CAN1_MOFCR87	(*( CAN1_MOFCR0_type *) 0xf0029ae0u)	/* Message Object 87 Function Control Register */
#define CAN1_MOFCR88	(*( CAN1_MOFCR0_type *) 0xf0029b00u)	/* Message Object 88 Function Control Register */
#define CAN1_MOFCR89	(*( CAN1_MOFCR0_type *) 0xf0029b20u)	/* Message Object 89 Function Control Register */
#define CAN1_MOFCR9	(*( CAN1_MOFCR0_type *) 0xf0029120u)	/* Message Object 9 Function Control Register */
#define CAN1_MOFCR90	(*( CAN1_MOFCR0_type *) 0xf0029b40u)	/* Message Object 90 Function Control Register */
#define CAN1_MOFCR91	(*( CAN1_MOFCR0_type *) 0xf0029b60u)	/* Message Object 91 Function Control Register */
#define CAN1_MOFCR92	(*( CAN1_MOFCR0_type *) 0xf0029b80u)	/* Message Object 92 Function Control Register */
#define CAN1_MOFCR93	(*( CAN1_MOFCR0_type *) 0xf0029ba0u)	/* Message Object 93 Function Control Register */
#define CAN1_MOFCR94	(*( CAN1_MOFCR0_type *) 0xf0029bc0u)	/* Message Object 94 Function Control Register */
#define CAN1_MOFCR95	(*( CAN1_MOFCR0_type *) 0xf0029be0u)	/* Message Object 95 Function Control Register */
#define CAN1_MOFCR96	(*( CAN1_MOFCR0_type *) 0xf0029c00u)	/* Message Object 96 Function Control Register */
#define CAN1_MOFCR97	(*( CAN1_MOFCR0_type *) 0xf0029c20u)	/* Message Object 97 Function Control Register */
#define CAN1_MOFCR98	(*( CAN1_MOFCR0_type *) 0xf0029c40u)	/* Message Object 98 Function Control Register */
#define CAN1_MOFCR99	(*( CAN1_MOFCR0_type *) 0xf0029c60u)	/* Message Object 99 Function Control Register */
#define CAN_MOFCR0	(*( CAN1_MOFCR0_type *) 0xf0019000u)	/* Message Object 0 Function Control Register */
#define CAN_MOFCR1	(*( CAN1_MOFCR0_type *) 0xf0019020u)	/* Message Object 1 Function Control Register */
#define CAN_MOFCR10	(*( CAN1_MOFCR0_type *) 0xf0019140u)	/* Message Object 10 Function Control Register */
#define CAN_MOFCR100	(*( CAN1_MOFCR0_type *) 0xf0019c80u)	/* Message Object 100 Function Control Register */
#define CAN_MOFCR101	(*( CAN1_MOFCR0_type *) 0xf0019ca0u)	/* Message Object 101 Function Control Register */
#define CAN_MOFCR102	(*( CAN1_MOFCR0_type *) 0xf0019cc0u)	/* Message Object 102 Function Control Register */
#define CAN_MOFCR103	(*( CAN1_MOFCR0_type *) 0xf0019ce0u)	/* Message Object 103 Function Control Register */
#define CAN_MOFCR104	(*( CAN1_MOFCR0_type *) 0xf0019d00u)	/* Message Object 104 Function Control Register */
#define CAN_MOFCR105	(*( CAN1_MOFCR0_type *) 0xf0019d20u)	/* Message Object 105 Function Control Register */
#define CAN_MOFCR106	(*( CAN1_MOFCR0_type *) 0xf0019d40u)	/* Message Object 106 Function Control Register */
#define CAN_MOFCR107	(*( CAN1_MOFCR0_type *) 0xf0019d60u)	/* Message Object 107 Function Control Register */
#define CAN_MOFCR108	(*( CAN1_MOFCR0_type *) 0xf0019d80u)	/* Message Object 108 Function Control Register */
#define CAN_MOFCR109	(*( CAN1_MOFCR0_type *) 0xf0019da0u)	/* Message Object 109 Function Control Register */
#define CAN_MOFCR11	(*( CAN1_MOFCR0_type *) 0xf0019160u)	/* Message Object 11 Function Control Register */
#define CAN_MOFCR110	(*( CAN1_MOFCR0_type *) 0xf0019dc0u)	/* Message Object 110 Function Control Register */
#define CAN_MOFCR111	(*( CAN1_MOFCR0_type *) 0xf0019de0u)	/* Message Object 111 Function Control Register */
#define CAN_MOFCR112	(*( CAN1_MOFCR0_type *) 0xf0019e00u)	/* Message Object 112 Function Control Register */
#define CAN_MOFCR113	(*( CAN1_MOFCR0_type *) 0xf0019e20u)	/* Message Object 113 Function Control Register */
#define CAN_MOFCR114	(*( CAN1_MOFCR0_type *) 0xf0019e40u)	/* Message Object 114 Function Control Register */
#define CAN_MOFCR115	(*( CAN1_MOFCR0_type *) 0xf0019e60u)	/* Message Object 115 Function Control Register */
#define CAN_MOFCR116	(*( CAN1_MOFCR0_type *) 0xf0019e80u)	/* Message Object 116 Function Control Register */
#define CAN_MOFCR117	(*( CAN1_MOFCR0_type *) 0xf0019ea0u)	/* Message Object 117 Function Control Register */
#define CAN_MOFCR118	(*( CAN1_MOFCR0_type *) 0xf0019ec0u)	/* Message Object 118 Function Control Register */
#define CAN_MOFCR119	(*( CAN1_MOFCR0_type *) 0xf0019ee0u)	/* Message Object 119 Function Control Register */
#define CAN_MOFCR12	(*( CAN1_MOFCR0_type *) 0xf0019180u)	/* Message Object 12 Function Control Register */
#define CAN_MOFCR120	(*( CAN1_MOFCR0_type *) 0xf0019f00u)	/* Message Object 120 Function Control Register */
#define CAN_MOFCR121	(*( CAN1_MOFCR0_type *) 0xf0019f20u)	/* Message Object 121 Function Control Register */
#define CAN_MOFCR122	(*( CAN1_MOFCR0_type *) 0xf0019f40u)	/* Message Object 122 Function Control Register */
#define CAN_MOFCR123	(*( CAN1_MOFCR0_type *) 0xf0019f60u)	/* Message Object 123 Function Control Register */
#define CAN_MOFCR124	(*( CAN1_MOFCR0_type *) 0xf0019f80u)	/* Message Object 124 Function Control Register */
#define CAN_MOFCR125	(*( CAN1_MOFCR0_type *) 0xf0019fa0u)	/* Message Object 125 Function Control Register */
#define CAN_MOFCR126	(*( CAN1_MOFCR0_type *) 0xf0019fc0u)	/* Message Object 126 Function Control Register */
#define CAN_MOFCR127	(*( CAN1_MOFCR0_type *) 0xf0019fe0u)	/* Message Object 127 Function Control Register */
#define CAN_MOFCR13	(*( CAN1_MOFCR0_type *) 0xf00191a0u)	/* Message Object 13 Function Control Register */
#define CAN_MOFCR14	(*( CAN1_MOFCR0_type *) 0xf00191c0u)	/* Message Object 14 Function Control Register */
#define CAN_MOFCR15	(*( CAN1_MOFCR0_type *) 0xf00191e0u)	/* Message Object 15 Function Control Register */
#define CAN_MOFCR16	(*( CAN1_MOFCR0_type *) 0xf0019200u)	/* Message Object 16 Function Control Register */
#define CAN_MOFCR17	(*( CAN1_MOFCR0_type *) 0xf0019220u)	/* Message Object 17 Function Control Register */
#define CAN_MOFCR18	(*( CAN1_MOFCR0_type *) 0xf0019240u)	/* Message Object 18 Function Control Register */
#define CAN_MOFCR19	(*( CAN1_MOFCR0_type *) 0xf0019260u)	/* Message Object 19 Function Control Register */
#define CAN_MOFCR2	(*( CAN1_MOFCR0_type *) 0xf0019040u)	/* Message Object 2 Function Control Register */
#define CAN_MOFCR20	(*( CAN1_MOFCR0_type *) 0xf0019280u)	/* Message Object 20 Function Control Register */
#define CAN_MOFCR21	(*( CAN1_MOFCR0_type *) 0xf00192a0u)	/* Message Object 21 Function Control Register */
#define CAN_MOFCR22	(*( CAN1_MOFCR0_type *) 0xf00192c0u)	/* Message Object 22 Function Control Register */
#define CAN_MOFCR23	(*( CAN1_MOFCR0_type *) 0xf00192e0u)	/* Message Object 23 Function Control Register */
#define CAN_MOFCR24	(*( CAN1_MOFCR0_type *) 0xf0019300u)	/* Message Object 24 Function Control Register */
#define CAN_MOFCR25	(*( CAN1_MOFCR0_type *) 0xf0019320u)	/* Message Object 25 Function Control Register */
#define CAN_MOFCR26	(*( CAN1_MOFCR0_type *) 0xf0019340u)	/* Message Object 26 Function Control Register */
#define CAN_MOFCR27	(*( CAN1_MOFCR0_type *) 0xf0019360u)	/* Message Object 27 Function Control Register */
#define CAN_MOFCR28	(*( CAN1_MOFCR0_type *) 0xf0019380u)	/* Message Object 28 Function Control Register */
#define CAN_MOFCR29	(*( CAN1_MOFCR0_type *) 0xf00193a0u)	/* Message Object 29 Function Control Register */
#define CAN_MOFCR3	(*( CAN1_MOFCR0_type *) 0xf0019060u)	/* Message Object 3 Function Control Register */
#define CAN_MOFCR30	(*( CAN1_MOFCR0_type *) 0xf00193c0u)	/* Message Object 30 Function Control Register */
#define CAN_MOFCR31	(*( CAN1_MOFCR0_type *) 0xf00193e0u)	/* Message Object 31 Function Control Register */
#define CAN_MOFCR32	(*( CAN1_MOFCR0_type *) 0xf0019400u)	/* Message Object 32 Function Control Register */
#define CAN_MOFCR33	(*( CAN1_MOFCR0_type *) 0xf0019420u)	/* Message Object 33 Function Control Register */
#define CAN_MOFCR34	(*( CAN1_MOFCR0_type *) 0xf0019440u)	/* Message Object 34 Function Control Register */
#define CAN_MOFCR35	(*( CAN1_MOFCR0_type *) 0xf0019460u)	/* Message Object 35 Function Control Register */
#define CAN_MOFCR36	(*( CAN1_MOFCR0_type *) 0xf0019480u)	/* Message Object 36 Function Control Register */
#define CAN_MOFCR37	(*( CAN1_MOFCR0_type *) 0xf00194a0u)	/* Message Object 37 Function Control Register */
#define CAN_MOFCR38	(*( CAN1_MOFCR0_type *) 0xf00194c0u)	/* Message Object 38 Function Control Register */
#define CAN_MOFCR39	(*( CAN1_MOFCR0_type *) 0xf00194e0u)	/* Message Object 39 Function Control Register */
#define CAN_MOFCR4	(*( CAN1_MOFCR0_type *) 0xf0019080u)	/* Message Object 4 Function Control Register */
#define CAN_MOFCR40	(*( CAN1_MOFCR0_type *) 0xf0019500u)	/* Message Object 40 Function Control Register */
#define CAN_MOFCR41	(*( CAN1_MOFCR0_type *) 0xf0019520u)	/* Message Object 41 Function Control Register */
#define CAN_MOFCR42	(*( CAN1_MOFCR0_type *) 0xf0019540u)	/* Message Object 42 Function Control Register */
#define CAN_MOFCR43	(*( CAN1_MOFCR0_type *) 0xf0019560u)	/* Message Object 43 Function Control Register */
#define CAN_MOFCR44	(*( CAN1_MOFCR0_type *) 0xf0019580u)	/* Message Object 44 Function Control Register */
#define CAN_MOFCR45	(*( CAN1_MOFCR0_type *) 0xf00195a0u)	/* Message Object 45 Function Control Register */
#define CAN_MOFCR46	(*( CAN1_MOFCR0_type *) 0xf00195c0u)	/* Message Object 46 Function Control Register */
#define CAN_MOFCR47	(*( CAN1_MOFCR0_type *) 0xf00195e0u)	/* Message Object 47 Function Control Register */
#define CAN_MOFCR48	(*( CAN1_MOFCR0_type *) 0xf0019600u)	/* Message Object 48 Function Control Register */
#define CAN_MOFCR49	(*( CAN1_MOFCR0_type *) 0xf0019620u)	/* Message Object 49 Function Control Register */
#define CAN_MOFCR5	(*( CAN1_MOFCR0_type *) 0xf00190a0u)	/* Message Object 5 Function Control Register */
#define CAN_MOFCR50	(*( CAN1_MOFCR0_type *) 0xf0019640u)	/* Message Object 50 Function Control Register */
#define CAN_MOFCR51	(*( CAN1_MOFCR0_type *) 0xf0019660u)	/* Message Object 51 Function Control Register */
#define CAN_MOFCR52	(*( CAN1_MOFCR0_type *) 0xf0019680u)	/* Message Object 52 Function Control Register */
#define CAN_MOFCR53	(*( CAN1_MOFCR0_type *) 0xf00196a0u)	/* Message Object 53 Function Control Register */
#define CAN_MOFCR54	(*( CAN1_MOFCR0_type *) 0xf00196c0u)	/* Message Object 54 Function Control Register */
#define CAN_MOFCR55	(*( CAN1_MOFCR0_type *) 0xf00196e0u)	/* Message Object 55 Function Control Register */
#define CAN_MOFCR56	(*( CAN1_MOFCR0_type *) 0xf0019700u)	/* Message Object 56 Function Control Register */
#define CAN_MOFCR57	(*( CAN1_MOFCR0_type *) 0xf0019720u)	/* Message Object 57 Function Control Register */
#define CAN_MOFCR58	(*( CAN1_MOFCR0_type *) 0xf0019740u)	/* Message Object 58 Function Control Register */
#define CAN_MOFCR59	(*( CAN1_MOFCR0_type *) 0xf0019760u)	/* Message Object 59 Function Control Register */
#define CAN_MOFCR6	(*( CAN1_MOFCR0_type *) 0xf00190c0u)	/* Message Object 6 Function Control Register */
#define CAN_MOFCR60	(*( CAN1_MOFCR0_type *) 0xf0019780u)	/* Message Object 60 Function Control Register */
#define CAN_MOFCR61	(*( CAN1_MOFCR0_type *) 0xf00197a0u)	/* Message Object 61 Function Control Register */
#define CAN_MOFCR62	(*( CAN1_MOFCR0_type *) 0xf00197c0u)	/* Message Object 62 Function Control Register */
#define CAN_MOFCR63	(*( CAN1_MOFCR0_type *) 0xf00197e0u)	/* Message Object 63 Function Control Register */
#define CAN_MOFCR64	(*( CAN1_MOFCR0_type *) 0xf0019800u)	/* Message Object 64 Function Control Register */
#define CAN_MOFCR65	(*( CAN1_MOFCR0_type *) 0xf0019820u)	/* Message Object 65 Function Control Register */
#define CAN_MOFCR66	(*( CAN1_MOFCR0_type *) 0xf0019840u)	/* Message Object 66 Function Control Register */
#define CAN_MOFCR67	(*( CAN1_MOFCR0_type *) 0xf0019860u)	/* Message Object 67 Function Control Register */
#define CAN_MOFCR68	(*( CAN1_MOFCR0_type *) 0xf0019880u)	/* Message Object 68 Function Control Register */
#define CAN_MOFCR69	(*( CAN1_MOFCR0_type *) 0xf00198a0u)	/* Message Object 69 Function Control Register */
#define CAN_MOFCR7	(*( CAN1_MOFCR0_type *) 0xf00190e0u)	/* Message Object 7 Function Control Register */
#define CAN_MOFCR70	(*( CAN1_MOFCR0_type *) 0xf00198c0u)	/* Message Object 70 Function Control Register */
#define CAN_MOFCR71	(*( CAN1_MOFCR0_type *) 0xf00198e0u)	/* Message Object 71 Function Control Register */
#define CAN_MOFCR72	(*( CAN1_MOFCR0_type *) 0xf0019900u)	/* Message Object 72 Function Control Register */
#define CAN_MOFCR73	(*( CAN1_MOFCR0_type *) 0xf0019920u)	/* Message Object 73 Function Control Register */
#define CAN_MOFCR74	(*( CAN1_MOFCR0_type *) 0xf0019940u)	/* Message Object 74 Function Control Register */
#define CAN_MOFCR75	(*( CAN1_MOFCR0_type *) 0xf0019960u)	/* Message Object 75 Function Control Register */
#define CAN_MOFCR76	(*( CAN1_MOFCR0_type *) 0xf0019980u)	/* Message Object 76 Function Control Register */
#define CAN_MOFCR77	(*( CAN1_MOFCR0_type *) 0xf00199a0u)	/* Message Object 77 Function Control Register */
#define CAN_MOFCR78	(*( CAN1_MOFCR0_type *) 0xf00199c0u)	/* Message Object 78 Function Control Register */
#define CAN_MOFCR79	(*( CAN1_MOFCR0_type *) 0xf00199e0u)	/* Message Object 79 Function Control Register */
#define CAN_MOFCR8	(*( CAN1_MOFCR0_type *) 0xf0019100u)	/* Message Object 8 Function Control Register */
#define CAN_MOFCR80	(*( CAN1_MOFCR0_type *) 0xf0019a00u)	/* Message Object 80 Function Control Register */
#define CAN_MOFCR81	(*( CAN1_MOFCR0_type *) 0xf0019a20u)	/* Message Object 81 Function Control Register */
#define CAN_MOFCR82	(*( CAN1_MOFCR0_type *) 0xf0019a40u)	/* Message Object 82 Function Control Register */
#define CAN_MOFCR83	(*( CAN1_MOFCR0_type *) 0xf0019a60u)	/* Message Object 83 Function Control Register */
#define CAN_MOFCR84	(*( CAN1_MOFCR0_type *) 0xf0019a80u)	/* Message Object 84 Function Control Register */
#define CAN_MOFCR85	(*( CAN1_MOFCR0_type *) 0xf0019aa0u)	/* Message Object 85 Function Control Register */
#define CAN_MOFCR86	(*( CAN1_MOFCR0_type *) 0xf0019ac0u)	/* Message Object 86 Function Control Register */
#define CAN_MOFCR87	(*( CAN1_MOFCR0_type *) 0xf0019ae0u)	/* Message Object 87 Function Control Register */
#define CAN_MOFCR88	(*( CAN1_MOFCR0_type *) 0xf0019b00u)	/* Message Object 88 Function Control Register */
#define CAN_MOFCR89	(*( CAN1_MOFCR0_type *) 0xf0019b20u)	/* Message Object 89 Function Control Register */
#define CAN_MOFCR9	(*( CAN1_MOFCR0_type *) 0xf0019120u)	/* Message Object 9 Function Control Register */
#define CAN_MOFCR90	(*( CAN1_MOFCR0_type *) 0xf0019b40u)	/* Message Object 90 Function Control Register */
#define CAN_MOFCR91	(*( CAN1_MOFCR0_type *) 0xf0019b60u)	/* Message Object 91 Function Control Register */
#define CAN_MOFCR92	(*( CAN1_MOFCR0_type *) 0xf0019b80u)	/* Message Object 92 Function Control Register */
#define CAN_MOFCR93	(*( CAN1_MOFCR0_type *) 0xf0019ba0u)	/* Message Object 93 Function Control Register */
#define CAN_MOFCR94	(*( CAN1_MOFCR0_type *) 0xf0019bc0u)	/* Message Object 94 Function Control Register */
#define CAN_MOFCR95	(*( CAN1_MOFCR0_type *) 0xf0019be0u)	/* Message Object 95 Function Control Register */
#define CAN_MOFCR96	(*( CAN1_MOFCR0_type *) 0xf0019c00u)	/* Message Object 96 Function Control Register */
#define CAN_MOFCR97	(*( CAN1_MOFCR0_type *) 0xf0019c20u)	/* Message Object 97 Function Control Register */
#define CAN_MOFCR98	(*( CAN1_MOFCR0_type *) 0xf0019c40u)	/* Message Object 98 Function Control Register */
#define CAN_MOFCR99	(*( CAN1_MOFCR0_type *) 0xf0019c60u)	/* Message Object 99 Function Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BOT            : 8;	/* Bottom Pointer */
		unsigned int TOP            : 8;	/* Top Pointer */
		unsigned int CUR            : 8;	/* Current Object Pointer */
		unsigned int SEL            : 8;	/* Object Select Pointer */
	} B;
	int I;
	unsigned int U;

} CAN1_MOFGPR0_type;
#define CAN1_MOFGPR0	(*( CAN1_MOFGPR0_type *) 0xf0029004u)	/* Message Object n FIFO/Gate0ay Pointer Register */
#define CAN1_MOFGPR1	(*( CAN1_MOFGPR0_type *) 0xf0029024u)	/* Message Object n FIFO/Gate1ay Pointer Register */
#define CAN1_MOFGPR10	(*( CAN1_MOFGPR0_type *) 0xf0029144u)	/* Message Object n FIFO/Gate10ay Pointer Register */
#define CAN1_MOFGPR100	(*( CAN1_MOFGPR0_type *) 0xf0029c84u)	/* Message Object n FIFO/Gate100ay Pointer Register */
#define CAN1_MOFGPR101	(*( CAN1_MOFGPR0_type *) 0xf0029ca4u)	/* Message Object n FIFO/Gate101ay Pointer Register */
#define CAN1_MOFGPR102	(*( CAN1_MOFGPR0_type *) 0xf0029cc4u)	/* Message Object n FIFO/Gate102ay Pointer Register */
#define CAN1_MOFGPR103	(*( CAN1_MOFGPR0_type *) 0xf0029ce4u)	/* Message Object n FIFO/Gate103ay Pointer Register */
#define CAN1_MOFGPR104	(*( CAN1_MOFGPR0_type *) 0xf0029d04u)	/* Message Object n FIFO/Gate104ay Pointer Register */
#define CAN1_MOFGPR105	(*( CAN1_MOFGPR0_type *) 0xf0029d24u)	/* Message Object n FIFO/Gate105ay Pointer Register */
#define CAN1_MOFGPR106	(*( CAN1_MOFGPR0_type *) 0xf0029d44u)	/* Message Object n FIFO/Gate106ay Pointer Register */
#define CAN1_MOFGPR107	(*( CAN1_MOFGPR0_type *) 0xf0029d64u)	/* Message Object n FIFO/Gate107ay Pointer Register */
#define CAN1_MOFGPR108	(*( CAN1_MOFGPR0_type *) 0xf0029d84u)	/* Message Object n FIFO/Gate108ay Pointer Register */
#define CAN1_MOFGPR109	(*( CAN1_MOFGPR0_type *) 0xf0029da4u)	/* Message Object n FIFO/Gate109ay Pointer Register */
#define CAN1_MOFGPR11	(*( CAN1_MOFGPR0_type *) 0xf0029164u)	/* Message Object n FIFO/Gate11ay Pointer Register */
#define CAN1_MOFGPR110	(*( CAN1_MOFGPR0_type *) 0xf0029dc4u)	/* Message Object n FIFO/Gate110ay Pointer Register */
#define CAN1_MOFGPR111	(*( CAN1_MOFGPR0_type *) 0xf0029de4u)	/* Message Object n FIFO/Gate111ay Pointer Register */
#define CAN1_MOFGPR112	(*( CAN1_MOFGPR0_type *) 0xf0029e04u)	/* Message Object n FIFO/Gate112ay Pointer Register */
#define CAN1_MOFGPR113	(*( CAN1_MOFGPR0_type *) 0xf0029e24u)	/* Message Object n FIFO/Gate113ay Pointer Register */
#define CAN1_MOFGPR114	(*( CAN1_MOFGPR0_type *) 0xf0029e44u)	/* Message Object n FIFO/Gate114ay Pointer Register */
#define CAN1_MOFGPR115	(*( CAN1_MOFGPR0_type *) 0xf0029e64u)	/* Message Object n FIFO/Gate115ay Pointer Register */
#define CAN1_MOFGPR116	(*( CAN1_MOFGPR0_type *) 0xf0029e84u)	/* Message Object n FIFO/Gate116ay Pointer Register */
#define CAN1_MOFGPR117	(*( CAN1_MOFGPR0_type *) 0xf0029ea4u)	/* Message Object n FIFO/Gate117ay Pointer Register */
#define CAN1_MOFGPR118	(*( CAN1_MOFGPR0_type *) 0xf0029ec4u)	/* Message Object n FIFO/Gate118ay Pointer Register */
#define CAN1_MOFGPR119	(*( CAN1_MOFGPR0_type *) 0xf0029ee4u)	/* Message Object n FIFO/Gate119ay Pointer Register */
#define CAN1_MOFGPR12	(*( CAN1_MOFGPR0_type *) 0xf0029184u)	/* Message Object n FIFO/Gate12ay Pointer Register */
#define CAN1_MOFGPR120	(*( CAN1_MOFGPR0_type *) 0xf0029f04u)	/* Message Object n FIFO/Gate120ay Pointer Register */
#define CAN1_MOFGPR121	(*( CAN1_MOFGPR0_type *) 0xf0029f24u)	/* Message Object n FIFO/Gate121ay Pointer Register */
#define CAN1_MOFGPR122	(*( CAN1_MOFGPR0_type *) 0xf0029f44u)	/* Message Object n FIFO/Gate122ay Pointer Register */
#define CAN1_MOFGPR123	(*( CAN1_MOFGPR0_type *) 0xf0029f64u)	/* Message Object n FIFO/Gate123ay Pointer Register */
#define CAN1_MOFGPR124	(*( CAN1_MOFGPR0_type *) 0xf0029f84u)	/* Message Object n FIFO/Gate124ay Pointer Register */
#define CAN1_MOFGPR125	(*( CAN1_MOFGPR0_type *) 0xf0029fa4u)	/* Message Object n FIFO/Gate125ay Pointer Register */
#define CAN1_MOFGPR126	(*( CAN1_MOFGPR0_type *) 0xf0029fc4u)	/* Message Object n FIFO/Gate126ay Pointer Register */
#define CAN1_MOFGPR127	(*( CAN1_MOFGPR0_type *) 0xf0029fe4u)	/* Message Object n FIFO/Gate127ay Pointer Register */
#define CAN1_MOFGPR13	(*( CAN1_MOFGPR0_type *) 0xf00291a4u)	/* Message Object n FIFO/Gate13ay Pointer Register */
#define CAN1_MOFGPR14	(*( CAN1_MOFGPR0_type *) 0xf00291c4u)	/* Message Object n FIFO/Gate14ay Pointer Register */
#define CAN1_MOFGPR15	(*( CAN1_MOFGPR0_type *) 0xf00291e4u)	/* Message Object n FIFO/Gate15ay Pointer Register */
#define CAN1_MOFGPR16	(*( CAN1_MOFGPR0_type *) 0xf0029204u)	/* Message Object n FIFO/Gate16ay Pointer Register */
#define CAN1_MOFGPR17	(*( CAN1_MOFGPR0_type *) 0xf0029224u)	/* Message Object n FIFO/Gate17ay Pointer Register */
#define CAN1_MOFGPR18	(*( CAN1_MOFGPR0_type *) 0xf0029244u)	/* Message Object n FIFO/Gate18ay Pointer Register */
#define CAN1_MOFGPR19	(*( CAN1_MOFGPR0_type *) 0xf0029264u)	/* Message Object n FIFO/Gate19ay Pointer Register */
#define CAN1_MOFGPR2	(*( CAN1_MOFGPR0_type *) 0xf0029044u)	/* Message Object n FIFO/Gate2ay Pointer Register */
#define CAN1_MOFGPR20	(*( CAN1_MOFGPR0_type *) 0xf0029284u)	/* Message Object n FIFO/Gate20ay Pointer Register */
#define CAN1_MOFGPR21	(*( CAN1_MOFGPR0_type *) 0xf00292a4u)	/* Message Object n FIFO/Gate21ay Pointer Register */
#define CAN1_MOFGPR22	(*( CAN1_MOFGPR0_type *) 0xf00292c4u)	/* Message Object n FIFO/Gate22ay Pointer Register */
#define CAN1_MOFGPR23	(*( CAN1_MOFGPR0_type *) 0xf00292e4u)	/* Message Object n FIFO/Gate23ay Pointer Register */
#define CAN1_MOFGPR24	(*( CAN1_MOFGPR0_type *) 0xf0029304u)	/* Message Object n FIFO/Gate24ay Pointer Register */
#define CAN1_MOFGPR25	(*( CAN1_MOFGPR0_type *) 0xf0029324u)	/* Message Object n FIFO/Gate25ay Pointer Register */
#define CAN1_MOFGPR26	(*( CAN1_MOFGPR0_type *) 0xf0029344u)	/* Message Object n FIFO/Gate26ay Pointer Register */
#define CAN1_MOFGPR27	(*( CAN1_MOFGPR0_type *) 0xf0029364u)	/* Message Object n FIFO/Gate27ay Pointer Register */
#define CAN1_MOFGPR28	(*( CAN1_MOFGPR0_type *) 0xf0029384u)	/* Message Object n FIFO/Gate28ay Pointer Register */
#define CAN1_MOFGPR29	(*( CAN1_MOFGPR0_type *) 0xf00293a4u)	/* Message Object n FIFO/Gate29ay Pointer Register */
#define CAN1_MOFGPR3	(*( CAN1_MOFGPR0_type *) 0xf0029064u)	/* Message Object n FIFO/Gate3ay Pointer Register */
#define CAN1_MOFGPR30	(*( CAN1_MOFGPR0_type *) 0xf00293c4u)	/* Message Object n FIFO/Gate30ay Pointer Register */
#define CAN1_MOFGPR31	(*( CAN1_MOFGPR0_type *) 0xf00293e4u)	/* Message Object n FIFO/Gate31ay Pointer Register */
#define CAN1_MOFGPR32	(*( CAN1_MOFGPR0_type *) 0xf0029404u)	/* Message Object n FIFO/Gate32ay Pointer Register */
#define CAN1_MOFGPR33	(*( CAN1_MOFGPR0_type *) 0xf0029424u)	/* Message Object n FIFO/Gate33ay Pointer Register */
#define CAN1_MOFGPR34	(*( CAN1_MOFGPR0_type *) 0xf0029444u)	/* Message Object n FIFO/Gate34ay Pointer Register */
#define CAN1_MOFGPR35	(*( CAN1_MOFGPR0_type *) 0xf0029464u)	/* Message Object n FIFO/Gate35ay Pointer Register */
#define CAN1_MOFGPR36	(*( CAN1_MOFGPR0_type *) 0xf0029484u)	/* Message Object n FIFO/Gate36ay Pointer Register */
#define CAN1_MOFGPR37	(*( CAN1_MOFGPR0_type *) 0xf00294a4u)	/* Message Object n FIFO/Gate37ay Pointer Register */
#define CAN1_MOFGPR38	(*( CAN1_MOFGPR0_type *) 0xf00294c4u)	/* Message Object n FIFO/Gate38ay Pointer Register */
#define CAN1_MOFGPR39	(*( CAN1_MOFGPR0_type *) 0xf00294e4u)	/* Message Object n FIFO/Gate39ay Pointer Register */
#define CAN1_MOFGPR4	(*( CAN1_MOFGPR0_type *) 0xf0029084u)	/* Message Object n FIFO/Gate4ay Pointer Register */
#define CAN1_MOFGPR40	(*( CAN1_MOFGPR0_type *) 0xf0029504u)	/* Message Object n FIFO/Gate40ay Pointer Register */
#define CAN1_MOFGPR41	(*( CAN1_MOFGPR0_type *) 0xf0029524u)	/* Message Object n FIFO/Gate41ay Pointer Register */
#define CAN1_MOFGPR42	(*( CAN1_MOFGPR0_type *) 0xf0029544u)	/* Message Object n FIFO/Gate42ay Pointer Register */
#define CAN1_MOFGPR43	(*( CAN1_MOFGPR0_type *) 0xf0029564u)	/* Message Object n FIFO/Gate43ay Pointer Register */
#define CAN1_MOFGPR44	(*( CAN1_MOFGPR0_type *) 0xf0029584u)	/* Message Object n FIFO/Gate44ay Pointer Register */
#define CAN1_MOFGPR45	(*( CAN1_MOFGPR0_type *) 0xf00295a4u)	/* Message Object n FIFO/Gate45ay Pointer Register */
#define CAN1_MOFGPR46	(*( CAN1_MOFGPR0_type *) 0xf00295c4u)	/* Message Object n FIFO/Gate46ay Pointer Register */
#define CAN1_MOFGPR47	(*( CAN1_MOFGPR0_type *) 0xf00295e4u)	/* Message Object n FIFO/Gate47ay Pointer Register */
#define CAN1_MOFGPR48	(*( CAN1_MOFGPR0_type *) 0xf0029604u)	/* Message Object n FIFO/Gate48ay Pointer Register */
#define CAN1_MOFGPR49	(*( CAN1_MOFGPR0_type *) 0xf0029624u)	/* Message Object n FIFO/Gate49ay Pointer Register */
#define CAN1_MOFGPR5	(*( CAN1_MOFGPR0_type *) 0xf00290a4u)	/* Message Object n FIFO/Gate5ay Pointer Register */
#define CAN1_MOFGPR50	(*( CAN1_MOFGPR0_type *) 0xf0029644u)	/* Message Object n FIFO/Gate50ay Pointer Register */
#define CAN1_MOFGPR51	(*( CAN1_MOFGPR0_type *) 0xf0029664u)	/* Message Object n FIFO/Gate51ay Pointer Register */
#define CAN1_MOFGPR52	(*( CAN1_MOFGPR0_type *) 0xf0029684u)	/* Message Object n FIFO/Gate52ay Pointer Register */
#define CAN1_MOFGPR53	(*( CAN1_MOFGPR0_type *) 0xf00296a4u)	/* Message Object n FIFO/Gate53ay Pointer Register */
#define CAN1_MOFGPR54	(*( CAN1_MOFGPR0_type *) 0xf00296c4u)	/* Message Object n FIFO/Gate54ay Pointer Register */
#define CAN1_MOFGPR55	(*( CAN1_MOFGPR0_type *) 0xf00296e4u)	/* Message Object n FIFO/Gate55ay Pointer Register */
#define CAN1_MOFGPR56	(*( CAN1_MOFGPR0_type *) 0xf0029704u)	/* Message Object n FIFO/Gate56ay Pointer Register */
#define CAN1_MOFGPR57	(*( CAN1_MOFGPR0_type *) 0xf0029724u)	/* Message Object n FIFO/Gate57ay Pointer Register */
#define CAN1_MOFGPR58	(*( CAN1_MOFGPR0_type *) 0xf0029744u)	/* Message Object n FIFO/Gate58ay Pointer Register */
#define CAN1_MOFGPR59	(*( CAN1_MOFGPR0_type *) 0xf0029764u)	/* Message Object n FIFO/Gate59ay Pointer Register */
#define CAN1_MOFGPR6	(*( CAN1_MOFGPR0_type *) 0xf00290c4u)	/* Message Object n FIFO/Gate6ay Pointer Register */
#define CAN1_MOFGPR60	(*( CAN1_MOFGPR0_type *) 0xf0029784u)	/* Message Object n FIFO/Gate60ay Pointer Register */
#define CAN1_MOFGPR61	(*( CAN1_MOFGPR0_type *) 0xf00297a4u)	/* Message Object n FIFO/Gate61ay Pointer Register */
#define CAN1_MOFGPR62	(*( CAN1_MOFGPR0_type *) 0xf00297c4u)	/* Message Object n FIFO/Gate62ay Pointer Register */
#define CAN1_MOFGPR63	(*( CAN1_MOFGPR0_type *) 0xf00297e4u)	/* Message Object n FIFO/Gate63ay Pointer Register */
#define CAN1_MOFGPR64	(*( CAN1_MOFGPR0_type *) 0xf0029804u)	/* Message Object n FIFO/Gate64ay Pointer Register */
#define CAN1_MOFGPR65	(*( CAN1_MOFGPR0_type *) 0xf0029824u)	/* Message Object n FIFO/Gate65ay Pointer Register */
#define CAN1_MOFGPR66	(*( CAN1_MOFGPR0_type *) 0xf0029844u)	/* Message Object n FIFO/Gate66ay Pointer Register */
#define CAN1_MOFGPR67	(*( CAN1_MOFGPR0_type *) 0xf0029864u)	/* Message Object n FIFO/Gate67ay Pointer Register */
#define CAN1_MOFGPR68	(*( CAN1_MOFGPR0_type *) 0xf0029884u)	/* Message Object n FIFO/Gate68ay Pointer Register */
#define CAN1_MOFGPR69	(*( CAN1_MOFGPR0_type *) 0xf00298a4u)	/* Message Object n FIFO/Gate69ay Pointer Register */
#define CAN1_MOFGPR7	(*( CAN1_MOFGPR0_type *) 0xf00290e4u)	/* Message Object n FIFO/Gate7ay Pointer Register */
#define CAN1_MOFGPR70	(*( CAN1_MOFGPR0_type *) 0xf00298c4u)	/* Message Object n FIFO/Gate70ay Pointer Register */
#define CAN1_MOFGPR71	(*( CAN1_MOFGPR0_type *) 0xf00298e4u)	/* Message Object n FIFO/Gate71ay Pointer Register */
#define CAN1_MOFGPR72	(*( CAN1_MOFGPR0_type *) 0xf0029904u)	/* Message Object n FIFO/Gate72ay Pointer Register */
#define CAN1_MOFGPR73	(*( CAN1_MOFGPR0_type *) 0xf0029924u)	/* Message Object n FIFO/Gate73ay Pointer Register */
#define CAN1_MOFGPR74	(*( CAN1_MOFGPR0_type *) 0xf0029944u)	/* Message Object n FIFO/Gate74ay Pointer Register */
#define CAN1_MOFGPR75	(*( CAN1_MOFGPR0_type *) 0xf0029964u)	/* Message Object n FIFO/Gate75ay Pointer Register */
#define CAN1_MOFGPR76	(*( CAN1_MOFGPR0_type *) 0xf0029984u)	/* Message Object n FIFO/Gate76ay Pointer Register */
#define CAN1_MOFGPR77	(*( CAN1_MOFGPR0_type *) 0xf00299a4u)	/* Message Object n FIFO/Gate77ay Pointer Register */
#define CAN1_MOFGPR78	(*( CAN1_MOFGPR0_type *) 0xf00299c4u)	/* Message Object n FIFO/Gate78ay Pointer Register */
#define CAN1_MOFGPR79	(*( CAN1_MOFGPR0_type *) 0xf00299e4u)	/* Message Object n FIFO/Gate79ay Pointer Register */
#define CAN1_MOFGPR8	(*( CAN1_MOFGPR0_type *) 0xf0029104u)	/* Message Object n FIFO/Gate8ay Pointer Register */
#define CAN1_MOFGPR80	(*( CAN1_MOFGPR0_type *) 0xf0029a04u)	/* Message Object n FIFO/Gate80ay Pointer Register */
#define CAN1_MOFGPR81	(*( CAN1_MOFGPR0_type *) 0xf0029a24u)	/* Message Object n FIFO/Gate81ay Pointer Register */
#define CAN1_MOFGPR82	(*( CAN1_MOFGPR0_type *) 0xf0029a44u)	/* Message Object n FIFO/Gate82ay Pointer Register */
#define CAN1_MOFGPR83	(*( CAN1_MOFGPR0_type *) 0xf0029a64u)	/* Message Object n FIFO/Gate83ay Pointer Register */
#define CAN1_MOFGPR84	(*( CAN1_MOFGPR0_type *) 0xf0029a84u)	/* Message Object n FIFO/Gate84ay Pointer Register */
#define CAN1_MOFGPR85	(*( CAN1_MOFGPR0_type *) 0xf0029aa4u)	/* Message Object n FIFO/Gate85ay Pointer Register */
#define CAN1_MOFGPR86	(*( CAN1_MOFGPR0_type *) 0xf0029ac4u)	/* Message Object n FIFO/Gate86ay Pointer Register */
#define CAN1_MOFGPR87	(*( CAN1_MOFGPR0_type *) 0xf0029ae4u)	/* Message Object n FIFO/Gate87ay Pointer Register */
#define CAN1_MOFGPR88	(*( CAN1_MOFGPR0_type *) 0xf0029b04u)	/* Message Object n FIFO/Gate88ay Pointer Register */
#define CAN1_MOFGPR89	(*( CAN1_MOFGPR0_type *) 0xf0029b24u)	/* Message Object n FIFO/Gate89ay Pointer Register */
#define CAN1_MOFGPR9	(*( CAN1_MOFGPR0_type *) 0xf0029124u)	/* Message Object n FIFO/Gate9ay Pointer Register */
#define CAN1_MOFGPR90	(*( CAN1_MOFGPR0_type *) 0xf0029b44u)	/* Message Object n FIFO/Gate90ay Pointer Register */
#define CAN1_MOFGPR91	(*( CAN1_MOFGPR0_type *) 0xf0029b64u)	/* Message Object n FIFO/Gate91ay Pointer Register */
#define CAN1_MOFGPR92	(*( CAN1_MOFGPR0_type *) 0xf0029b84u)	/* Message Object n FIFO/Gate92ay Pointer Register */
#define CAN1_MOFGPR93	(*( CAN1_MOFGPR0_type *) 0xf0029ba4u)	/* Message Object n FIFO/Gate93ay Pointer Register */
#define CAN1_MOFGPR94	(*( CAN1_MOFGPR0_type *) 0xf0029bc4u)	/* Message Object n FIFO/Gate94ay Pointer Register */
#define CAN1_MOFGPR95	(*( CAN1_MOFGPR0_type *) 0xf0029be4u)	/* Message Object n FIFO/Gate95ay Pointer Register */
#define CAN1_MOFGPR96	(*( CAN1_MOFGPR0_type *) 0xf0029c04u)	/* Message Object n FIFO/Gate96ay Pointer Register */
#define CAN1_MOFGPR97	(*( CAN1_MOFGPR0_type *) 0xf0029c24u)	/* Message Object n FIFO/Gate97ay Pointer Register */
#define CAN1_MOFGPR98	(*( CAN1_MOFGPR0_type *) 0xf0029c44u)	/* Message Object n FIFO/Gate98ay Pointer Register */
#define CAN1_MOFGPR99	(*( CAN1_MOFGPR0_type *) 0xf0029c64u)	/* Message Object n FIFO/Gate99ay Pointer Register */
#define CAN_MOFGPR0	(*( CAN1_MOFGPR0_type *) 0xf0019004u)	/* Message Object 0 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR1	(*( CAN1_MOFGPR0_type *) 0xf0019024u)	/* Message Object 1 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR10	(*( CAN1_MOFGPR0_type *) 0xf0019144u)	/* Message Object 10 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR100	(*( CAN1_MOFGPR0_type *) 0xf0019c84u)	/* Message Object 100 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR101	(*( CAN1_MOFGPR0_type *) 0xf0019ca4u)	/* Message Object 101 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR102	(*( CAN1_MOFGPR0_type *) 0xf0019cc4u)	/* Message Object 102 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR103	(*( CAN1_MOFGPR0_type *) 0xf0019ce4u)	/* Message Object 103 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR104	(*( CAN1_MOFGPR0_type *) 0xf0019d04u)	/* Message Object 104 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR105	(*( CAN1_MOFGPR0_type *) 0xf0019d24u)	/* Message Object 105 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR106	(*( CAN1_MOFGPR0_type *) 0xf0019d44u)	/* Message Object 106 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR107	(*( CAN1_MOFGPR0_type *) 0xf0019d64u)	/* Message Object 107 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR108	(*( CAN1_MOFGPR0_type *) 0xf0019d84u)	/* Message Object 108 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR109	(*( CAN1_MOFGPR0_type *) 0xf0019da4u)	/* Message Object 109 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR11	(*( CAN1_MOFGPR0_type *) 0xf0019164u)	/* Message Object 11 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR110	(*( CAN1_MOFGPR0_type *) 0xf0019dc4u)	/* Message Object 110 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR111	(*( CAN1_MOFGPR0_type *) 0xf0019de4u)	/* Message Object 111 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR112	(*( CAN1_MOFGPR0_type *) 0xf0019e04u)	/* Message Object 112 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR113	(*( CAN1_MOFGPR0_type *) 0xf0019e24u)	/* Message Object 113 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR114	(*( CAN1_MOFGPR0_type *) 0xf0019e44u)	/* Message Object 114 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR115	(*( CAN1_MOFGPR0_type *) 0xf0019e64u)	/* Message Object 115 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR116	(*( CAN1_MOFGPR0_type *) 0xf0019e84u)	/* Message Object 116 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR117	(*( CAN1_MOFGPR0_type *) 0xf0019ea4u)	/* Message Object 117 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR118	(*( CAN1_MOFGPR0_type *) 0xf0019ec4u)	/* Message Object 118 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR119	(*( CAN1_MOFGPR0_type *) 0xf0019ee4u)	/* Message Object 119 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR12	(*( CAN1_MOFGPR0_type *) 0xf0019184u)	/* Message Object 12 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR120	(*( CAN1_MOFGPR0_type *) 0xf0019f04u)	/* Message Object 120 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR121	(*( CAN1_MOFGPR0_type *) 0xf0019f24u)	/* Message Object 121 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR122	(*( CAN1_MOFGPR0_type *) 0xf0019f44u)	/* Message Object 122 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR123	(*( CAN1_MOFGPR0_type *) 0xf0019f64u)	/* Message Object 123 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR124	(*( CAN1_MOFGPR0_type *) 0xf0019f84u)	/* Message Object 124 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR125	(*( CAN1_MOFGPR0_type *) 0xf0019fa4u)	/* Message Object 125 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR126	(*( CAN1_MOFGPR0_type *) 0xf0019fc4u)	/* Message Object 126 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR127	(*( CAN1_MOFGPR0_type *) 0xf0019fe4u)	/* Message Object 127 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR13	(*( CAN1_MOFGPR0_type *) 0xf00191a4u)	/* Message Object 13 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR14	(*( CAN1_MOFGPR0_type *) 0xf00191c4u)	/* Message Object 14 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR15	(*( CAN1_MOFGPR0_type *) 0xf00191e4u)	/* Message Object 15 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR16	(*( CAN1_MOFGPR0_type *) 0xf0019204u)	/* Message Object 16 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR17	(*( CAN1_MOFGPR0_type *) 0xf0019224u)	/* Message Object 17 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR18	(*( CAN1_MOFGPR0_type *) 0xf0019244u)	/* Message Object 18 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR19	(*( CAN1_MOFGPR0_type *) 0xf0019264u)	/* Message Object 19 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR2	(*( CAN1_MOFGPR0_type *) 0xf0019044u)	/* Message Object 2 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR20	(*( CAN1_MOFGPR0_type *) 0xf0019284u)	/* Message Object 20 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR21	(*( CAN1_MOFGPR0_type *) 0xf00192a4u)	/* Message Object 21 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR22	(*( CAN1_MOFGPR0_type *) 0xf00192c4u)	/* Message Object 22 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR23	(*( CAN1_MOFGPR0_type *) 0xf00192e4u)	/* Message Object 23 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR24	(*( CAN1_MOFGPR0_type *) 0xf0019304u)	/* Message Object 24 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR25	(*( CAN1_MOFGPR0_type *) 0xf0019324u)	/* Message Object 25 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR26	(*( CAN1_MOFGPR0_type *) 0xf0019344u)	/* Message Object 26 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR27	(*( CAN1_MOFGPR0_type *) 0xf0019364u)	/* Message Object 27 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR28	(*( CAN1_MOFGPR0_type *) 0xf0019384u)	/* Message Object 28 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR29	(*( CAN1_MOFGPR0_type *) 0xf00193a4u)	/* Message Object 29 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR3	(*( CAN1_MOFGPR0_type *) 0xf0019064u)	/* Message Object 3 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR30	(*( CAN1_MOFGPR0_type *) 0xf00193c4u)	/* Message Object 30 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR31	(*( CAN1_MOFGPR0_type *) 0xf00193e4u)	/* Message Object 31 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR32	(*( CAN1_MOFGPR0_type *) 0xf0019404u)	/* Message Object 32 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR33	(*( CAN1_MOFGPR0_type *) 0xf0019424u)	/* Message Object 33 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR34	(*( CAN1_MOFGPR0_type *) 0xf0019444u)	/* Message Object 34 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR35	(*( CAN1_MOFGPR0_type *) 0xf0019464u)	/* Message Object 35 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR36	(*( CAN1_MOFGPR0_type *) 0xf0019484u)	/* Message Object 36 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR37	(*( CAN1_MOFGPR0_type *) 0xf00194a4u)	/* Message Object 37 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR38	(*( CAN1_MOFGPR0_type *) 0xf00194c4u)	/* Message Object 38 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR39	(*( CAN1_MOFGPR0_type *) 0xf00194e4u)	/* Message Object 39 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR4	(*( CAN1_MOFGPR0_type *) 0xf0019084u)	/* Message Object 4 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR40	(*( CAN1_MOFGPR0_type *) 0xf0019504u)	/* Message Object 40 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR41	(*( CAN1_MOFGPR0_type *) 0xf0019524u)	/* Message Object 41 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR42	(*( CAN1_MOFGPR0_type *) 0xf0019544u)	/* Message Object 42 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR43	(*( CAN1_MOFGPR0_type *) 0xf0019564u)	/* Message Object 43 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR44	(*( CAN1_MOFGPR0_type *) 0xf0019584u)	/* Message Object 44 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR45	(*( CAN1_MOFGPR0_type *) 0xf00195a4u)	/* Message Object 45 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR46	(*( CAN1_MOFGPR0_type *) 0xf00195c4u)	/* Message Object 46 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR47	(*( CAN1_MOFGPR0_type *) 0xf00195e4u)	/* Message Object 47 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR48	(*( CAN1_MOFGPR0_type *) 0xf0019604u)	/* Message Object 48 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR49	(*( CAN1_MOFGPR0_type *) 0xf0019624u)	/* Message Object 49 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR5	(*( CAN1_MOFGPR0_type *) 0xf00190a4u)	/* Message Object 5 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR50	(*( CAN1_MOFGPR0_type *) 0xf0019644u)	/* Message Object 50 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR51	(*( CAN1_MOFGPR0_type *) 0xf0019664u)	/* Message Object 51 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR52	(*( CAN1_MOFGPR0_type *) 0xf0019684u)	/* Message Object 52 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR53	(*( CAN1_MOFGPR0_type *) 0xf00196a4u)	/* Message Object 53 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR54	(*( CAN1_MOFGPR0_type *) 0xf00196c4u)	/* Message Object 54 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR55	(*( CAN1_MOFGPR0_type *) 0xf00196e4u)	/* Message Object 55 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR56	(*( CAN1_MOFGPR0_type *) 0xf0019704u)	/* Message Object 56 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR57	(*( CAN1_MOFGPR0_type *) 0xf0019724u)	/* Message Object 57 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR58	(*( CAN1_MOFGPR0_type *) 0xf0019744u)	/* Message Object 58 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR59	(*( CAN1_MOFGPR0_type *) 0xf0019764u)	/* Message Object 59 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR6	(*( CAN1_MOFGPR0_type *) 0xf00190c4u)	/* Message Object 6 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR60	(*( CAN1_MOFGPR0_type *) 0xf0019784u)	/* Message Object 60 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR61	(*( CAN1_MOFGPR0_type *) 0xf00197a4u)	/* Message Object 61 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR62	(*( CAN1_MOFGPR0_type *) 0xf00197c4u)	/* Message Object 62 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR63	(*( CAN1_MOFGPR0_type *) 0xf00197e4u)	/* Message Object 63 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR64	(*( CAN1_MOFGPR0_type *) 0xf0019804u)	/* Message Object 64 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR65	(*( CAN1_MOFGPR0_type *) 0xf0019824u)	/* Message Object 65 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR66	(*( CAN1_MOFGPR0_type *) 0xf0019844u)	/* Message Object 66 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR67	(*( CAN1_MOFGPR0_type *) 0xf0019864u)	/* Message Object 67 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR68	(*( CAN1_MOFGPR0_type *) 0xf0019884u)	/* Message Object 68 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR69	(*( CAN1_MOFGPR0_type *) 0xf00198a4u)	/* Message Object 69 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR7	(*( CAN1_MOFGPR0_type *) 0xf00190e4u)	/* Message Object 7 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR70	(*( CAN1_MOFGPR0_type *) 0xf00198c4u)	/* Message Object 70 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR71	(*( CAN1_MOFGPR0_type *) 0xf00198e4u)	/* Message Object 71 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR72	(*( CAN1_MOFGPR0_type *) 0xf0019904u)	/* Message Object 72 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR73	(*( CAN1_MOFGPR0_type *) 0xf0019924u)	/* Message Object 73 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR74	(*( CAN1_MOFGPR0_type *) 0xf0019944u)	/* Message Object 74 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR75	(*( CAN1_MOFGPR0_type *) 0xf0019964u)	/* Message Object 75 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR76	(*( CAN1_MOFGPR0_type *) 0xf0019984u)	/* Message Object 76 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR77	(*( CAN1_MOFGPR0_type *) 0xf00199a4u)	/* Message Object 77 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR78	(*( CAN1_MOFGPR0_type *) 0xf00199c4u)	/* Message Object 78 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR79	(*( CAN1_MOFGPR0_type *) 0xf00199e4u)	/* Message Object 79 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR8	(*( CAN1_MOFGPR0_type *) 0xf0019104u)	/* Message Object 8 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR80	(*( CAN1_MOFGPR0_type *) 0xf0019a04u)	/* Message Object 80 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR81	(*( CAN1_MOFGPR0_type *) 0xf0019a24u)	/* Message Object 81 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR82	(*( CAN1_MOFGPR0_type *) 0xf0019a44u)	/* Message Object 82 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR83	(*( CAN1_MOFGPR0_type *) 0xf0019a64u)	/* Message Object 83 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR84	(*( CAN1_MOFGPR0_type *) 0xf0019a84u)	/* Message Object 84 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR85	(*( CAN1_MOFGPR0_type *) 0xf0019aa4u)	/* Message Object 85 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR86	(*( CAN1_MOFGPR0_type *) 0xf0019ac4u)	/* Message Object 86 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR87	(*( CAN1_MOFGPR0_type *) 0xf0019ae4u)	/* Message Object 87 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR88	(*( CAN1_MOFGPR0_type *) 0xf0019b04u)	/* Message Object 88 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR89	(*( CAN1_MOFGPR0_type *) 0xf0019b24u)	/* Message Object 89 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR9	(*( CAN1_MOFGPR0_type *) 0xf0019124u)	/* Message Object 9 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR90	(*( CAN1_MOFGPR0_type *) 0xf0019b44u)	/* Message Object 90 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR91	(*( CAN1_MOFGPR0_type *) 0xf0019b64u)	/* Message Object 91 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR92	(*( CAN1_MOFGPR0_type *) 0xf0019b84u)	/* Message Object 92 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR93	(*( CAN1_MOFGPR0_type *) 0xf0019ba4u)	/* Message Object 93 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR94	(*( CAN1_MOFGPR0_type *) 0xf0019bc4u)	/* Message Object 94 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR95	(*( CAN1_MOFGPR0_type *) 0xf0019be4u)	/* Message Object 95 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR96	(*( CAN1_MOFGPR0_type *) 0xf0019c04u)	/* Message Object 96 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR97	(*( CAN1_MOFGPR0_type *) 0xf0019c24u)	/* Message Object 97 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR98	(*( CAN1_MOFGPR0_type *) 0xf0019c44u)	/* Message Object 98 FIFO/Gateway Pointer Register */
#define CAN_MOFGPR99	(*( CAN1_MOFGPR0_type *) 0xf0019c64u)	/* Message Object 99 FIFO/Gateway Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXINP          : 4;	/* Receive Interrupt Node Pointer */
		unsigned int TXINP          : 4;	/* Transmit Interrupt Node Pointer */
		unsigned int MPN            : 8;	/* Message Pending Number */
		unsigned int CFCVAL         : 16;	/* CAN Frame Counter Value */
	} B;
	int I;
	unsigned int U;

} CAN1_MOIPR0_type;
#define CAN1_MOIPR0	(*( CAN1_MOIPR0_type *) 0xf0029008u)	/* Message Object 0 Interrupt Pointer Register */
#define CAN1_MOIPR1	(*( CAN1_MOIPR0_type *) 0xf0029028u)	/* Message Object 1 Interrupt Pointer Register */
#define CAN1_MOIPR10	(*( CAN1_MOIPR0_type *) 0xf0029148u)	/* Message Object 10 Interrupt Pointer Register */
#define CAN1_MOIPR100	(*( CAN1_MOIPR0_type *) 0xf0029c88u)	/* Message Object 100 Interrupt Pointer Register */
#define CAN1_MOIPR101	(*( CAN1_MOIPR0_type *) 0xf0029ca8u)	/* Message Object 101 Interrupt Pointer Register */
#define CAN1_MOIPR102	(*( CAN1_MOIPR0_type *) 0xf0029cc8u)	/* Message Object 102 Interrupt Pointer Register */
#define CAN1_MOIPR103	(*( CAN1_MOIPR0_type *) 0xf0029ce8u)	/* Message Object 103 Interrupt Pointer Register */
#define CAN1_MOIPR104	(*( CAN1_MOIPR0_type *) 0xf0029d08u)	/* Message Object 104 Interrupt Pointer Register */
#define CAN1_MOIPR105	(*( CAN1_MOIPR0_type *) 0xf0029d28u)	/* Message Object 105 Interrupt Pointer Register */
#define CAN1_MOIPR106	(*( CAN1_MOIPR0_type *) 0xf0029d48u)	/* Message Object 106 Interrupt Pointer Register */
#define CAN1_MOIPR107	(*( CAN1_MOIPR0_type *) 0xf0029d68u)	/* Message Object 107 Interrupt Pointer Register */
#define CAN1_MOIPR108	(*( CAN1_MOIPR0_type *) 0xf0029d88u)	/* Message Object 108 Interrupt Pointer Register */
#define CAN1_MOIPR109	(*( CAN1_MOIPR0_type *) 0xf0029da8u)	/* Message Object 109 Interrupt Pointer Register */
#define CAN1_MOIPR11	(*( CAN1_MOIPR0_type *) 0xf0029168u)	/* Message Object 11 Interrupt Pointer Register */
#define CAN1_MOIPR110	(*( CAN1_MOIPR0_type *) 0xf0029dc8u)	/* Message Object 110 Interrupt Pointer Register */
#define CAN1_MOIPR111	(*( CAN1_MOIPR0_type *) 0xf0029de8u)	/* Message Object 111 Interrupt Pointer Register */
#define CAN1_MOIPR112	(*( CAN1_MOIPR0_type *) 0xf0029e08u)	/* Message Object 112 Interrupt Pointer Register */
#define CAN1_MOIPR113	(*( CAN1_MOIPR0_type *) 0xf0029e28u)	/* Message Object 113 Interrupt Pointer Register */
#define CAN1_MOIPR114	(*( CAN1_MOIPR0_type *) 0xf0029e48u)	/* Message Object 114 Interrupt Pointer Register */
#define CAN1_MOIPR115	(*( CAN1_MOIPR0_type *) 0xf0029e68u)	/* Message Object 115 Interrupt Pointer Register */
#define CAN1_MOIPR116	(*( CAN1_MOIPR0_type *) 0xf0029e88u)	/* Message Object 116 Interrupt Pointer Register */
#define CAN1_MOIPR117	(*( CAN1_MOIPR0_type *) 0xf0029ea8u)	/* Message Object 117 Interrupt Pointer Register */
#define CAN1_MOIPR118	(*( CAN1_MOIPR0_type *) 0xf0029ec8u)	/* Message Object 118 Interrupt Pointer Register */
#define CAN1_MOIPR119	(*( CAN1_MOIPR0_type *) 0xf0029ee8u)	/* Message Object 119 Interrupt Pointer Register */
#define CAN1_MOIPR12	(*( CAN1_MOIPR0_type *) 0xf0029188u)	/* Message Object 12 Interrupt Pointer Register */
#define CAN1_MOIPR120	(*( CAN1_MOIPR0_type *) 0xf0029f08u)	/* Message Object 120 Interrupt Pointer Register */
#define CAN1_MOIPR121	(*( CAN1_MOIPR0_type *) 0xf0029f28u)	/* Message Object 121 Interrupt Pointer Register */
#define CAN1_MOIPR122	(*( CAN1_MOIPR0_type *) 0xf0029f48u)	/* Message Object 122 Interrupt Pointer Register */
#define CAN1_MOIPR123	(*( CAN1_MOIPR0_type *) 0xf0029f68u)	/* Message Object 123 Interrupt Pointer Register */
#define CAN1_MOIPR124	(*( CAN1_MOIPR0_type *) 0xf0029f88u)	/* Message Object 124 Interrupt Pointer Register */
#define CAN1_MOIPR125	(*( CAN1_MOIPR0_type *) 0xf0029fa8u)	/* Message Object 125 Interrupt Pointer Register */
#define CAN1_MOIPR126	(*( CAN1_MOIPR0_type *) 0xf0029fc8u)	/* Message Object 126 Interrupt Pointer Register */
#define CAN1_MOIPR127	(*( CAN1_MOIPR0_type *) 0xf0029fe8u)	/* Message Object 127 Interrupt Pointer Register */
#define CAN1_MOIPR13	(*( CAN1_MOIPR0_type *) 0xf00291a8u)	/* Message Object 13 Interrupt Pointer Register */
#define CAN1_MOIPR14	(*( CAN1_MOIPR0_type *) 0xf00291c8u)	/* Message Object 14 Interrupt Pointer Register */
#define CAN1_MOIPR15	(*( CAN1_MOIPR0_type *) 0xf00291e8u)	/* Message Object 15 Interrupt Pointer Register */
#define CAN1_MOIPR16	(*( CAN1_MOIPR0_type *) 0xf0029208u)	/* Message Object 16 Interrupt Pointer Register */
#define CAN1_MOIPR17	(*( CAN1_MOIPR0_type *) 0xf0029228u)	/* Message Object 17 Interrupt Pointer Register */
#define CAN1_MOIPR18	(*( CAN1_MOIPR0_type *) 0xf0029248u)	/* Message Object 18 Interrupt Pointer Register */
#define CAN1_MOIPR19	(*( CAN1_MOIPR0_type *) 0xf0029268u)	/* Message Object 19 Interrupt Pointer Register */
#define CAN1_MOIPR2	(*( CAN1_MOIPR0_type *) 0xf0029048u)	/* Message Object 2 Interrupt Pointer Register */
#define CAN1_MOIPR20	(*( CAN1_MOIPR0_type *) 0xf0029288u)	/* Message Object 20 Interrupt Pointer Register */
#define CAN1_MOIPR21	(*( CAN1_MOIPR0_type *) 0xf00292a8u)	/* Message Object 21 Interrupt Pointer Register */
#define CAN1_MOIPR22	(*( CAN1_MOIPR0_type *) 0xf00292c8u)	/* Message Object 22 Interrupt Pointer Register */
#define CAN1_MOIPR23	(*( CAN1_MOIPR0_type *) 0xf00292e8u)	/* Message Object 23 Interrupt Pointer Register */
#define CAN1_MOIPR24	(*( CAN1_MOIPR0_type *) 0xf0029308u)	/* Message Object 24 Interrupt Pointer Register */
#define CAN1_MOIPR25	(*( CAN1_MOIPR0_type *) 0xf0029328u)	/* Message Object 25 Interrupt Pointer Register */
#define CAN1_MOIPR26	(*( CAN1_MOIPR0_type *) 0xf0029348u)	/* Message Object 26 Interrupt Pointer Register */
#define CAN1_MOIPR27	(*( CAN1_MOIPR0_type *) 0xf0029368u)	/* Message Object 27 Interrupt Pointer Register */
#define CAN1_MOIPR28	(*( CAN1_MOIPR0_type *) 0xf0029388u)	/* Message Object 28 Interrupt Pointer Register */
#define CAN1_MOIPR29	(*( CAN1_MOIPR0_type *) 0xf00293a8u)	/* Message Object 29 Interrupt Pointer Register */
#define CAN1_MOIPR3	(*( CAN1_MOIPR0_type *) 0xf0029068u)	/* Message Object 3 Interrupt Pointer Register */
#define CAN1_MOIPR30	(*( CAN1_MOIPR0_type *) 0xf00293c8u)	/* Message Object 30 Interrupt Pointer Register */
#define CAN1_MOIPR31	(*( CAN1_MOIPR0_type *) 0xf00293e8u)	/* Message Object 31 Interrupt Pointer Register */
#define CAN1_MOIPR32	(*( CAN1_MOIPR0_type *) 0xf0029408u)	/* Message Object 32 Interrupt Pointer Register */
#define CAN1_MOIPR33	(*( CAN1_MOIPR0_type *) 0xf0029428u)	/* Message Object 33 Interrupt Pointer Register */
#define CAN1_MOIPR34	(*( CAN1_MOIPR0_type *) 0xf0029448u)	/* Message Object 34 Interrupt Pointer Register */
#define CAN1_MOIPR35	(*( CAN1_MOIPR0_type *) 0xf0029468u)	/* Message Object 35 Interrupt Pointer Register */
#define CAN1_MOIPR36	(*( CAN1_MOIPR0_type *) 0xf0029488u)	/* Message Object 36 Interrupt Pointer Register */
#define CAN1_MOIPR37	(*( CAN1_MOIPR0_type *) 0xf00294a8u)	/* Message Object 37 Interrupt Pointer Register */
#define CAN1_MOIPR38	(*( CAN1_MOIPR0_type *) 0xf00294c8u)	/* Message Object 38 Interrupt Pointer Register */
#define CAN1_MOIPR39	(*( CAN1_MOIPR0_type *) 0xf00294e8u)	/* Message Object 39 Interrupt Pointer Register */
#define CAN1_MOIPR4	(*( CAN1_MOIPR0_type *) 0xf0029088u)	/* Message Object 4 Interrupt Pointer Register */
#define CAN1_MOIPR40	(*( CAN1_MOIPR0_type *) 0xf0029508u)	/* Message Object 40 Interrupt Pointer Register */
#define CAN1_MOIPR41	(*( CAN1_MOIPR0_type *) 0xf0029528u)	/* Message Object 41 Interrupt Pointer Register */
#define CAN1_MOIPR42	(*( CAN1_MOIPR0_type *) 0xf0029548u)	/* Message Object 42 Interrupt Pointer Register */
#define CAN1_MOIPR43	(*( CAN1_MOIPR0_type *) 0xf0029568u)	/* Message Object 43 Interrupt Pointer Register */
#define CAN1_MOIPR44	(*( CAN1_MOIPR0_type *) 0xf0029588u)	/* Message Object 44 Interrupt Pointer Register */
#define CAN1_MOIPR45	(*( CAN1_MOIPR0_type *) 0xf00295a8u)	/* Message Object 45 Interrupt Pointer Register */
#define CAN1_MOIPR46	(*( CAN1_MOIPR0_type *) 0xf00295c8u)	/* Message Object 46 Interrupt Pointer Register */
#define CAN1_MOIPR47	(*( CAN1_MOIPR0_type *) 0xf00295e8u)	/* Message Object 47 Interrupt Pointer Register */
#define CAN1_MOIPR48	(*( CAN1_MOIPR0_type *) 0xf0029608u)	/* Message Object 48 Interrupt Pointer Register */
#define CAN1_MOIPR49	(*( CAN1_MOIPR0_type *) 0xf0029628u)	/* Message Object 49 Interrupt Pointer Register */
#define CAN1_MOIPR5	(*( CAN1_MOIPR0_type *) 0xf00290a8u)	/* Message Object 5 Interrupt Pointer Register */
#define CAN1_MOIPR50	(*( CAN1_MOIPR0_type *) 0xf0029648u)	/* Message Object 50 Interrupt Pointer Register */
#define CAN1_MOIPR51	(*( CAN1_MOIPR0_type *) 0xf0029668u)	/* Message Object 51 Interrupt Pointer Register */
#define CAN1_MOIPR52	(*( CAN1_MOIPR0_type *) 0xf0029688u)	/* Message Object 52 Interrupt Pointer Register */
#define CAN1_MOIPR53	(*( CAN1_MOIPR0_type *) 0xf00296a8u)	/* Message Object 53 Interrupt Pointer Register */
#define CAN1_MOIPR54	(*( CAN1_MOIPR0_type *) 0xf00296c8u)	/* Message Object 54 Interrupt Pointer Register */
#define CAN1_MOIPR55	(*( CAN1_MOIPR0_type *) 0xf00296e8u)	/* Message Object 55 Interrupt Pointer Register */
#define CAN1_MOIPR56	(*( CAN1_MOIPR0_type *) 0xf0029708u)	/* Message Object 56 Interrupt Pointer Register */
#define CAN1_MOIPR57	(*( CAN1_MOIPR0_type *) 0xf0029728u)	/* Message Object 57 Interrupt Pointer Register */
#define CAN1_MOIPR58	(*( CAN1_MOIPR0_type *) 0xf0029748u)	/* Message Object 58 Interrupt Pointer Register */
#define CAN1_MOIPR59	(*( CAN1_MOIPR0_type *) 0xf0029768u)	/* Message Object 59 Interrupt Pointer Register */
#define CAN1_MOIPR6	(*( CAN1_MOIPR0_type *) 0xf00290c8u)	/* Message Object 6 Interrupt Pointer Register */
#define CAN1_MOIPR60	(*( CAN1_MOIPR0_type *) 0xf0029788u)	/* Message Object 60 Interrupt Pointer Register */
#define CAN1_MOIPR61	(*( CAN1_MOIPR0_type *) 0xf00297a8u)	/* Message Object 61 Interrupt Pointer Register */
#define CAN1_MOIPR62	(*( CAN1_MOIPR0_type *) 0xf00297c8u)	/* Message Object 62 Interrupt Pointer Register */
#define CAN1_MOIPR63	(*( CAN1_MOIPR0_type *) 0xf00297e8u)	/* Message Object 63 Interrupt Pointer Register */
#define CAN1_MOIPR64	(*( CAN1_MOIPR0_type *) 0xf0029808u)	/* Message Object 64 Interrupt Pointer Register */
#define CAN1_MOIPR65	(*( CAN1_MOIPR0_type *) 0xf0029828u)	/* Message Object 65 Interrupt Pointer Register */
#define CAN1_MOIPR66	(*( CAN1_MOIPR0_type *) 0xf0029848u)	/* Message Object 66 Interrupt Pointer Register */
#define CAN1_MOIPR67	(*( CAN1_MOIPR0_type *) 0xf0029868u)	/* Message Object 67 Interrupt Pointer Register */
#define CAN1_MOIPR68	(*( CAN1_MOIPR0_type *) 0xf0029888u)	/* Message Object 68 Interrupt Pointer Register */
#define CAN1_MOIPR69	(*( CAN1_MOIPR0_type *) 0xf00298a8u)	/* Message Object 69 Interrupt Pointer Register */
#define CAN1_MOIPR7	(*( CAN1_MOIPR0_type *) 0xf00290e8u)	/* Message Object 7 Interrupt Pointer Register */
#define CAN1_MOIPR70	(*( CAN1_MOIPR0_type *) 0xf00298c8u)	/* Message Object 70 Interrupt Pointer Register */
#define CAN1_MOIPR71	(*( CAN1_MOIPR0_type *) 0xf00298e8u)	/* Message Object 71 Interrupt Pointer Register */
#define CAN1_MOIPR72	(*( CAN1_MOIPR0_type *) 0xf0029908u)	/* Message Object 72 Interrupt Pointer Register */
#define CAN1_MOIPR73	(*( CAN1_MOIPR0_type *) 0xf0029928u)	/* Message Object 73 Interrupt Pointer Register */
#define CAN1_MOIPR74	(*( CAN1_MOIPR0_type *) 0xf0029948u)	/* Message Object 74 Interrupt Pointer Register */
#define CAN1_MOIPR75	(*( CAN1_MOIPR0_type *) 0xf0029968u)	/* Message Object 75 Interrupt Pointer Register */
#define CAN1_MOIPR76	(*( CAN1_MOIPR0_type *) 0xf0029988u)	/* Message Object 76 Interrupt Pointer Register */
#define CAN1_MOIPR77	(*( CAN1_MOIPR0_type *) 0xf00299a8u)	/* Message Object 77 Interrupt Pointer Register */
#define CAN1_MOIPR78	(*( CAN1_MOIPR0_type *) 0xf00299c8u)	/* Message Object 78 Interrupt Pointer Register */
#define CAN1_MOIPR79	(*( CAN1_MOIPR0_type *) 0xf00299e8u)	/* Message Object 79 Interrupt Pointer Register */
#define CAN1_MOIPR8	(*( CAN1_MOIPR0_type *) 0xf0029108u)	/* Message Object 8 Interrupt Pointer Register */
#define CAN1_MOIPR80	(*( CAN1_MOIPR0_type *) 0xf0029a08u)	/* Message Object 80 Interrupt Pointer Register */
#define CAN1_MOIPR81	(*( CAN1_MOIPR0_type *) 0xf0029a28u)	/* Message Object 81 Interrupt Pointer Register */
#define CAN1_MOIPR82	(*( CAN1_MOIPR0_type *) 0xf0029a48u)	/* Message Object 82 Interrupt Pointer Register */
#define CAN1_MOIPR83	(*( CAN1_MOIPR0_type *) 0xf0029a68u)	/* Message Object 83 Interrupt Pointer Register */
#define CAN1_MOIPR84	(*( CAN1_MOIPR0_type *) 0xf0029a88u)	/* Message Object 84 Interrupt Pointer Register */
#define CAN1_MOIPR85	(*( CAN1_MOIPR0_type *) 0xf0029aa8u)	/* Message Object 85 Interrupt Pointer Register */
#define CAN1_MOIPR86	(*( CAN1_MOIPR0_type *) 0xf0029ac8u)	/* Message Object 86 Interrupt Pointer Register */
#define CAN1_MOIPR87	(*( CAN1_MOIPR0_type *) 0xf0029ae8u)	/* Message Object 87 Interrupt Pointer Register */
#define CAN1_MOIPR88	(*( CAN1_MOIPR0_type *) 0xf0029b08u)	/* Message Object 88 Interrupt Pointer Register */
#define CAN1_MOIPR89	(*( CAN1_MOIPR0_type *) 0xf0029b28u)	/* Message Object 89 Interrupt Pointer Register */
#define CAN1_MOIPR9	(*( CAN1_MOIPR0_type *) 0xf0029128u)	/* Message Object 9 Interrupt Pointer Register */
#define CAN1_MOIPR90	(*( CAN1_MOIPR0_type *) 0xf0029b48u)	/* Message Object 90 Interrupt Pointer Register */
#define CAN1_MOIPR91	(*( CAN1_MOIPR0_type *) 0xf0029b68u)	/* Message Object 91 Interrupt Pointer Register */
#define CAN1_MOIPR92	(*( CAN1_MOIPR0_type *) 0xf0029b88u)	/* Message Object 92 Interrupt Pointer Register */
#define CAN1_MOIPR93	(*( CAN1_MOIPR0_type *) 0xf0029ba8u)	/* Message Object 93 Interrupt Pointer Register */
#define CAN1_MOIPR94	(*( CAN1_MOIPR0_type *) 0xf0029bc8u)	/* Message Object 94 Interrupt Pointer Register */
#define CAN1_MOIPR95	(*( CAN1_MOIPR0_type *) 0xf0029be8u)	/* Message Object 95 Interrupt Pointer Register */
#define CAN1_MOIPR96	(*( CAN1_MOIPR0_type *) 0xf0029c08u)	/* Message Object 96 Interrupt Pointer Register */
#define CAN1_MOIPR97	(*( CAN1_MOIPR0_type *) 0xf0029c28u)	/* Message Object 97 Interrupt Pointer Register */
#define CAN1_MOIPR98	(*( CAN1_MOIPR0_type *) 0xf0029c48u)	/* Message Object 98 Interrupt Pointer Register */
#define CAN1_MOIPR99	(*( CAN1_MOIPR0_type *) 0xf0029c68u)	/* Message Object 99 Interrupt Pointer Register */
#define CAN_MOIPR0	(*( CAN1_MOIPR0_type *) 0xf0019008u)	/* Message Object 0 Interrupt Pointer Register */
#define CAN_MOIPR1	(*( CAN1_MOIPR0_type *) 0xf0019028u)	/* Message Object 1 Interrupt Pointer Register */
#define CAN_MOIPR10	(*( CAN1_MOIPR0_type *) 0xf0019148u)	/* Message Object 10 Interrupt Pointer Register */
#define CAN_MOIPR100	(*( CAN1_MOIPR0_type *) 0xf0019c88u)	/* Message Object 100 Interrupt Pointer Register */
#define CAN_MOIPR101	(*( CAN1_MOIPR0_type *) 0xf0019ca8u)	/* Message Object 101 Interrupt Pointer Register */
#define CAN_MOIPR102	(*( CAN1_MOIPR0_type *) 0xf0019cc8u)	/* Message Object 102 Interrupt Pointer Register */
#define CAN_MOIPR103	(*( CAN1_MOIPR0_type *) 0xf0019ce8u)	/* Message Object 103 Interrupt Pointer Register */
#define CAN_MOIPR104	(*( CAN1_MOIPR0_type *) 0xf0019d08u)	/* Message Object 104 Interrupt Pointer Register */
#define CAN_MOIPR105	(*( CAN1_MOIPR0_type *) 0xf0019d28u)	/* Message Object 105 Interrupt Pointer Register */
#define CAN_MOIPR106	(*( CAN1_MOIPR0_type *) 0xf0019d48u)	/* Message Object 106 Interrupt Pointer Register */
#define CAN_MOIPR107	(*( CAN1_MOIPR0_type *) 0xf0019d68u)	/* Message Object 107 Interrupt Pointer Register */
#define CAN_MOIPR108	(*( CAN1_MOIPR0_type *) 0xf0019d88u)	/* Message Object 108 Interrupt Pointer Register */
#define CAN_MOIPR109	(*( CAN1_MOIPR0_type *) 0xf0019da8u)	/* Message Object 109 Interrupt Pointer Register */
#define CAN_MOIPR11	(*( CAN1_MOIPR0_type *) 0xf0019168u)	/* Message Object 11 Interrupt Pointer Register */
#define CAN_MOIPR110	(*( CAN1_MOIPR0_type *) 0xf0019dc8u)	/* Message Object 110 Interrupt Pointer Register */
#define CAN_MOIPR111	(*( CAN1_MOIPR0_type *) 0xf0019de8u)	/* Message Object 111 Interrupt Pointer Register */
#define CAN_MOIPR112	(*( CAN1_MOIPR0_type *) 0xf0019e08u)	/* Message Object 112 Interrupt Pointer Register */
#define CAN_MOIPR113	(*( CAN1_MOIPR0_type *) 0xf0019e28u)	/* Message Object 113 Interrupt Pointer Register */
#define CAN_MOIPR114	(*( CAN1_MOIPR0_type *) 0xf0019e48u)	/* Message Object 114 Interrupt Pointer Register */
#define CAN_MOIPR115	(*( CAN1_MOIPR0_type *) 0xf0019e68u)	/* Message Object 115 Interrupt Pointer Register */
#define CAN_MOIPR116	(*( CAN1_MOIPR0_type *) 0xf0019e88u)	/* Message Object 116 Interrupt Pointer Register */
#define CAN_MOIPR117	(*( CAN1_MOIPR0_type *) 0xf0019ea8u)	/* Message Object 117 Interrupt Pointer Register */
#define CAN_MOIPR118	(*( CAN1_MOIPR0_type *) 0xf0019ec8u)	/* Message Object 118 Interrupt Pointer Register */
#define CAN_MOIPR119	(*( CAN1_MOIPR0_type *) 0xf0019ee8u)	/* Message Object 119 Interrupt Pointer Register */
#define CAN_MOIPR12	(*( CAN1_MOIPR0_type *) 0xf0019188u)	/* Message Object 12 Interrupt Pointer Register */
#define CAN_MOIPR120	(*( CAN1_MOIPR0_type *) 0xf0019f08u)	/* Message Object 120 Interrupt Pointer Register */
#define CAN_MOIPR121	(*( CAN1_MOIPR0_type *) 0xf0019f28u)	/* Message Object 121 Interrupt Pointer Register */
#define CAN_MOIPR122	(*( CAN1_MOIPR0_type *) 0xf0019f48u)	/* Message Object 122 Interrupt Pointer Register */
#define CAN_MOIPR123	(*( CAN1_MOIPR0_type *) 0xf0019f68u)	/* Message Object 123 Interrupt Pointer Register */
#define CAN_MOIPR124	(*( CAN1_MOIPR0_type *) 0xf0019f88u)	/* Message Object 124 Interrupt Pointer Register */
#define CAN_MOIPR125	(*( CAN1_MOIPR0_type *) 0xf0019fa8u)	/* Message Object 125 Interrupt Pointer Register */
#define CAN_MOIPR126	(*( CAN1_MOIPR0_type *) 0xf0019fc8u)	/* Message Object 126 Interrupt Pointer Register */
#define CAN_MOIPR127	(*( CAN1_MOIPR0_type *) 0xf0019fe8u)	/* Message Object 127 Interrupt Pointer Register */
#define CAN_MOIPR13	(*( CAN1_MOIPR0_type *) 0xf00191a8u)	/* Message Object 13 Interrupt Pointer Register */
#define CAN_MOIPR14	(*( CAN1_MOIPR0_type *) 0xf00191c8u)	/* Message Object 14 Interrupt Pointer Register */
#define CAN_MOIPR15	(*( CAN1_MOIPR0_type *) 0xf00191e8u)	/* Message Object 15 Interrupt Pointer Register */
#define CAN_MOIPR16	(*( CAN1_MOIPR0_type *) 0xf0019208u)	/* Message Object 16 Interrupt Pointer Register */
#define CAN_MOIPR17	(*( CAN1_MOIPR0_type *) 0xf0019228u)	/* Message Object 17 Interrupt Pointer Register */
#define CAN_MOIPR18	(*( CAN1_MOIPR0_type *) 0xf0019248u)	/* Message Object 18 Interrupt Pointer Register */
#define CAN_MOIPR19	(*( CAN1_MOIPR0_type *) 0xf0019268u)	/* Message Object 19 Interrupt Pointer Register */
#define CAN_MOIPR2	(*( CAN1_MOIPR0_type *) 0xf0019048u)	/* Message Object 2 Interrupt Pointer Register */
#define CAN_MOIPR20	(*( CAN1_MOIPR0_type *) 0xf0019288u)	/* Message Object 20 Interrupt Pointer Register */
#define CAN_MOIPR21	(*( CAN1_MOIPR0_type *) 0xf00192a8u)	/* Message Object 21 Interrupt Pointer Register */
#define CAN_MOIPR22	(*( CAN1_MOIPR0_type *) 0xf00192c8u)	/* Message Object 22 Interrupt Pointer Register */
#define CAN_MOIPR23	(*( CAN1_MOIPR0_type *) 0xf00192e8u)	/* Message Object 23 Interrupt Pointer Register */
#define CAN_MOIPR24	(*( CAN1_MOIPR0_type *) 0xf0019308u)	/* Message Object 24 Interrupt Pointer Register */
#define CAN_MOIPR25	(*( CAN1_MOIPR0_type *) 0xf0019328u)	/* Message Object 25 Interrupt Pointer Register */
#define CAN_MOIPR26	(*( CAN1_MOIPR0_type *) 0xf0019348u)	/* Message Object 26 Interrupt Pointer Register */
#define CAN_MOIPR27	(*( CAN1_MOIPR0_type *) 0xf0019368u)	/* Message Object 27 Interrupt Pointer Register */
#define CAN_MOIPR28	(*( CAN1_MOIPR0_type *) 0xf0019388u)	/* Message Object 28 Interrupt Pointer Register */
#define CAN_MOIPR29	(*( CAN1_MOIPR0_type *) 0xf00193a8u)	/* Message Object 29 Interrupt Pointer Register */
#define CAN_MOIPR3	(*( CAN1_MOIPR0_type *) 0xf0019068u)	/* Message Object 3 Interrupt Pointer Register */
#define CAN_MOIPR30	(*( CAN1_MOIPR0_type *) 0xf00193c8u)	/* Message Object 30 Interrupt Pointer Register */
#define CAN_MOIPR31	(*( CAN1_MOIPR0_type *) 0xf00193e8u)	/* Message Object 31 Interrupt Pointer Register */
#define CAN_MOIPR32	(*( CAN1_MOIPR0_type *) 0xf0019408u)	/* Message Object 32 Interrupt Pointer Register */
#define CAN_MOIPR33	(*( CAN1_MOIPR0_type *) 0xf0019428u)	/* Message Object 33 Interrupt Pointer Register */
#define CAN_MOIPR34	(*( CAN1_MOIPR0_type *) 0xf0019448u)	/* Message Object 34 Interrupt Pointer Register */
#define CAN_MOIPR35	(*( CAN1_MOIPR0_type *) 0xf0019468u)	/* Message Object 35 Interrupt Pointer Register */
#define CAN_MOIPR36	(*( CAN1_MOIPR0_type *) 0xf0019488u)	/* Message Object 36 Interrupt Pointer Register */
#define CAN_MOIPR37	(*( CAN1_MOIPR0_type *) 0xf00194a8u)	/* Message Object 37 Interrupt Pointer Register */
#define CAN_MOIPR38	(*( CAN1_MOIPR0_type *) 0xf00194c8u)	/* Message Object 38 Interrupt Pointer Register */
#define CAN_MOIPR39	(*( CAN1_MOIPR0_type *) 0xf00194e8u)	/* Message Object 39 Interrupt Pointer Register */
#define CAN_MOIPR4	(*( CAN1_MOIPR0_type *) 0xf0019088u)	/* Message Object 4 Interrupt Pointer Register */
#define CAN_MOIPR40	(*( CAN1_MOIPR0_type *) 0xf0019508u)	/* Message Object 40 Interrupt Pointer Register */
#define CAN_MOIPR41	(*( CAN1_MOIPR0_type *) 0xf0019528u)	/* Message Object 41 Interrupt Pointer Register */
#define CAN_MOIPR42	(*( CAN1_MOIPR0_type *) 0xf0019548u)	/* Message Object 42 Interrupt Pointer Register */
#define CAN_MOIPR43	(*( CAN1_MOIPR0_type *) 0xf0019568u)	/* Message Object 43 Interrupt Pointer Register */
#define CAN_MOIPR44	(*( CAN1_MOIPR0_type *) 0xf0019588u)	/* Message Object 44 Interrupt Pointer Register */
#define CAN_MOIPR45	(*( CAN1_MOIPR0_type *) 0xf00195a8u)	/* Message Object 45 Interrupt Pointer Register */
#define CAN_MOIPR46	(*( CAN1_MOIPR0_type *) 0xf00195c8u)	/* Message Object 46 Interrupt Pointer Register */
#define CAN_MOIPR47	(*( CAN1_MOIPR0_type *) 0xf00195e8u)	/* Message Object 47 Interrupt Pointer Register */
#define CAN_MOIPR48	(*( CAN1_MOIPR0_type *) 0xf0019608u)	/* Message Object 48 Interrupt Pointer Register */
#define CAN_MOIPR49	(*( CAN1_MOIPR0_type *) 0xf0019628u)	/* Message Object 49 Interrupt Pointer Register */
#define CAN_MOIPR5	(*( CAN1_MOIPR0_type *) 0xf00190a8u)	/* Message Object 5 Interrupt Pointer Register */
#define CAN_MOIPR50	(*( CAN1_MOIPR0_type *) 0xf0019648u)	/* Message Object 50 Interrupt Pointer Register */
#define CAN_MOIPR51	(*( CAN1_MOIPR0_type *) 0xf0019668u)	/* Message Object 51 Interrupt Pointer Register */
#define CAN_MOIPR52	(*( CAN1_MOIPR0_type *) 0xf0019688u)	/* Message Object 52 Interrupt Pointer Register */
#define CAN_MOIPR53	(*( CAN1_MOIPR0_type *) 0xf00196a8u)	/* Message Object 53 Interrupt Pointer Register */
#define CAN_MOIPR54	(*( CAN1_MOIPR0_type *) 0xf00196c8u)	/* Message Object 54 Interrupt Pointer Register */
#define CAN_MOIPR55	(*( CAN1_MOIPR0_type *) 0xf00196e8u)	/* Message Object 55 Interrupt Pointer Register */
#define CAN_MOIPR56	(*( CAN1_MOIPR0_type *) 0xf0019708u)	/* Message Object 56 Interrupt Pointer Register */
#define CAN_MOIPR57	(*( CAN1_MOIPR0_type *) 0xf0019728u)	/* Message Object 57 Interrupt Pointer Register */
#define CAN_MOIPR58	(*( CAN1_MOIPR0_type *) 0xf0019748u)	/* Message Object 58 Interrupt Pointer Register */
#define CAN_MOIPR59	(*( CAN1_MOIPR0_type *) 0xf0019768u)	/* Message Object 59 Interrupt Pointer Register */
#define CAN_MOIPR6	(*( CAN1_MOIPR0_type *) 0xf00190c8u)	/* Message Object 6 Interrupt Pointer Register */
#define CAN_MOIPR60	(*( CAN1_MOIPR0_type *) 0xf0019788u)	/* Message Object 60 Interrupt Pointer Register */
#define CAN_MOIPR61	(*( CAN1_MOIPR0_type *) 0xf00197a8u)	/* Message Object 61 Interrupt Pointer Register */
#define CAN_MOIPR62	(*( CAN1_MOIPR0_type *) 0xf00197c8u)	/* Message Object 62 Interrupt Pointer Register */
#define CAN_MOIPR63	(*( CAN1_MOIPR0_type *) 0xf00197e8u)	/* Message Object 63 Interrupt Pointer Register */
#define CAN_MOIPR64	(*( CAN1_MOIPR0_type *) 0xf0019808u)	/* Message Object 64 Interrupt Pointer Register */
#define CAN_MOIPR65	(*( CAN1_MOIPR0_type *) 0xf0019828u)	/* Message Object 65 Interrupt Pointer Register */
#define CAN_MOIPR66	(*( CAN1_MOIPR0_type *) 0xf0019848u)	/* Message Object 66 Interrupt Pointer Register */
#define CAN_MOIPR67	(*( CAN1_MOIPR0_type *) 0xf0019868u)	/* Message Object 67 Interrupt Pointer Register */
#define CAN_MOIPR68	(*( CAN1_MOIPR0_type *) 0xf0019888u)	/* Message Object 68 Interrupt Pointer Register */
#define CAN_MOIPR69	(*( CAN1_MOIPR0_type *) 0xf00198a8u)	/* Message Object 69 Interrupt Pointer Register */
#define CAN_MOIPR7	(*( CAN1_MOIPR0_type *) 0xf00190e8u)	/* Message Object 7 Interrupt Pointer Register */
#define CAN_MOIPR70	(*( CAN1_MOIPR0_type *) 0xf00198c8u)	/* Message Object 70 Interrupt Pointer Register */
#define CAN_MOIPR71	(*( CAN1_MOIPR0_type *) 0xf00198e8u)	/* Message Object 71 Interrupt Pointer Register */
#define CAN_MOIPR72	(*( CAN1_MOIPR0_type *) 0xf0019908u)	/* Message Object 72 Interrupt Pointer Register */
#define CAN_MOIPR73	(*( CAN1_MOIPR0_type *) 0xf0019928u)	/* Message Object 73 Interrupt Pointer Register */
#define CAN_MOIPR74	(*( CAN1_MOIPR0_type *) 0xf0019948u)	/* Message Object 74 Interrupt Pointer Register */
#define CAN_MOIPR75	(*( CAN1_MOIPR0_type *) 0xf0019968u)	/* Message Object 75 Interrupt Pointer Register */
#define CAN_MOIPR76	(*( CAN1_MOIPR0_type *) 0xf0019988u)	/* Message Object 76 Interrupt Pointer Register */
#define CAN_MOIPR77	(*( CAN1_MOIPR0_type *) 0xf00199a8u)	/* Message Object 77 Interrupt Pointer Register */
#define CAN_MOIPR78	(*( CAN1_MOIPR0_type *) 0xf00199c8u)	/* Message Object 78 Interrupt Pointer Register */
#define CAN_MOIPR79	(*( CAN1_MOIPR0_type *) 0xf00199e8u)	/* Message Object 79 Interrupt Pointer Register */
#define CAN_MOIPR8	(*( CAN1_MOIPR0_type *) 0xf0019108u)	/* Message Object 8 Interrupt Pointer Register */
#define CAN_MOIPR80	(*( CAN1_MOIPR0_type *) 0xf0019a08u)	/* Message Object 80 Interrupt Pointer Register */
#define CAN_MOIPR81	(*( CAN1_MOIPR0_type *) 0xf0019a28u)	/* Message Object 81 Interrupt Pointer Register */
#define CAN_MOIPR82	(*( CAN1_MOIPR0_type *) 0xf0019a48u)	/* Message Object 82 Interrupt Pointer Register */
#define CAN_MOIPR83	(*( CAN1_MOIPR0_type *) 0xf0019a68u)	/* Message Object 83 Interrupt Pointer Register */
#define CAN_MOIPR84	(*( CAN1_MOIPR0_type *) 0xf0019a88u)	/* Message Object 84 Interrupt Pointer Register */
#define CAN_MOIPR85	(*( CAN1_MOIPR0_type *) 0xf0019aa8u)	/* Message Object 85 Interrupt Pointer Register */
#define CAN_MOIPR86	(*( CAN1_MOIPR0_type *) 0xf0019ac8u)	/* Message Object 86 Interrupt Pointer Register */
#define CAN_MOIPR87	(*( CAN1_MOIPR0_type *) 0xf0019ae8u)	/* Message Object 87 Interrupt Pointer Register */
#define CAN_MOIPR88	(*( CAN1_MOIPR0_type *) 0xf0019b08u)	/* Message Object 88 Interrupt Pointer Register */
#define CAN_MOIPR89	(*( CAN1_MOIPR0_type *) 0xf0019b28u)	/* Message Object 89 Interrupt Pointer Register */
#define CAN_MOIPR9	(*( CAN1_MOIPR0_type *) 0xf0019128u)	/* Message Object 9 Interrupt Pointer Register */
#define CAN_MOIPR90	(*( CAN1_MOIPR0_type *) 0xf0019b48u)	/* Message Object 90 Interrupt Pointer Register */
#define CAN_MOIPR91	(*( CAN1_MOIPR0_type *) 0xf0019b68u)	/* Message Object 91 Interrupt Pointer Register */
#define CAN_MOIPR92	(*( CAN1_MOIPR0_type *) 0xf0019b88u)	/* Message Object 92 Interrupt Pointer Register */
#define CAN_MOIPR93	(*( CAN1_MOIPR0_type *) 0xf0019ba8u)	/* Message Object 93 Interrupt Pointer Register */
#define CAN_MOIPR94	(*( CAN1_MOIPR0_type *) 0xf0019bc8u)	/* Message Object 94 Interrupt Pointer Register */
#define CAN_MOIPR95	(*( CAN1_MOIPR0_type *) 0xf0019be8u)	/* Message Object 95 Interrupt Pointer Register */
#define CAN_MOIPR96	(*( CAN1_MOIPR0_type *) 0xf0019c08u)	/* Message Object 96 Interrupt Pointer Register */
#define CAN_MOIPR97	(*( CAN1_MOIPR0_type *) 0xf0019c28u)	/* Message Object 97 Interrupt Pointer Register */
#define CAN_MOIPR98	(*( CAN1_MOIPR0_type *) 0xf0019c48u)	/* Message Object 98 Interrupt Pointer Register */
#define CAN_MOIPR99	(*( CAN1_MOIPR0_type *) 0xf0019c68u)	/* Message Object 99 Interrupt Pointer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXPND          : 1;	/* Receive Pending */
		/* const */ unsigned int TXPND          : 1;	/* Transmit Pending */
		/* const */ unsigned int RXUPD          : 1;	/* Receive Updating */
		/* const */ unsigned int NEWDAT         : 1;	/* New Data */
		/* const */ unsigned int MSGLST         : 1;	/* Message Lost */
		/* const */ unsigned int MSGVAL         : 1;	/* Message Valid */
		/* const */ unsigned int RTSEL          : 1;	/* Receive/Transmit Selected */
		/* const */ unsigned int RXEN           : 1;	/* Receive Enable */
		/* const */ unsigned int TXRQ           : 1;	/* Transmit Request */
		/* const */ unsigned int TXEN0          : 1;	/* Transmit Enable 0 */
		/* const */ unsigned int TXEN1          : 1;	/* Transmit Enable 1 */
		/* const */ unsigned int DIR            : 1;	/* Message Direction */
		/* const */ unsigned int LIST           : 4;	/* List Allocation */
		/* const */ unsigned int PPREV          : 8;	/* Pointer to Previous Message Object */
		/* const */ unsigned int PNEXT          : 8;	/* Pointer to Next Message Object */
	} B;
	int I;
	unsigned int U;

} CAN1_MOSTAT0_type;
#define CAN1_MOSTAT0	(*( CAN1_MOSTAT0_type *) 0xf002901cu)	/* Message Object 0 Status Register */
#define CAN1_MOSTAT1	(*( CAN1_MOSTAT0_type *) 0xf002903cu)	/* Message Object 1 Status Register */
#define CAN1_MOSTAT10	(*( CAN1_MOSTAT0_type *) 0xf002915cu)	/* Message Object 10 Status Register */
#define CAN1_MOSTAT100	(*( CAN1_MOSTAT0_type *) 0xf0029c9cu)	/* Message Object 100 Status Register */
#define CAN1_MOSTAT101	(*( CAN1_MOSTAT0_type *) 0xf0029cbcu)	/* Message Object 101 Status Register */
#define CAN1_MOSTAT102	(*( CAN1_MOSTAT0_type *) 0xf0029cdcu)	/* Message Object 102 Status Register */
#define CAN1_MOSTAT103	(*( CAN1_MOSTAT0_type *) 0xf0029cfcu)	/* Message Object 103 Status Register */
#define CAN1_MOSTAT104	(*( CAN1_MOSTAT0_type *) 0xf0029d1cu)	/* Message Object 104 Status Register */
#define CAN1_MOSTAT105	(*( CAN1_MOSTAT0_type *) 0xf0029d3cu)	/* Message Object 105 Status Register */
#define CAN1_MOSTAT106	(*( CAN1_MOSTAT0_type *) 0xf0029d5cu)	/* Message Object 106 Status Register */
#define CAN1_MOSTAT107	(*( CAN1_MOSTAT0_type *) 0xf0029d7cu)	/* Message Object 107 Status Register */
#define CAN1_MOSTAT108	(*( CAN1_MOSTAT0_type *) 0xf0029d9cu)	/* Message Object 108 Status Register */
#define CAN1_MOSTAT109	(*( CAN1_MOSTAT0_type *) 0xf0029dbcu)	/* Message Object 109 Status Register */
#define CAN1_MOSTAT11	(*( CAN1_MOSTAT0_type *) 0xf002917cu)	/* Message Object 11 Status Register */
#define CAN1_MOSTAT110	(*( CAN1_MOSTAT0_type *) 0xf0029ddcu)	/* Message Object 110 Status Register */
#define CAN1_MOSTAT111	(*( CAN1_MOSTAT0_type *) 0xf0029dfcu)	/* Message Object 111 Status Register */
#define CAN1_MOSTAT112	(*( CAN1_MOSTAT0_type *) 0xf0029e1cu)	/* Message Object 112 Status Register */
#define CAN1_MOSTAT113	(*( CAN1_MOSTAT0_type *) 0xf0029e3cu)	/* Message Object 113 Status Register */
#define CAN1_MOSTAT114	(*( CAN1_MOSTAT0_type *) 0xf0029e5cu)	/* Message Object 114 Status Register */
#define CAN1_MOSTAT115	(*( CAN1_MOSTAT0_type *) 0xf0029e7cu)	/* Message Object 115 Status Register */
#define CAN1_MOSTAT116	(*( CAN1_MOSTAT0_type *) 0xf0029e9cu)	/* Message Object 116 Status Register */
#define CAN1_MOSTAT117	(*( CAN1_MOSTAT0_type *) 0xf0029ebcu)	/* Message Object 117 Status Register */
#define CAN1_MOSTAT118	(*( CAN1_MOSTAT0_type *) 0xf0029edcu)	/* Message Object 118 Status Register */
#define CAN1_MOSTAT119	(*( CAN1_MOSTAT0_type *) 0xf0029efcu)	/* Message Object 119 Status Register */
#define CAN1_MOSTAT12	(*( CAN1_MOSTAT0_type *) 0xf002919cu)	/* Message Object 12 Status Register */
#define CAN1_MOSTAT120	(*( CAN1_MOSTAT0_type *) 0xf0029f1cu)	/* Message Object 120 Status Register */
#define CAN1_MOSTAT121	(*( CAN1_MOSTAT0_type *) 0xf0029f3cu)	/* Message Object 121 Status Register */
#define CAN1_MOSTAT122	(*( CAN1_MOSTAT0_type *) 0xf0029f5cu)	/* Message Object 122 Status Register */
#define CAN1_MOSTAT123	(*( CAN1_MOSTAT0_type *) 0xf0029f7cu)	/* Message Object 123 Status Register */
#define CAN1_MOSTAT124	(*( CAN1_MOSTAT0_type *) 0xf0029f9cu)	/* Message Object 124 Status Register */
#define CAN1_MOSTAT125	(*( CAN1_MOSTAT0_type *) 0xf0029fbcu)	/* Message Object 125 Status Register */
#define CAN1_MOSTAT126	(*( CAN1_MOSTAT0_type *) 0xf0029fdcu)	/* Message Object 126 Status Register */
#define CAN1_MOSTAT127	(*( CAN1_MOSTAT0_type *) 0xf0029ffcu)	/* Message Object 127 Status Register */
#define CAN1_MOSTAT13	(*( CAN1_MOSTAT0_type *) 0xf00291bcu)	/* Message Object 13 Status Register */
#define CAN1_MOSTAT14	(*( CAN1_MOSTAT0_type *) 0xf00291dcu)	/* Message Object 14 Status Register */
#define CAN1_MOSTAT15	(*( CAN1_MOSTAT0_type *) 0xf00291fcu)	/* Message Object 15 Status Register */
#define CAN1_MOSTAT16	(*( CAN1_MOSTAT0_type *) 0xf002921cu)	/* Message Object 16 Status Register */
#define CAN1_MOSTAT17	(*( CAN1_MOSTAT0_type *) 0xf002923cu)	/* Message Object 17 Status Register */
#define CAN1_MOSTAT18	(*( CAN1_MOSTAT0_type *) 0xf002925cu)	/* Message Object 18 Status Register */
#define CAN1_MOSTAT19	(*( CAN1_MOSTAT0_type *) 0xf002927cu)	/* Message Object 19 Status Register */
#define CAN1_MOSTAT2	(*( CAN1_MOSTAT0_type *) 0xf002905cu)	/* Message Object 2 Status Register */
#define CAN1_MOSTAT20	(*( CAN1_MOSTAT0_type *) 0xf002929cu)	/* Message Object 20 Status Register */
#define CAN1_MOSTAT21	(*( CAN1_MOSTAT0_type *) 0xf00292bcu)	/* Message Object 21 Status Register */
#define CAN1_MOSTAT22	(*( CAN1_MOSTAT0_type *) 0xf00292dcu)	/* Message Object 22 Status Register */
#define CAN1_MOSTAT23	(*( CAN1_MOSTAT0_type *) 0xf00292fcu)	/* Message Object 23 Status Register */
#define CAN1_MOSTAT24	(*( CAN1_MOSTAT0_type *) 0xf002931cu)	/* Message Object 24 Status Register */
#define CAN1_MOSTAT25	(*( CAN1_MOSTAT0_type *) 0xf002933cu)	/* Message Object 25 Status Register */
#define CAN1_MOSTAT26	(*( CAN1_MOSTAT0_type *) 0xf002935cu)	/* Message Object 26 Status Register */
#define CAN1_MOSTAT27	(*( CAN1_MOSTAT0_type *) 0xf002937cu)	/* Message Object 27 Status Register */
#define CAN1_MOSTAT28	(*( CAN1_MOSTAT0_type *) 0xf002939cu)	/* Message Object 28 Status Register */
#define CAN1_MOSTAT29	(*( CAN1_MOSTAT0_type *) 0xf00293bcu)	/* Message Object 29 Status Register */
#define CAN1_MOSTAT3	(*( CAN1_MOSTAT0_type *) 0xf002907cu)	/* Message Object 3 Status Register */
#define CAN1_MOSTAT30	(*( CAN1_MOSTAT0_type *) 0xf00293dcu)	/* Message Object 30 Status Register */
#define CAN1_MOSTAT31	(*( CAN1_MOSTAT0_type *) 0xf00293fcu)	/* Message Object 31 Status Register */
#define CAN1_MOSTAT32	(*( CAN1_MOSTAT0_type *) 0xf002941cu)	/* Message Object 32 Status Register */
#define CAN1_MOSTAT33	(*( CAN1_MOSTAT0_type *) 0xf002943cu)	/* Message Object 33 Status Register */
#define CAN1_MOSTAT34	(*( CAN1_MOSTAT0_type *) 0xf002945cu)	/* Message Object 34 Status Register */
#define CAN1_MOSTAT35	(*( CAN1_MOSTAT0_type *) 0xf002947cu)	/* Message Object 35 Status Register */
#define CAN1_MOSTAT36	(*( CAN1_MOSTAT0_type *) 0xf002949cu)	/* Message Object 36 Status Register */
#define CAN1_MOSTAT37	(*( CAN1_MOSTAT0_type *) 0xf00294bcu)	/* Message Object 37 Status Register */
#define CAN1_MOSTAT38	(*( CAN1_MOSTAT0_type *) 0xf00294dcu)	/* Message Object 38 Status Register */
#define CAN1_MOSTAT39	(*( CAN1_MOSTAT0_type *) 0xf00294fcu)	/* Message Object 39 Status Register */
#define CAN1_MOSTAT4	(*( CAN1_MOSTAT0_type *) 0xf002909cu)	/* Message Object 4 Status Register */
#define CAN1_MOSTAT40	(*( CAN1_MOSTAT0_type *) 0xf002951cu)	/* Message Object 40 Status Register */
#define CAN1_MOSTAT41	(*( CAN1_MOSTAT0_type *) 0xf002953cu)	/* Message Object 41 Status Register */
#define CAN1_MOSTAT42	(*( CAN1_MOSTAT0_type *) 0xf002955cu)	/* Message Object 42 Status Register */
#define CAN1_MOSTAT43	(*( CAN1_MOSTAT0_type *) 0xf002957cu)	/* Message Object 43 Status Register */
#define CAN1_MOSTAT44	(*( CAN1_MOSTAT0_type *) 0xf002959cu)	/* Message Object 44 Status Register */
#define CAN1_MOSTAT45	(*( CAN1_MOSTAT0_type *) 0xf00295bcu)	/* Message Object 45 Status Register */
#define CAN1_MOSTAT46	(*( CAN1_MOSTAT0_type *) 0xf00295dcu)	/* Message Object 46 Status Register */
#define CAN1_MOSTAT47	(*( CAN1_MOSTAT0_type *) 0xf00295fcu)	/* Message Object 47 Status Register */
#define CAN1_MOSTAT48	(*( CAN1_MOSTAT0_type *) 0xf002961cu)	/* Message Object 48 Status Register */
#define CAN1_MOSTAT49	(*( CAN1_MOSTAT0_type *) 0xf002963cu)	/* Message Object 49 Status Register */
#define CAN1_MOSTAT5	(*( CAN1_MOSTAT0_type *) 0xf00290bcu)	/* Message Object 5 Status Register */
#define CAN1_MOSTAT50	(*( CAN1_MOSTAT0_type *) 0xf002965cu)	/* Message Object 50 Status Register */
#define CAN1_MOSTAT51	(*( CAN1_MOSTAT0_type *) 0xf002967cu)	/* Message Object 51 Status Register */
#define CAN1_MOSTAT52	(*( CAN1_MOSTAT0_type *) 0xf002969cu)	/* Message Object 52 Status Register */
#define CAN1_MOSTAT53	(*( CAN1_MOSTAT0_type *) 0xf00296bcu)	/* Message Object 53 Status Register */
#define CAN1_MOSTAT54	(*( CAN1_MOSTAT0_type *) 0xf00296dcu)	/* Message Object 54 Status Register */
#define CAN1_MOSTAT55	(*( CAN1_MOSTAT0_type *) 0xf00296fcu)	/* Message Object 55 Status Register */
#define CAN1_MOSTAT56	(*( CAN1_MOSTAT0_type *) 0xf002971cu)	/* Message Object 56 Status Register */
#define CAN1_MOSTAT57	(*( CAN1_MOSTAT0_type *) 0xf002973cu)	/* Message Object 57 Status Register */
#define CAN1_MOSTAT58	(*( CAN1_MOSTAT0_type *) 0xf002975cu)	/* Message Object 58 Status Register */
#define CAN1_MOSTAT59	(*( CAN1_MOSTAT0_type *) 0xf002977cu)	/* Message Object 59 Status Register */
#define CAN1_MOSTAT6	(*( CAN1_MOSTAT0_type *) 0xf00290dcu)	/* Message Object 6 Status Register */
#define CAN1_MOSTAT60	(*( CAN1_MOSTAT0_type *) 0xf002979cu)	/* Message Object 60 Status Register */
#define CAN1_MOSTAT61	(*( CAN1_MOSTAT0_type *) 0xf00297bcu)	/* Message Object 61 Status Register */
#define CAN1_MOSTAT62	(*( CAN1_MOSTAT0_type *) 0xf00297dcu)	/* Message Object 62 Status Register */
#define CAN1_MOSTAT63	(*( CAN1_MOSTAT0_type *) 0xf00297fcu)	/* Message Object 63 Status Register */
#define CAN1_MOSTAT64	(*( CAN1_MOSTAT0_type *) 0xf002981cu)	/* Message Object 64 Status Register */
#define CAN1_MOSTAT65	(*( CAN1_MOSTAT0_type *) 0xf002983cu)	/* Message Object 65 Status Register */
#define CAN1_MOSTAT66	(*( CAN1_MOSTAT0_type *) 0xf002985cu)	/* Message Object 66 Status Register */
#define CAN1_MOSTAT67	(*( CAN1_MOSTAT0_type *) 0xf002987cu)	/* Message Object 67 Status Register */
#define CAN1_MOSTAT68	(*( CAN1_MOSTAT0_type *) 0xf002989cu)	/* Message Object 68 Status Register */
#define CAN1_MOSTAT69	(*( CAN1_MOSTAT0_type *) 0xf00298bcu)	/* Message Object 69 Status Register */
#define CAN1_MOSTAT7	(*( CAN1_MOSTAT0_type *) 0xf00290fcu)	/* Message Object 7 Status Register */
#define CAN1_MOSTAT70	(*( CAN1_MOSTAT0_type *) 0xf00298dcu)	/* Message Object 70 Status Register */
#define CAN1_MOSTAT71	(*( CAN1_MOSTAT0_type *) 0xf00298fcu)	/* Message Object 71 Status Register */
#define CAN1_MOSTAT72	(*( CAN1_MOSTAT0_type *) 0xf002991cu)	/* Message Object 72 Status Register */
#define CAN1_MOSTAT73	(*( CAN1_MOSTAT0_type *) 0xf002993cu)	/* Message Object 73 Status Register */
#define CAN1_MOSTAT74	(*( CAN1_MOSTAT0_type *) 0xf002995cu)	/* Message Object 74 Status Register */
#define CAN1_MOSTAT75	(*( CAN1_MOSTAT0_type *) 0xf002997cu)	/* Message Object 75 Status Register */
#define CAN1_MOSTAT76	(*( CAN1_MOSTAT0_type *) 0xf002999cu)	/* Message Object 76 Status Register */
#define CAN1_MOSTAT77	(*( CAN1_MOSTAT0_type *) 0xf00299bcu)	/* Message Object 77 Status Register */
#define CAN1_MOSTAT78	(*( CAN1_MOSTAT0_type *) 0xf00299dcu)	/* Message Object 78 Status Register */
#define CAN1_MOSTAT79	(*( CAN1_MOSTAT0_type *) 0xf00299fcu)	/* Message Object 79 Status Register */
#define CAN1_MOSTAT8	(*( CAN1_MOSTAT0_type *) 0xf002911cu)	/* Message Object 8 Status Register */
#define CAN1_MOSTAT80	(*( CAN1_MOSTAT0_type *) 0xf0029a1cu)	/* Message Object 80 Status Register */
#define CAN1_MOSTAT81	(*( CAN1_MOSTAT0_type *) 0xf0029a3cu)	/* Message Object 81 Status Register */
#define CAN1_MOSTAT82	(*( CAN1_MOSTAT0_type *) 0xf0029a5cu)	/* Message Object 82 Status Register */
#define CAN1_MOSTAT83	(*( CAN1_MOSTAT0_type *) 0xf0029a7cu)	/* Message Object 83 Status Register */
#define CAN1_MOSTAT84	(*( CAN1_MOSTAT0_type *) 0xf0029a9cu)	/* Message Object 84 Status Register */
#define CAN1_MOSTAT85	(*( CAN1_MOSTAT0_type *) 0xf0029abcu)	/* Message Object 85 Status Register */
#define CAN1_MOSTAT86	(*( CAN1_MOSTAT0_type *) 0xf0029adcu)	/* Message Object 86 Status Register */
#define CAN1_MOSTAT87	(*( CAN1_MOSTAT0_type *) 0xf0029afcu)	/* Message Object 87 Status Register */
#define CAN1_MOSTAT88	(*( CAN1_MOSTAT0_type *) 0xf0029b1cu)	/* Message Object 88 Status Register */
#define CAN1_MOSTAT89	(*( CAN1_MOSTAT0_type *) 0xf0029b3cu)	/* Message Object 89 Status Register */
#define CAN1_MOSTAT9	(*( CAN1_MOSTAT0_type *) 0xf002913cu)	/* Message Object 9 Status Register */
#define CAN1_MOSTAT90	(*( CAN1_MOSTAT0_type *) 0xf0029b5cu)	/* Message Object 90 Status Register */
#define CAN1_MOSTAT91	(*( CAN1_MOSTAT0_type *) 0xf0029b7cu)	/* Message Object 91 Status Register */
#define CAN1_MOSTAT92	(*( CAN1_MOSTAT0_type *) 0xf0029b9cu)	/* Message Object 92 Status Register */
#define CAN1_MOSTAT93	(*( CAN1_MOSTAT0_type *) 0xf0029bbcu)	/* Message Object 93 Status Register */
#define CAN1_MOSTAT94	(*( CAN1_MOSTAT0_type *) 0xf0029bdcu)	/* Message Object 94 Status Register */
#define CAN1_MOSTAT95	(*( CAN1_MOSTAT0_type *) 0xf0029bfcu)	/* Message Object 95 Status Register */
#define CAN1_MOSTAT96	(*( CAN1_MOSTAT0_type *) 0xf0029c1cu)	/* Message Object 96 Status Register */
#define CAN1_MOSTAT97	(*( CAN1_MOSTAT0_type *) 0xf0029c3cu)	/* Message Object 97 Status Register */
#define CAN1_MOSTAT98	(*( CAN1_MOSTAT0_type *) 0xf0029c5cu)	/* Message Object 98 Status Register */
#define CAN1_MOSTAT99	(*( CAN1_MOSTAT0_type *) 0xf0029c7cu)	/* Message Object 99 Status Register */
#define CAN_MOSTAT0	(*( CAN1_MOSTAT0_type *) 0xf001901cu)	/* Message Object 0 Status Register */
#define CAN_MOSTAT1	(*( CAN1_MOSTAT0_type *) 0xf001903cu)	/* Message Object 1 Status Register */
#define CAN_MOSTAT10	(*( CAN1_MOSTAT0_type *) 0xf001915cu)	/* Message Object 10 Status Register */
#define CAN_MOSTAT100	(*( CAN1_MOSTAT0_type *) 0xf0019c9cu)	/* Message Object 100 Status Register */
#define CAN_MOSTAT101	(*( CAN1_MOSTAT0_type *) 0xf0019cbcu)	/* Message Object 101 Status Register */
#define CAN_MOSTAT102	(*( CAN1_MOSTAT0_type *) 0xf0019cdcu)	/* Message Object 102 Status Register */
#define CAN_MOSTAT103	(*( CAN1_MOSTAT0_type *) 0xf0019cfcu)	/* Message Object 103 Status Register */
#define CAN_MOSTAT104	(*( CAN1_MOSTAT0_type *) 0xf0019d1cu)	/* Message Object 104 Status Register */
#define CAN_MOSTAT105	(*( CAN1_MOSTAT0_type *) 0xf0019d3cu)	/* Message Object 105 Status Register */
#define CAN_MOSTAT106	(*( CAN1_MOSTAT0_type *) 0xf0019d5cu)	/* Message Object 106 Status Register */
#define CAN_MOSTAT107	(*( CAN1_MOSTAT0_type *) 0xf0019d7cu)	/* Message Object 107 Status Register */
#define CAN_MOSTAT108	(*( CAN1_MOSTAT0_type *) 0xf0019d9cu)	/* Message Object 108 Status Register */
#define CAN_MOSTAT109	(*( CAN1_MOSTAT0_type *) 0xf0019dbcu)	/* Message Object 109 Status Register */
#define CAN_MOSTAT11	(*( CAN1_MOSTAT0_type *) 0xf001917cu)	/* Message Object 11 Status Register */
#define CAN_MOSTAT110	(*( CAN1_MOSTAT0_type *) 0xf0019ddcu)	/* Message Object 110 Status Register */
#define CAN_MOSTAT111	(*( CAN1_MOSTAT0_type *) 0xf0019dfcu)	/* Message Object 111 Status Register */
#define CAN_MOSTAT112	(*( CAN1_MOSTAT0_type *) 0xf0019e1cu)	/* Message Object 112 Status Register */
#define CAN_MOSTAT113	(*( CAN1_MOSTAT0_type *) 0xf0019e3cu)	/* Message Object 113 Status Register */
#define CAN_MOSTAT114	(*( CAN1_MOSTAT0_type *) 0xf0019e5cu)	/* Message Object 114 Status Register */
#define CAN_MOSTAT115	(*( CAN1_MOSTAT0_type *) 0xf0019e7cu)	/* Message Object 115 Status Register */
#define CAN_MOSTAT116	(*( CAN1_MOSTAT0_type *) 0xf0019e9cu)	/* Message Object 116 Status Register */
#define CAN_MOSTAT117	(*( CAN1_MOSTAT0_type *) 0xf0019ebcu)	/* Message Object 117 Status Register */
#define CAN_MOSTAT118	(*( CAN1_MOSTAT0_type *) 0xf0019edcu)	/* Message Object 118 Status Register */
#define CAN_MOSTAT119	(*( CAN1_MOSTAT0_type *) 0xf0019efcu)	/* Message Object 119 Status Register */
#define CAN_MOSTAT12	(*( CAN1_MOSTAT0_type *) 0xf001919cu)	/* Message Object 12 Status Register */
#define CAN_MOSTAT120	(*( CAN1_MOSTAT0_type *) 0xf0019f1cu)	/* Message Object 120 Status Register */
#define CAN_MOSTAT121	(*( CAN1_MOSTAT0_type *) 0xf0019f3cu)	/* Message Object 121 Status Register */
#define CAN_MOSTAT122	(*( CAN1_MOSTAT0_type *) 0xf0019f5cu)	/* Message Object 122 Status Register */
#define CAN_MOSTAT123	(*( CAN1_MOSTAT0_type *) 0xf0019f7cu)	/* Message Object 123 Status Register */
#define CAN_MOSTAT124	(*( CAN1_MOSTAT0_type *) 0xf0019f9cu)	/* Message Object 124 Status Register */
#define CAN_MOSTAT125	(*( CAN1_MOSTAT0_type *) 0xf0019fbcu)	/* Message Object 125 Status Register */
#define CAN_MOSTAT126	(*( CAN1_MOSTAT0_type *) 0xf0019fdcu)	/* Message Object 126 Status Register */
#define CAN_MOSTAT127	(*( CAN1_MOSTAT0_type *) 0xf0019ffcu)	/* Message Object 127 Status Register */
#define CAN_MOSTAT13	(*( CAN1_MOSTAT0_type *) 0xf00191bcu)	/* Message Object 13 Status Register */
#define CAN_MOSTAT14	(*( CAN1_MOSTAT0_type *) 0xf00191dcu)	/* Message Object 14 Status Register */
#define CAN_MOSTAT15	(*( CAN1_MOSTAT0_type *) 0xf00191fcu)	/* Message Object 15 Status Register */
#define CAN_MOSTAT16	(*( CAN1_MOSTAT0_type *) 0xf001921cu)	/* Message Object 16 Status Register */
#define CAN_MOSTAT17	(*( CAN1_MOSTAT0_type *) 0xf001923cu)	/* Message Object 17 Status Register */
#define CAN_MOSTAT18	(*( CAN1_MOSTAT0_type *) 0xf001925cu)	/* Message Object 18 Status Register */
#define CAN_MOSTAT19	(*( CAN1_MOSTAT0_type *) 0xf001927cu)	/* Message Object 19 Status Register */
#define CAN_MOSTAT2	(*( CAN1_MOSTAT0_type *) 0xf001905cu)	/* Message Object 2 Status Register */
#define CAN_MOSTAT20	(*( CAN1_MOSTAT0_type *) 0xf001929cu)	/* Message Object 20 Status Register */
#define CAN_MOSTAT21	(*( CAN1_MOSTAT0_type *) 0xf00192bcu)	/* Message Object 21 Status Register */
#define CAN_MOSTAT22	(*( CAN1_MOSTAT0_type *) 0xf00192dcu)	/* Message Object 22 Status Register */
#define CAN_MOSTAT23	(*( CAN1_MOSTAT0_type *) 0xf00192fcu)	/* Message Object 23 Status Register */
#define CAN_MOSTAT24	(*( CAN1_MOSTAT0_type *) 0xf001931cu)	/* Message Object 24 Status Register */
#define CAN_MOSTAT25	(*( CAN1_MOSTAT0_type *) 0xf001933cu)	/* Message Object 25 Status Register */
#define CAN_MOSTAT26	(*( CAN1_MOSTAT0_type *) 0xf001935cu)	/* Message Object 26 Status Register */
#define CAN_MOSTAT27	(*( CAN1_MOSTAT0_type *) 0xf001937cu)	/* Message Object 27 Status Register */
#define CAN_MOSTAT28	(*( CAN1_MOSTAT0_type *) 0xf001939cu)	/* Message Object 28 Status Register */
#define CAN_MOSTAT29	(*( CAN1_MOSTAT0_type *) 0xf00193bcu)	/* Message Object 29 Status Register */
#define CAN_MOSTAT3	(*( CAN1_MOSTAT0_type *) 0xf001907cu)	/* Message Object 3 Status Register */
#define CAN_MOSTAT30	(*( CAN1_MOSTAT0_type *) 0xf00193dcu)	/* Message Object 30 Status Register */
#define CAN_MOSTAT31	(*( CAN1_MOSTAT0_type *) 0xf00193fcu)	/* Message Object 31 Status Register */
#define CAN_MOSTAT32	(*( CAN1_MOSTAT0_type *) 0xf001941cu)	/* Message Object 32 Status Register */
#define CAN_MOSTAT33	(*( CAN1_MOSTAT0_type *) 0xf001943cu)	/* Message Object 33 Status Register */
#define CAN_MOSTAT34	(*( CAN1_MOSTAT0_type *) 0xf001945cu)	/* Message Object 34 Status Register */
#define CAN_MOSTAT35	(*( CAN1_MOSTAT0_type *) 0xf001947cu)	/* Message Object 35 Status Register */
#define CAN_MOSTAT36	(*( CAN1_MOSTAT0_type *) 0xf001949cu)	/* Message Object 36 Status Register */
#define CAN_MOSTAT37	(*( CAN1_MOSTAT0_type *) 0xf00194bcu)	/* Message Object 37 Status Register */
#define CAN_MOSTAT38	(*( CAN1_MOSTAT0_type *) 0xf00194dcu)	/* Message Object 38 Status Register */
#define CAN_MOSTAT39	(*( CAN1_MOSTAT0_type *) 0xf00194fcu)	/* Message Object 39 Status Register */
#define CAN_MOSTAT4	(*( CAN1_MOSTAT0_type *) 0xf001909cu)	/* Message Object 4 Status Register */
#define CAN_MOSTAT40	(*( CAN1_MOSTAT0_type *) 0xf001951cu)	/* Message Object 40 Status Register */
#define CAN_MOSTAT41	(*( CAN1_MOSTAT0_type *) 0xf001953cu)	/* Message Object 41 Status Register */
#define CAN_MOSTAT42	(*( CAN1_MOSTAT0_type *) 0xf001955cu)	/* Message Object 42 Status Register */
#define CAN_MOSTAT43	(*( CAN1_MOSTAT0_type *) 0xf001957cu)	/* Message Object 43 Status Register */
#define CAN_MOSTAT44	(*( CAN1_MOSTAT0_type *) 0xf001959cu)	/* Message Object 44 Status Register */
#define CAN_MOSTAT45	(*( CAN1_MOSTAT0_type *) 0xf00195bcu)	/* Message Object 45 Status Register */
#define CAN_MOSTAT46	(*( CAN1_MOSTAT0_type *) 0xf00195dcu)	/* Message Object 46 Status Register */
#define CAN_MOSTAT47	(*( CAN1_MOSTAT0_type *) 0xf00195fcu)	/* Message Object 47 Status Register */
#define CAN_MOSTAT48	(*( CAN1_MOSTAT0_type *) 0xf001961cu)	/* Message Object 48 Status Register */
#define CAN_MOSTAT49	(*( CAN1_MOSTAT0_type *) 0xf001963cu)	/* Message Object 49 Status Register */
#define CAN_MOSTAT5	(*( CAN1_MOSTAT0_type *) 0xf00190bcu)	/* Message Object 5 Status Register */
#define CAN_MOSTAT50	(*( CAN1_MOSTAT0_type *) 0xf001965cu)	/* Message Object 50 Status Register */
#define CAN_MOSTAT51	(*( CAN1_MOSTAT0_type *) 0xf001967cu)	/* Message Object 51 Status Register */
#define CAN_MOSTAT52	(*( CAN1_MOSTAT0_type *) 0xf001969cu)	/* Message Object 52 Status Register */
#define CAN_MOSTAT53	(*( CAN1_MOSTAT0_type *) 0xf00196bcu)	/* Message Object 53 Status Register */
#define CAN_MOSTAT54	(*( CAN1_MOSTAT0_type *) 0xf00196dcu)	/* Message Object 54 Status Register */
#define CAN_MOSTAT55	(*( CAN1_MOSTAT0_type *) 0xf00196fcu)	/* Message Object 55 Status Register */
#define CAN_MOSTAT56	(*( CAN1_MOSTAT0_type *) 0xf001971cu)	/* Message Object 56 Status Register */
#define CAN_MOSTAT57	(*( CAN1_MOSTAT0_type *) 0xf001973cu)	/* Message Object 57 Status Register */
#define CAN_MOSTAT58	(*( CAN1_MOSTAT0_type *) 0xf001975cu)	/* Message Object 58 Status Register */
#define CAN_MOSTAT59	(*( CAN1_MOSTAT0_type *) 0xf001977cu)	/* Message Object 59 Status Register */
#define CAN_MOSTAT6	(*( CAN1_MOSTAT0_type *) 0xf00190dcu)	/* Message Object 6 Status Register */
#define CAN_MOSTAT60	(*( CAN1_MOSTAT0_type *) 0xf001979cu)	/* Message Object 60 Status Register */
#define CAN_MOSTAT61	(*( CAN1_MOSTAT0_type *) 0xf00197bcu)	/* Message Object 61 Status Register */
#define CAN_MOSTAT62	(*( CAN1_MOSTAT0_type *) 0xf00197dcu)	/* Message Object 62 Status Register */
#define CAN_MOSTAT63	(*( CAN1_MOSTAT0_type *) 0xf00197fcu)	/* Message Object 63 Status Register */
#define CAN_MOSTAT64	(*( CAN1_MOSTAT0_type *) 0xf001981cu)	/* Message Object 64 Status Register */
#define CAN_MOSTAT65	(*( CAN1_MOSTAT0_type *) 0xf001983cu)	/* Message Object 65 Status Register */
#define CAN_MOSTAT66	(*( CAN1_MOSTAT0_type *) 0xf001985cu)	/* Message Object 66 Status Register */
#define CAN_MOSTAT67	(*( CAN1_MOSTAT0_type *) 0xf001987cu)	/* Message Object 67 Status Register */
#define CAN_MOSTAT68	(*( CAN1_MOSTAT0_type *) 0xf001989cu)	/* Message Object 68 Status Register */
#define CAN_MOSTAT69	(*( CAN1_MOSTAT0_type *) 0xf00198bcu)	/* Message Object 69 Status Register */
#define CAN_MOSTAT7	(*( CAN1_MOSTAT0_type *) 0xf00190fcu)	/* Message Object 7 Status Register */
#define CAN_MOSTAT70	(*( CAN1_MOSTAT0_type *) 0xf00198dcu)	/* Message Object 70 Status Register */
#define CAN_MOSTAT71	(*( CAN1_MOSTAT0_type *) 0xf00198fcu)	/* Message Object 71 Status Register */
#define CAN_MOSTAT72	(*( CAN1_MOSTAT0_type *) 0xf001991cu)	/* Message Object 72 Status Register */
#define CAN_MOSTAT73	(*( CAN1_MOSTAT0_type *) 0xf001993cu)	/* Message Object 73 Status Register */
#define CAN_MOSTAT74	(*( CAN1_MOSTAT0_type *) 0xf001995cu)	/* Message Object 74 Status Register */
#define CAN_MOSTAT75	(*( CAN1_MOSTAT0_type *) 0xf001997cu)	/* Message Object 75 Status Register */
#define CAN_MOSTAT76	(*( CAN1_MOSTAT0_type *) 0xf001999cu)	/* Message Object 76 Status Register */
#define CAN_MOSTAT77	(*( CAN1_MOSTAT0_type *) 0xf00199bcu)	/* Message Object 77 Status Register */
#define CAN_MOSTAT78	(*( CAN1_MOSTAT0_type *) 0xf00199dcu)	/* Message Object 78 Status Register */
#define CAN_MOSTAT79	(*( CAN1_MOSTAT0_type *) 0xf00199fcu)	/* Message Object 79 Status Register */
#define CAN_MOSTAT8	(*( CAN1_MOSTAT0_type *) 0xf001911cu)	/* Message Object 8 Status Register */
#define CAN_MOSTAT80	(*( CAN1_MOSTAT0_type *) 0xf0019a1cu)	/* Message Object 80 Status Register */
#define CAN_MOSTAT81	(*( CAN1_MOSTAT0_type *) 0xf0019a3cu)	/* Message Object 81 Status Register */
#define CAN_MOSTAT82	(*( CAN1_MOSTAT0_type *) 0xf0019a5cu)	/* Message Object 82 Status Register */
#define CAN_MOSTAT83	(*( CAN1_MOSTAT0_type *) 0xf0019a7cu)	/* Message Object 83 Status Register */
#define CAN_MOSTAT84	(*( CAN1_MOSTAT0_type *) 0xf0019a9cu)	/* Message Object 84 Status Register */
#define CAN_MOSTAT85	(*( CAN1_MOSTAT0_type *) 0xf0019abcu)	/* Message Object 85 Status Register */
#define CAN_MOSTAT86	(*( CAN1_MOSTAT0_type *) 0xf0019adcu)	/* Message Object 86 Status Register */
#define CAN_MOSTAT87	(*( CAN1_MOSTAT0_type *) 0xf0019afcu)	/* Message Object 87 Status Register */
#define CAN_MOSTAT88	(*( CAN1_MOSTAT0_type *) 0xf0019b1cu)	/* Message Object 88 Status Register */
#define CAN_MOSTAT89	(*( CAN1_MOSTAT0_type *) 0xf0019b3cu)	/* Message Object 89 Status Register */
#define CAN_MOSTAT9	(*( CAN1_MOSTAT0_type *) 0xf001913cu)	/* Message Object 9 Status Register */
#define CAN_MOSTAT90	(*( CAN1_MOSTAT0_type *) 0xf0019b5cu)	/* Message Object 90 Status Register */
#define CAN_MOSTAT91	(*( CAN1_MOSTAT0_type *) 0xf0019b7cu)	/* Message Object 91 Status Register */
#define CAN_MOSTAT92	(*( CAN1_MOSTAT0_type *) 0xf0019b9cu)	/* Message Object 92 Status Register */
#define CAN_MOSTAT93	(*( CAN1_MOSTAT0_type *) 0xf0019bbcu)	/* Message Object 93 Status Register */
#define CAN_MOSTAT94	(*( CAN1_MOSTAT0_type *) 0xf0019bdcu)	/* Message Object 94 Status Register */
#define CAN_MOSTAT95	(*( CAN1_MOSTAT0_type *) 0xf0019bfcu)	/* Message Object 95 Status Register */
#define CAN_MOSTAT96	(*( CAN1_MOSTAT0_type *) 0xf0019c1cu)	/* Message Object 96 Status Register */
#define CAN_MOSTAT97	(*( CAN1_MOSTAT0_type *) 0xf0019c3cu)	/* Message Object 97 Status Register */
#define CAN_MOSTAT98	(*( CAN1_MOSTAT0_type *) 0xf0019c5cu)	/* Message Object 98 Status Register */
#define CAN_MOSTAT99	(*( CAN1_MOSTAT0_type *) 0xf0019c7cu)	/* Message Object 99 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INDEX          : 6;	/* Message Pending Index */
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} CAN1_MSID0_type;
#define CAN1_MSID0	(*( CAN1_MSID0_type *) 0xf0028180u)	/* Message Index Register 0 */
#define CAN1_MSID1	(*( CAN1_MSID0_type *) 0xf0028184u)	/* Message Index Register 1 */
#define CAN1_MSID2	(*( CAN1_MSID0_type *) 0xf0028188u)	/* Message Index Register 2 */
#define CAN1_MSID3	(*( CAN1_MSID0_type *) 0xf002818cu)	/* Message Index Register 3 */
#define CAN1_MSID4	(*( CAN1_MSID0_type *) 0xf0028190u)	/* Message Index Register 4 */
#define CAN1_MSID5	(*( CAN1_MSID0_type *) 0xf0028194u)	/* Message Index Register 5 */
#define CAN1_MSID6	(*( CAN1_MSID0_type *) 0xf0028198u)	/* Message Index Register 6 */
#define CAN1_MSID7	(*( CAN1_MSID0_type *) 0xf002819cu)	/* Message Index Register 7 */
#define CAN_MSID0	(*( CAN1_MSID0_type *) 0xf0018180u)	/* Message Index Register 0 */
#define CAN_MSID1	(*( CAN1_MSID0_type *) 0xf0018184u)	/* Message Index Register 1 */
#define CAN_MSID2	(*( CAN1_MSID0_type *) 0xf0018188u)	/* Message Index Register 2 */
#define CAN_MSID3	(*( CAN1_MSID0_type *) 0xf001818cu)	/* Message Index Register 3 */
#define CAN_MSID4	(*( CAN1_MSID0_type *) 0xf0018190u)	/* Message Index Register 4 */
#define CAN_MSID5	(*( CAN1_MSID0_type *) 0xf0018194u)	/* Message Index Register 5 */
#define CAN_MSID6	(*( CAN1_MSID0_type *) 0xf0018198u)	/* Message Index Register 6 */
#define CAN_MSID7	(*( CAN1_MSID0_type *) 0xf001819cu)	/* Message Index Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int IM             : 32;	/* Message Index Mask */
	} B;
	int I;
	unsigned int U;

} CAN1_MSIMASK_type;
#define CAN1_MSIMASK	(*( CAN1_MSIMASK_type *) 0xf00281c0u)	/* Message Index Mask Register */
#define CAN_MSIMASK	(*( CAN1_MSIMASK_type *) 0xf00181c0u)	/* Message Index Mask Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PND            : 32;	/* Message Pending */
	} B;
	int I;
	unsigned int U;

} CAN1_MSPND0_type;
#define CAN1_MSPND0	(*( CAN1_MSPND0_type *) 0xf0028140u)	/* Message Pending Register 0 */
#define CAN1_MSPND1	(*( CAN1_MSPND0_type *) 0xf0028144u)	/* Message Pending Register 1 */
#define CAN1_MSPND2	(*( CAN1_MSPND0_type *) 0xf0028148u)	/* Message Pending Register 2 */
#define CAN1_MSPND3	(*( CAN1_MSPND0_type *) 0xf002814cu)	/* Message Pending Register 3 */
#define CAN1_MSPND4	(*( CAN1_MSPND0_type *) 0xf0028150u)	/* Message Pending Register 4 */
#define CAN1_MSPND5	(*( CAN1_MSPND0_type *) 0xf0028154u)	/* Message Pending Register 5 */
#define CAN1_MSPND6	(*( CAN1_MSPND0_type *) 0xf0028158u)	/* Message Pending Register 6 */
#define CAN1_MSPND7	(*( CAN1_MSPND0_type *) 0xf002815cu)	/* Message Pending Register 7 */
#define CAN_MSPND0	(*( CAN1_MSPND0_type *) 0xf0018140u)	/* Message Pending Register 0 */
#define CAN_MSPND1	(*( CAN1_MSPND0_type *) 0xf0018144u)	/* Message Pending Register 1 */
#define CAN_MSPND2	(*( CAN1_MSPND0_type *) 0xf0018148u)	/* Message Pending Register 2 */
#define CAN_MSPND3	(*( CAN1_MSPND0_type *) 0xf001814cu)	/* Message Pending Register 3 */
#define CAN_MSPND4	(*( CAN1_MSPND0_type *) 0xf0018150u)	/* Message Pending Register 4 */
#define CAN_MSPND5	(*( CAN1_MSPND0_type *) 0xf0018154u)	/* Message Pending Register 5 */
#define CAN_MSPND6	(*( CAN1_MSPND0_type *) 0xf0018158u)	/* Message Pending Register 6 */
#define CAN_MSPND7	(*( CAN1_MSPND0_type *) 0xf001815cu)	/* Message Pending Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int BRP            : 6;	/* Baud Rate Prescaler */
		unsigned int                : 2;
		unsigned int SJW            : 4;	/* (Re) Synchronization Jump Width */
		unsigned int                : 3;
		unsigned int DIV8           : 1;	/* Divide Prescaler Clock by 8 */
		unsigned int TSEG2          : 5;	/* Time Segment After Sample Point */
		unsigned int                : 1;
		unsigned int TSEG1          : 6;	/* Time Segment Before Sample Point */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} CAN1_NBTEVR0_type;
#define CAN1_NBTEVR0	(*( CAN1_NBTEVR0_type *) 0xf0028210u)	/* Node 0 Bit Timing Extended View Register */
#define CAN1_NBTEVR1	(*( CAN1_NBTEVR0_type *) 0xf0028310u)	/* Node 1 Bit Timing Extended View Register */
#define CAN1_NBTEVR2	(*( CAN1_NBTEVR0_type *) 0xf0028410u)	/* Node 2 Bit Timing Extended View Register */
#define CAN_NBTEVR0	(*( CAN1_NBTEVR0_type *) 0xf0018210u)	/* Node 0 Bit Timing Extended View Register */
#define CAN_NBTEVR1	(*( CAN1_NBTEVR0_type *) 0xf0018310u)	/* Node 1 Bit Timing Extended View Register */
#define CAN_NBTEVR2	(*( CAN1_NBTEVR0_type *) 0xf0018410u)	/* Node 2 Bit Timing Extended View Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BRP            : 6;	/* Baud Rate Prescaler */
		unsigned int SJW            : 2;	/* (Re) Synchronization Jump Width */
		unsigned int TSEG1          : 4;	/* Time Segment Before Sample Point */
		unsigned int TSEG2          : 3;	/* Time Segment After Sample Point */
		unsigned int DIV8           : 1;	/* Divide Prescaler Clock by 8 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN1_NBTR0_type;
#define CAN1_NBTR0	(*( CAN1_NBTR0_type *) 0xf0028210u)	/* Node 0 Bit Timing Register */
#define CAN1_NBTR1	(*( CAN1_NBTR0_type *) 0xf0028310u)	/* Node 1 Bit Timing Register */
#define CAN1_NBTR2	(*( CAN1_NBTR0_type *) 0xf0028410u)	/* Node 2 Bit Timing Register */
#define CAN_NBTR0	(*( CAN1_NBTR0_type *) 0xf0018210u)	/* Node 0 Bit Timing Register */
#define CAN_NBTR1	(*( CAN1_NBTR0_type *) 0xf0018310u)	/* Node 1 Bit Timing Register */
#define CAN_NBTR2	(*( CAN1_NBTR0_type *) 0xf0018410u)	/* Node 2 Bit Timing Register */

typedef volatile union
{
	struct
	{ 
		unsigned int INIT           : 1;	/* Node Initialization */
		unsigned int TRIE           : 1;	/* Transfer Interrupt Enable */
		unsigned int LECIE          : 1;	/* LEC Indicated Error Interrupt Enable */
		unsigned int ALIE           : 1;	/* Alert Interrupt Enable */
		unsigned int CANDIS         : 1;	/* CAN Disable */
		unsigned int TXDIS          : 1;	/* Transmit Disable */
		unsigned int CCE            : 1;	/* Configuration Change Enable */
		unsigned int CALM           : 1;	/* CAN Analyzer Mode */
		unsigned int SUSEN          : 1;	/* Suspend Enable */
		unsigned int FDEN           : 1;	/* CAN Flexible Data-Rate Enable */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} CAN1_NCR0_type;
#define CAN1_NCR0	(*( CAN1_NCR0_type *) 0xf0028200u)	/* Node 0 Control Register */
#define CAN1_NCR1	(*( CAN1_NCR0_type *) 0xf0028300u)	/* Node 1 Control Register */
#define CAN1_NCR2	(*( CAN1_NCR0_type *) 0xf0028400u)	/* Node 2 Control Register */
#define CAN_NCR0	(*( CAN1_NCR0_type *) 0xf0018200u)	/* Node 0 Control Register */
#define CAN_NCR1	(*( CAN1_NCR0_type *) 0xf0018300u)	/* Node 1 Control Register */
#define CAN_NCR2	(*( CAN1_NCR0_type *) 0xf0018400u)	/* Node 2 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REC            : 8;	/* Receive Error Counter */
		unsigned int TEC            : 8;	/* Transmit Error Counter */
		unsigned int EWRNLVL        : 8;	/* Error Warning Level */
		/* const */ unsigned int LETD           : 1;	/* Last Error Transfer Direction */
		/* const */ unsigned int LEINC          : 1;	/* Last Error Increment */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} CAN1_NECNT0_type;
#define CAN1_NECNT0	(*( CAN1_NECNT0_type *) 0xf0028214u)	/* Node 0 Error Counter Register */
#define CAN1_NECNT1	(*( CAN1_NECNT0_type *) 0xf0028314u)	/* Node 1 Error Counter Register */
#define CAN1_NECNT2	(*( CAN1_NECNT0_type *) 0xf0028414u)	/* Node 2 Error Counter Register */
#define CAN_NECNT0	(*( CAN1_NECNT0_type *) 0xf0018214u)	/* Node 0 Error Counter Register */
#define CAN_NECNT1	(*( CAN1_NECNT0_type *) 0xf0018314u)	/* Node 1 Error Counter Register */
#define CAN_NECNT2	(*( CAN1_NECNT0_type *) 0xf0018414u)	/* Node 2 Error Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CFC            : 16;	/* CAN Frame Counter */
		unsigned int CFSEL          : 3;	/* CAN Frame Count Selection */
		unsigned int CFMOD          : 2;	/* CAN Frame Counter Mode */
		unsigned int                : 1;
		unsigned int CFCIE          : 1;	/* CAN Frame Count Interrupt Enable */
		unsigned int CFCOV          : 1;	/* CAN Frame Counter Overflow Flag */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} CAN1_NFCR0_type;
#define CAN1_NFCR0	(*( CAN1_NFCR0_type *) 0xf0028218u)	/* Node 0 Frame Counter Register */
#define CAN1_NFCR1	(*( CAN1_NFCR0_type *) 0xf0028318u)	/* Node 1 Frame Counter Register */
#define CAN1_NFCR2	(*( CAN1_NFCR0_type *) 0xf0028418u)	/* Node 2 Frame Counter Register */
#define CAN_NFCR0	(*( CAN1_NFCR0_type *) 0xf0018218u)	/* Node 0 Frame Counter Register */
#define CAN_NFCR1	(*( CAN1_NFCR0_type *) 0xf0018318u)	/* Node 1 Frame Counter Register */
#define CAN_NFCR2	(*( CAN1_NFCR0_type *) 0xf0018418u)	/* Node 2 Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ALINP          : 4;	/* Alert Interrupt Node Pointer */
		unsigned int LECINP         : 4;	/* Last Error Code Interrupt Node Pointer */
		unsigned int TRINP          : 4;	/* Transfer OK Interrupt Node Pointer */
		unsigned int CFCINP         : 4;	/* Frame Counter Interrupt Node Pointer */
		unsigned int TEINP          : 4;	/* Timer Event Interrupt Node Pointer */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} CAN1_NIPR0_type;
#define CAN1_NIPR0	(*( CAN1_NIPR0_type *) 0xf0028208u)	/* Node 0 Interrupt Pointer Register */
#define CAN1_NIPR1	(*( CAN1_NIPR0_type *) 0xf0028308u)	/* Node 1 Interrupt Pointer Register */
#define CAN1_NIPR2	(*( CAN1_NIPR0_type *) 0xf0028408u)	/* Node 2 Interrupt Pointer Register */
#define CAN_NIPR0	(*( CAN1_NIPR0_type *) 0xf0018208u)	/* Node 0 Interrupt Pointer Register */
#define CAN_NIPR1	(*( CAN1_NIPR0_type *) 0xf0018308u)	/* Node 1 Interrupt Pointer Register */
#define CAN_NIPR2	(*( CAN1_NIPR0_type *) 0xf0018408u)	/* Node 2 Interrupt Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXSEL          : 3;	/* Receive Select */
		unsigned int                : 5;
		unsigned int LBM            : 1;	/* Loop-Back Mode */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CAN1_NPCR0_type;
#define CAN1_NPCR0	(*( CAN1_NPCR0_type *) 0xf002820cu)	/* Node 0 Port Control Register */
#define CAN1_NPCR1	(*( CAN1_NPCR0_type *) 0xf002830cu)	/* Node 1 Port Control Register */
#define CAN1_NPCR2	(*( CAN1_NPCR0_type *) 0xf002840cu)	/* Node 2 Port Control Register */
#define CAN_NPCR0	(*( CAN1_NPCR0_type *) 0xf001820cu)	/* Node 0 Port Control Register */
#define CAN_NPCR1	(*( CAN1_NPCR0_type *) 0xf001830cu)	/* Node 1 Port Control Register */
#define CAN_NPCR2	(*( CAN1_NPCR0_type *) 0xf001840cu)	/* Node 2 Port Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEC            : 3;	/* Last Error Code */
		unsigned int TXOK           : 1;	/* Message Transmitted Successfully */
		unsigned int RXOK           : 1;	/* Message Received Successfully */
		unsigned int ALERT          : 1;	/* Alert Warning */
		/* const */ unsigned int EWRN           : 1;	/* Error Warning Status */
		/* const */ unsigned int BOFF           : 1;	/* Bus-off Status */
		unsigned int LLE            : 1;	/* List Length Error */
		unsigned int LOE            : 1;	/* List Object Error */
		/* const */ unsigned int SUSACK         : 1;	/* Suspend Acknowledge */
		/* const */ unsigned int RESI           : 1;	/* Received Error State Indicator Flag This bit is an error flag that is set when the ESI flag in a received CAN FD frame is set. */
		unsigned int FLEC           : 3;	/* Fast Last Error Code */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} CAN1_NSR0_type;
#define CAN1_NSR0	(*( CAN1_NSR0_type *) 0xf0028204u)	/* Node 0 Status Register */
#define CAN1_NSR1	(*( CAN1_NSR0_type *) 0xf0028304u)	/* Node 1 Status Register */
#define CAN1_NSR2	(*( CAN1_NSR0_type *) 0xf0028404u)	/* Node 2 Status Register */
#define CAN_NSR0	(*( CAN1_NSR0_type *) 0xf0018204u)	/* Node 0 Status Register */
#define CAN_NSR1	(*( CAN1_NSR0_type *) 0xf0018304u)	/* Node 1 Status Register */
#define CAN_NSR2	(*( CAN1_NSR0_type *) 0xf0018404u)	/* Node 2 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RELOAD         : 16;	/* Reload Value */
		unsigned int TXMO           : 8;	/* Transmit Message Object */
		unsigned int STRT           : 1;	/* Timer Start */
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} CAN1_NTATTR0_type;
#define CAN1_NTATTR0	(*( CAN1_NTATTR0_type *) 0xf0028224u)	/* Node 0 Timer A Transmit Trigger Register */
#define CAN1_NTATTR1	(*( CAN1_NTATTR0_type *) 0xf0028324u)	/* Node 1 Timer A Transmit Trigger Register */
#define CAN1_NTATTR2	(*( CAN1_NTATTR0_type *) 0xf0028424u)	/* Node 2 Timer A Transmit Trigger Register */
#define CAN1_NTBTTR0	(*( CAN1_NTATTR0_type *) 0xf0028228u)	/* Node 0 Timer B Transmit Trigger Register */
#define CAN1_NTBTTR1	(*( CAN1_NTATTR0_type *) 0xf0028328u)	/* Node 1 Timer B Transmit Trigger Register */
#define CAN1_NTBTTR2	(*( CAN1_NTATTR0_type *) 0xf0028428u)	/* Node 2 Timer B Transmit Trigger Register */
#define CAN1_NTCTTR0	(*( CAN1_NTATTR0_type *) 0xf002822cu)	/* Node 0 Timer C Transmit Trigger Register */
#define CAN1_NTCTTR1	(*( CAN1_NTATTR0_type *) 0xf002832cu)	/* Node 1 Timer C Transmit Trigger Register */
#define CAN1_NTCTTR2	(*( CAN1_NTATTR0_type *) 0xf002842cu)	/* Node 2 Timer C Transmit Trigger Register */
#define CAN_NTATTR0	(*( CAN1_NTATTR0_type *) 0xf0018224u)	/* Node 0 Timer A Transmit Trigger Register */
#define CAN_NTATTR1	(*( CAN1_NTATTR0_type *) 0xf0018324u)	/* Node 1 Timer A Transmit Trigger Register */
#define CAN_NTATTR2	(*( CAN1_NTATTR0_type *) 0xf0018424u)	/* Node 2 Timer A Transmit Trigger Register */
#define CAN_NTBTTR0	(*( CAN1_NTATTR0_type *) 0xf0018228u)	/* Node 0 Timer B Transmit Trigger Register */
#define CAN_NTBTTR1	(*( CAN1_NTATTR0_type *) 0xf0018328u)	/* Node 1 Timer B Transmit Trigger Register */
#define CAN_NTBTTR2	(*( CAN1_NTATTR0_type *) 0xf0018428u)	/* Node 2 Timer B Transmit Trigger Register */
#define CAN_NTCTTR0	(*( CAN1_NTATTR0_type *) 0xf001822cu)	/* Node 0 Timer C Transmit Trigger Register */
#define CAN_NTCTTR1	(*( CAN1_NTATTR0_type *) 0xf001832cu)	/* Node 1 Timer C Transmit Trigger Register */
#define CAN_NTCTTR2	(*( CAN1_NTATTR0_type *) 0xf001842cu)	/* Node 2 Timer C Transmit Trigger Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 8;
		unsigned int TPSC           : 4;	/* Timer Prescaler */
		unsigned int                : 6;
		unsigned int TRIGSRC        : 3;	/* Trigger Source */
		unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} CAN1_NTCCR0_type;
#define CAN1_NTCCR0	(*( CAN1_NTCCR0_type *) 0xf002821cu)	/* Node 0 Timer Clock Control Register */
#define CAN1_NTCCR1	(*( CAN1_NTCCR0_type *) 0xf002831cu)	/* Node 1 Timer Clock Control Register */
#define CAN1_NTCCR2	(*( CAN1_NTCCR0_type *) 0xf002841cu)	/* Node 2 Timer Clock Control Register */
#define CAN_NTCCR0	(*( CAN1_NTCCR0_type *) 0xf001821cu)	/* Node 0 Timer Clock Control Register */
#define CAN_NTCCR1	(*( CAN1_NTCCR0_type *) 0xf001831cu)	/* Node 1 Timer Clock Control Register */
#define CAN_NTCCR2	(*( CAN1_NTCCR0_type *) 0xf001841cu)	/* Node 2 Timer Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TDCV           : 5;	/* Transceiver Delay Compensation Value */
		unsigned int                : 3;
		unsigned int TDCO           : 4;	/* Transceiver Delay Compensation Offset */
		unsigned int                : 3;
		unsigned int TDC            : 1;	/* Transceiver Delay Compensation Enable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CAN1_NTDCR0_type;
#define CAN1_NTDCR0	(*( CAN1_NTDCR0_type *) 0xf002823cu)	/* Node 0 Transceiver Delay Compensation Register */
#define CAN1_NTDCR1	(*( CAN1_NTDCR0_type *) 0xf002833cu)	/* Node 1 Transceiver Delay Compensation Register */
#define CAN1_NTDCR2	(*( CAN1_NTDCR0_type *) 0xf002843cu)	/* Node 2 Transceiver Delay Compensation Register */
#define CAN_NTDCR0	(*( CAN1_NTDCR0_type *) 0xf001823cu)	/* Node 0 Transceiver Delay Compensation Register */
#define CAN_NTDCR1	(*( CAN1_NTDCR0_type *) 0xf001833cu)	/* Node 1 Transceiver Delay Compensation Register */
#define CAN_NTDCR2	(*( CAN1_NTDCR0_type *) 0xf001843cu)	/* Node 2 Transceiver Delay Compensation Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RELOAD         : 16;	/* Reload Value */
		unsigned int                : 6;
		unsigned int TEIE           : 1;	/* Timer Event Interrupt Enable */
		unsigned int TE             : 1;	/* Timer Event */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} CAN1_NTRTR0_type;
#define CAN1_NTRTR0	(*( CAN1_NTRTR0_type *) 0xf0028220u)	/* Node 0 Timer Receive Timeout Register */
#define CAN1_NTRTR1	(*( CAN1_NTRTR0_type *) 0xf0028320u)	/* Node 1 Timer Receive Timeout Register */
#define CAN1_NTRTR2	(*( CAN1_NTRTR0_type *) 0xf0028420u)	/* Node 2 Timer Receive Timeout Register */
#define CAN_NTRTR0	(*( CAN1_NTRTR0_type *) 0xf0018220u)	/* Node 0 Timer Receive Timeout Register */
#define CAN_NTRTR1	(*( CAN1_NTRTR0_type *) 0xf0018320u)	/* Node 1 Timer Receive Timeout Register */
#define CAN_NTRTR2	(*( CAN1_NTRTR0_type *) 0xf0018420u)	/* Node 2 Timer Receive Timeout Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TGS            : 2;	/* Trigger Set for OTGB0/1 */
		unsigned int TGB            : 1;	/* OTGB0/1 Bus Select */
		unsigned int TG_P           : 1;	/* TGS, TGB Write Protection */
		unsigned int                : 20;
		unsigned int SUS            : 4;	/* OCDS Suspend Control */
		unsigned int SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned int SUSSTA         : 1;	/* Suspend State */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} CAN1_OCS_type;
#define CAN1_OCS	(*( CAN1_OCS_type *) 0xf00280e8u)	/* OCDS Control and Status */
#define CAN_OCS	(*( CAN1_OCS_type *) 0xf00180e8u)	/* OCDS Control and Status */

typedef volatile union
{
	struct
	{ 
		unsigned int PANCMD         : 8;	/* Panel Command */
		/* const */ unsigned int BUSY           : 1;	/* Panel Busy Flag */
		/* const */ unsigned int RBUSY          : 1;	/* Result Busy Flag */
		unsigned int                : 6;
		unsigned int PANAR1         : 8;	/* Panel Argument 1 */
		unsigned int PANAR2         : 8;	/* Panel Argument 2 */
	} B;
	int I;
	unsigned int U;

} CAN1_PANCTR_type;
#define CAN1_PANCTR	(*( CAN1_PANCTR_type *) 0xf00281c4u)	/* Panel Control Register */
#define CAN_PANCTR	(*( CAN1_PANCTR_type *) 0xf00181c4u)	/* Panel Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} CAN_ACCEN1_type;
#define CAN_ACCEN1	(*( CAN_ACCEN1_type *) 0xf00180f8u)	/* Access Enable Register 1 */


/* SENT */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} SENT_ACCEN0_type;
#define SENT_ACCEN0	(*( SENT_ACCEN0_type *) 0xf00030fcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} SENT_ACCEN1_type;
#define SENT_ACCEN1	(*( SENT_ACCEN1_type *) 0xf00030f8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int DIV            : 12;	/* Divider Value */
		unsigned int                : 4;
		/* const */ unsigned int DIVM           : 12;	/* Measured Divider Value */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} SENT_CFDR0_type;
#define SENT_CFDR0	(*( SENT_CFDR0_type *) 0xf0003104u)	/* Channel Fractional Divider Register 0 */
#define SENT_CFDR1	(*( SENT_CFDR0_type *) 0xf0003144u)	/* Channel Fractional Divider Register 1 */
#define SENT_CFDR2	(*( SENT_CFDR0_type *) 0xf0003184u)	/* Channel Fractional Divider Register 2 */
#define SENT_CFDR3	(*( SENT_CFDR0_type *) 0xf00031c4u)	/* Channel Fractional Divider Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int                : 1;
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int                : 4;
		unsigned int RMC            : 8;	/* 8-bit Clock Divider Value in RUN Mode */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SENT_CLC_type;
#define SENT_CLC	(*( SENT_CLC_type *) 0xf0003000u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PDIV           : 12;	/* Divider Factor of Pre Divider for Channel x */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} SENT_CPDR0_type;
#define SENT_CPDR0	(*( SENT_CPDR0_type *) 0xf0003100u)	/* Channel Pre Divider Register 0 */
#define SENT_CPDR1	(*( SENT_CPDR0_type *) 0xf0003140u)	/* Channel Pre Divider Register 1 */
#define SENT_CPDR2	(*( SENT_CPDR0_type *) 0xf0003180u)	/* Channel Pre Divider Register 2 */
#define SENT_CPDR3	(*( SENT_CPDR0_type *) 0xf00031c0u)	/* Channel Pre Divider Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;	/* Step Value */
		unsigned int                : 4;
		unsigned int DM             : 2;	/* Divider Mode */
		/* const */ unsigned int RESULT         : 10;	/* Result Value */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} SENT_FDR_type;
#define SENT_FDR	(*( SENT_FDR_type *) 0xf000300cu)	/* SENT Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUM         : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} SENT_ID_type;
#define SENT_ID	(*( SENT_ID_type *) 0xf0003008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RSI            : 4;	/* Interrupt Node Pointer for Interrupt RSI */
		unsigned int RDI            : 4;	/* Interrupt Node Pointer for Interrupt RDI */
		unsigned int RBI            : 4;	/* Interrupt Node Pointer for Interrupt RBI */
		unsigned int TDI            : 4;	/* Interrupt Node Pointer for Interrupt TDI */
		unsigned int TBI            : 4;	/* Interrupt Node Pointer for Interrupt TBI */
		unsigned int ERRI           : 4;	/* Interrupt Node Pointer for Interrupt FRI, FDI, NNI, NVI, CRCI, WSI, SCRI */
		unsigned int SDI            : 4;	/* Interrupt Node Pointer for Interrupt SDI */
		unsigned int WDI            : 4;	/* Interrupt Node Pointer for Interrupt WDI */
	} B;
	int I;
	unsigned int U;

} SENT_INP0_type;
#define SENT_INP0	(*( SENT_INP0_type *) 0xf0003130u)	/* Interrupt Node Pointer Register 0 */
#define SENT_INP1	(*( SENT_INP0_type *) 0xf0003170u)	/* Interrupt Node Pointer Register 1 */
#define SENT_INP2	(*( SENT_INP0_type *) 0xf00031b0u)	/* Interrupt Node Pointer Register 2 */
#define SENT_INP3	(*( SENT_INP0_type *) 0xf00031f0u)	/* Interrupt Node Pointer Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int RSI            : 1;	/* Clear Interrupt Request Flag RSI */
		unsigned int RDI            : 1;	/* Clear Interrupt Request Flag RDI */
		unsigned int RBI            : 1;	/* Clear Interrupt Request Flag RBI */
		unsigned int TDI            : 1;	/* Clear Interrupt Request Flag TDI */
		unsigned int TBI            : 1;	/* Clear Interrupt Request Flag TBI */
		unsigned int FRI            : 1;	/* Clear Interrupt Request Flag FRI */
		unsigned int FDI            : 1;	/* Clear Interrupt Request Flag FDI */
		unsigned int NNI            : 1;	/* Clear Interrupt Request Flag NMI */
		unsigned int NVI            : 1;	/* Clear Interrupt Request Flag NVI */
		unsigned int CRCI           : 1;	/* Clear Interrupt Request Flag CRCI */
		unsigned int WSI            : 1;	/* Clear Interrupt Request Flag WSI */
		unsigned int SDI            : 1;	/* Clear Interrupt Request Flag SDI */
		unsigned int SCRI           : 1;	/* Clear Interrupt Request Flag SCRI */
		unsigned int WDI            : 1;	/* Clear Interrupt Request Flag WDI */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} SENT_INTCLR0_type;
#define SENT_INTCLR0	(*( SENT_INTCLR0_type *) 0xf0003128u)	/* Interrupt Clear Register 0 */
#define SENT_INTCLR1	(*( SENT_INTCLR0_type *) 0xf0003168u)	/* Interrupt Clear Register 1 */
#define SENT_INTCLR2	(*( SENT_INTCLR0_type *) 0xf00031a8u)	/* Interrupt Clear Register 2 */
#define SENT_INTCLR3	(*( SENT_INTCLR0_type *) 0xf00031e8u)	/* Interrupt Clear Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int RSI            : 1;	/* Enable Interrupt Request RSI */
		unsigned int RDI            : 1;	/* Enable Interrupt Request RDI */
		unsigned int RBI            : 1;	/* Enable Interrupt Request RBI */
		unsigned int TDI            : 1;	/* Enable Interrupt Request TDI */
		unsigned int TBI            : 1;	/* Enable Interrupt Request TBI */
		unsigned int FRI            : 1;	/* Enable Interrupt Request FRI */
		unsigned int FDI            : 1;	/* Enable Interrupt Request FDI */
		unsigned int NNI            : 1;	/* Enable Interrupt Request NNI */
		unsigned int NVI            : 1;	/* Enable Interrupt Request NVI */
		unsigned int CRCI           : 1;	/* Enable Interrupt Request CRCI */
		unsigned int WSI            : 1;	/* Enable Interrupt Request WSI */
		unsigned int SDI            : 1;	/* Enable Interrupt Request SDI */
		unsigned int SCRI           : 1;	/* Enable Interrupt Request SCRI */
		unsigned int WDI            : 1;	/* Enable Interrupt Request WDI */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} SENT_INTEN0_type;
#define SENT_INTEN0	(*( SENT_INTEN0_type *) 0xf000312cu)	/* Interrupt Enable Register 0 */
#define SENT_INTEN1	(*( SENT_INTEN0_type *) 0xf000316cu)	/* Interrupt Enable Register 1 */
#define SENT_INTEN2	(*( SENT_INTEN0_type *) 0xf00031acu)	/* Interrupt Enable Register 2 */
#define SENT_INTEN3	(*( SENT_INTEN0_type *) 0xf00031ecu)	/* Interrupt Enable Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IPC0           : 1;	/* Interrupt Pending on Channel 0 */
		/* const */ unsigned int IPC1           : 1;	/* Interrupt Pending on Channel 1 */
		/* const */ unsigned int IPC2           : 1;	/* Interrupt Pending on Channel 2 */
		/* const */ unsigned int IPC3           : 1;	/* Interrupt Pending on Channel 3 */
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} SENT_INTOV_type;
#define SENT_INTOV	(*( SENT_INTOV_type *) 0xf0003014u)	/* Interrupt Overview Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RSI            : 1;	/* Set Interrupt Request Flag RSI */
		unsigned int RDI            : 1;	/* Set Interrupt Request Flag RDI */
		unsigned int RBI            : 1;	/* Set Interrupt Request Flag RBI */
		unsigned int TDI            : 1;	/* Set Interrupt Request Flag TDI */
		unsigned int TBI            : 1;	/* Set Interrupt Request Flag TBI */
		unsigned int FRI            : 1;	/* Set Interrupt Request Flag FRI */
		unsigned int FDI            : 1;	/* Set Interrupt Request Flag FDI */
		unsigned int NNI            : 1;	/* Set Interrupt Request Flag NNI */
		unsigned int NVI            : 1;	/* Set Interrupt Request Flag NVI */
		unsigned int CRCI           : 1;	/* Set Interrupt Request Flag CRCI */
		unsigned int WSI            : 1;	/* Set Interrupt Request Flag WSI */
		unsigned int SDI            : 1;	/* Set Interrupt Request Flag SDI */
		unsigned int SCRI           : 1;	/* Set Interrupt Request Flag SCRI */
		unsigned int WDI            : 1;	/* Set Interrupt Request Flag WDI */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} SENT_INTSET0_type;
#define SENT_INTSET0	(*( SENT_INTSET0_type *) 0xf0003124u)	/* Interrupt Set Register 0 */
#define SENT_INTSET1	(*( SENT_INTSET0_type *) 0xf0003164u)	/* Interrupt Set Register 1 */
#define SENT_INTSET2	(*( SENT_INTSET0_type *) 0xf00031a4u)	/* Interrupt Set Register 2 */
#define SENT_INTSET3	(*( SENT_INTSET0_type *) 0xf00031e4u)	/* Interrupt Set Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RSI            : 1;	/* Receive Success Interrupt Request Flag */
		/* const */ unsigned int RDI            : 1;	/* Receive Data Interrupt Request Flag */
		/* const */ unsigned int RBI            : 1;	/* Receive Buffer Overflow Interrupt Request Flag */
		/* const */ unsigned int TDI            : 1;	/* Transfer Data Interrupt Request Flag */
		/* const */ unsigned int TBI            : 1;	/* Transmit Buffer Underflow Interrupt Request Flag */
		/* const */ unsigned int FRI            : 1;	/* Frequency Range Interrupt Request Flag */
		/* const */ unsigned int FDI            : 1;	/* Frequency Drift Interrupt Request Flag */
		/* const */ unsigned int NNI            : 1;	/* Number of Nibbles Wrong Request Flag */
		/* const */ unsigned int NVI            : 1;	/* Nibbles Value out of Range Request Flag */
		/* const */ unsigned int CRCI           : 1;	/* CRC Error Request Flag */
		/* const */ unsigned int WSI            : 1;	/* Wrong Status and Communication Nibble Error Request Flag */
		/* const */ unsigned int SDI            : 1;	/* Serial Data Receive Interrupt Request Flag */
		/* const */ unsigned int SCRI           : 1;	/* Serial Data CRC Error Request Flag */
		/* const */ unsigned int WDI            : 1;	/* Watch Dog Error Request Flag */
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} SENT_INTSTAT0_type;
#define SENT_INTSTAT0	(*( SENT_INTSTAT0_type *) 0xf0003120u)	/* Interrupt Status Register 0 */
#define SENT_INTSTAT1	(*( SENT_INTSTAT0_type *) 0xf0003160u)	/* Interrupt Status Register 1 */
#define SENT_INTSTAT2	(*( SENT_INTSTAT0_type *) 0xf00031a0u)	/* Interrupt Status Register 2 */
#define SENT_INTSTAT3	(*( SENT_INTSTAT0_type *) 0xf00031e0u)	/* Interrupt Status Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ALTI           : 2;	/* Alternate Input Select */
		unsigned int                : 2;
		unsigned int DEPTH          : 4;	/* Digital Glitch Filter Depth */
		unsigned int OIE            : 1;	/* Output Inverter Enable Channel x */
		unsigned int IIE            : 1;	/* Input Inverter Enable Channel x */
		unsigned int CEC            : 1;	/* Clear Edge Counter */
		unsigned int                : 1;
		/* const */ unsigned int REG            : 1;	/* Rising Edge Glitch Flag for Channel x */
		/* const */ unsigned int FEG            : 1;	/* Falling Edge Glitch Flag for Channel x */
		unsigned int CREG           : 1;	/* Clear Rising Edge Glitch Flag for Channel x */
		unsigned int CFEG           : 1;	/* Clear Falling Edge Glitch Flag for Channel x */
		unsigned int ETS            : 4;	/* External Trigger Select */
		/* const */ unsigned int EC             : 8;	/* Edge Counter */
		unsigned int CTR            : 1;	/* Clear Trigger Monitor Flag for Channel x */
		/* const */ unsigned int TRM            : 1;	/* Trigger Monitor Flag for Channel x */
		/* const */ unsigned int RXM            : 1;	/* Receive Monitor for Channel x */
		/* const */ unsigned int TXM            : 1;	/* Transmit Monitor for Channel x */
	} B;
	int I;
	unsigned int U;

} SENT_IOCR0_type;
#define SENT_IOCR0	(*( SENT_IOCR0_type *) 0xf0003114u)	/* Input and Output Control Register 0 */
#define SENT_IOCR1	(*( SENT_IOCR0_type *) 0xf0003154u)	/* Input and Output Control Register 1 */
#define SENT_IOCR2	(*( SENT_IOCR0_type *) 0xf0003194u)	/* Input and Output Control Register 2 */
#define SENT_IOCR3	(*( SENT_IOCR0_type *) 0xf00031d4u)	/* Input and Output Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		/* const */ unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} SENT_KRST0_type;
#define SENT_KRST0	(*( SENT_KRST0_type *) 0xf00030f4u)	/* Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} SENT_KRST1_type;
#define SENT_KRST1	(*( SENT_KRST1_type *) 0xf00030f0u)	/* Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} SENT_KRSTCLR_type;
#define SENT_KRSTCLR	(*( SENT_KRSTCLR_type *) 0xf00030ecu)	/* Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 24;
		unsigned __sfrbit32 SUS            : 4;	/* OCDS Suspend Control */
		unsigned __sfrbit32 SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned __sfrbit32 SUSSTA         : 1;	/* Suspend State */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} SENT_OCS_type;
#define SENT_OCS	(*( SENT_OCS_type *) 0xf00030e8u)	/* OCDS Control and Status */

typedef volatile union
{
	struct
	{ 
		unsigned int CEN            : 1;	/* Channel Enable */
		unsigned int IEP            : 1;	/* Ignore End Pulse */
		unsigned int ACE            : 1;	/* Alternative CRC Mode Enable */
		unsigned int SNI            : 1;	/* Status Nibble Included in CRC */
		unsigned int SDP            : 1;	/* Serial Data Processing Mode */
		unsigned int SCDIS          : 1;	/* CRC for Serial Data Disabled Mode */
		unsigned int CDIS           : 1;	/* CRC Disabled Mode */
		unsigned int CFC            : 1;	/* Consecutive Frame Check */
		unsigned int FRL            : 8;	/* Frame Length */
		unsigned int CRZ            : 1;	/* CRC with Zero Nibble for Serial Data */
		unsigned int ESF            : 1;	/* Extended Serial Frame Mode */
		unsigned int IDE            : 1;	/* Ignore Drift Error Mode */
		unsigned int SUSEN          : 1;	/* Suspend Enable */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} SENT_RCR0_type;
#define SENT_RCR0	(*( SENT_RCR0_type *) 0xf0003108u)	/* Receiver Control Register 0 */
#define SENT_RCR1	(*( SENT_RCR0_type *) 0xf0003148u)	/* Receiver Control Register 1 */
#define SENT_RCR2	(*( SENT_RCR0_type *) 0xf0003188u)	/* Receiver Control Register 2 */
#define SENT_RCR3	(*( SENT_RCR0_type *) 0xf00031c8u)	/* Receiver Control Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD0            : 4;	/* Receive Data Nibble 0 */
		/* const */ unsigned int RD1            : 4;	/* Receive Data Nibble 1 */
		/* const */ unsigned int RD2            : 4;	/* Receive Data Nibble 2 */
		/* const */ unsigned int RD3            : 4;	/* Receive Data Nibble 3 */
		/* const */ unsigned int RD4            : 4;	/* Receive Data Nibble 4 */
		/* const */ unsigned int RD5            : 4;	/* Receive Data Nibble 5 */
		/* const */ unsigned int RD6            : 4;	/* Receive Data Nibble 6 */
		/* const */ unsigned int RD7            : 4;	/* Receive Data Nibble 7 */
	} B;
	int I;
	unsigned int U;

} SENT_RDR0_type;
#define SENT_RDR0	(*( SENT_RDR0_type *) 0xf0003080u)	/* Receive Data Register 0 */
#define SENT_RDR1	(*( SENT_RDR0_type *) 0xf0003084u)	/* Receive Data Register 1 */
#define SENT_RDR2	(*( SENT_RDR0_type *) 0xf0003088u)	/* Receive Data Register 2 */
#define SENT_RDR3	(*( SENT_RDR0_type *) 0xf000308cu)	/* Receive Data Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CRC            : 4;	/* CRC */
		/* const */ unsigned int CST            : 2;	/* Channel Status */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int SCN            : 4;	/* Status and Communication Nibble */
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} SENT_RSR0_type;
#define SENT_RSR0	(*( SENT_RSR0_type *) 0xf000310cu)	/* Receive Status Register 0 */
#define SENT_RSR1	(*( SENT_RSR0_type *) 0xf000314cu)	/* Receive Status Register 1 */
#define SENT_RSR2	(*( SENT_RSR0_type *) 0xf000318cu)	/* Receive Status Register 2 */
#define SENT_RSR3	(*( SENT_RSR0_type *) 0xf00031ccu)	/* Receive Status Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int LTS            : 32;	/* Last Receive Time Stamp for Channel x */
	} B;
	int I;
	unsigned int U;

} SENT_RTS0_type;
#define SENT_RTS0	(*( SENT_RTS0_type *) 0xf0003a80u)	/* Receive Time Stamp Register 0 */
#define SENT_RTS1	(*( SENT_RTS0_type *) 0xf0003a84u)	/* Receive Time Stamp Register 1 */
#define SENT_RTS2	(*( SENT_RTS0_type *) 0xf0003a88u)	/* Receive Time Stamp Register 2 */
#define SENT_RTS3	(*( SENT_RTS0_type *) 0xf0003a8cu)	/* Receive Time Stamp Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int PLEN           : 6;	/* Pulse Length */
		unsigned int TRIG           : 2;	/* Trigger Source and Mode Selection */
		unsigned int DEL            : 6;	/* Delay Length */
		unsigned int BASE           : 1;	/* Time Base */
		/* const */ unsigned int TRQ            : 1;	/* Transfer Request in Progress */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SENT_SCR0_type;
#define SENT_SCR0	(*( SENT_SCR0_type *) 0xf0003118u)	/* SPC Control Register 0 */
#define SENT_SCR1	(*( SENT_SCR0_type *) 0xf0003158u)	/* SPC Control Register 1 */
#define SENT_SCR2	(*( SENT_SCR0_type *) 0xf0003198u)	/* SPC Control Register 2 */
#define SENT_SCR3	(*( SENT_SCR0_type *) 0xf00031d8u)	/* SPC Control Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SD             : 16;	/* Serial Data */
		/* const */ unsigned int MID            : 8;	/* Message ID */
		/* const */ unsigned int SCRC           : 6;	/* SCRC */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CON            : 1;	/* Configuration bit */
	} B;
	int I;
	unsigned int U;

} SENT_SDS0_type;
#define SENT_SDS0	(*( SENT_SDS0_type *) 0xf0003110u)	/* Serial Data and Status Register 0 */
#define SENT_SDS1	(*( SENT_SDS0_type *) 0xf0003150u)	/* Serial Data and Status Register 1 */
#define SENT_SDS2	(*( SENT_SDS0_type *) 0xf0003190u)	/* Serial Data and Status Register 2 */
#define SENT_SDS3	(*( SENT_SDS0_type *) 0xf00031d0u)	/* Serial Data and Status Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int TDIV           : 20;	/* Divider Factor of Pre Divider for TSR */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} SENT_TPD_type;
#define SENT_TPD	(*( SENT_TPD_type *) 0xf000301cu)	/* Time Stamp Predivider Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CTS            : 32;	/* Current Time Stamp for the Module */
	} B;
	int I;
	unsigned int U;

} SENT_TSR_type;
#define SENT_TSR	(*( SENT_TSR_type *) 0xf0003018u)	/* Time Stamp Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RDNP0          : 3;	/* Receive Data Target Nibble Pointer 0 */
		unsigned int                : 1;
		unsigned int RDNP1          : 3;	/* Receive Data Target Nibble Pointer 1 */
		unsigned int                : 1;
		unsigned int RDNP2          : 3;	/* Receive Data Target Nibble Pointer 2 */
		unsigned int                : 1;
		unsigned int RDNP3          : 3;	/* Receive Data Target Nibble Pointer 3 */
		unsigned int                : 1;
		unsigned int RDNP4          : 3;	/* Receive Data Target Nibble Pointer 4 */
		unsigned int                : 1;
		unsigned int RDNP5          : 3;	/* Receive Data Target Nibble Pointer 5 */
		unsigned int                : 1;
		unsigned int RDNP6          : 3;	/* Receive Data Target Nibble Pointer 6 */
		unsigned int                : 1;
		unsigned int RDNP7          : 3;	/* Receive Data Target Nibble Pointer 7 */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} SENT_VIEW0_type;
#define SENT_VIEW0	(*( SENT_VIEW0_type *) 0xf000311cu)	/* Receive Data View Register 0 */
#define SENT_VIEW1	(*( SENT_VIEW0_type *) 0xf000315cu)	/* Receive Data View Register 1 */
#define SENT_VIEW2	(*( SENT_VIEW0_type *) 0xf000319cu)	/* Receive Data View Register 2 */
#define SENT_VIEW3	(*( SENT_VIEW0_type *) 0xf00031dcu)	/* Receive Data View Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int WDLx           : 16;	/* Watch Dog Timer Limit */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SENT_WDT0_type;
#define SENT_WDT0	(*( SENT_WDT0_type *) 0xf0003134u)	/* Watch Dog Timer Register 0 */
#define SENT_WDT1	(*( SENT_WDT0_type *) 0xf0003174u)	/* Watch Dog Timer Register 1 */
#define SENT_WDT2	(*( SENT_WDT0_type *) 0xf00031b4u)	/* Watch Dog Timer Register 2 */
#define SENT_WDT3	(*( SENT_WDT0_type *) 0xf00031f4u)	/* Watch Dog Timer Register 3 */


/* ERAY */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} ERAY_ACCEN0_type;
#define ERAY_ACCEN0	(*( ERAY_ACCEN0_type *) 0xf001c8fcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} ERAY_ACCEN1_type;
#define ERAY_ACCEN1	(*( ERAY_ACCEN1_type *) 0xf001c8f8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int VFRA           : 1;	/* Valid Frame Received on Channel A (vSS!ValidFrameA) */
		unsigned int SEDA           : 1;	/* Syntax Error Detected on Channel A (vSS!SyntaxErrorA) */
		unsigned int CEDA           : 1;	/* Content Error Detected on Channel A (vSS!ContentErrorA) */
		unsigned int CIA            : 1;	/* Communication Indicator Channel A */
		unsigned int SBVA           : 1;	/* Slot Boundary Violation on Channel A (vSS!BViolationA) */
		unsigned int                : 3;
		unsigned int VFRB           : 1;	/* Valid Frame Received on Channel B (vSS!ValidFrameB) */
		unsigned int SEDB           : 1;	/* Syntax Error Detected on Channel B (vSS!SyntaxErrorB) */
		unsigned int CEDB           : 1;	/* Content Error Detected on Channel B (vSS!ContentErrorB) */
		unsigned int CIB            : 1;	/* Communication Indicator Channel B */
		unsigned int SBVB           : 1;	/* Slot Boundary Violation on Channel B (vSS!BViolationB) */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} ERAY_ACS_type;
#define ERAY_ACS	(*( ERAY_ACS_type *) 0xf001c128u)	/* Aggregated Channel Status */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CCFC           : 4;	/* Clock Correction Failed Counter (vClockCorrectionFailed) */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int ERRM           : 2;	/* Error Mode (vPOC!ErrorMode) */
		/* const */ unsigned int PTAC           : 5;	/* Passive to Active Count (vAllowPassiveToActive) */
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} ERAY_CCEV_type;
#define ERAY_CCEV	(*( ERAY_CCEV_type *) 0xf001c104u)	/* Communication Controller Error Vector */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int POCS           : 6;	/* Protocol Operation Control Status */
		/* const */ unsigned int FSI            : 1;	/* Freeze Status Indicator (vPOC!Freeze) */
		/* const */ unsigned int HRQ            : 1;	/* Halt Request (vPOC!CHIHaltRequest) */
		/* const */ unsigned int SLM            : 2;	/* Slot Mode (vPOC!SlotMode) */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int CSNI           : 1;	/* Coldstart Noise Indicator (vPOC!ColdstartNoise) */
		/* const */ unsigned int CSAI           : 1;	/* Coldstart Abort Indicator */
		/* const */ unsigned int CSI            : 1;	/* Cold Start Inhibit (vColdStartInhibit) */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int WSV            : 3;	/* Wakeup Status (vPOC!WakeupStatus) */
		/* const */ unsigned int RCA            : 5;	/* Remaining Coldstart Attempts (vRemainingColdstartAttempts) */
		/* const */ unsigned int PSL            : 6;	/* POC Status Log */
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_CCSV_type;
#define ERAY_CCSV	(*( ERAY_CCSV_type *) 0xf001c100u)	/* Communication Controller Status Vector */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int                : 1;
		unsigned int EDIS           : 1;	/* External Sleep Mode Request Disable Bit */
		unsigned int                : 4;
		unsigned int RMC            : 3;	/* Clock Divider in Run Mode */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} ERAY_CLC_type;
#define ERAY_CLC	(*( ERAY_CLC_type *) 0xf001c000u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DAY            : 8;	/* Design Time Stamp, Day */
		/* const */ unsigned int MON            : 8;	/* Design Time Stamp, Month */
		/* const */ unsigned int YEAR           : 4;	/* Design Time Stamp, Year */
		/* const */ unsigned int SUBSTEP        : 4;	/* Sub-Step of Core Release */
		/* const */ unsigned int STEP           : 4;	/* Step of Core Release */
		/* const */ unsigned int REL            : 4;	/* Core Release */
	} B;
	int I;
	unsigned int U;

} ERAY_CREL_type;
#define ERAY_CREL	(*( ERAY_CREL_type *) 0xf001c3f0u)	/* Core Release Register */

typedef volatile union
{
	struct
	{ 
		unsigned int INT0           : 1;	/* CIF Timeout Service Request Status */
		unsigned int OEN            : 1;	/* Enable auto delay scheme for Output Buffer Control Register (OBCR) */
		unsigned int IEN            : 1;	/* Enable auto delay scheme for Input Buffer Control Register (IBCR) */
		/* const */ unsigned int IBFS           : 1;	/* Input Buffer Status Register */
		unsigned int IBF1PAG        : 1;	/* Input Buffer 1 Page Select Register */
		unsigned int                : 2;
		unsigned int IBF2PAG        : 1;	/* Input Buffer 2 Page Select Register */
		unsigned int                : 2;
		unsigned int RISA           : 2;	/* Receive Input Select Channel A */
		unsigned int RISB           : 2;	/* Receive Input Select Channel B */
		unsigned int STPWTS         : 2;	/* Stop Watch Trigger Input Select */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ERAY_CUST1_type;
#define ERAY_CUST1	(*( ERAY_CUST1_type *) 0xf001c004u)	/* Busy and Input Buffer Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TO             : 32;	/* CIF Timeout Reload Value */
	} B;
	int I;
	unsigned int U;

} ERAY_CUST3_type;
#define ERAY_CUST3	(*( ERAY_CUST3_type *) 0xf001c00cu)	/* Customer Interface Timeout Counter */

typedef volatile union
{
	struct
	{ 
		unsigned int PEMCE          : 1;	/* POC Error Mode Changed Service Request Enable */
		unsigned int CNAE           : 1;	/* Command Not Accepted Service Request Enable */
		unsigned int SFBME          : 1;	/* SYNC Frames Below Minimum Service Request Enable */
		unsigned int SFOE           : 1;	/* SYNC Frame Overflow Service Request Enable */
		unsigned int CCFE           : 1;	/* Clock Correction Failure Service Request Enable */
		unsigned int CCLE           : 1;	/* CHI Command Locked Service Request Enable */
		unsigned int EERRE          : 1;	/* ECC Error Service Request Enable */
		unsigned int RFOE           : 1;	/* Receive FIFO Overrun Service Request Enable */
		unsigned int EFAE           : 1;	/* Empty FIFO Access Service Request Enable */
		unsigned int IIBAE          : 1;	/* Illegal Input Buffer Access Service Request Enable */
		unsigned int IOBAE          : 1;	/* Illegal Output Buffer Access Service Request Enable */
		unsigned int MHFE           : 1;	/* Message Handler Constraints Flag Service Request Enable */
		unsigned int                : 4;
		unsigned int EDAE           : 1;	/* Error Detected on Channel A Service Request Enable */
		unsigned int LTVAE          : 1;	/* Latest Transmit Violation Channel A Service Request Enable */
		unsigned int TABAE          : 1;	/* Transmission Across Boundary Channel A Service Request Enable */
		unsigned int                : 5;
		unsigned int EDBE           : 1;	/* Error Detected on Channel B Service Request Enable */
		unsigned int LTVBE          : 1;	/* Latest Transmit Violation Channel B Service Request Enable */
		unsigned int TABBE          : 1;	/* Transmission Across Boundary Channel B Service Request Enable */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_EIER_type;
#define ERAY_EIER	(*( ERAY_EIER_type *) 0xf001c034u)	/* Error Service Request Enable Reset */

typedef volatile union
{
	struct
	{ 
		unsigned int PEMCE          : 1;	/* POC Error Mode Changed Service Request Enable */
		unsigned int CNAE           : 1;	/* Command Not Accepted Service Request Enable */
		unsigned int SFBME          : 1;	/* SYNC Frames Below Minimum Service Request Enable */
		unsigned int SFOE           : 1;	/* SYNC Frame Overflow Service Request Enable */
		unsigned int CCFE           : 1;	/* Clock Correction Failure Service Request Enable */
		unsigned int CCLE           : 1;	/* CHI Command Locked Service Request Enable */
		unsigned int EERRE          : 1;	/* ECC Error Service Request Enable */
		unsigned int RFOE           : 1;	/* Receive FIFO Overrun Service Request Enable */
		unsigned int EFAE           : 1;	/* Empty FIFO Access Service Request Enable */
		unsigned int IIBAE          : 1;	/* Illegal Input Buffer Access Service Request Enable */
		unsigned int IOBAE          : 1;	/* Illegal Output Buffer Access Service Request Enable */
		unsigned int MHFE           : 1;	/* Message Handler Constraints Flag Service Request Enable */
		unsigned int                : 4;
		unsigned int EDAE           : 1;	/* Error Detected on Channel A Service Request Enable */
		unsigned int LTVAE          : 1;	/* Latest Transmit Violation Channel A Service Request Enable */
		unsigned int TABAE          : 1;	/* Transmission Across Boundary Channel A Service Request Enable */
		unsigned int                : 5;
		unsigned int EDBE           : 1;	/* Error Detected on Channel B Service Request Enable */
		unsigned int LTVBE          : 1;	/* Latest Transmit Violation Channel B Service Request Enable */
		unsigned int TABBE          : 1;	/* Transmission Across Boundary Channel B Service Request Enable */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_EIES_type;
#define ERAY_EIES	(*( ERAY_EIES_type *) 0xf001c030u)	/* Error Service Request Enable Set */

typedef volatile union
{
	struct
	{ 
		unsigned int PEMCL          : 1;	/* POC Error Mode Changed Service Request Line */
		unsigned int CNAL           : 1;	/* Command Not Accepted Service Request Line */
		unsigned int SFBML          : 1;	/* SYNC Frames Below Minimum Service Request Line */
		unsigned int SFOL           : 1;	/* SYNC Frame Overflow Service Request Line */
		unsigned int CCFL           : 1;	/* Clock Correction Failure Service Request Line */
		unsigned int CCLL           : 1;	/* CHI Command Locked Service Request Line */
		unsigned int EERRL          : 1;	/* ECC Error Service Request Line */
		unsigned int RFOL           : 1;	/* Receive FIFO Overrun Service Request Line */
		unsigned int EFAL           : 1;	/* Empty FIFO Access Service Request Line */
		unsigned int IIBAL          : 1;	/* Illegal Input Buffer Access Service Request Line */
		unsigned int IOBAL          : 1;	/* Illegal Output Buffer Access Service Request Line */
		unsigned int MHFL           : 1;	/* Message Handler Constrains Flag Service Request Line */
		unsigned int                : 4;
		unsigned int EDAL           : 1;	/* Error Detected on Channel A Service Request Line */
		unsigned int LTVAL          : 1;	/* Latest Transmit Violation Channel A Service Request Line */
		unsigned int TABAL          : 1;	/* Transmission Across Boundary Channel A Service Request Line */
		unsigned int                : 5;
		unsigned int EDBL           : 1;	/* Error Detected on Channel B Service Request Line */
		unsigned int LTVBL          : 1;	/* Latest Transmit Violation Channel B Service Request Line */
		unsigned int TABBL          : 1;	/* Transmission Across Boundary Channel A Service Request Line */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_EILS_type;
#define ERAY_EILS	(*( ERAY_EILS_type *) 0xf001c028u)	/* Error Service Request Line Select */

typedef volatile union
{
	struct
	{ 
		unsigned int PEMC           : 1;	/* POC Error Mode Changed */
		unsigned int CNA            : 1;	/* Command Not Accepted */
		unsigned int SFBM           : 1;	/* SYNC Frames Below Minimum */
		unsigned int SFO            : 1;	/* SYNC Frame Overflow */
		unsigned int CCF            : 1;	/* Clock Correction Failure */
		unsigned int CCL            : 1;	/* CHI Command Locked */
		/* const */ unsigned int EERR           : 1;	/* ECC Error */
		/* const */ unsigned int RFO            : 1;	/* Receive FIFO Overrun */
		unsigned int EFA            : 1;	/* Empty FIFO Access */
		unsigned int IIBA           : 1;	/* Illegal Input Buffer Access */
		unsigned int IOBA           : 1;	/* Illegal Output Buffer Access */
		unsigned int MHF            : 1;	/* Message Handler Constraints Flag */
		unsigned int                : 4;
		unsigned int EDA            : 1;	/* Error Detected on Channel A */
		unsigned int LTVA           : 1;	/* Latest Transmit Violation Channel A */
		unsigned int TABA           : 1;	/* Transmission Across Boundary Channel A */
		unsigned int                : 5;
		unsigned int EDB            : 1;	/* Error Detected on Channel B */
		unsigned int LTVB           : 1;	/* Latest Transmit Violation Channel B */
		unsigned int TABB           : 1;	/* Transmission Across Boundary Channel B */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_EIR_type;
#define ERAY_EIR	(*( ERAY_EIR_type *) 0xf001c020u)	/* Error Service Request Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ETV            : 32;	/* Endianness Test Value */
	} B;
	int I;
	unsigned int U;

} ERAY_ENDN_type;
#define ERAY_ENDN	(*( ERAY_ENDN_type *) 0xf001c3f4u)	/* Endian Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EID            : 10;	/* Even Sync ID (vsSyncIDListA,B even) */
		/* const */ unsigned int                : 4;
		/* const */ unsigned int RXEA           : 1;	/* Received/Configured Even Sync ID on Channel A */
		/* const */ unsigned int RXEB           : 1;	/* Received/Configured Even Sync ID on Channel B */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ERAY_ESID01_type;
#define ERAY_ESID01	(*( ERAY_ESID01_type *) 0xf001c130u)	/* Even Sync ID Symbol Window 01 */
#define ERAY_ESID02	(*( ERAY_ESID01_type *) 0xf001c134u)	/* Even Sync ID Symbol Window 02 */
#define ERAY_ESID03	(*( ERAY_ESID01_type *) 0xf001c138u)	/* Even Sync ID Symbol Window 03 */
#define ERAY_ESID04	(*( ERAY_ESID01_type *) 0xf001c13cu)	/* Even Sync ID Symbol Window 04 */
#define ERAY_ESID05	(*( ERAY_ESID01_type *) 0xf001c140u)	/* Even Sync ID Symbol Window 05 */
#define ERAY_ESID06	(*( ERAY_ESID01_type *) 0xf001c144u)	/* Even Sync ID Symbol Window 06 */
#define ERAY_ESID07	(*( ERAY_ESID01_type *) 0xf001c148u)	/* Even Sync ID Symbol Window 07 */
#define ERAY_ESID08	(*( ERAY_ESID01_type *) 0xf001c14cu)	/* Even Sync ID Symbol Window 08 */
#define ERAY_ESID09	(*( ERAY_ESID01_type *) 0xf001c150u)	/* Even Sync ID Symbol Window 09 */
#define ERAY_ESID10	(*( ERAY_ESID01_type *) 0xf001c154u)	/* Even Sync ID Symbol Window 10 */
#define ERAY_ESID11	(*( ERAY_ESID01_type *) 0xf001c158u)	/* Even Sync ID Symbol Window 11 */
#define ERAY_ESID12	(*( ERAY_ESID01_type *) 0xf001c15cu)	/* Even Sync ID Symbol Window 12 */
#define ERAY_ESID13	(*( ERAY_ESID01_type *) 0xf001c160u)	/* Even Sync ID Symbol Window 13 */
#define ERAY_ESID14	(*( ERAY_ESID01_type *) 0xf001c164u)	/* Even Sync ID Symbol Window 14 */
#define ERAY_ESID15	(*( ERAY_ESID01_type *) 0xf001c168u)	/* Even Sync ID Symbol Window 15 */

typedef volatile union
{
	struct
	{ 
		unsigned int CL             : 8;	/* Critical Level */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} ERAY_FCL_type;
#define ERAY_FCL	(*( ERAY_FCL_type *) 0xf001c30cu)	/* FIFO Critical Level */

typedef volatile union
{
	struct
	{ 
		unsigned int CH             : 2;	/* Channel Filter */
		unsigned int FID            : 11;	/* Frame ID Filter */
		unsigned int                : 3;
		unsigned int CYF            : 7;	/* Cycle Counter Filter */
		unsigned int RSS            : 1;	/* Reject in Static Segment */
		unsigned int RNF            : 1;	/* Reject NULL Frames */
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} ERAY_FRF_type;
#define ERAY_FRF	(*( ERAY_FRF_type *) 0xf001c304u)	/* FIFO Rejection Filter */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int MFID           : 11;	/* Mask Frame ID Filter */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} ERAY_FRFM_type;
#define ERAY_FRFM	(*( ERAY_FRFM_type *) 0xf001c308u)	/* FIFO Rejection Filter Mask */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RFNE           : 1;	/* Receive FIFO Not Empty */
		/* const */ unsigned int RFCL           : 1;	/* Receive FIFO Critical Level */
		/* const */ unsigned int RFO            : 1;	/* Receive FIFO Overrun */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int RFFL           : 8;	/* Receive FIFO Fill Level */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ERAY_FSR_type;
#define ERAY_FSR	(*( ERAY_FSR_type *) 0xf001c318u)	/* FIFO Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int UT             : 20;	/* Microtick per Cycle (pMicroPerCycle) */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC01_type;
#define ERAY_GTUC01	(*( ERAY_GTUC01_type *) 0xf001c0a0u)	/* GTU Configuration Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int MPC            : 14;	/* Macrotick Per Cycle (gMacroPerCycle) */
		unsigned int                : 2;
		unsigned int SNM            : 4;	/* Sync Node Max (gSyncNodeMax) */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC02_type;
#define ERAY_GTUC02	(*( ERAY_GTUC02_type *) 0xf001c0a4u)	/* GTU Configuration Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int UIOA           : 8;	/* Microtick Initial Offset Channel A (pMicroInitialOffset[A]) */
		unsigned int UIOB           : 8;	/* Microtick Initial Offset Channel B (pMicroInitialOffset[B]) */
		unsigned int MIOA           : 7;	/* Macrotick Initial Offset Channel A (gMacroInitialOffset[A]) */
		unsigned int                : 1;
		unsigned int MIOB           : 7;	/* Macrotick Initial Offset Channel B (gMacroInitialOffset[B]) */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC03_type;
#define ERAY_GTUC03	(*( ERAY_GTUC03_type *) 0xf001c0a8u)	/* GTU Configuration Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int NIT            : 14;	/* Network Idle Time Start (gMacroPerCycle - gdNIT - 1) */
		unsigned int                : 2;
		unsigned int OCS            : 14;	/* Offset Correction Start (gOffsetCorrectionStart - 1) */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC04_type;
#define ERAY_GTUC04	(*( ERAY_GTUC04_type *) 0xf001c0acu)	/* GTU Configuration Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int DCA            : 8;	/* Delay Compensation Channel A (pDelayCompensation[A]) */
		unsigned int DCB            : 8;	/* Delay Compensation Channel B (pDelayCompensation[B]) */
		unsigned int CDD            : 5;	/* Cluster Drift Damping (pClusterDriftDamping) */
		unsigned int                : 3;
		unsigned int DEC            : 8;	/* Decoding Correction (pDecodingCorrection) */
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC05_type;
#define ERAY_GTUC05	(*( ERAY_GTUC05_type *) 0xf001c0b0u)	/* GTU Configuration Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int ASR            : 11;	/* Accepted Startup Range (pdAcceptedStartupRange) */
		unsigned int                : 5;
		unsigned int MOD            : 11;	/* Maximum Oscillator Drift (pdMaxDrift) */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC06_type;
#define ERAY_GTUC06	(*( ERAY_GTUC06_type *) 0xf001c0b4u)	/* GTU Configuration Register 6 */

typedef volatile union
{
	struct
	{ 
		unsigned int SSL            : 10;	/* Static Slot Length (gdStaticSlot) */
		unsigned int                : 6;
		unsigned int NSS            : 10;	/* Number of Static Slots (gNumberOfStaticSlots) */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC07_type;
#define ERAY_GTUC07	(*( ERAY_GTUC07_type *) 0xf001c0b8u)	/* GTU Configuration Register 7 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSL            : 6;	/* Minislot Length (gdMinislot) */
		unsigned int                : 10;
		unsigned int NMS            : 13;	/* Number of Minislots (gNumberOfMinislots) */
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC08_type;
#define ERAY_GTUC08	(*( ERAY_GTUC08_type *) 0xf001c0bcu)	/* GTU Configuration Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int APO            : 6;	/* Action Point Offset (gdActionPointOffset) */
		unsigned int                : 2;
		unsigned int MAPO           : 5;	/* Minislot Action Point Offset (gd Minislot Action Point Offset) */
		unsigned int                : 3;
		unsigned int DSI            : 2;	/* Dynamic Slot Idle Phase (gdDynamicSlotIdlePhase) */
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC09_type;
#define ERAY_GTUC09	(*( ERAY_GTUC09_type *) 0xf001c0c0u)	/* GTU Configuration Register 9 */

typedef volatile union
{
	struct
	{ 
		unsigned int MOC            : 14;	/* Maximum Offset Correction (pOffsetCorrectionOut) */
		unsigned int                : 2;
		unsigned int MRC            : 11;	/* Maximum Rate Correction (pRateCorrectionOut) */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC10_type;
#define ERAY_GTUC10	(*( ERAY_GTUC10_type *) 0xf001c0c4u)	/* GTU Configuration Register 10 */

typedef volatile union
{
	struct
	{ 
		unsigned int EOCC           : 2;	/* External Offset Correction Control (pExternOffsetControl) */
		unsigned int                : 6;
		unsigned int ERCC           : 2;	/* External Rate Correction Control (pExternRateControl) */
		unsigned int                : 6;
		unsigned int EOC            : 3;	/* External Offset Correction (pExternOffsetCorrection) */
		unsigned int                : 5;
		unsigned int ERC            : 3;	/* External Rate Correction (pExternRateCorrection) */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_GTUC11_type;
#define ERAY_GTUC11	(*( ERAY_GTUC11_type *) 0xf001c0c8u)	/* GTU Configuration Register 11 */

typedef volatile union
{
	struct
	{ 
		unsigned int LHSH           : 1;	/* Load Header Section Host */
		unsigned int LDSH           : 1;	/* Load Data Section Host */
		unsigned int STXRH          : 1;	/* Set Transmission Request Host */
		unsigned int                : 13;
		/* const */ unsigned int LHSS           : 1;	/* Load Header Section Shadow */
		/* const */ unsigned int LDSS           : 1;	/* Load Data Section Shadow */
		/* const */ unsigned int STXRS          : 1;	/* Transmission Request Shadow */
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} ERAY_IBCM_type;
#define ERAY_IBCM	(*( ERAY_IBCM_type *) 0xf001c510u)	/* Input Buffer Command Mask */

typedef volatile union
{
	struct
	{ 
		unsigned int IBRH           : 7;	/* Input Buffer Request Host */
		unsigned int                : 8;
		/* const */ unsigned int IBSYH          : 1;	/* Input Buffer Busy Host */
		/* const */ unsigned int IBRS           : 7;	/* Input Buffer Request Shadow */
		unsigned int                : 8;
		/* const */ unsigned int IBSYS          : 1;	/* Input Buffer Busy Shadow */
	} B;
	int I;
	unsigned int U;

} ERAY_IBCR_type;
#define ERAY_IBCR	(*( ERAY_IBCR_type *) 0xf001c514u)	/* Input Buffer Command Request */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} ERAY_ID_type;
#define ERAY_ID	(*( ERAY_ID_type *) 0xf001c008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EINT0          : 1;	/* Enable Service Request Line 0 (INT0SRC) */
		unsigned int EINT1          : 1;	/* Enable Service Request Line 1 (INT1SRC) */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} ERAY_ILE_type;
#define ERAY_ILE	(*( ERAY_ILE_type *) 0xf001c040u)	/* Service Request Line Enable */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} ERAY_KRST0_type;
#define ERAY_KRST0	(*( ERAY_KRST0_type *) 0xf001c8f4u)	/* Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ERAY_KRST1_type;
#define ERAY_KRST1	(*( ERAY_KRST1_type *) 0xf001c8f0u)	/* Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ERAY_KRSTCLR_type;
#define ERAY_KRSTCLR	(*( ERAY_KRSTCLR_type *) 0xf001c8ecu)	/* Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLK            : 8;	/* Configuration Lock Key */
		unsigned int TMK            : 8;	/* Test Mode Key */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ERAY_LCK_type;
#define ERAY_LCK	(*( ERAY_LCK_type *) 0xf001c01cu)	/* Lock Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int LDTA           : 11;	/* Last Dynamic Transmission Channel A */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int LDTB           : 11;	/* Last Dynamic Transmission Channel B */
		/* const */ unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_LDTS_type;
#define ERAY_LDTS	(*( ERAY_LDTS_type *) 0xf001c314u)	/* Last Dynamic Transmit Slot */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int VFRA           : 1;	/* Valid Frame Received on Channel A (vSS!ValidFrameA) */
		/* const */ unsigned int VFRB           : 1;	/* Valid Frame Received on Channel B (vSS!ValidFrameB) */
		/* const */ unsigned int SEOA           : 1;	/* Syntax Error Observed on Channel A (vSS!SyntaxErrorA) */
		/* const */ unsigned int SEOB           : 1;	/* Syntax Error Observed on Channel B (vSS!SyntaxErrorB) */
		/* const */ unsigned int CEOA           : 1;	/* Content Error Observed on Channel A (vSS!ContentErrorA) */
		/* const */ unsigned int CEOB           : 1;	/* Content Error Observed on Channel B (vSS!ContentErrorB) */
		/* const */ unsigned int SVOA           : 1;	/* Slot Boundary Violation Observed on Channel A (vSS!BViolationA) */
		/* const */ unsigned int SVOB           : 1;	/* Slot Boundary Violation Observed on Channel B (vSS!BViolationB) */
		/* const */ unsigned int TCIA           : 1;	/* Transmission Conflict Indication Channel A (vSS!TxConflictA) */
		/* const */ unsigned int TCIB           : 1;	/* Transmission Conflict Indication Channel B (vSS!TxConflictB) */
		/* const */ unsigned int ESA            : 1;	/* Empty Slot Channel A */
		/* const */ unsigned int ESB            : 1;	/* Empty Slot Channel B */
		/* const */ unsigned int MLST           : 1;	/* Message Lost */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int FTA            : 1;	/* Frame Transmitted on Channel A */
		/* const */ unsigned int FTB            : 1;	/* Frame Transmitted on Channel B */
		/* const */ unsigned int CCS            : 6;	/* Cycle Count Status */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int RCIS           : 1;	/* Received on Channel Indicator Status (vSS!Channel) */
		/* const */ unsigned int SFIS           : 1;	/* Startup Frame Indicator Status (vRF!Header!SuFIndicator) */
		/* const */ unsigned int SYNS           : 1;	/* SYNC Frame Indicator Status (vRF!Header!SyFIndicator) */
		/* const */ unsigned int NFIS           : 1;	/* NULL Frame Indicator Status (vRF!Header!NFIndicator) */
		/* const */ unsigned int PPIS           : 1;	/* Payload Preamble Indictor Status (vRF!Header!PPIndicator) */
		/* const */ unsigned int RESS           : 1;	/* Reserved Bit Status (vRF!Header!Reserved) */
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_MBS_type;
#define ERAY_MBS	(*( ERAY_MBS_type *) 0xf001c70cu)	/* Message Buffer Status */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MBC0           : 1;	/* Message Buffer Status Changed 0 (0 = 0-31) */
		/* const */ unsigned int MBC1           : 1;	/* Message Buffer Status Changed 1 (1 = 0-31) */
		/* const */ unsigned int MBC2           : 1;	/* Message Buffer Status Changed 2 (2 = 0-31) */
		/* const */ unsigned int MBC3           : 1;	/* Message Buffer Status Changed 3 (3 = 0-31) */
		/* const */ unsigned int MBC4           : 1;	/* Message Buffer Status Changed 4 (4 = 0-31) */
		/* const */ unsigned int MBC5           : 1;	/* Message Buffer Status Changed 5 (5 = 0-31) */
		/* const */ unsigned int MBC6           : 1;	/* Message Buffer Status Changed 6 (6 = 0-31) */
		/* const */ unsigned int MBC7           : 1;	/* Message Buffer Status Changed 7 (7 = 0-31) */
		/* const */ unsigned int MBC8           : 1;	/* Message Buffer Status Changed 8 (8 = 0-31) */
		/* const */ unsigned int MBC9           : 1;	/* Message Buffer Status Changed 9 (9 = 0-31) */
		/* const */ unsigned int MBC10          : 1;	/* Message Buffer Status Changed 10 (10 = 0-31) */
		/* const */ unsigned int MBC11          : 1;	/* Message Buffer Status Changed 11 (11 = 0-31) */
		/* const */ unsigned int MBC12          : 1;	/* Message Buffer Status Changed 12 (12 = 0-31) */
		/* const */ unsigned int MBC13          : 1;	/* Message Buffer Status Changed 13 (13 = 0-31) */
		/* const */ unsigned int MBC14          : 1;	/* Message Buffer Status Changed 14 (14 = 0-31) */
		/* const */ unsigned int MBC15          : 1;	/* Message Buffer Status Changed 15 (15 = 0-31) */
		/* const */ unsigned int MBC16          : 1;	/* Message Buffer Status Changed 16 (16 = 0-31) */
		/* const */ unsigned int MBC17          : 1;	/* Message Buffer Status Changed 17 (17 = 0-31) */
		/* const */ unsigned int MBC18          : 1;	/* Message Buffer Status Changed 18 (18 = 0-31) */
		/* const */ unsigned int MBC19          : 1;	/* Message Buffer Status Changed 19 (19 = 0-31) */
		/* const */ unsigned int MBC20          : 1;	/* Message Buffer Status Changed 20 (20 = 0-31) */
		/* const */ unsigned int MBC21          : 1;	/* Message Buffer Status Changed 21 (21 = 0-31) */
		/* const */ unsigned int MBC22          : 1;	/* Message Buffer Status Changed 22 (22 = 0-31) */
		/* const */ unsigned int MBC23          : 1;	/* Message Buffer Status Changed 23 (23 = 0-31) */
		/* const */ unsigned int MBC24          : 1;	/* Message Buffer Status Changed 24 (24 = 0-31) */
		/* const */ unsigned int MBC25          : 1;	/* Message Buffer Status Changed 25 (25 = 0-31) */
		/* const */ unsigned int MBC26          : 1;	/* Message Buffer Status Changed 26 (26 = 0-31) */
		/* const */ unsigned int MBC27          : 1;	/* Message Buffer Status Changed 27 (27 = 0-31) */
		/* const */ unsigned int MBC28          : 1;	/* Message Buffer Status Changed 28 (28 = 0-31) */
		/* const */ unsigned int MBC29          : 1;	/* Message Buffer Status Changed 29 (29 = 0-31) */
		/* const */ unsigned int MBC30          : 1;	/* Message Buffer Status Changed 30 (30 = 0-31) */
		/* const */ unsigned int MBC31          : 1;	/* Message Buffer Status Changed 31 (31 = 0-31) */
	} B;
	int I;
	unsigned int U;

} ERAY_MBSC1_type;
#define ERAY_MBSC1	(*( ERAY_MBSC1_type *) 0xf001c340u)	/* Message Buffer Status Changed 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MBC32          : 1;	/* Message Buffer Status Changed 32 (32 = 32-63) */
		/* const */ unsigned int MBC33          : 1;	/* Message Buffer Status Changed 33 (33 = 32-63) */
		/* const */ unsigned int MBC34          : 1;	/* Message Buffer Status Changed 34 (34 = 32-63) */
		/* const */ unsigned int MBC35          : 1;	/* Message Buffer Status Changed 35 (35 = 32-63) */
		/* const */ unsigned int MBC36          : 1;	/* Message Buffer Status Changed 36 (36 = 32-63) */
		/* const */ unsigned int MBC37          : 1;	/* Message Buffer Status Changed 37 (37 = 32-63) */
		/* const */ unsigned int MBC38          : 1;	/* Message Buffer Status Changed 38 (38 = 32-63) */
		/* const */ unsigned int MBC39          : 1;	/* Message Buffer Status Changed 39 (39 = 32-63) */
		/* const */ unsigned int MBC40          : 1;	/* Message Buffer Status Changed 40 (40 = 32-63) */
		/* const */ unsigned int MBC41          : 1;	/* Message Buffer Status Changed 41 (41 = 32-63) */
		/* const */ unsigned int MBC42          : 1;	/* Message Buffer Status Changed 42 (42 = 32-63) */
		/* const */ unsigned int MBC43          : 1;	/* Message Buffer Status Changed 43 (43 = 32-63) */
		/* const */ unsigned int MBC44          : 1;	/* Message Buffer Status Changed 44 (44 = 32-63) */
		/* const */ unsigned int MBC45          : 1;	/* Message Buffer Status Changed 45 (45 = 32-63) */
		/* const */ unsigned int MBC46          : 1;	/* Message Buffer Status Changed 46 (46 = 32-63) */
		/* const */ unsigned int MBC47          : 1;	/* Message Buffer Status Changed 47 (47 = 32-63) */
		/* const */ unsigned int MBC48          : 1;	/* Message Buffer Status Changed 48 (48 = 32-63) */
		/* const */ unsigned int MBC49          : 1;	/* Message Buffer Status Changed 49 (49 = 32-63) */
		/* const */ unsigned int MBC50          : 1;	/* Message Buffer Status Changed 50 (50 = 32-63) */
		/* const */ unsigned int MBC51          : 1;	/* Message Buffer Status Changed 51 (51 = 32-63) */
		/* const */ unsigned int MBC52          : 1;	/* Message Buffer Status Changed 52 (52 = 32-63) */
		/* const */ unsigned int MBC53          : 1;	/* Message Buffer Status Changed 53 (53 = 32-63) */
		/* const */ unsigned int MBC54          : 1;	/* Message Buffer Status Changed 54 (54 = 32-63) */
		/* const */ unsigned int MBC55          : 1;	/* Message Buffer Status Changed 55 (55 = 32-63) */
		/* const */ unsigned int MBC56          : 1;	/* Message Buffer Status Changed 56 (56 = 32-63) */
		/* const */ unsigned int MBC57          : 1;	/* Message Buffer Status Changed 57 (57 = 32-63) */
		/* const */ unsigned int MBC58          : 1;	/* Message Buffer Status Changed 58 (58 = 32-63) */
		/* const */ unsigned int MBC59          : 1;	/* Message Buffer Status Changed 59 (59 = 32-63) */
		/* const */ unsigned int MBC60          : 1;	/* Message Buffer Status Changed 60 (60 = 32-63) */
		/* const */ unsigned int MBC61          : 1;	/* Message Buffer Status Changed 61 (61 = 32-63) */
		/* const */ unsigned int MBC62          : 1;	/* Message Buffer Status Changed 62 (62 = 32-63) */
		/* const */ unsigned int MBC63          : 1;	/* Message Buffer Status Changed 63 (63 = 32-63) */
	} B;
	int I;
	unsigned int U;

} ERAY_MBSC2_type;
#define ERAY_MBSC2	(*( ERAY_MBSC2_type *) 0xf001c344u)	/* Message Buffer Status Changed 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MBC64          : 1;	/* Message Buffer Status Changed 64 (64 = 64-95) */
		/* const */ unsigned int MBC65          : 1;	/* Message Buffer Status Changed 65 (65 = 64-95) */
		/* const */ unsigned int MBC66          : 1;	/* Message Buffer Status Changed 66 (66 = 64-95) */
		/* const */ unsigned int MBC67          : 1;	/* Message Buffer Status Changed 67 (67 = 64-95) */
		/* const */ unsigned int MBC68          : 1;	/* Message Buffer Status Changed 68 (68 = 64-95) */
		/* const */ unsigned int MBC69          : 1;	/* Message Buffer Status Changed 69 (69 = 64-95) */
		/* const */ unsigned int MBC70          : 1;	/* Message Buffer Status Changed 70 (70 = 64-95) */
		/* const */ unsigned int MBC71          : 1;	/* Message Buffer Status Changed 71 (71 = 64-95) */
		/* const */ unsigned int MBC72          : 1;	/* Message Buffer Status Changed 72 (72 = 64-95) */
		/* const */ unsigned int MBC73          : 1;	/* Message Buffer Status Changed 73 (73 = 64-95) */
		/* const */ unsigned int MBC74          : 1;	/* Message Buffer Status Changed 74 (74 = 64-95) */
		/* const */ unsigned int MBC75          : 1;	/* Message Buffer Status Changed 75 (75 = 64-95) */
		/* const */ unsigned int MBC76          : 1;	/* Message Buffer Status Changed 76 (76 = 64-95) */
		/* const */ unsigned int MBC77          : 1;	/* Message Buffer Status Changed 77 (77 = 64-95) */
		/* const */ unsigned int MBC78          : 1;	/* Message Buffer Status Changed 78 (78 = 64-95) */
		/* const */ unsigned int MBC79          : 1;	/* Message Buffer Status Changed 79 (79 = 64-95) */
		/* const */ unsigned int MBC80          : 1;	/* Message Buffer Status Changed 80 (80 = 64-95) */
		/* const */ unsigned int MBC81          : 1;	/* Message Buffer Status Changed 81 (81 = 64-95) */
		/* const */ unsigned int MBC82          : 1;	/* Message Buffer Status Changed 82 (82 = 64-95) */
		/* const */ unsigned int MBC83          : 1;	/* Message Buffer Status Changed 83 (83 = 64-95) */
		/* const */ unsigned int MBC84          : 1;	/* Message Buffer Status Changed 84 (84 = 64-95) */
		/* const */ unsigned int MBC85          : 1;	/* Message Buffer Status Changed 85 (85 = 64-95) */
		/* const */ unsigned int MBC86          : 1;	/* Message Buffer Status Changed 86 (86 = 64-95) */
		/* const */ unsigned int MBC87          : 1;	/* Message Buffer Status Changed 87 (87 = 64-95) */
		/* const */ unsigned int MBC88          : 1;	/* Message Buffer Status Changed 88 (88 = 64-95) */
		/* const */ unsigned int MBC89          : 1;	/* Message Buffer Status Changed 89 (89 = 64-95) */
		/* const */ unsigned int MBC90          : 1;	/* Message Buffer Status Changed 90 (90 = 64-95) */
		/* const */ unsigned int MBC91          : 1;	/* Message Buffer Status Changed 91 (91 = 64-95) */
		/* const */ unsigned int MBC92          : 1;	/* Message Buffer Status Changed 92 (92 = 64-95) */
		/* const */ unsigned int MBC93          : 1;	/* Message Buffer Status Changed 93 (93 = 64-95) */
		/* const */ unsigned int MBC94          : 1;	/* Message Buffer Status Changed 94 (94 = 64-95) */
		/* const */ unsigned int MBC95          : 1;	/* Message Buffer Status Changed 95 (95 = 64-95) */
	} B;
	int I;
	unsigned int U;

} ERAY_MBSC3_type;
#define ERAY_MBSC3	(*( ERAY_MBSC3_type *) 0xf001c348u)	/* Message Buffer Status Changed 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MBC96          : 1;	/* Message Buffer Status Changed 96 (96 = 96-127) */
		/* const */ unsigned int MBC97          : 1;	/* Message Buffer Status Changed 97 (97 = 96-127) */
		/* const */ unsigned int MBC98          : 1;	/* Message Buffer Status Changed 98 (98 = 96-127) */
		/* const */ unsigned int MBC99          : 1;	/* Message Buffer Status Changed 99 (99 = 96-127) */
		/* const */ unsigned int MBC100         : 1;	/* Message Buffer Status Changed 100 (100 = 96-127) */
		/* const */ unsigned int MBC101         : 1;	/* Message Buffer Status Changed 101 (101 = 96-127) */
		/* const */ unsigned int MBC102         : 1;	/* Message Buffer Status Changed 102 (102 = 96-127) */
		/* const */ unsigned int MBC103         : 1;	/* Message Buffer Status Changed 103 (103 = 96-127) */
		/* const */ unsigned int MBC104         : 1;	/* Message Buffer Status Changed 104 (104 = 96-127) */
		/* const */ unsigned int MBC105         : 1;	/* Message Buffer Status Changed 105 (105 = 96-127) */
		/* const */ unsigned int MBC106         : 1;	/* Message Buffer Status Changed 106 (106 = 96-127) */
		/* const */ unsigned int MBC107         : 1;	/* Message Buffer Status Changed 107 (107 = 96-127) */
		/* const */ unsigned int MBC108         : 1;	/* Message Buffer Status Changed 108 (108 = 96-127) */
		/* const */ unsigned int MBC109         : 1;	/* Message Buffer Status Changed 109 (109 = 96-127) */
		/* const */ unsigned int MBC110         : 1;	/* Message Buffer Status Changed 110 (110 = 96-127) */
		/* const */ unsigned int MBC111         : 1;	/* Message Buffer Status Changed 111 (111 = 96-127) */
		/* const */ unsigned int MBC112         : 1;	/* Message Buffer Status Changed 112 (112 = 96-127) */
		/* const */ unsigned int MBC113         : 1;	/* Message Buffer Status Changed 113 (113 = 96-127) */
		/* const */ unsigned int MBC114         : 1;	/* Message Buffer Status Changed 114 (114 = 96-127) */
		/* const */ unsigned int MBC115         : 1;	/* Message Buffer Status Changed 115 (115 = 96-127) */
		/* const */ unsigned int MBC116         : 1;	/* Message Buffer Status Changed 116 (116 = 96-127) */
		/* const */ unsigned int MBC117         : 1;	/* Message Buffer Status Changed 117 (117 = 96-127) */
		/* const */ unsigned int MBC118         : 1;	/* Message Buffer Status Changed 118 (118 = 96-127) */
		/* const */ unsigned int MBC119         : 1;	/* Message Buffer Status Changed 119 (119 = 96-127) */
		/* const */ unsigned int MBC120         : 1;	/* Message Buffer Status Changed 120 (120 = 96-127) */
		/* const */ unsigned int MBC121         : 1;	/* Message Buffer Status Changed 121 (121 = 96-127) */
		/* const */ unsigned int MBC122         : 1;	/* Message Buffer Status Changed 122 (122 = 96-127) */
		/* const */ unsigned int MBC123         : 1;	/* Message Buffer Status Changed 123 (123 = 96-127) */
		/* const */ unsigned int MBC124         : 1;	/* Message Buffer Status Changed 124 (124 = 96-127) */
		/* const */ unsigned int MBC125         : 1;	/* Message Buffer Status Changed 125 (125 = 96-127) */
		/* const */ unsigned int MBC126         : 1;	/* Message Buffer Status Changed 126 (126 = 96-127) */
		/* const */ unsigned int MBC127         : 1;	/* Message Buffer Status Changed 127 (127 = 96-127) */
	} B;
	int I;
	unsigned int U;

} ERAY_MBSC4_type;
#define ERAY_MBSC4	(*( ERAY_MBSC4_type *) 0xf001c34cu)	/* Message Buffer Status Changed 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int SFDL           : 7;	/* Static Frame Data Length (gPayloadLengthStatic) */
		unsigned int                : 9;
		unsigned int SLT            : 13;	/* Start of Latest Transmit (pLatestTx) */
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} ERAY_MHDC_type;
#define ERAY_MHDC	(*( ERAY_MHDC_type *) 0xf001c098u)	/* MHD Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SNUA           : 1;	/* Status Not Updated Channel A */
		unsigned int SNUB           : 1;	/* Status Not Updated Channel B */
		unsigned int FNFA           : 1;	/* Find Sequence Not Finished Channel A */
		unsigned int FNFB           : 1;	/* Find Sequence Not Finished Channel B */
		unsigned int TBFA           : 1;	/* Transient Buffer Access Failure A */
		unsigned int TBFB           : 1;	/* Transient Buffer Access Failure B */
		unsigned int TNSA           : 1;	/* Transmission Not Started Channel A */
		unsigned int TNSB           : 1;	/* Transmission Not Started Channel B */
		unsigned int WAHP           : 1;	/* Write Attempt to Header Partition */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ERAY_MHDF_type;
#define ERAY_MHDF	(*( ERAY_MHDF_type *) 0xf001c31cu)	/* Message Handler Constraints Flags */

typedef volatile union
{
	struct
	{ 
		unsigned int EIBF           : 1;	/* ECC Error Input Buffer RAM 1,2 */
		unsigned int EOBF           : 1;	/* ECC Error Output Buffer RAM 1,2 */
		unsigned int EMR            : 1;	/* ECC Error Message RAM */
		unsigned int ETBF1          : 1;	/* ECC Error Transient Buffer RAM A */
		unsigned int ETBF2          : 1;	/* ECC Error Transient Buffer RAM B */
		unsigned int FMBD           : 1;	/* Faulty Message Buffer Detected */
		unsigned int MFMB           : 1;	/* Multiple Faulty Message Buffers detected */
		/* const */ unsigned int CRAM           : 1;	/* Clear all internal RAM?s */
		/* const */ unsigned int FMB            : 7;	/* Faulty Message Buffer */
		unsigned int                : 1;
		/* const */ unsigned int MBT            : 7;	/* Message Buffer Transmitted */
		unsigned int                : 1;
		/* const */ unsigned int MBU            : 7;	/* Message Buffer Updated */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ERAY_MHDS_type;
#define ERAY_MHDS	(*( ERAY_MHDS_type *) 0xf001c310u)	/* Message Handler Status */

typedef volatile union
{
	struct
	{ 
		unsigned int FDB            : 8;	/* First Dynamic Buffer */
		unsigned int FFB            : 8;	/* First Buffer of FIFO */
		unsigned int LCB            : 8;	/* Last Configured Buffer */
		unsigned int SEC            : 2;	/* Secure Buffers */
		unsigned int SPLM           : 1;	/* SYNC Frame Payload Multiplex */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_MRC_type;
#define ERAY_MRC	(*( ERAY_MRC_type *) 0xf001c300u)	/* Message RAM Configuration */

typedef volatile union
{
	struct
	{ 
		unsigned int MSIP0          : 1;	/* Message Buffer Status Changed Interrupt Pointer 0 (0 = 0-31) */
		unsigned int MSIP1          : 1;	/* Message Buffer Status Changed Interrupt Pointer 1 (1 = 0-31) */
		unsigned int MSIP2          : 1;	/* Message Buffer Status Changed Interrupt Pointer 2 (2 = 0-31) */
		unsigned int MSIP3          : 1;	/* Message Buffer Status Changed Interrupt Pointer 3 (3 = 0-31) */
		unsigned int MSIP4          : 1;	/* Message Buffer Status Changed Interrupt Pointer 4 (4 = 0-31) */
		unsigned int MSIP5          : 1;	/* Message Buffer Status Changed Interrupt Pointer 5 (5 = 0-31) */
		unsigned int MSIP6          : 1;	/* Message Buffer Status Changed Interrupt Pointer 6 (6 = 0-31) */
		unsigned int MSIP7          : 1;	/* Message Buffer Status Changed Interrupt Pointer 7 (7 = 0-31) */
		unsigned int MSIP8          : 1;	/* Message Buffer Status Changed Interrupt Pointer 8 (8 = 0-31) */
		unsigned int MSIP9          : 1;	/* Message Buffer Status Changed Interrupt Pointer 9 (9 = 0-31) */
		unsigned int MSIP10         : 1;	/* Message Buffer Status Changed Interrupt Pointer 10 (10 = 0-31) */
		unsigned int MSIP11         : 1;	/* Message Buffer Status Changed Interrupt Pointer 11 (11 = 0-31) */
		unsigned int MSIP12         : 1;	/* Message Buffer Status Changed Interrupt Pointer 12 (12 = 0-31) */
		unsigned int MSIP13         : 1;	/* Message Buffer Status Changed Interrupt Pointer 13 (13 = 0-31) */
		unsigned int MSIP14         : 1;	/* Message Buffer Status Changed Interrupt Pointer 14 (14 = 0-31) */
		unsigned int MSIP15         : 1;	/* Message Buffer Status Changed Interrupt Pointer 15 (15 = 0-31) */
		unsigned int MSIP16         : 1;	/* Message Buffer Status Changed Interrupt Pointer 16 (16 = 0-31) */
		unsigned int MSIP17         : 1;	/* Message Buffer Status Changed Interrupt Pointer 17 (17 = 0-31) */
		unsigned int MSIP18         : 1;	/* Message Buffer Status Changed Interrupt Pointer 18 (18 = 0-31) */
		unsigned int MSIP19         : 1;	/* Message Buffer Status Changed Interrupt Pointer 19 (19 = 0-31) */
		unsigned int MSIP20         : 1;	/* Message Buffer Status Changed Interrupt Pointer 20 (20 = 0-31) */
		unsigned int MSIP21         : 1;	/* Message Buffer Status Changed Interrupt Pointer 21 (21 = 0-31) */
		unsigned int MSIP22         : 1;	/* Message Buffer Status Changed Interrupt Pointer 22 (22 = 0-31) */
		unsigned int MSIP23         : 1;	/* Message Buffer Status Changed Interrupt Pointer 23 (23 = 0-31) */
		unsigned int MSIP24         : 1;	/* Message Buffer Status Changed Interrupt Pointer 24 (24 = 0-31) */
		unsigned int MSIP25         : 1;	/* Message Buffer Status Changed Interrupt Pointer 25 (25 = 0-31) */
		unsigned int MSIP26         : 1;	/* Message Buffer Status Changed Interrupt Pointer 26 (26 = 0-31) */
		unsigned int MSIP27         : 1;	/* Message Buffer Status Changed Interrupt Pointer 27 (27 = 0-31) */
		unsigned int MSIP28         : 1;	/* Message Buffer Status Changed Interrupt Pointer 28 (28 = 0-31) */
		unsigned int MSIP29         : 1;	/* Message Buffer Status Changed Interrupt Pointer 29 (29 = 0-31) */
		unsigned int MSIP30         : 1;	/* Message Buffer Status Changed Interrupt Pointer 30 (30 = 0-31) */
		unsigned int MSIP31         : 1;	/* Message Buffer Status Changed Interrupt Pointer 31 (31 = 0-31) */
	} B;
	int I;
	unsigned int U;

} ERAY_MSIC1_type;
#define ERAY_MSIC1	(*( ERAY_MSIC1_type *) 0xf001c3b8u)	/* Message Buffer Status Changed Interrupt Control 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MSIP32         : 1;	/* Message Buffer Status Changed Interrupt Pointer 32 (32 = 32-63) */
		/* const */ unsigned int MSIP33         : 1;	/* Message Buffer Status Changed Interrupt Pointer 33 (33 = 32-63) */
		/* const */ unsigned int MSIP34         : 1;	/* Message Buffer Status Changed Interrupt Pointer 34 (34 = 32-63) */
		/* const */ unsigned int MSIP35         : 1;	/* Message Buffer Status Changed Interrupt Pointer 35 (35 = 32-63) */
		/* const */ unsigned int MSIP36         : 1;	/* Message Buffer Status Changed Interrupt Pointer 36 (36 = 32-63) */
		/* const */ unsigned int MSIP37         : 1;	/* Message Buffer Status Changed Interrupt Pointer 37 (37 = 32-63) */
		/* const */ unsigned int MSIP38         : 1;	/* Message Buffer Status Changed Interrupt Pointer 38 (38 = 32-63) */
		/* const */ unsigned int MSIP39         : 1;	/* Message Buffer Status Changed Interrupt Pointer 39 (39 = 32-63) */
		/* const */ unsigned int MSIP40         : 1;	/* Message Buffer Status Changed Interrupt Pointer 40 (40 = 32-63) */
		/* const */ unsigned int MSIP41         : 1;	/* Message Buffer Status Changed Interrupt Pointer 41 (41 = 32-63) */
		/* const */ unsigned int MSIP42         : 1;	/* Message Buffer Status Changed Interrupt Pointer 42 (42 = 32-63) */
		/* const */ unsigned int MSIP43         : 1;	/* Message Buffer Status Changed Interrupt Pointer 43 (43 = 32-63) */
		/* const */ unsigned int MSIP44         : 1;	/* Message Buffer Status Changed Interrupt Pointer 44 (44 = 32-63) */
		/* const */ unsigned int MSIP45         : 1;	/* Message Buffer Status Changed Interrupt Pointer 45 (45 = 32-63) */
		/* const */ unsigned int MSIP46         : 1;	/* Message Buffer Status Changed Interrupt Pointer 46 (46 = 32-63) */
		/* const */ unsigned int MSIP47         : 1;	/* Message Buffer Status Changed Interrupt Pointer 47 (47 = 32-63) */
		/* const */ unsigned int MSIP48         : 1;	/* Message Buffer Status Changed Interrupt Pointer 48 (48 = 32-63) */
		/* const */ unsigned int MSIP49         : 1;	/* Message Buffer Status Changed Interrupt Pointer 49 (49 = 32-63) */
		/* const */ unsigned int MSIP50         : 1;	/* Message Buffer Status Changed Interrupt Pointer 50 (50 = 32-63) */
		/* const */ unsigned int MSIP51         : 1;	/* Message Buffer Status Changed Interrupt Pointer 51 (51 = 32-63) */
		/* const */ unsigned int MSIP52         : 1;	/* Message Buffer Status Changed Interrupt Pointer 52 (52 = 32-63) */
		/* const */ unsigned int MSIP53         : 1;	/* Message Buffer Status Changed Interrupt Pointer 53 (53 = 32-63) */
		/* const */ unsigned int MSIP54         : 1;	/* Message Buffer Status Changed Interrupt Pointer 54 (54 = 32-63) */
		/* const */ unsigned int MSIP55         : 1;	/* Message Buffer Status Changed Interrupt Pointer 55 (55 = 32-63) */
		/* const */ unsigned int MSIP56         : 1;	/* Message Buffer Status Changed Interrupt Pointer 56 (56 = 32-63) */
		/* const */ unsigned int MSIP57         : 1;	/* Message Buffer Status Changed Interrupt Pointer 57 (57 = 32-63) */
		/* const */ unsigned int MSIP58         : 1;	/* Message Buffer Status Changed Interrupt Pointer 58 (58 = 32-63) */
		/* const */ unsigned int MSIP59         : 1;	/* Message Buffer Status Changed Interrupt Pointer 59 (59 = 32-63) */
		/* const */ unsigned int MSIP60         : 1;	/* Message Buffer Status Changed Interrupt Pointer 60 (60 = 32-63) */
		/* const */ unsigned int MSIP61         : 1;	/* Message Buffer Status Changed Interrupt Pointer 61 (61 = 32-63) */
		/* const */ unsigned int MSIP62         : 1;	/* Message Buffer Status Changed Interrupt Pointer 62 (62 = 32-63) */
		/* const */ unsigned int MSIP63         : 1;	/* Message Buffer Status Changed Interrupt Pointer 63 (63 = 32-63) */
	} B;
	int I;
	unsigned int U;

} ERAY_MSIC2_type;
#define ERAY_MSIC2	(*( ERAY_MSIC2_type *) 0xf001c3bcu)	/* Message Buffer Status Changed Interrupt Control 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSIP64         : 1;	/* Message Buffer Status Changed Interrupt Pointer 64 (64 = 64-95) */
		unsigned int MSIP65         : 1;	/* Message Buffer Status Changed Interrupt Pointer 65 (65 = 64-95) */
		unsigned int MSIP66         : 1;	/* Message Buffer Status Changed Interrupt Pointer 66 (66 = 64-95) */
		unsigned int MSIP67         : 1;	/* Message Buffer Status Changed Interrupt Pointer 67 (67 = 64-95) */
		unsigned int MSIP68         : 1;	/* Message Buffer Status Changed Interrupt Pointer 68 (68 = 64-95) */
		unsigned int MSIP69         : 1;	/* Message Buffer Status Changed Interrupt Pointer 69 (69 = 64-95) */
		unsigned int MSIP70         : 1;	/* Message Buffer Status Changed Interrupt Pointer 70 (70 = 64-95) */
		unsigned int MSIP71         : 1;	/* Message Buffer Status Changed Interrupt Pointer 71 (71 = 64-95) */
		unsigned int MSIP72         : 1;	/* Message Buffer Status Changed Interrupt Pointer 72 (72 = 64-95) */
		unsigned int MSIP73         : 1;	/* Message Buffer Status Changed Interrupt Pointer 73 (73 = 64-95) */
		unsigned int MSIP74         : 1;	/* Message Buffer Status Changed Interrupt Pointer 74 (74 = 64-95) */
		unsigned int MSIP75         : 1;	/* Message Buffer Status Changed Interrupt Pointer 75 (75 = 64-95) */
		unsigned int MSIP76         : 1;	/* Message Buffer Status Changed Interrupt Pointer 76 (76 = 64-95) */
		unsigned int MSIP77         : 1;	/* Message Buffer Status Changed Interrupt Pointer 77 (77 = 64-95) */
		unsigned int MSIP78         : 1;	/* Message Buffer Status Changed Interrupt Pointer 78 (78 = 64-95) */
		unsigned int MSIP79         : 1;	/* Message Buffer Status Changed Interrupt Pointer 79 (79 = 64-95) */
		unsigned int MSIP80         : 1;	/* Message Buffer Status Changed Interrupt Pointer 80 (80 = 64-95) */
		unsigned int MSIP81         : 1;	/* Message Buffer Status Changed Interrupt Pointer 81 (81 = 64-95) */
		unsigned int MSIP82         : 1;	/* Message Buffer Status Changed Interrupt Pointer 82 (82 = 64-95) */
		unsigned int MSIP83         : 1;	/* Message Buffer Status Changed Interrupt Pointer 83 (83 = 64-95) */
		unsigned int MSIP84         : 1;	/* Message Buffer Status Changed Interrupt Pointer 84 (84 = 64-95) */
		unsigned int MSIP85         : 1;	/* Message Buffer Status Changed Interrupt Pointer 85 (85 = 64-95) */
		unsigned int MSIP86         : 1;	/* Message Buffer Status Changed Interrupt Pointer 86 (86 = 64-95) */
		unsigned int MSIP87         : 1;	/* Message Buffer Status Changed Interrupt Pointer 87 (87 = 64-95) */
		unsigned int MSIP88         : 1;	/* Message Buffer Status Changed Interrupt Pointer 88 (88 = 64-95) */
		unsigned int MSIP89         : 1;	/* Message Buffer Status Changed Interrupt Pointer 89 (89 = 64-95) */
		unsigned int MSIP90         : 1;	/* Message Buffer Status Changed Interrupt Pointer 90 (90 = 64-95) */
		unsigned int MSIP91         : 1;	/* Message Buffer Status Changed Interrupt Pointer 91 (91 = 64-95) */
		unsigned int MSIP92         : 1;	/* Message Buffer Status Changed Interrupt Pointer 92 (92 = 64-95) */
		unsigned int MSIP93         : 1;	/* Message Buffer Status Changed Interrupt Pointer 93 (93 = 64-95) */
		unsigned int MSIP94         : 1;	/* Message Buffer Status Changed Interrupt Pointer 94 (94 = 64-95) */
		unsigned int MSIP95         : 1;	/* Message Buffer Status Changed Interrupt Pointer 95 (95 = 64-95) */
	} B;
	int I;
	unsigned int U;

} ERAY_MSIC3_type;
#define ERAY_MSIC3	(*( ERAY_MSIC3_type *) 0xf001c3c0u)	/* Message Buffer Status Changed Interrupt Control 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSIP96         : 1;	/* Message Buffer Status Changed Interrupt Pointer 96 (96 = 96-127) */
		unsigned int MSIP97         : 1;	/* Message Buffer Status Changed Interrupt Pointer 97 (97 = 96-127) */
		unsigned int MSIP98         : 1;	/* Message Buffer Status Changed Interrupt Pointer 98 (98 = 96-127) */
		unsigned int MSIP99         : 1;	/* Message Buffer Status Changed Interrupt Pointer 99 (99 = 96-127) */
		unsigned int MSIP100        : 1;	/* Message Buffer Status Changed Interrupt Pointer 100 (100 = 96-127) */
		unsigned int MSIP101        : 1;	/* Message Buffer Status Changed Interrupt Pointer 101 (101 = 96-127) */
		unsigned int MSIP102        : 1;	/* Message Buffer Status Changed Interrupt Pointer 102 (102 = 96-127) */
		unsigned int MSIP103        : 1;	/* Message Buffer Status Changed Interrupt Pointer 103 (103 = 96-127) */
		unsigned int MSIP104        : 1;	/* Message Buffer Status Changed Interrupt Pointer 104 (104 = 96-127) */
		unsigned int MSIP105        : 1;	/* Message Buffer Status Changed Interrupt Pointer 105 (105 = 96-127) */
		unsigned int MSIP106        : 1;	/* Message Buffer Status Changed Interrupt Pointer 106 (106 = 96-127) */
		unsigned int MSIP107        : 1;	/* Message Buffer Status Changed Interrupt Pointer 107 (107 = 96-127) */
		unsigned int MSIP108        : 1;	/* Message Buffer Status Changed Interrupt Pointer 108 (108 = 96-127) */
		unsigned int MSIP109        : 1;	/* Message Buffer Status Changed Interrupt Pointer 109 (109 = 96-127) */
		unsigned int MSIP110        : 1;	/* Message Buffer Status Changed Interrupt Pointer 110 (110 = 96-127) */
		unsigned int MSIP111        : 1;	/* Message Buffer Status Changed Interrupt Pointer 111 (111 = 96-127) */
		unsigned int MSIP112        : 1;	/* Message Buffer Status Changed Interrupt Pointer 112 (112 = 96-127) */
		unsigned int MSIP113        : 1;	/* Message Buffer Status Changed Interrupt Pointer 113 (113 = 96-127) */
		unsigned int MSIP114        : 1;	/* Message Buffer Status Changed Interrupt Pointer 114 (114 = 96-127) */
		unsigned int MSIP115        : 1;	/* Message Buffer Status Changed Interrupt Pointer 115 (115 = 96-127) */
		unsigned int MSIP116        : 1;	/* Message Buffer Status Changed Interrupt Pointer 116 (116 = 96-127) */
		unsigned int MSIP117        : 1;	/* Message Buffer Status Changed Interrupt Pointer 117 (117 = 96-127) */
		unsigned int MSIP118        : 1;	/* Message Buffer Status Changed Interrupt Pointer 118 (118 = 96-127) */
		unsigned int MSIP119        : 1;	/* Message Buffer Status Changed Interrupt Pointer 119 (119 = 96-127) */
		unsigned int MSIP120        : 1;	/* Message Buffer Status Changed Interrupt Pointer 120 (120 = 96-127) */
		unsigned int MSIP121        : 1;	/* Message Buffer Status Changed Interrupt Pointer 121 (121 = 96-127) */
		unsigned int MSIP122        : 1;	/* Message Buffer Status Changed Interrupt Pointer 122 (122 = 96-127) */
		unsigned int MSIP123        : 1;	/* Message Buffer Status Changed Interrupt Pointer 123 (123 = 96-127) */
		unsigned int MSIP124        : 1;	/* Message Buffer Status Changed Interrupt Pointer 124 (124 = 96-127) */
		unsigned int MSIP125        : 1;	/* Message Buffer Status Changed Interrupt Pointer 125 (125 = 96-127) */
		unsigned int MSIP126        : 1;	/* Message Buffer Status Changed Interrupt Pointer 126 (126 = 96-127) */
		unsigned int MSIP127        : 1;	/* Message Buffer Status Changed Interrupt Pointer 127 (127 = 96-127) */
	} B;
	int I;
	unsigned int U;

} ERAY_MSIC4_type;
#define ERAY_MSIC4	(*( ERAY_MSIC4_type *) 0xf001c3c4u)	/* Message Buffer Status Changed Interrupt Control 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MTV            : 14;	/* Macrotick Value (vMacrotick) */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int CCV            : 6;	/* Cycle Counter Value (vCycleCounter) */
		/* const */ unsigned int                : 10;
	} B;
	int I;
	unsigned int U;

} ERAY_MTCCV_type;
#define ERAY_MTCCV	(*( ERAY_MTCCV_type *) 0xf001c114u)	/* Macrotick and Cycle Counter Value */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ND0            : 1;	/* New Data 0 (0 = 0-31) */
		/* const */ unsigned int ND1            : 1;	/* New Data 1 (1 = 0-31) */
		/* const */ unsigned int ND2            : 1;	/* New Data 2 (2 = 0-31) */
		/* const */ unsigned int ND3            : 1;	/* New Data 3 (3 = 0-31) */
		/* const */ unsigned int ND4            : 1;	/* New Data 4 (4 = 0-31) */
		/* const */ unsigned int ND5            : 1;	/* New Data 5 (5 = 0-31) */
		/* const */ unsigned int ND6            : 1;	/* New Data 6 (6 = 0-31) */
		/* const */ unsigned int ND7            : 1;	/* New Data 7 (7 = 0-31) */
		/* const */ unsigned int ND8            : 1;	/* New Data 8 (8 = 0-31) */
		/* const */ unsigned int ND9            : 1;	/* New Data 9 (9 = 0-31) */
		/* const */ unsigned int ND10           : 1;	/* New Data 10 (10 = 0-31) */
		/* const */ unsigned int ND11           : 1;	/* New Data 11 (11 = 0-31) */
		/* const */ unsigned int ND12           : 1;	/* New Data 12 (12 = 0-31) */
		/* const */ unsigned int ND13           : 1;	/* New Data 13 (13 = 0-31) */
		/* const */ unsigned int ND14           : 1;	/* New Data 14 (14 = 0-31) */
		/* const */ unsigned int ND15           : 1;	/* New Data 15 (15 = 0-31) */
		/* const */ unsigned int ND16           : 1;	/* New Data 16 (16 = 0-31) */
		/* const */ unsigned int ND17           : 1;	/* New Data 17 (17 = 0-31) */
		/* const */ unsigned int ND18           : 1;	/* New Data 18 (18 = 0-31) */
		/* const */ unsigned int ND19           : 1;	/* New Data 19 (19 = 0-31) */
		/* const */ unsigned int ND20           : 1;	/* New Data 20 (20 = 0-31) */
		/* const */ unsigned int ND21           : 1;	/* New Data 21 (21 = 0-31) */
		/* const */ unsigned int ND22           : 1;	/* New Data 22 (22 = 0-31) */
		/* const */ unsigned int ND23           : 1;	/* New Data 23 (23 = 0-31) */
		/* const */ unsigned int ND24           : 1;	/* New Data 24 (24 = 0-31) */
		/* const */ unsigned int ND25           : 1;	/* New Data 25 (25 = 0-31) */
		/* const */ unsigned int ND26           : 1;	/* New Data 26 (26 = 0-31) */
		/* const */ unsigned int ND27           : 1;	/* New Data 27 (27 = 0-31) */
		/* const */ unsigned int ND28           : 1;	/* New Data 28 (28 = 0-31) */
		/* const */ unsigned int ND29           : 1;	/* New Data 29 (29 = 0-31) */
		/* const */ unsigned int ND30           : 1;	/* New Data 30 (30 = 0-31) */
		/* const */ unsigned int ND31           : 1;	/* New Data 31 (31 = 0-31) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDAT1_type;
#define ERAY_NDAT1	(*( ERAY_NDAT1_type *) 0xf001c330u)	/* New Data Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ND32           : 1;	/* New Data 32 (32 = 32-63) */
		/* const */ unsigned int ND33           : 1;	/* New Data 33 (33 = 32-63) */
		/* const */ unsigned int ND34           : 1;	/* New Data 34 (34 = 32-63) */
		/* const */ unsigned int ND35           : 1;	/* New Data 35 (35 = 32-63) */
		/* const */ unsigned int ND36           : 1;	/* New Data 36 (36 = 32-63) */
		/* const */ unsigned int ND37           : 1;	/* New Data 37 (37 = 32-63) */
		/* const */ unsigned int ND38           : 1;	/* New Data 38 (38 = 32-63) */
		/* const */ unsigned int ND39           : 1;	/* New Data 39 (39 = 32-63) */
		/* const */ unsigned int ND40           : 1;	/* New Data 40 (40 = 32-63) */
		/* const */ unsigned int ND41           : 1;	/* New Data 41 (41 = 32-63) */
		/* const */ unsigned int ND42           : 1;	/* New Data 42 (42 = 32-63) */
		/* const */ unsigned int ND43           : 1;	/* New Data 43 (43 = 32-63) */
		/* const */ unsigned int ND44           : 1;	/* New Data 44 (44 = 32-63) */
		/* const */ unsigned int ND45           : 1;	/* New Data 45 (45 = 32-63) */
		/* const */ unsigned int ND46           : 1;	/* New Data 46 (46 = 32-63) */
		/* const */ unsigned int ND47           : 1;	/* New Data 47 (47 = 32-63) */
		/* const */ unsigned int ND48           : 1;	/* New Data 48 (48 = 32-63) */
		/* const */ unsigned int ND49           : 1;	/* New Data 49 (49 = 32-63) */
		/* const */ unsigned int ND50           : 1;	/* New Data 50 (50 = 32-63) */
		/* const */ unsigned int ND51           : 1;	/* New Data 51 (51 = 32-63) */
		/* const */ unsigned int ND52           : 1;	/* New Data 52 (52 = 32-63) */
		/* const */ unsigned int ND53           : 1;	/* New Data 53 (53 = 32-63) */
		/* const */ unsigned int ND54           : 1;	/* New Data 54 (54 = 32-63) */
		/* const */ unsigned int ND55           : 1;	/* New Data 55 (55 = 32-63) */
		/* const */ unsigned int ND56           : 1;	/* New Data 56 (56 = 32-63) */
		/* const */ unsigned int ND57           : 1;	/* New Data 57 (57 = 32-63) */
		/* const */ unsigned int ND58           : 1;	/* New Data 58 (58 = 32-63) */
		/* const */ unsigned int ND59           : 1;	/* New Data 59 (59 = 32-63) */
		/* const */ unsigned int ND60           : 1;	/* New Data 60 (60 = 32-63) */
		/* const */ unsigned int ND61           : 1;	/* New Data 61 (61 = 32-63) */
		/* const */ unsigned int ND62           : 1;	/* New Data 62 (62 = 32-63) */
		/* const */ unsigned int ND63           : 1;	/* New Data 63 (63 = 32-63) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDAT2_type;
#define ERAY_NDAT2	(*( ERAY_NDAT2_type *) 0xf001c334u)	/* New Data Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ND64           : 1;	/* New Data 64 (64 = 64-95) */
		/* const */ unsigned int ND65           : 1;	/* New Data 65 (65 = 64-95) */
		/* const */ unsigned int ND66           : 1;	/* New Data 66 (66 = 64-95) */
		/* const */ unsigned int ND67           : 1;	/* New Data 67 (67 = 64-95) */
		/* const */ unsigned int ND68           : 1;	/* New Data 68 (68 = 64-95) */
		/* const */ unsigned int ND69           : 1;	/* New Data 69 (69 = 64-95) */
		/* const */ unsigned int ND70           : 1;	/* New Data 70 (70 = 64-95) */
		/* const */ unsigned int ND71           : 1;	/* New Data 71 (71 = 64-95) */
		/* const */ unsigned int ND72           : 1;	/* New Data 72 (72 = 64-95) */
		/* const */ unsigned int ND73           : 1;	/* New Data 73 (73 = 64-95) */
		/* const */ unsigned int ND74           : 1;	/* New Data 74 (74 = 64-95) */
		/* const */ unsigned int ND75           : 1;	/* New Data 75 (75 = 64-95) */
		/* const */ unsigned int ND76           : 1;	/* New Data 76 (76 = 64-95) */
		/* const */ unsigned int ND77           : 1;	/* New Data 77 (77 = 64-95) */
		/* const */ unsigned int ND78           : 1;	/* New Data 78 (78 = 64-95) */
		/* const */ unsigned int ND79           : 1;	/* New Data 79 (79 = 64-95) */
		/* const */ unsigned int ND80           : 1;	/* New Data 80 (80 = 64-95) */
		/* const */ unsigned int ND81           : 1;	/* New Data 81 (81 = 64-95) */
		/* const */ unsigned int ND82           : 1;	/* New Data 82 (82 = 64-95) */
		/* const */ unsigned int ND83           : 1;	/* New Data 83 (83 = 64-95) */
		/* const */ unsigned int ND84           : 1;	/* New Data 84 (84 = 64-95) */
		/* const */ unsigned int ND85           : 1;	/* New Data 85 (85 = 64-95) */
		/* const */ unsigned int ND86           : 1;	/* New Data 86 (86 = 64-95) */
		/* const */ unsigned int ND87           : 1;	/* New Data 87 (87 = 64-95) */
		/* const */ unsigned int ND88           : 1;	/* New Data 88 (88 = 64-95) */
		/* const */ unsigned int ND89           : 1;	/* New Data 89 (89 = 64-95) */
		/* const */ unsigned int ND90           : 1;	/* New Data 90 (90 = 64-95) */
		/* const */ unsigned int ND91           : 1;	/* New Data 91 (91 = 64-95) */
		/* const */ unsigned int ND92           : 1;	/* New Data 92 (92 = 64-95) */
		/* const */ unsigned int ND93           : 1;	/* New Data 93 (93 = 64-95) */
		/* const */ unsigned int ND94           : 1;	/* New Data 94 (94 = 64-95) */
		/* const */ unsigned int ND95           : 1;	/* New Data 95 (95 = 64-95) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDAT3_type;
#define ERAY_NDAT3	(*( ERAY_NDAT3_type *) 0xf001c338u)	/* New Data Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ND96           : 1;	/* New Data 96 (96 = 96-127) */
		/* const */ unsigned int ND97           : 1;	/* New Data 97 (97 = 96-127) */
		/* const */ unsigned int ND98           : 1;	/* New Data 98 (98 = 96-127) */
		/* const */ unsigned int ND99           : 1;	/* New Data 99 (99 = 96-127) */
		/* const */ unsigned int ND100          : 1;	/* New Data 100 (100 = 96-127) */
		/* const */ unsigned int ND101          : 1;	/* New Data 101 (101 = 96-127) */
		/* const */ unsigned int ND102          : 1;	/* New Data 102 (102 = 96-127) */
		/* const */ unsigned int ND103          : 1;	/* New Data 103 (103 = 96-127) */
		/* const */ unsigned int ND104          : 1;	/* New Data 104 (104 = 96-127) */
		/* const */ unsigned int ND105          : 1;	/* New Data 105 (105 = 96-127) */
		/* const */ unsigned int ND106          : 1;	/* New Data 106 (106 = 96-127) */
		/* const */ unsigned int ND107          : 1;	/* New Data 107 (107 = 96-127) */
		/* const */ unsigned int ND108          : 1;	/* New Data 108 (108 = 96-127) */
		/* const */ unsigned int ND109          : 1;	/* New Data 109 (109 = 96-127) */
		/* const */ unsigned int ND110          : 1;	/* New Data 110 (110 = 96-127) */
		/* const */ unsigned int ND111          : 1;	/* New Data 111 (111 = 96-127) */
		/* const */ unsigned int ND112          : 1;	/* New Data 112 (112 = 96-127) */
		/* const */ unsigned int ND113          : 1;	/* New Data 113 (113 = 96-127) */
		/* const */ unsigned int ND114          : 1;	/* New Data 114 (114 = 96-127) */
		/* const */ unsigned int ND115          : 1;	/* New Data 115 (115 = 96-127) */
		/* const */ unsigned int ND116          : 1;	/* New Data 116 (116 = 96-127) */
		/* const */ unsigned int ND117          : 1;	/* New Data 117 (117 = 96-127) */
		/* const */ unsigned int ND118          : 1;	/* New Data 118 (118 = 96-127) */
		/* const */ unsigned int ND119          : 1;	/* New Data 119 (119 = 96-127) */
		/* const */ unsigned int ND120          : 1;	/* New Data 120 (120 = 96-127) */
		/* const */ unsigned int ND121          : 1;	/* New Data 121 (121 = 96-127) */
		/* const */ unsigned int ND122          : 1;	/* New Data 122 (122 = 96-127) */
		/* const */ unsigned int ND123          : 1;	/* New Data 123 (123 = 96-127) */
		/* const */ unsigned int ND124          : 1;	/* New Data 124 (124 = 96-127) */
		/* const */ unsigned int ND125          : 1;	/* New Data 125 (125 = 96-127) */
		/* const */ unsigned int ND126          : 1;	/* New Data 126 (126 = 96-127) */
		/* const */ unsigned int ND127          : 1;	/* New Data 127 (127 = 96-127) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDAT4_type;
#define ERAY_NDAT4	(*( ERAY_NDAT4_type *) 0xf001c33cu)	/* New Data Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int NDIP0          : 1;	/* New Data Interrupt Pointer 0 (0 = 0-31) */
		unsigned int NDIP1          : 1;	/* New Data Interrupt Pointer 1 (1 = 0-31) */
		unsigned int NDIP2          : 1;	/* New Data Interrupt Pointer 2 (2 = 0-31) */
		unsigned int NDIP3          : 1;	/* New Data Interrupt Pointer 3 (3 = 0-31) */
		unsigned int NDIP4          : 1;	/* New Data Interrupt Pointer 4 (4 = 0-31) */
		unsigned int NDIP5          : 1;	/* New Data Interrupt Pointer 5 (5 = 0-31) */
		unsigned int NDIP6          : 1;	/* New Data Interrupt Pointer 6 (6 = 0-31) */
		unsigned int NDIP7          : 1;	/* New Data Interrupt Pointer 7 (7 = 0-31) */
		unsigned int NDIP8          : 1;	/* New Data Interrupt Pointer 8 (8 = 0-31) */
		unsigned int NDIP9          : 1;	/* New Data Interrupt Pointer 9 (9 = 0-31) */
		unsigned int NDIP10         : 1;	/* New Data Interrupt Pointer 10 (10 = 0-31) */
		unsigned int NDIP11         : 1;	/* New Data Interrupt Pointer 11 (11 = 0-31) */
		unsigned int NDIP12         : 1;	/* New Data Interrupt Pointer 12 (12 = 0-31) */
		unsigned int NDIP13         : 1;	/* New Data Interrupt Pointer 13 (13 = 0-31) */
		unsigned int NDIP14         : 1;	/* New Data Interrupt Pointer 14 (14 = 0-31) */
		unsigned int NDIP15         : 1;	/* New Data Interrupt Pointer 15 (15 = 0-31) */
		unsigned int NDIP16         : 1;	/* New Data Interrupt Pointer 16 (16 = 0-31) */
		unsigned int NDIP17         : 1;	/* New Data Interrupt Pointer 17 (17 = 0-31) */
		unsigned int NDIP18         : 1;	/* New Data Interrupt Pointer 18 (18 = 0-31) */
		unsigned int NDIP19         : 1;	/* New Data Interrupt Pointer 19 (19 = 0-31) */
		unsigned int NDIP20         : 1;	/* New Data Interrupt Pointer 20 (20 = 0-31) */
		unsigned int NDIP21         : 1;	/* New Data Interrupt Pointer 21 (21 = 0-31) */
		unsigned int NDIP22         : 1;	/* New Data Interrupt Pointer 22 (22 = 0-31) */
		unsigned int NDIP23         : 1;	/* New Data Interrupt Pointer 23 (23 = 0-31) */
		unsigned int NDIP24         : 1;	/* New Data Interrupt Pointer 24 (24 = 0-31) */
		unsigned int NDIP25         : 1;	/* New Data Interrupt Pointer 25 (25 = 0-31) */
		unsigned int NDIP26         : 1;	/* New Data Interrupt Pointer 26 (26 = 0-31) */
		unsigned int NDIP27         : 1;	/* New Data Interrupt Pointer 27 (27 = 0-31) */
		unsigned int NDIP28         : 1;	/* New Data Interrupt Pointer 28 (28 = 0-31) */
		unsigned int NDIP29         : 1;	/* New Data Interrupt Pointer 29 (29 = 0-31) */
		unsigned int NDIP30         : 1;	/* New Data Interrupt Pointer 30 (30 = 0-31) */
		unsigned int NDIP31         : 1;	/* New Data Interrupt Pointer 31 (31 = 0-31) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDIC1_type;
#define ERAY_NDIC1	(*( ERAY_NDIC1_type *) 0xf001c3a8u)	/* New Data Interrupt Control 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int NDIP32         : 1;	/* New Data Interrupt Pointer 32 (32 = 32-63) */
		unsigned int NDIP33         : 1;	/* New Data Interrupt Pointer 33 (33 = 32-63) */
		unsigned int NDIP34         : 1;	/* New Data Interrupt Pointer 34 (34 = 32-63) */
		unsigned int NDIP35         : 1;	/* New Data Interrupt Pointer 35 (35 = 32-63) */
		unsigned int NDIP36         : 1;	/* New Data Interrupt Pointer 36 (36 = 32-63) */
		unsigned int NDIP37         : 1;	/* New Data Interrupt Pointer 37 (37 = 32-63) */
		unsigned int NDIP38         : 1;	/* New Data Interrupt Pointer 38 (38 = 32-63) */
		unsigned int NDIP39         : 1;	/* New Data Interrupt Pointer 39 (39 = 32-63) */
		unsigned int NDIP40         : 1;	/* New Data Interrupt Pointer 40 (40 = 32-63) */
		unsigned int NDIP41         : 1;	/* New Data Interrupt Pointer 41 (41 = 32-63) */
		unsigned int NDIP42         : 1;	/* New Data Interrupt Pointer 42 (42 = 32-63) */
		unsigned int NDIP43         : 1;	/* New Data Interrupt Pointer 43 (43 = 32-63) */
		unsigned int NDIP44         : 1;	/* New Data Interrupt Pointer 44 (44 = 32-63) */
		unsigned int NDIP45         : 1;	/* New Data Interrupt Pointer 45 (45 = 32-63) */
		unsigned int NDIP46         : 1;	/* New Data Interrupt Pointer 46 (46 = 32-63) */
		unsigned int NDIP47         : 1;	/* New Data Interrupt Pointer 47 (47 = 32-63) */
		unsigned int NDIP48         : 1;	/* New Data Interrupt Pointer 48 (48 = 32-63) */
		unsigned int NDIP49         : 1;	/* New Data Interrupt Pointer 49 (49 = 32-63) */
		unsigned int NDIP50         : 1;	/* New Data Interrupt Pointer 50 (50 = 32-63) */
		unsigned int NDIP51         : 1;	/* New Data Interrupt Pointer 51 (51 = 32-63) */
		unsigned int NDIP52         : 1;	/* New Data Interrupt Pointer 52 (52 = 32-63) */
		unsigned int NDIP53         : 1;	/* New Data Interrupt Pointer 53 (53 = 32-63) */
		unsigned int NDIP54         : 1;	/* New Data Interrupt Pointer 54 (54 = 32-63) */
		unsigned int NDIP55         : 1;	/* New Data Interrupt Pointer 55 (55 = 32-63) */
		unsigned int NDIP56         : 1;	/* New Data Interrupt Pointer 56 (56 = 32-63) */
		unsigned int NDIP57         : 1;	/* New Data Interrupt Pointer 57 (57 = 32-63) */
		unsigned int NDIP58         : 1;	/* New Data Interrupt Pointer 58 (58 = 32-63) */
		unsigned int NDIP59         : 1;	/* New Data Interrupt Pointer 59 (59 = 32-63) */
		unsigned int NDIP60         : 1;	/* New Data Interrupt Pointer 60 (60 = 32-63) */
		unsigned int NDIP61         : 1;	/* New Data Interrupt Pointer 61 (61 = 32-63) */
		unsigned int NDIP62         : 1;	/* New Data Interrupt Pointer 62 (62 = 32-63) */
		unsigned int NDIP63         : 1;	/* New Data Interrupt Pointer 63 (63 = 32-63) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDIC2_type;
#define ERAY_NDIC2	(*( ERAY_NDIC2_type *) 0xf001c3acu)	/* New Data Interrupt Control 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int NDIP64         : 1;	/* New Data Interrupt Pointer 64 (64 = 64-95) */
		unsigned int NDIP65         : 1;	/* New Data Interrupt Pointer 65 (65 = 64-95) */
		unsigned int NDIP66         : 1;	/* New Data Interrupt Pointer 66 (66 = 64-95) */
		unsigned int NDIP67         : 1;	/* New Data Interrupt Pointer 67 (67 = 64-95) */
		unsigned int NDIP68         : 1;	/* New Data Interrupt Pointer 68 (68 = 64-95) */
		unsigned int NDIP69         : 1;	/* New Data Interrupt Pointer 69 (69 = 64-95) */
		unsigned int NDIP70         : 1;	/* New Data Interrupt Pointer 70 (70 = 64-95) */
		unsigned int NDIP71         : 1;	/* New Data Interrupt Pointer 71 (71 = 64-95) */
		unsigned int NDIP72         : 1;	/* New Data Interrupt Pointer 72 (72 = 64-95) */
		unsigned int NDIP73         : 1;	/* New Data Interrupt Pointer 73 (73 = 64-95) */
		unsigned int NDIP74         : 1;	/* New Data Interrupt Pointer 74 (74 = 64-95) */
		unsigned int NDIP75         : 1;	/* New Data Interrupt Pointer 75 (75 = 64-95) */
		unsigned int NDIP76         : 1;	/* New Data Interrupt Pointer 76 (76 = 64-95) */
		unsigned int NDIP77         : 1;	/* New Data Interrupt Pointer 77 (77 = 64-95) */
		unsigned int NDIP78         : 1;	/* New Data Interrupt Pointer 78 (78 = 64-95) */
		unsigned int NDIP79         : 1;	/* New Data Interrupt Pointer 79 (79 = 64-95) */
		unsigned int NDIP80         : 1;	/* New Data Interrupt Pointer 80 (80 = 64-95) */
		unsigned int NDIP81         : 1;	/* New Data Interrupt Pointer 81 (81 = 64-95) */
		unsigned int NDIP82         : 1;	/* New Data Interrupt Pointer 82 (82 = 64-95) */
		unsigned int NDIP83         : 1;	/* New Data Interrupt Pointer 83 (83 = 64-95) */
		unsigned int NDIP84         : 1;	/* New Data Interrupt Pointer 84 (84 = 64-95) */
		unsigned int NDIP85         : 1;	/* New Data Interrupt Pointer 85 (85 = 64-95) */
		unsigned int NDIP86         : 1;	/* New Data Interrupt Pointer 86 (86 = 64-95) */
		unsigned int NDIP87         : 1;	/* New Data Interrupt Pointer 87 (87 = 64-95) */
		unsigned int NDIP88         : 1;	/* New Data Interrupt Pointer 88 (88 = 64-95) */
		unsigned int NDIP89         : 1;	/* New Data Interrupt Pointer 89 (89 = 64-95) */
		unsigned int NDIP90         : 1;	/* New Data Interrupt Pointer 90 (90 = 64-95) */
		unsigned int NDIP91         : 1;	/* New Data Interrupt Pointer 91 (91 = 64-95) */
		unsigned int NDIP92         : 1;	/* New Data Interrupt Pointer 92 (92 = 64-95) */
		unsigned int NDIP93         : 1;	/* New Data Interrupt Pointer 93 (93 = 64-95) */
		unsigned int NDIP94         : 1;	/* New Data Interrupt Pointer 94 (94 = 64-95) */
		unsigned int NDIP95         : 1;	/* New Data Interrupt Pointer 95 (95 = 64-95) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDIC3_type;
#define ERAY_NDIC3	(*( ERAY_NDIC3_type *) 0xf001c3b0u)	/* New Data Interrupt Control 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int NDIP96         : 1;	/* New Data Interrupt Pointer 96 (96 = 96-127) */
		unsigned int NDIP97         : 1;	/* New Data Interrupt Pointer 97 (97 = 96-127) */
		unsigned int NDIP98         : 1;	/* New Data Interrupt Pointer 98 (98 = 96-127) */
		unsigned int NDIP99         : 1;	/* New Data Interrupt Pointer 99 (99 = 96-127) */
		unsigned int NDIP100        : 1;	/* New Data Interrupt Pointer 100 (100 = 96-127) */
		unsigned int NDIP101        : 1;	/* New Data Interrupt Pointer 101 (101 = 96-127) */
		unsigned int NDIP102        : 1;	/* New Data Interrupt Pointer 102 (102 = 96-127) */
		unsigned int NDIP103        : 1;	/* New Data Interrupt Pointer 103 (103 = 96-127) */
		unsigned int NDIP104        : 1;	/* New Data Interrupt Pointer 104 (104 = 96-127) */
		unsigned int NDIP105        : 1;	/* New Data Interrupt Pointer 105 (105 = 96-127) */
		unsigned int NDIP106        : 1;	/* New Data Interrupt Pointer 106 (106 = 96-127) */
		unsigned int NDIP107        : 1;	/* New Data Interrupt Pointer 107 (107 = 96-127) */
		unsigned int NDIP108        : 1;	/* New Data Interrupt Pointer 108 (108 = 96-127) */
		unsigned int NDIP109        : 1;	/* New Data Interrupt Pointer 109 (109 = 96-127) */
		unsigned int NDIP110        : 1;	/* New Data Interrupt Pointer 110 (110 = 96-127) */
		unsigned int NDIP111        : 1;	/* New Data Interrupt Pointer 111 (111 = 96-127) */
		unsigned int NDIP112        : 1;	/* New Data Interrupt Pointer 112 (112 = 96-127) */
		unsigned int NDIP113        : 1;	/* New Data Interrupt Pointer 113 (113 = 96-127) */
		unsigned int NDIP114        : 1;	/* New Data Interrupt Pointer 114 (114 = 96-127) */
		unsigned int NDIP115        : 1;	/* New Data Interrupt Pointer 115 (115 = 96-127) */
		unsigned int NDIP116        : 1;	/* New Data Interrupt Pointer 116 (116 = 96-127) */
		unsigned int NDIP117        : 1;	/* New Data Interrupt Pointer 117 (117 = 96-127) */
		unsigned int NDIP118        : 1;	/* New Data Interrupt Pointer 118 (118 = 96-127) */
		unsigned int NDIP119        : 1;	/* New Data Interrupt Pointer 119 (119 = 96-127) */
		unsigned int NDIP120        : 1;	/* New Data Interrupt Pointer 120 (120 = 96-127) */
		unsigned int NDIP121        : 1;	/* New Data Interrupt Pointer 121 (121 = 96-127) */
		unsigned int NDIP122        : 1;	/* New Data Interrupt Pointer 122 (122 = 96-127) */
		unsigned int NDIP123        : 1;	/* New Data Interrupt Pointer 123 (123 = 96-127) */
		unsigned int NDIP124        : 1;	/* New Data Interrupt Pointer 124 (124 = 96-127) */
		unsigned int NDIP125        : 1;	/* New Data Interrupt Pointer 125 (125 = 96-127) */
		unsigned int NDIP126        : 1;	/* New Data Interrupt Pointer 126 (126 = 96-127) */
		unsigned int NDIP127        : 1;	/* New Data Interrupt Pointer 127 (127 = 96-127) */
	} B;
	int I;
	unsigned int U;

} ERAY_NDIC4_type;
#define ERAY_NDIC4	(*( ERAY_NDIC4_type *) 0xf001c3b4u)	/* New Data Interrupt Control 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int NML            : 4;	/* Network Management Vector Length (gNetworkManagementVectorLength) */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} ERAY_NEMC_type;
#define ERAY_NEMC	(*( ERAY_NEMC_type *) 0xf001c08cu)	/* NEM Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NM             : 32;	/* Network Management Vector */
	} B;
	int I;
	unsigned int U;

} ERAY_NMV1_type;
#define ERAY_NMV1	(*( ERAY_NMV1_type *) 0xf001c1b0u)	/* Network Management Vector 1 */
#define ERAY_NMV2	(*( ERAY_NMV1_type *) 0xf001c1b4u)	/* Network Management Vector 2 */
#define ERAY_NMV3	(*( ERAY_NMV1_type *) 0xf001c1b8u)	/* Network Management Vector 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int RHSS           : 1;	/* Read Header Section Shadow */
		unsigned int RDSS           : 1;	/* Read Data Section Shadow */
		unsigned int                : 14;
		/* const */ unsigned int RHSH           : 1;	/* Read Header Section Host */
		/* const */ unsigned int RDSH           : 1;	/* Read Data Section Host */
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} ERAY_OBCM_type;
#define ERAY_OBCM	(*( ERAY_OBCM_type *) 0xf001c710u)	/* Output Buffer Command Mask */

typedef volatile union
{
	struct
	{ 
		unsigned int OBRS           : 7;	/* Output Buffer Request Shadow */
		unsigned int                : 1;
		unsigned int VIEW           : 1;	/* View Shadow Buffer */
		unsigned int REQ            : 1;	/* Request Message RAM Transfer */
		unsigned int                : 5;
		/* const */ unsigned int OBSYS          : 1;	/* Output Buffer Busy Shadow */
		/* const */ unsigned int OBRH           : 7;	/* Output Buffer Request Host */
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} ERAY_OBCR_type;
#define ERAY_OBCR	(*( ERAY_OBCR_type *) 0xf001c714u)	/* Output Buffer Command Request */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 24;
		unsigned __sfrbit32 SUS            : 4;	/* OCDS Suspend Control */
		unsigned __sfrbit32 SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned __sfrbit32 SUSSTA         : 1;	/* Suspend State */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_OCS_type;
#define ERAY_OCS	(*( ERAY_OCS_type *) 0xf001c8e8u)	/* OCDS Control and Status */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int OCV            : 19;	/* Offset Correction Value (vOffsetCorrection) */
		/* const */ unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} ERAY_OCV_type;
#define ERAY_OCV	(*( ERAY_OCV_type *) 0xf001c11cu)	/* Offset Correction Value */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int OID            : 10;	/* Odd Sync ID (vsSyncIDListA,B odd) */
		/* const */ unsigned int                : 4;
		/* const */ unsigned int RXOA           : 1;	/* Received Odd Sync ID on Channel A */
		/* const */ unsigned int RXOB           : 1;	/* Received Odd Sync ID on Channel B */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ERAY_OSID01_type;
#define ERAY_OSID01	(*( ERAY_OSID01_type *) 0xf001c170u)	/* Odd Sync ID Symbol Window 01 */
#define ERAY_OSID02	(*( ERAY_OSID01_type *) 0xf001c174u)	/* Odd Sync ID Symbol Window 02 */
#define ERAY_OSID03	(*( ERAY_OSID01_type *) 0xf001c178u)	/* Odd Sync ID Symbol Window 03 */
#define ERAY_OSID04	(*( ERAY_OSID01_type *) 0xf001c17cu)	/* Odd Sync ID Symbol Window 04 */
#define ERAY_OSID05	(*( ERAY_OSID01_type *) 0xf001c180u)	/* Odd Sync ID Symbol Window 05 */
#define ERAY_OSID06	(*( ERAY_OSID01_type *) 0xf001c184u)	/* Odd Sync ID Symbol Window 06 */
#define ERAY_OSID07	(*( ERAY_OSID01_type *) 0xf001c188u)	/* Odd Sync ID Symbol Window 07 */
#define ERAY_OSID08	(*( ERAY_OSID01_type *) 0xf001c18cu)	/* Odd Sync ID Symbol Window 08 */
#define ERAY_OSID09	(*( ERAY_OSID01_type *) 0xf001c190u)	/* Odd Sync ID Symbol Window 09 */
#define ERAY_OSID10	(*( ERAY_OSID01_type *) 0xf001c194u)	/* Odd Sync ID Symbol Window 10 */
#define ERAY_OSID11	(*( ERAY_OSID01_type *) 0xf001c198u)	/* Odd Sync ID Symbol Window 11 */
#define ERAY_OSID12	(*( ERAY_OSID01_type *) 0xf001c19cu)	/* Odd Sync ID Symbol Window 12 */
#define ERAY_OSID13	(*( ERAY_OSID01_type *) 0xf001c1a0u)	/* Odd Sync ID Symbol Window 13 */
#define ERAY_OSID14	(*( ERAY_OSID01_type *) 0xf001c1a4u)	/* Odd Sync ID Symbol Window 14 */
#define ERAY_OSID15	(*( ERAY_OSID01_type *) 0xf001c1a8u)	/* Odd Sync ID Symbol Window 15 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 OTGB0          : 2;	/* Trigger Set for OTGB0 */
		unsigned __sfrbit32                : 6;
		unsigned __sfrbit32 OTGB1          : 2;	/* Trigger Set for OTGB1 */
		unsigned __sfrbit32                : 6;
		unsigned __sfrbit32 OTGB2          : 1;	/* Trigger Set for OTGB2 */
		unsigned __sfrbit32                : 15;
	} B;
	int I;
	unsigned int U;

} ERAY_OTSS_type;
#define ERAY_OTSS	(*( ERAY_OTSS_type *) 0xf001c870u)	/* OCDS Trigger Set Select */

typedef volatile union
{
	struct
	{ 
		unsigned int TSST           : 4;	/* Transmission Start Sequence Transmitter (gdTSSTransmitter) */
		unsigned int CASM           : 7;	/* Collision Avoidance Symbol Maximum(gdCASRxLowMax) */
		unsigned int                : 1;
		unsigned int SPP            : 2;	/* Strobe Point Position */
		unsigned int BRP            : 2;	/* Baud Rate Prescaler(gdSampleClockPeriod, pSamplePerMicrotick) */
		unsigned int RXW            : 9;	/* Wakeup Symbol Receive Window Length (gdWakeupSymbolRxWindow) */
		unsigned int                : 1;
		unsigned int RWP            : 6;	/* Repetitions of Tx Wakeup Pattern (pWakeupPattern) */
	} B;
	int I;
	unsigned int U;

} ERAY_PRTC1_type;
#define ERAY_PRTC1	(*( ERAY_PRTC1_type *) 0xf001c090u)	/* PRT Configuration Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int RXI            : 6;	/* Wakeup Symbol Receive Idle (gdWakeupSymbolRxIdle) */
		unsigned int                : 2;
		unsigned int RXL            : 6;	/* Wakeup Symbol Receive Low(gdWakeupSymbolRxLow) */
		unsigned int                : 2;
		unsigned int TXI            : 8;	/* Wakeup Symbol Transmit Idle (gdWakeupSymbolTxIdle) */
		unsigned int TXL            : 6;	/* Wakeup Symbol Transmit Low (gdWakeupSymbolTxLow) */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_PRTC2_type;
#define ERAY_PRTC2	(*( ERAY_PRTC2_type *) 0xf001c094u)	/* PRT Configuration Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RCV            : 12;	/* Rate Correction Value (vRateCorrection) */
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ERAY_RCV_type;
#define ERAY_RCV	(*( ERAY_RCV_type *) 0xf001c118u)	/* Rate Correction Value */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MDRB0          : 8;	/* 32-Bit Word nn, Byte 0 */
		/* const */ unsigned int MDRB1          : 8;	/* 32-Bit Word nn, Byte 1 */
		/* const */ unsigned int MDRB2          : 8;	/* 32-Bit Word nn, Byte 2 */
		/* const */ unsigned int MDRB3          : 8;	/* 32-Bit Word nn, Byte 3 */
	} B;
	int I;
	unsigned int U;

} ERAY_RDDS01_type;
#define ERAY_RDDS01	(*( ERAY_RDDS01_type *) 0xf001c600u)	/* Read Data Section 01 */
#define ERAY_RDDS02	(*( ERAY_RDDS01_type *) 0xf001c604u)	/* Read Data Section 02 */
#define ERAY_RDDS03	(*( ERAY_RDDS01_type *) 0xf001c608u)	/* Read Data Section 03 */
#define ERAY_RDDS04	(*( ERAY_RDDS01_type *) 0xf001c60cu)	/* Read Data Section 04 */
#define ERAY_RDDS05	(*( ERAY_RDDS01_type *) 0xf001c610u)	/* Read Data Section 05 */
#define ERAY_RDDS06	(*( ERAY_RDDS01_type *) 0xf001c614u)	/* Read Data Section 06 */
#define ERAY_RDDS07	(*( ERAY_RDDS01_type *) 0xf001c618u)	/* Read Data Section 07 */
#define ERAY_RDDS08	(*( ERAY_RDDS01_type *) 0xf001c61cu)	/* Read Data Section 08 */
#define ERAY_RDDS09	(*( ERAY_RDDS01_type *) 0xf001c620u)	/* Read Data Section 09 */
#define ERAY_RDDS10	(*( ERAY_RDDS01_type *) 0xf001c624u)	/* Read Data Section 10 */
#define ERAY_RDDS11	(*( ERAY_RDDS01_type *) 0xf001c628u)	/* Read Data Section 11 */
#define ERAY_RDDS12	(*( ERAY_RDDS01_type *) 0xf001c62cu)	/* Read Data Section 12 */
#define ERAY_RDDS13	(*( ERAY_RDDS01_type *) 0xf001c630u)	/* Read Data Section 13 */
#define ERAY_RDDS14	(*( ERAY_RDDS01_type *) 0xf001c634u)	/* Read Data Section 14 */
#define ERAY_RDDS15	(*( ERAY_RDDS01_type *) 0xf001c638u)	/* Read Data Section 15 */
#define ERAY_RDDS16	(*( ERAY_RDDS01_type *) 0xf001c63cu)	/* Read Data Section 16 */
#define ERAY_RDDS17	(*( ERAY_RDDS01_type *) 0xf001c640u)	/* Read Data Section 17 */
#define ERAY_RDDS18	(*( ERAY_RDDS01_type *) 0xf001c644u)	/* Read Data Section 18 */
#define ERAY_RDDS19	(*( ERAY_RDDS01_type *) 0xf001c648u)	/* Read Data Section 19 */
#define ERAY_RDDS20	(*( ERAY_RDDS01_type *) 0xf001c64cu)	/* Read Data Section 20 */
#define ERAY_RDDS21	(*( ERAY_RDDS01_type *) 0xf001c650u)	/* Read Data Section 21 */
#define ERAY_RDDS22	(*( ERAY_RDDS01_type *) 0xf001c654u)	/* Read Data Section 22 */
#define ERAY_RDDS23	(*( ERAY_RDDS01_type *) 0xf001c658u)	/* Read Data Section 23 */
#define ERAY_RDDS24	(*( ERAY_RDDS01_type *) 0xf001c65cu)	/* Read Data Section 24 */
#define ERAY_RDDS25	(*( ERAY_RDDS01_type *) 0xf001c660u)	/* Read Data Section 25 */
#define ERAY_RDDS26	(*( ERAY_RDDS01_type *) 0xf001c664u)	/* Read Data Section 26 */
#define ERAY_RDDS27	(*( ERAY_RDDS01_type *) 0xf001c668u)	/* Read Data Section 27 */
#define ERAY_RDDS28	(*( ERAY_RDDS01_type *) 0xf001c66cu)	/* Read Data Section 28 */
#define ERAY_RDDS29	(*( ERAY_RDDS01_type *) 0xf001c670u)	/* Read Data Section 29 */
#define ERAY_RDDS30	(*( ERAY_RDDS01_type *) 0xf001c674u)	/* Read Data Section 30 */
#define ERAY_RDDS31	(*( ERAY_RDDS01_type *) 0xf001c678u)	/* Read Data Section 31 */
#define ERAY_RDDS32	(*( ERAY_RDDS01_type *) 0xf001c67cu)	/* Read Data Section 32 */
#define ERAY_RDDS33	(*( ERAY_RDDS01_type *) 0xf001c680u)	/* Read Data Section 33 */
#define ERAY_RDDS34	(*( ERAY_RDDS01_type *) 0xf001c684u)	/* Read Data Section 34 */
#define ERAY_RDDS35	(*( ERAY_RDDS01_type *) 0xf001c688u)	/* Read Data Section 35 */
#define ERAY_RDDS36	(*( ERAY_RDDS01_type *) 0xf001c68cu)	/* Read Data Section 36 */
#define ERAY_RDDS37	(*( ERAY_RDDS01_type *) 0xf001c690u)	/* Read Data Section 37 */
#define ERAY_RDDS38	(*( ERAY_RDDS01_type *) 0xf001c694u)	/* Read Data Section 38 */
#define ERAY_RDDS39	(*( ERAY_RDDS01_type *) 0xf001c698u)	/* Read Data Section 39 */
#define ERAY_RDDS40	(*( ERAY_RDDS01_type *) 0xf001c69cu)	/* Read Data Section 40 */
#define ERAY_RDDS41	(*( ERAY_RDDS01_type *) 0xf001c6a0u)	/* Read Data Section 41 */
#define ERAY_RDDS42	(*( ERAY_RDDS01_type *) 0xf001c6a4u)	/* Read Data Section 42 */
#define ERAY_RDDS43	(*( ERAY_RDDS01_type *) 0xf001c6a8u)	/* Read Data Section 43 */
#define ERAY_RDDS44	(*( ERAY_RDDS01_type *) 0xf001c6acu)	/* Read Data Section 44 */
#define ERAY_RDDS45	(*( ERAY_RDDS01_type *) 0xf001c6b0u)	/* Read Data Section 45 */
#define ERAY_RDDS46	(*( ERAY_RDDS01_type *) 0xf001c6b4u)	/* Read Data Section 46 */
#define ERAY_RDDS47	(*( ERAY_RDDS01_type *) 0xf001c6b8u)	/* Read Data Section 47 */
#define ERAY_RDDS48	(*( ERAY_RDDS01_type *) 0xf001c6bcu)	/* Read Data Section 48 */
#define ERAY_RDDS49	(*( ERAY_RDDS01_type *) 0xf001c6c0u)	/* Read Data Section 49 */
#define ERAY_RDDS50	(*( ERAY_RDDS01_type *) 0xf001c6c4u)	/* Read Data Section 50 */
#define ERAY_RDDS51	(*( ERAY_RDDS01_type *) 0xf001c6c8u)	/* Read Data Section 51 */
#define ERAY_RDDS52	(*( ERAY_RDDS01_type *) 0xf001c6ccu)	/* Read Data Section 52 */
#define ERAY_RDDS53	(*( ERAY_RDDS01_type *) 0xf001c6d0u)	/* Read Data Section 53 */
#define ERAY_RDDS54	(*( ERAY_RDDS01_type *) 0xf001c6d4u)	/* Read Data Section 54 */
#define ERAY_RDDS55	(*( ERAY_RDDS01_type *) 0xf001c6d8u)	/* Read Data Section 55 */
#define ERAY_RDDS56	(*( ERAY_RDDS01_type *) 0xf001c6dcu)	/* Read Data Section 56 */
#define ERAY_RDDS57	(*( ERAY_RDDS01_type *) 0xf001c6e0u)	/* Read Data Section 57 */
#define ERAY_RDDS58	(*( ERAY_RDDS01_type *) 0xf001c6e4u)	/* Read Data Section 58 */
#define ERAY_RDDS59	(*( ERAY_RDDS01_type *) 0xf001c6e8u)	/* Read Data Section 59 */
#define ERAY_RDDS60	(*( ERAY_RDDS01_type *) 0xf001c6ecu)	/* Read Data Section 60 */
#define ERAY_RDDS61	(*( ERAY_RDDS01_type *) 0xf001c6f0u)	/* Read Data Section 61 */
#define ERAY_RDDS62	(*( ERAY_RDDS01_type *) 0xf001c6f4u)	/* Read Data Section 62 */
#define ERAY_RDDS63	(*( ERAY_RDDS01_type *) 0xf001c6f8u)	/* Read Data Section 63 */
#define ERAY_RDDS64	(*( ERAY_RDDS01_type *) 0xf001c6fcu)	/* Read Data Section 64 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FID            : 11;	/* Frame ID */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int CYC            : 7;	/* Cycle Code */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CHA            : 1;	/* Channel Filter Control A */
		/* const */ unsigned int CHB            : 1;	/* Channel Filter Control B */
		/* const */ unsigned int CFG            : 1;	/* Message Buffer Direction Configuration Bit */
		/* const */ unsigned int PPIT           : 1;	/* Payload Preamble Indicator Transmit */
		/* const */ unsigned int TXM            : 1;	/* Transmission Mode */
		/* const */ unsigned int MBI            : 1;	/* Message Buffer Service Request */
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_RDHS1_type;
#define ERAY_RDHS1	(*( ERAY_RDHS1_type *) 0xf001c700u)	/* Read Header Section 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CRC            : 11;	/* Header CRC (vRF!Header!HeaderCRC) */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int PLC            : 7;	/* Payload Length Configured */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int PLR            : 7;	/* Payload Length Received (vRF!Header!Length) */
		/* const */ unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ERAY_RDHS2_type;
#define ERAY_RDHS2	(*( ERAY_RDHS2_type *) 0xf001c704u)	/* Read Header Section 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DP             : 11;	/* Data Pointer */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int RCC            : 6;	/* Receive Cycle Count (vRF!Header!CycleCount) */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int RCI            : 1;	/* Received on Channel Indicator (vSS!Channel) */
		/* const */ unsigned int SFI            : 1;	/* Startup Frame Indicator (vRF!Header!SuFIndicator) */
		/* const */ unsigned int SYN            : 1;	/* SYNC Frame Indicator (vRF!Header!SyFIndicator) */
		/* const */ unsigned int NFI            : 1;	/* NULL Frame Indicator (vRF!Header!NFIndicator) */
		/* const */ unsigned int PPI            : 1;	/* Payload Preamble Indicator (vRF!Header!PPIndicator) */
		/* const */ unsigned int RES            : 1;	/* Reserved Bit (vRF!Header!Reserved) */
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_RDHS3_type;
#define ERAY_RDHS3	(*( ERAY_RDHS3_type *) 0xf001c708u)	/* Read Header Section 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SCCA           : 11;	/* Slot Counter Channel A (vSlotCounter[A]) */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int SCCB           : 11;	/* Slot Counter Channel B (vSlotCounter[B]) */
		/* const */ unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_SCV_type;
#define ERAY_SCV	(*( ERAY_SCV_type *) 0xf001c110u)	/* Slot Counter Value */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int VSAE           : 4;	/* Valid SYNC Frames Channel A, even communication cycle */
		/* const */ unsigned int VSAO           : 4;	/* Valid SYNC Frames Channel A, odd communication cycle */
		/* const */ unsigned int VSBE           : 4;	/* Valid SYNC Frames Channel B, even communication cycle */
		/* const */ unsigned int VSBO           : 4;	/* Valid SYNC Frames Channel B, odd communication cycle */
		/* const */ unsigned int MOCS           : 1;	/* Missing Offset Correction Signal */
		/* const */ unsigned int OCLR           : 1;	/* Offset Correction Limit Reached */
		/* const */ unsigned int MRCS           : 1;	/* Missing Rate Correction Signal */
		/* const */ unsigned int RCLR           : 1;	/* Rate Correction Limit Reached */
		/* const */ unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} ERAY_SFS_type;
#define ERAY_SFS	(*( ERAY_SFS_type *) 0xf001c120u)	/* SYNC Frame Status */

typedef volatile union
{
	struct
	{ 
		unsigned int WSTE           : 1;	/* Wakeup Status Service Request Enable */
		unsigned int CASE           : 1;	/* Collision Avoidance Symbol Service Request Enable */
		unsigned int CYCSE          : 1;	/* Cycle Start Service Request Enable */
		unsigned int TXIE           : 1;	/* Transmit Service Request Enable */
		unsigned int RXIE           : 1;	/* Receive Service Request Enable */
		unsigned int RFNEE          : 1;	/* Receive FIFO Not Empty Service Request Enable */
		unsigned int RFCLE          : 1;	/* Receive FIFO Critical Level Service Request Enable */
		unsigned int NMVCE          : 1;	/* Network Management Vector Changed Service Request Enable */
		unsigned int TI0E           : 1;	/* Timer Service Request 0 Enable */
		unsigned int TI1E           : 1;	/* Timer Service Request 1 Enable */
		unsigned int TIBCE          : 1;	/* Transfer Input Buffer Completed Service Request Enable */
		unsigned int TOBCE          : 1;	/* Transfer Output Buffer Completed Service Request Enable */
		unsigned int SWEE           : 1;	/* Stop Watch Event Service Request Enable */
		unsigned int SUCSE          : 1;	/* Startup Completed Successfully Service Request Enable */
		unsigned int MBSIE          : 1;	/* Message Buffer Status Service Request Enable */
		unsigned int SDSE           : 1;	/* Start of Dynamic Segment Service Request Enable */
		unsigned int WUPAE          : 1;	/* Wakeup Pattern Channel A Service Request Enable */
		unsigned int MTSAE          : 1;	/* Media Access Test Symbol Channel A Service Request Enable */
		unsigned int                : 6;
		unsigned int WUPBE          : 1;	/* Wakeup Pattern Channel B Service Request Enable */
		unsigned int MTSBE          : 1;	/* Media Access Test Symbol Channel B Service Request Enable */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} ERAY_SIER_type;
#define ERAY_SIER	(*( ERAY_SIER_type *) 0xf001c03cu)	/* Status Service Request Enable Reset */

typedef volatile union
{
	struct
	{ 
		unsigned int WSTE           : 1;	/* Wakeup Status Service Request Enable */
		unsigned int CASE           : 1;	/* Collision Avoidance Symbol Service Request Enable */
		unsigned int CYCSE          : 1;	/* Cycle Start Service Request Enable */
		unsigned int TXIE           : 1;	/* Transmit Service Request Enable */
		unsigned int RXIE           : 1;	/* Receive Service Request Enable */
		unsigned int RFNEE          : 1;	/* Receive FIFO Not Empty Service Request Enable */
		unsigned int RFCLE          : 1;	/* Receive FIFO Critical Level Service Request Enable */
		unsigned int NMVCE          : 1;	/* Network Management Vector Changed Service Request Enable */
		unsigned int TI0E           : 1;	/* Timer Service Request 0 Enable */
		unsigned int TI1E           : 1;	/* Timer Service Request 1 Enable */
		unsigned int TIBCE          : 1;	/* Transfer Input Buffer Completed Service Request Enable */
		unsigned int TOBCE          : 1;	/* Transfer Output Buffer Completed Service Request Enable */
		unsigned int SWEE           : 1;	/* Stop Watch Event Service Request Enable */
		unsigned int SUCSE          : 1;	/* Startup Completed Successfully Service Request Enable */
		unsigned int MBSIE          : 1;	/* Message Buffer Status Service Request Enable */
		unsigned int SDSE           : 1;	/* Start of Dynamic Segment Service Request Enable */
		unsigned int WUPAE          : 1;	/* Wakeup Pattern Channel A Service Request Enable */
		unsigned int MTSAE          : 1;	/* Media Access Test Symbol Channel A Service Request Enable */
		unsigned int                : 6;
		unsigned int WUPBE          : 1;	/* Wakeup Pattern Channel B Service Request Enable */
		unsigned int MTSBE          : 1;	/* Media Access Test Symbol Channel B Service Request Enable */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} ERAY_SIES_type;
#define ERAY_SIES	(*( ERAY_SIES_type *) 0xf001c038u)	/* Status Service Request Enable Set */

typedef volatile union
{
	struct
	{ 
		unsigned int WSTL           : 1;	/* Wakeup Status Service Request Line */
		unsigned int CASL           : 1;	/* Collision Avoidance Symbol Service Request Line */
		unsigned int CYCSL          : 1;	/* Cycle Start Service Request Line */
		unsigned int TXIL           : 1;	/* Transmit Service Request Line */
		unsigned int RXIL           : 1;	/* Receive Service Request Line */
		unsigned int RFNEL          : 1;	/* Receive FIFO Not Empty Service Request Line */
		unsigned int RFCLL          : 1;	/* Receive FIFO Critical Level Service Request Line */
		unsigned int NMVCL          : 1;	/* Network Management Vector Changed Service Request Line */
		unsigned int TI0L           : 1;	/* Timer Service Request 0 Line */
		unsigned int TI1L           : 1;	/* Timer Service Request 1 Line */
		unsigned int TIBCL          : 1;	/* Transfer Input Buffer Completed Service Request Line */
		unsigned int TOBCL          : 1;	/* Transfer Output Buffer Completed Service Request Line */
		unsigned int SWEL           : 1;	/* Stop Watch Event Service Request Line */
		unsigned int SUCSL          : 1;	/* Startup Completed Successfully Service Request Line */
		unsigned int MBSIL          : 1;	/* Message Buffer Status Service Request Line */
		unsigned int SDSL           : 1;	/* Start of Dynamic Segment Service Request Line */
		unsigned int WUPAL          : 1;	/* Wakeup Pattern Channel A Service Request Line */
		unsigned int MTSAL          : 1;	/* Media Access Test Symbol Channel A Service Request Line */
		unsigned int                : 6;
		unsigned int WUPBL          : 1;	/* Wakeup Pattern Channel B Service Request Line */
		unsigned int MTSBL          : 1;	/* Media Access Test Symbol Channel B Service Request Line */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} ERAY_SILS_type;
#define ERAY_SILS	(*( ERAY_SILS_type *) 0xf001c02cu)	/* Status Service Request Line Select */

typedef volatile union
{
	struct
	{ 
		unsigned int WST            : 1;	/* Wakeup Status */
		unsigned int CAS            : 1;	/* Collision Avoidance Symbol */
		unsigned int CYCS           : 1;	/* Cycle Start Service Request */
		unsigned int TXI            : 1;	/* Transmit Service Request */
		unsigned int RXI            : 1;	/* Receive Service Request */
		/* const */ unsigned int RFNE           : 1;	/* Receive FIFO Not Empty */
		/* const */ unsigned int RFCL           : 1;	/* Receive FIFO Critical Level */
		unsigned int NMVC           : 1;	/* Network Management Vector Changed */
		unsigned int TI0            : 1;	/* Timer Service Request 0 */
		unsigned int TI1            : 1;	/* Timer Service Request 1 */
		unsigned int TIBC           : 1;	/* Transfer Input Buffer Completed */
		unsigned int TOBC           : 1;	/* Transfer Output Buffer Completed */
		unsigned int SWE            : 1;	/* Stop Watch Event */
		unsigned int SUCS           : 1;	/* Startup Completed Successfully */
		unsigned int MBSI           : 1;	/* Message Buffer Status Service Request */
		unsigned int SDS            : 1;	/* Start of Dynamic Segment */
		unsigned int WUPA           : 1;	/* Wakeup Pattern Channel A */
		unsigned int MTSA           : 1;	/* MTS Received on Channel A (vSS!ValidMTSA) */
		unsigned int                : 6;
		unsigned int WUPB           : 1;	/* Wakeup Pattern Channel B */
		unsigned int MTSB           : 1;	/* MTS Received on Channel B (vSS!ValidMTSB) */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} ERAY_SIR_type;
#define ERAY_SIR	(*( ERAY_SIR_type *) 0xf001c024u)	/* Status Service Request Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ESWT           : 1;	/* Enable Stop Watch Trigger */
		unsigned int SWMS           : 1;	/* Stop Watch Mode Select */
		unsigned int EDGE           : 1;	/* Stop Watch Trigger Edge Select */
		unsigned int SSWT           : 1;	/* Software Stop Watch Trigger */
		unsigned int EETP           : 1;	/* Enable External Trigger Pin */
		unsigned int EINT0          : 1;	/* Enable Service Request 0 Trigger */
		unsigned int EINT1          : 1;	/* Enable Service Request 1 Trigger */
		unsigned int                : 1;
		/* const */ unsigned int SCCV           : 6;	/* Stopped Cycle Counter Value */
		unsigned int                : 2;
		/* const */ unsigned int SMTV           : 14;	/* Stopped Macrotick Value */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_STPW1_type;
#define ERAY_STPW1	(*( ERAY_STPW1_type *) 0xf001c04cu)	/* Stop Watch Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SSCVA          : 11;	/* Stop Watch Captured Slot Counter Value Channel A */
		/* const */ unsigned int                : 5;
		/* const */ unsigned int SSCVB          : 11;	/* Stop Watch Captured Slot Counter Value Channel B */
		/* const */ unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ERAY_STPW2_type;
#define ERAY_STPW2	(*( ERAY_STPW2_type *) 0xf001c050u)	/* Stop Watch Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMD            : 4;	/* CHI Command Vector */
		unsigned int                : 3;
		/* const */ unsigned int PBSY           : 1;	/* POC Busy */
		unsigned int TXST           : 1;	/* Transmit Startup Frame in Key Slot (pKeySlotUsedForStartup) */
		unsigned int TXSY           : 1;	/* Transmit SYNC Frame in Key Slot(pKeySlotUsedForSync) */
		unsigned int                : 1;
		unsigned int CSA            : 5;	/* Cold Start Attempts(gColdStartAttempts) */
		unsigned int PTA            : 5;	/* Passive to Active (pAllowPassiveToActive) */
		unsigned int WUCS           : 1;	/* Wakeup Channel Select (pWakeupChannel) */
		unsigned int TSM            : 1;	/* Transmission Slot Mode (pSingleSlotEnabled) */
		unsigned int HCSE           : 1;	/* Halt due to Clock Sync Error (pAllowHaltDueToClock) */
		unsigned int MTSA           : 1;	/* Select Channel A for MTS Transmission */
		unsigned int MTSB           : 1;	/* Select Channel B for MTS Transmission */
		unsigned int CCHA           : 1;	/* Connected to Channel A (pChannels) */
		unsigned int CCHB           : 1;	/* Connected to Channel B (pChannels) */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} ERAY_SUCC1_type;
#define ERAY_SUCC1	(*( ERAY_SUCC1_type *) 0xf001c080u)	/* SUC Configuration Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int LT             : 21;	/* Listen Timeout (pdListenTimeout) */
		unsigned int                : 3;
		unsigned int LTN            : 4;	/* Listen Time-out Noise (gListenNoise - 1) */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} ERAY_SUCC2_type;
#define ERAY_SUCC2	(*( ERAY_SUCC2_type *) 0xf001c084u)	/* SUC Configuration Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int WCP            : 4;	/* Maximum Without Clock Correction Passive (gMaxWithoutClockCorrectionPassive) */
		unsigned int WCF            : 4;	/* Maximum Without Clock Correction Fatal (gMaxWithoutClockCorrecti on Fatal) */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} ERAY_SUCC3_type;
#define ERAY_SUCC3	(*( ERAY_SUCC3_type *) 0xf001c088u)	/* SUC Configuration Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SESA           : 1;	/* Syntax Error in Symbol Window Channel A (vSS!SyntaxErrorA) */
		/* const */ unsigned int SBSA           : 1;	/* Slot Boundary Violation in Symbol Window Channel A (vSS!BViolationA) */
		/* const */ unsigned int TCSA           : 1;	/* Transmission Conflict in Symbol Window Channel A (vSS!TxConflictA) */
		/* const */ unsigned int SESB           : 1;	/* Syntax Error in Symbol Window Channel B (vSS!SyntaxErrorB) */
		/* const */ unsigned int SBSB           : 1;	/* Slot Boundary Violation in Symbol Window Channel B (vSS!BViolationB) */
		/* const */ unsigned int TCSB           : 1;	/* Transmission Conflict in Symbol Window Channel B (vSS!TxConflictB) */
		/* const */ unsigned int MTSA           : 1;	/* MTS Received on Channel A (vSS!ValidMTSA) */
		/* const */ unsigned int MTSB           : 1;	/* MTS Received on Channel B (vSS!ValidMTSB) */
		/* const */ unsigned int SENA           : 1;	/* Syntax Error during network idle time (NIT) Channel A (vSS!SyntaxErrorA) */
		/* const */ unsigned int SBNA           : 1;	/* Slot Boundary Violation during network idle time (NIT) Channel A (vSS!BViolationA) */
		/* const */ unsigned int SENB           : 1;	/* Syntax Error during network idle time (NIT) Channel B (vSS!SyntaxErrorB) */
		/* const */ unsigned int SBNB           : 1;	/* Slot Boundary Violation during network idle time (NIT) Channel B (vSS!BViolationB) */
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ERAY_SWNIT_type;
#define ERAY_SWNIT	(*( ERAY_SWNIT_type *) 0xf001c124u)	/* Symbol Window and Network Idle Time Status */

typedef volatile union
{
	struct
	{ 
		unsigned int T0RC           : 1;	/* Timer 0 Run Control */
		unsigned int T0MS           : 1;	/* Timer 0 Mode Select */
		unsigned int                : 6;
		unsigned int T0CC           : 7;	/* Timer 0 Cycle Code */
		unsigned int                : 1;
		unsigned int T0MO           : 14;	/* Timer 0 Macrotick Offset */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_T0C_type;
#define ERAY_T0C	(*( ERAY_T0C_type *) 0xf001c044u)	/* Timer 0 Configuration */

typedef volatile union
{
	struct
	{ 
		unsigned int T1RC           : 1;	/* Timer 1 Run Control */
		unsigned int T1MS           : 1;	/* Timer 1 Mode Select */
		unsigned int                : 14;
		unsigned int T1MC           : 14;	/* Timer 1 Macrotick Count */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_T1C_type;
#define ERAY_T1C	(*( ERAY_T1C_type *) 0xf001c048u)	/* Timer 1 Configuration */

typedef volatile union
{
	struct
	{ 
		unsigned int WRTEN          : 1;	/* Write Test Register Enable */
		unsigned int ELBE           : 1;	/* External Loop Back Enable */
		unsigned int                : 2;
		unsigned int TMC            : 2;	/* Test Multiplexer Control */
		unsigned int                : 2;
		/* const */ unsigned int AOA            : 1;	/* Activity on A */
		/* const */ unsigned int AOB            : 1;	/* Activity on B */
		unsigned int                : 6;
		/* const */ unsigned int RXA            : 1;	/* Read Channel A Receive Pin */
		/* const */ unsigned int RXB            : 1;	/* Read Channel B Receive Pin */
		unsigned int TXA            : 1;	/* Read or Write to Channel A Transmit Pin */
		unsigned int TXB            : 1;	/* Read or Write to Channel B Transmit Pin */
		unsigned int TXENA          : 1;	/* Read or Write to Channel A Transmit Enable Pin */
		unsigned int TXENB          : 1;	/* Read or Write to Channel B Transmit Enable Pin */
		unsigned int                : 2;
		/* const */ unsigned int CERA           : 4;	/* Coding Error Report Channel A */
		/* const */ unsigned int CERB           : 4;	/* Coding Error Report Channel B */
	} B;
	int I;
	unsigned int U;

} ERAY_TEST1_type;
#define ERAY_TEST1	(*( ERAY_TEST1_type *) 0xf001c010u)	/* Test Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int RS             : 3;	/* RAM Select */
		unsigned int                : 1;
		unsigned int SSEL           : 3;	/* Segment Select */
		unsigned int                : 7;
		unsigned int WRECC          : 1;	/* Write ECC Data Enable */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} ERAY_TEST2_type;
#define ERAY_TEST2	(*( ERAY_TEST2_type *) 0xf001c014u)	/* Test Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXR0           : 1;	/* Transmission Request 0 (0 = 0-31) */
		/* const */ unsigned int TXR1           : 1;	/* Transmission Request 1 (1 = 0-31) */
		/* const */ unsigned int TXR2           : 1;	/* Transmission Request 2 (2 = 0-31) */
		/* const */ unsigned int TXR3           : 1;	/* Transmission Request 3 (3 = 0-31) */
		/* const */ unsigned int TXR4           : 1;	/* Transmission Request 4 (4 = 0-31) */
		/* const */ unsigned int TXR5           : 1;	/* Transmission Request 5 (5 = 0-31) */
		/* const */ unsigned int TXR6           : 1;	/* Transmission Request 6 (6 = 0-31) */
		/* const */ unsigned int TXR7           : 1;	/* Transmission Request 7 (7 = 0-31) */
		/* const */ unsigned int TXR8           : 1;	/* Transmission Request 8 (8 = 0-31) */
		/* const */ unsigned int TXR9           : 1;	/* Transmission Request 9 (9 = 0-31) */
		/* const */ unsigned int TXR10          : 1;	/* Transmission Request 10 (10 = 0-31) */
		/* const */ unsigned int TXR11          : 1;	/* Transmission Request 11 (11 = 0-31) */
		/* const */ unsigned int TXR12          : 1;	/* Transmission Request 12 (12 = 0-31) */
		/* const */ unsigned int TXR13          : 1;	/* Transmission Request 13 (13 = 0-31) */
		/* const */ unsigned int TXR14          : 1;	/* Transmission Request 14 (14 = 0-31) */
		/* const */ unsigned int TXR15          : 1;	/* Transmission Request 15 (15 = 0-31) */
		/* const */ unsigned int TXR16          : 1;	/* Transmission Request 16 (16 = 0-31) */
		/* const */ unsigned int TXR17          : 1;	/* Transmission Request 17 (17 = 0-31) */
		/* const */ unsigned int TXR18          : 1;	/* Transmission Request 18 (18 = 0-31) */
		/* const */ unsigned int TXR19          : 1;	/* Transmission Request 19 (19 = 0-31) */
		/* const */ unsigned int TXR20          : 1;	/* Transmission Request 20 (20 = 0-31) */
		/* const */ unsigned int TXR21          : 1;	/* Transmission Request 21 (21 = 0-31) */
		/* const */ unsigned int TXR22          : 1;	/* Transmission Request 22 (22 = 0-31) */
		/* const */ unsigned int TXR23          : 1;	/* Transmission Request 23 (23 = 0-31) */
		/* const */ unsigned int TXR24          : 1;	/* Transmission Request 24 (24 = 0-31) */
		/* const */ unsigned int TXR25          : 1;	/* Transmission Request 25 (25 = 0-31) */
		/* const */ unsigned int TXR26          : 1;	/* Transmission Request 26 (26 = 0-31) */
		/* const */ unsigned int TXR27          : 1;	/* Transmission Request 27 (27 = 0-31) */
		/* const */ unsigned int TXR28          : 1;	/* Transmission Request 28 (28 = 0-31) */
		/* const */ unsigned int TXR29          : 1;	/* Transmission Request 29 (29 = 0-31) */
		/* const */ unsigned int TXR30          : 1;	/* Transmission Request 30 (30 = 0-31) */
		/* const */ unsigned int TXR31          : 1;	/* Transmission Request 31 (31 = 0-31) */
	} B;
	int I;
	unsigned int U;

} ERAY_TXRQ1_type;
#define ERAY_TXRQ1	(*( ERAY_TXRQ1_type *) 0xf001c320u)	/* Transmission Request Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXR32          : 1;	/* Transmission Request 32 (32 = 32-63) */
		/* const */ unsigned int TXR33          : 1;	/* Transmission Request 33 (33 = 32-63) */
		/* const */ unsigned int TXR34          : 1;	/* Transmission Request 34 (34 = 32-63) */
		/* const */ unsigned int TXR35          : 1;	/* Transmission Request 35 (35 = 32-63) */
		/* const */ unsigned int TXR36          : 1;	/* Transmission Request 36 (36 = 32-63) */
		/* const */ unsigned int TXR37          : 1;	/* Transmission Request 37 (37 = 32-63) */
		/* const */ unsigned int TXR38          : 1;	/* Transmission Request 38 (38 = 32-63) */
		/* const */ unsigned int TXR39          : 1;	/* Transmission Request 39 (39 = 32-63) */
		/* const */ unsigned int TXR40          : 1;	/* Transmission Request 40 (40 = 32-63) */
		/* const */ unsigned int TXR41          : 1;	/* Transmission Request 41 (41 = 32-63) */
		/* const */ unsigned int TXR42          : 1;	/* Transmission Request 42 (42 = 32-63) */
		/* const */ unsigned int TXR43          : 1;	/* Transmission Request 43 (43 = 32-63) */
		/* const */ unsigned int TXR44          : 1;	/* Transmission Request 44 (44 = 32-63) */
		/* const */ unsigned int TXR45          : 1;	/* Transmission Request 45 (45 = 32-63) */
		/* const */ unsigned int TXR46          : 1;	/* Transmission Request 46 (46 = 32-63) */
		/* const */ unsigned int TXR47          : 1;	/* Transmission Request 47 (47 = 32-63) */
		/* const */ unsigned int TXR48          : 1;	/* Transmission Request 48 (48 = 32-63) */
		/* const */ unsigned int TXR49          : 1;	/* Transmission Request 49 (49 = 32-63) */
		/* const */ unsigned int TXR50          : 1;	/* Transmission Request 50 (50 = 32-63) */
		/* const */ unsigned int TXR51          : 1;	/* Transmission Request 51 (51 = 32-63) */
		/* const */ unsigned int TXR52          : 1;	/* Transmission Request 52 (52 = 32-63) */
		/* const */ unsigned int TXR53          : 1;	/* Transmission Request 53 (53 = 32-63) */
		/* const */ unsigned int TXR54          : 1;	/* Transmission Request 54 (54 = 32-63) */
		/* const */ unsigned int TXR55          : 1;	/* Transmission Request 55 (55 = 32-63) */
		/* const */ unsigned int TXR56          : 1;	/* Transmission Request 56 (56 = 32-63) */
		/* const */ unsigned int TXR57          : 1;	/* Transmission Request 57 (57 = 32-63) */
		/* const */ unsigned int TXR58          : 1;	/* Transmission Request 58 (58 = 32-63) */
		/* const */ unsigned int TXR59          : 1;	/* Transmission Request 59 (59 = 32-63) */
		/* const */ unsigned int TXR60          : 1;	/* Transmission Request 60 (60 = 32-63) */
		/* const */ unsigned int TXR61          : 1;	/* Transmission Request 61 (61 = 32-63) */
		/* const */ unsigned int TXR62          : 1;	/* Transmission Request 62 (62 = 32-63) */
		/* const */ unsigned int TXR63          : 1;	/* Transmission Request 63 (63 = 32-63) */
	} B;
	int I;
	unsigned int U;

} ERAY_TXRQ2_type;
#define ERAY_TXRQ2	(*( ERAY_TXRQ2_type *) 0xf001c324u)	/* Transmission Request Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXR64          : 1;	/* Transmission Request 64 (64 = 64-95) */
		/* const */ unsigned int TXR65          : 1;	/* Transmission Request 65 (65 = 64-95) */
		/* const */ unsigned int TXR66          : 1;	/* Transmission Request 66 (66 = 64-95) */
		/* const */ unsigned int TXR67          : 1;	/* Transmission Request 67 (67 = 64-95) */
		/* const */ unsigned int TXR68          : 1;	/* Transmission Request 68 (68 = 64-95) */
		/* const */ unsigned int TXR69          : 1;	/* Transmission Request 69 (69 = 64-95) */
		/* const */ unsigned int TXR70          : 1;	/* Transmission Request 70 (70 = 64-95) */
		/* const */ unsigned int TXR71          : 1;	/* Transmission Request 71 (71 = 64-95) */
		/* const */ unsigned int TXR72          : 1;	/* Transmission Request 72 (72 = 64-95) */
		/* const */ unsigned int TXR73          : 1;	/* Transmission Request 73 (73 = 64-95) */
		/* const */ unsigned int TXR74          : 1;	/* Transmission Request 74 (74 = 64-95) */
		/* const */ unsigned int TXR75          : 1;	/* Transmission Request 75 (75 = 64-95) */
		/* const */ unsigned int TXR76          : 1;	/* Transmission Request 76 (76 = 64-95) */
		/* const */ unsigned int TXR77          : 1;	/* Transmission Request 77 (77 = 64-95) */
		/* const */ unsigned int TXR78          : 1;	/* Transmission Request 78 (78 = 64-95) */
		/* const */ unsigned int TXR79          : 1;	/* Transmission Request 79 (79 = 64-95) */
		/* const */ unsigned int TXR80          : 1;	/* Transmission Request 80 (80 = 64-95) */
		/* const */ unsigned int TXR81          : 1;	/* Transmission Request 81 (81 = 64-95) */
		/* const */ unsigned int TXR82          : 1;	/* Transmission Request 82 (82 = 64-95) */
		/* const */ unsigned int TXR83          : 1;	/* Transmission Request 83 (83 = 64-95) */
		/* const */ unsigned int TXR84          : 1;	/* Transmission Request 84 (84 = 64-95) */
		/* const */ unsigned int TXR85          : 1;	/* Transmission Request 85 (85 = 64-95) */
		/* const */ unsigned int TXR86          : 1;	/* Transmission Request 86 (86 = 64-95) */
		/* const */ unsigned int TXR87          : 1;	/* Transmission Request 87 (87 = 64-95) */
		/* const */ unsigned int TXR88          : 1;	/* Transmission Request 88 (88 = 64-95) */
		/* const */ unsigned int TXR89          : 1;	/* Transmission Request 89 (89 = 64-95) */
		/* const */ unsigned int TXR90          : 1;	/* Transmission Request 90 (90 = 64-95) */
		/* const */ unsigned int TXR91          : 1;	/* Transmission Request 91 (91 = 64-95) */
		/* const */ unsigned int TXR92          : 1;	/* Transmission Request 92 (92 = 64-95) */
		/* const */ unsigned int TXR93          : 1;	/* Transmission Request 93 (93 = 64-95) */
		/* const */ unsigned int TXR94          : 1;	/* Transmission Request 94 (94 = 64-95) */
		/* const */ unsigned int TXR95          : 1;	/* Transmission Request 95 (95 = 64-95) */
	} B;
	int I;
	unsigned int U;

} ERAY_TXRQ3_type;
#define ERAY_TXRQ3	(*( ERAY_TXRQ3_type *) 0xf001c328u)	/* Transmission Request Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXR96          : 1;	/* Transmission Request 96 (96 = 96-127) */
		/* const */ unsigned int TXR97          : 1;	/* Transmission Request 97 (97 = 96-127) */
		/* const */ unsigned int TXR98          : 1;	/* Transmission Request 98 (98 = 96-127) */
		/* const */ unsigned int TXR99          : 1;	/* Transmission Request 99 (99 = 96-127) */
		/* const */ unsigned int TXR100         : 1;	/* Transmission Request 100 (100 = 96-127) */
		/* const */ unsigned int TXR101         : 1;	/* Transmission Request 101 (101 = 96-127) */
		/* const */ unsigned int TXR102         : 1;	/* Transmission Request 102 (102 = 96-127) */
		/* const */ unsigned int TXR103         : 1;	/* Transmission Request 103 (103 = 96-127) */
		/* const */ unsigned int TXR104         : 1;	/* Transmission Request 104 (104 = 96-127) */
		/* const */ unsigned int TXR105         : 1;	/* Transmission Request 105 (105 = 96-127) */
		/* const */ unsigned int TXR106         : 1;	/* Transmission Request 106 (106 = 96-127) */
		/* const */ unsigned int TXR107         : 1;	/* Transmission Request 107 (107 = 96-127) */
		/* const */ unsigned int TXR108         : 1;	/* Transmission Request 108 (108 = 96-127) */
		/* const */ unsigned int TXR109         : 1;	/* Transmission Request 109 (109 = 96-127) */
		/* const */ unsigned int TXR110         : 1;	/* Transmission Request 110 (110 = 96-127) */
		/* const */ unsigned int TXR111         : 1;	/* Transmission Request 111 (111 = 96-127) */
		/* const */ unsigned int TXR112         : 1;	/* Transmission Request 112 (112 = 96-127) */
		/* const */ unsigned int TXR113         : 1;	/* Transmission Request 113 (113 = 96-127) */
		/* const */ unsigned int TXR114         : 1;	/* Transmission Request 114 (114 = 96-127) */
		/* const */ unsigned int TXR115         : 1;	/* Transmission Request 115 (115 = 96-127) */
		/* const */ unsigned int TXR116         : 1;	/* Transmission Request 116 (116 = 96-127) */
		/* const */ unsigned int TXR117         : 1;	/* Transmission Request 117 (117 = 96-127) */
		/* const */ unsigned int TXR118         : 1;	/* Transmission Request 118 (118 = 96-127) */
		/* const */ unsigned int TXR119         : 1;	/* Transmission Request 119 (119 = 96-127) */
		/* const */ unsigned int TXR120         : 1;	/* Transmission Request 120 (120 = 96-127) */
		/* const */ unsigned int TXR121         : 1;	/* Transmission Request 121 (121 = 96-127) */
		/* const */ unsigned int TXR122         : 1;	/* Transmission Request 122 (122 = 96-127) */
		/* const */ unsigned int TXR123         : 1;	/* Transmission Request 123 (123 = 96-127) */
		/* const */ unsigned int TXR124         : 1;	/* Transmission Request 124 (124 = 96-127) */
		/* const */ unsigned int TXR125         : 1;	/* Transmission Request 125 (125 = 96-127) */
		/* const */ unsigned int TXR126         : 1;	/* Transmission Request 126 (126 = 96-127) */
		/* const */ unsigned int TXR127         : 1;	/* Transmission Request 127 (127 = 96-127) */
	} B;
	int I;
	unsigned int U;

} ERAY_TXRQ4_type;
#define ERAY_TXRQ4	(*( ERAY_TXRQ4_type *) 0xf001c32cu)	/* Transmission Request Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int MDWB0          : 8;	/* 32-Bit Word nn, Byte 0 */
		unsigned int MDWB1          : 8;	/* 32-Bit Word nn, Byte 1 */
		unsigned int MDWB2          : 8;	/* 32-Bit Word nn, Byte 2 */
		unsigned int MDWB3          : 8;	/* 32-Bit Word nn, Byte 3 */
	} B;
	int I;
	unsigned int U;

} ERAY_WRDS01_type;
#define ERAY_WRDS01	(*( ERAY_WRDS01_type *) 0xf001c400u)	/* Write Data Section 01 */
#define ERAY_WRDS02	(*( ERAY_WRDS01_type *) 0xf001c404u)	/* Write Data Section 02 */
#define ERAY_WRDS03	(*( ERAY_WRDS01_type *) 0xf001c408u)	/* Write Data Section 03 */
#define ERAY_WRDS04	(*( ERAY_WRDS01_type *) 0xf001c40cu)	/* Write Data Section 04 */
#define ERAY_WRDS05	(*( ERAY_WRDS01_type *) 0xf001c410u)	/* Write Data Section 05 */
#define ERAY_WRDS06	(*( ERAY_WRDS01_type *) 0xf001c414u)	/* Write Data Section 06 */
#define ERAY_WRDS07	(*( ERAY_WRDS01_type *) 0xf001c418u)	/* Write Data Section 07 */
#define ERAY_WRDS08	(*( ERAY_WRDS01_type *) 0xf001c41cu)	/* Write Data Section 08 */
#define ERAY_WRDS09	(*( ERAY_WRDS01_type *) 0xf001c420u)	/* Write Data Section 09 */
#define ERAY_WRDS10	(*( ERAY_WRDS01_type *) 0xf001c424u)	/* Write Data Section 10 */
#define ERAY_WRDS11	(*( ERAY_WRDS01_type *) 0xf001c428u)	/* Write Data Section 11 */
#define ERAY_WRDS12	(*( ERAY_WRDS01_type *) 0xf001c42cu)	/* Write Data Section 12 */
#define ERAY_WRDS13	(*( ERAY_WRDS01_type *) 0xf001c430u)	/* Write Data Section 13 */
#define ERAY_WRDS14	(*( ERAY_WRDS01_type *) 0xf001c434u)	/* Write Data Section 14 */
#define ERAY_WRDS15	(*( ERAY_WRDS01_type *) 0xf001c438u)	/* Write Data Section 15 */
#define ERAY_WRDS16	(*( ERAY_WRDS01_type *) 0xf001c43cu)	/* Write Data Section 16 */
#define ERAY_WRDS17	(*( ERAY_WRDS01_type *) 0xf001c440u)	/* Write Data Section 17 */
#define ERAY_WRDS18	(*( ERAY_WRDS01_type *) 0xf001c444u)	/* Write Data Section 18 */
#define ERAY_WRDS19	(*( ERAY_WRDS01_type *) 0xf001c448u)	/* Write Data Section 19 */
#define ERAY_WRDS20	(*( ERAY_WRDS01_type *) 0xf001c44cu)	/* Write Data Section 20 */
#define ERAY_WRDS21	(*( ERAY_WRDS01_type *) 0xf001c450u)	/* Write Data Section 21 */
#define ERAY_WRDS22	(*( ERAY_WRDS01_type *) 0xf001c454u)	/* Write Data Section 22 */
#define ERAY_WRDS23	(*( ERAY_WRDS01_type *) 0xf001c458u)	/* Write Data Section 23 */
#define ERAY_WRDS24	(*( ERAY_WRDS01_type *) 0xf001c45cu)	/* Write Data Section 24 */
#define ERAY_WRDS25	(*( ERAY_WRDS01_type *) 0xf001c460u)	/* Write Data Section 25 */
#define ERAY_WRDS26	(*( ERAY_WRDS01_type *) 0xf001c464u)	/* Write Data Section 26 */
#define ERAY_WRDS27	(*( ERAY_WRDS01_type *) 0xf001c468u)	/* Write Data Section 27 */
#define ERAY_WRDS28	(*( ERAY_WRDS01_type *) 0xf001c46cu)	/* Write Data Section 28 */
#define ERAY_WRDS29	(*( ERAY_WRDS01_type *) 0xf001c470u)	/* Write Data Section 29 */
#define ERAY_WRDS30	(*( ERAY_WRDS01_type *) 0xf001c474u)	/* Write Data Section 30 */
#define ERAY_WRDS31	(*( ERAY_WRDS01_type *) 0xf001c478u)	/* Write Data Section 31 */
#define ERAY_WRDS32	(*( ERAY_WRDS01_type *) 0xf001c47cu)	/* Write Data Section 32 */
#define ERAY_WRDS33	(*( ERAY_WRDS01_type *) 0xf001c480u)	/* Write Data Section 33 */
#define ERAY_WRDS34	(*( ERAY_WRDS01_type *) 0xf001c484u)	/* Write Data Section 34 */
#define ERAY_WRDS35	(*( ERAY_WRDS01_type *) 0xf001c488u)	/* Write Data Section 35 */
#define ERAY_WRDS36	(*( ERAY_WRDS01_type *) 0xf001c48cu)	/* Write Data Section 36 */
#define ERAY_WRDS37	(*( ERAY_WRDS01_type *) 0xf001c490u)	/* Write Data Section 37 */
#define ERAY_WRDS38	(*( ERAY_WRDS01_type *) 0xf001c494u)	/* Write Data Section 38 */
#define ERAY_WRDS39	(*( ERAY_WRDS01_type *) 0xf001c498u)	/* Write Data Section 39 */
#define ERAY_WRDS40	(*( ERAY_WRDS01_type *) 0xf001c49cu)	/* Write Data Section 40 */
#define ERAY_WRDS41	(*( ERAY_WRDS01_type *) 0xf001c4a0u)	/* Write Data Section 41 */
#define ERAY_WRDS42	(*( ERAY_WRDS01_type *) 0xf001c4a4u)	/* Write Data Section 42 */
#define ERAY_WRDS43	(*( ERAY_WRDS01_type *) 0xf001c4a8u)	/* Write Data Section 43 */
#define ERAY_WRDS44	(*( ERAY_WRDS01_type *) 0xf001c4acu)	/* Write Data Section 44 */
#define ERAY_WRDS45	(*( ERAY_WRDS01_type *) 0xf001c4b0u)	/* Write Data Section 45 */
#define ERAY_WRDS46	(*( ERAY_WRDS01_type *) 0xf001c4b4u)	/* Write Data Section 46 */
#define ERAY_WRDS47	(*( ERAY_WRDS01_type *) 0xf001c4b8u)	/* Write Data Section 47 */
#define ERAY_WRDS48	(*( ERAY_WRDS01_type *) 0xf001c4bcu)	/* Write Data Section 48 */
#define ERAY_WRDS49	(*( ERAY_WRDS01_type *) 0xf001c4c0u)	/* Write Data Section 49 */
#define ERAY_WRDS50	(*( ERAY_WRDS01_type *) 0xf001c4c4u)	/* Write Data Section 50 */
#define ERAY_WRDS51	(*( ERAY_WRDS01_type *) 0xf001c4c8u)	/* Write Data Section 51 */
#define ERAY_WRDS52	(*( ERAY_WRDS01_type *) 0xf001c4ccu)	/* Write Data Section 52 */
#define ERAY_WRDS53	(*( ERAY_WRDS01_type *) 0xf001c4d0u)	/* Write Data Section 53 */
#define ERAY_WRDS54	(*( ERAY_WRDS01_type *) 0xf001c4d4u)	/* Write Data Section 54 */
#define ERAY_WRDS55	(*( ERAY_WRDS01_type *) 0xf001c4d8u)	/* Write Data Section 55 */
#define ERAY_WRDS56	(*( ERAY_WRDS01_type *) 0xf001c4dcu)	/* Write Data Section 56 */
#define ERAY_WRDS57	(*( ERAY_WRDS01_type *) 0xf001c4e0u)	/* Write Data Section 57 */
#define ERAY_WRDS58	(*( ERAY_WRDS01_type *) 0xf001c4e4u)	/* Write Data Section 58 */
#define ERAY_WRDS59	(*( ERAY_WRDS01_type *) 0xf001c4e8u)	/* Write Data Section 59 */
#define ERAY_WRDS60	(*( ERAY_WRDS01_type *) 0xf001c4ecu)	/* Write Data Section 60 */
#define ERAY_WRDS61	(*( ERAY_WRDS01_type *) 0xf001c4f0u)	/* Write Data Section 61 */
#define ERAY_WRDS62	(*( ERAY_WRDS01_type *) 0xf001c4f4u)	/* Write Data Section 62 */
#define ERAY_WRDS63	(*( ERAY_WRDS01_type *) 0xf001c4f8u)	/* Write Data Section 63 */
#define ERAY_WRDS64	(*( ERAY_WRDS01_type *) 0xf001c4fcu)	/* Write Data Section 64 */

typedef volatile union
{
	struct
	{ 
		unsigned int FID            : 11;	/* Frame ID */
		unsigned int                : 5;
		unsigned int CYC            : 7;	/* Cycle Code */
		unsigned int                : 1;
		unsigned int CHA            : 1;	/* Channel Filter Control A */
		unsigned int CHB            : 1;	/* Channel Filter Control B */
		unsigned int CFG            : 1;	/* Message Buffer Direction Configuration Bit */
		unsigned int PPIT           : 1;	/* Payload Preamble Indicator Transmit */
		unsigned int TXM            : 1;	/* Transmission Mode */
		unsigned int MBI            : 1;	/* Message Buffer Service Request */
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} ERAY_WRHS1_type;
#define ERAY_WRHS1	(*( ERAY_WRHS1_type *) 0xf001c500u)	/* Write Header Section 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CRC            : 11;	/* Header CRC (vRF!Header!HeaderCRC) */
		unsigned int                : 5;
		unsigned int PLC            : 7;	/* Payload Length Configured */
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} ERAY_WRHS2_type;
#define ERAY_WRHS2	(*( ERAY_WRHS2_type *) 0xf001c504u)	/* Write Header Section 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int DP             : 11;	/* Data Pointer */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} ERAY_WRHS3_type;
#define ERAY_WRHS3	(*( ERAY_WRHS3_type *) 0xf001c508u)	/* Write Header Section 3 */


/* STM */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} STM0_ACCEN0_type;
#define STM0_ACCEN0	(*( STM0_ACCEN0_type *) 0xf00000fcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} STM0_ACCEN1_type;
#define STM0_ACCEN1	(*( STM0_ACCEN1_type *) 0xf00000f8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STMCAP_63_32_  : 32;	/* Captured System Timer Bits [63:32] */
	} B;
	int I;
	unsigned int U;

} STM0_CAP_type;
#define STM0_CAP	(*( STM0_CAP_type *) 0xf000002cu)	/* Timer Capture Register */
#define STM0_CAPSV	(*( STM0_CAP_type *) 0xf0000054u)	/* Timer Capture Register Second View */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int                : 1;
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} STM0_CLC_type;
#define STM0_CLC	(*( STM0_CLC_type *) 0xf0000000u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MSIZE0         : 5;	/* Compare Register Size for CMP0 */
		unsigned int                : 3;
		unsigned int MSTART0        : 5;	/* Start Bit Location for CMP0 */
		unsigned int                : 3;
		unsigned int MSIZE1         : 5;	/* Compare Register Size for CMP1 */
		unsigned int                : 3;
		unsigned int MSTART1        : 5;	/* Start Bit Location for CMP1 */
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} STM0_CMCON_type;
#define STM0_CMCON	(*( STM0_CMCON_type *) 0xf0000038u)	/* Compare Match Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMPVAL         : 32;	/* Compare Value of Compare Register x */
	} B;
	int I;
	unsigned int U;

} STM0_CMP0_type;
#define STM0_CMP0	(*( STM0_CMP0_type *) 0xf0000030u)	/* Compare Register 0 */
#define STM0_CMP1	(*( STM0_CMP0_type *) 0xf0000034u)	/* Compare Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP0EN         : 1;	/* Compare Register CMP0 Interrupt Enable Control */
		/* const */ unsigned int CMP0IR         : 1;	/* Compare Register CMP0 Interrupt Request Flag */
		unsigned int CMP0OS         : 1;	/* Compare Register CMP0 Interrupt Output Selection */
		unsigned int                : 1;
		unsigned int CMP1EN         : 1;	/* Compare Register CMP1 Interrupt Enable Control */
		/* const */ unsigned int CMP1IR         : 1;	/* Compare Register CMP1 Interrupt Request Flag */
		unsigned int CMP1OS         : 1;	/* Compare Register CMP1 Interrupt Output Selection */
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} STM0_ICR_type;
#define STM0_ICR	(*( STM0_ICR_type *) 0xf000003cu)	/* Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUM         : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} STM0_ID_type;
#define STM0_ID	(*( STM0_ID_type *) 0xf0000008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP0IRR        : 1;	/* Reset Compare Register CMP0 Interrupt Flag */
		unsigned int CMP0IRS        : 1;	/* Set Compare Register CMP0 Interrupt Flag */
		unsigned int CMP1IRR        : 1;	/* Reset Compare Register CMP1 Interrupt Flag */
		unsigned int CMP1IRS        : 1;	/* Set Compare Register CMP1 Interrupt Flag */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} STM0_ISCR_type;
#define STM0_ISCR	(*( STM0_ISCR_type *) 0xf0000040u)	/* Interrupt Set/Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} STM0_KRST0_type;
#define STM0_KRST0	(*( STM0_KRST0_type *) 0xf00000f4u)	/* Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} STM0_KRST1_type;
#define STM0_KRST1	(*( STM0_KRST1_type *) 0xf00000f0u)	/* Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} STM0_KRSTCLR_type;
#define STM0_KRSTCLR	(*( STM0_KRSTCLR_type *) 0xf00000ecu)	/* Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 24;
		unsigned __sfrbit32 SUS            : 4;	/* OCDS Suspend Control */
		unsigned __sfrbit32 SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned __sfrbit32 SUSSTA         : 1;	/* Suspend State */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} STM0_OCS_type;
#define STM0_OCS	(*( STM0_OCS_type *) 0xf00000e8u)	/* OCDS Control and Status */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_31_0_      : 32;	/* System Timer Bits [31:0] */
	} B;
	int I;
	unsigned int U;

} STM0_TIM0_type;
#define STM0_TIM0	(*( STM0_TIM0_type *) 0xf0000010u)	/* Timer Register 0 */
#define STM0_TIM0SV	(*( STM0_TIM0_type *) 0xf0000050u)	/* Timer Register 0 Second View */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_35_4_      : 32;	/* System Timer Bits [35:4] */
	} B;
	int I;
	unsigned int U;

} STM0_TIM1_type;
#define STM0_TIM1	(*( STM0_TIM1_type *) 0xf0000014u)	/* Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_39_8_      : 32;	/* System Timer Bits [39:8] */
	} B;
	int I;
	unsigned int U;

} STM0_TIM2_type;
#define STM0_TIM2	(*( STM0_TIM2_type *) 0xf0000018u)	/* Timer Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_43_12_     : 32;	/* System Timer Bits [43:12] */
	} B;
	int I;
	unsigned int U;

} STM0_TIM3_type;
#define STM0_TIM3	(*( STM0_TIM3_type *) 0xf000001cu)	/* Timer Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_47_16_     : 32;	/* System Timer Bits [47:16] */
	} B;
	int I;
	unsigned int U;

} STM0_TIM4_type;
#define STM0_TIM4	(*( STM0_TIM4_type *) 0xf0000020u)	/* Timer Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_51_20_     : 32;	/* System Timer Bits [51:20] */
	} B;
	int I;
	unsigned int U;

} STM0_TIM5_type;
#define STM0_TIM5	(*( STM0_TIM5_type *) 0xf0000024u)	/* Timer Register 5 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_63_32_     : 32;	/* System Timer Bits [63:32] */
	} B;
	int I;
	unsigned int U;

} STM0_TIM6_type;
#define STM0_TIM6	(*( STM0_TIM6_type *) 0xf0000028u)	/* Timer Register 6 */

#define SYSTIME_LOW	STM0_TIM0.U
#define SYSTIME_HIGH	STM0_CAP.U
#define SYSTIME0_LOW	STM0_TIM0.U
#define SYSTIME0_HIGH	STM0_CAP.U

/* GPT12 */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} GPT120_ACCEN0_type;
#define GPT120_ACCEN0	(*( GPT120_ACCEN0_type *) 0xf0002efcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GPT120_ACCEN1_type;
#define GPT120_ACCEN1	(*( GPT120_ACCEN1_type *) 0xf0002ef8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAPREL         : 16;	/* Current reload value or Captured value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_CAPREL_type;
#define GPT120_CAPREL	(*( GPT120_CAPREL_type *) 0xf0002e30u)	/* Capture and Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int                : 1;
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} GPT120_CLC_type;
#define GPT120_CLC	(*( GPT120_CLC_type *) 0xf0002e00u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUMBER      : 16;	/* Module Number */
	} B;
	int I;
	unsigned int U;

} GPT120_ID_type;
#define GPT120_ID	(*( GPT120_ID_type *) 0xf0002e08u)	/* Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} GPT120_KRST0_type;
#define GPT120_KRST0	(*( GPT120_KRST0_type *) 0xf0002ef4u)	/* Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} GPT120_KRST1_type;
#define GPT120_KRST1	(*( GPT120_KRST1_type *) 0xf0002ef0u)	/* Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} GPT120_KRSTCLR_type;
#define GPT120_KRSTCLR	(*( GPT120_KRSTCLR_type *) 0xf0002eecu)	/* Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 24;
		unsigned __sfrbit32 SUS            : 4;	/* OCDS Suspend Control */
		unsigned __sfrbit32 SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned __sfrbit32 SUSSTA         : 1;	/* Suspend State */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} GPT120_OCS_type;
#define GPT120_OCS	(*( GPT120_OCS_type *) 0xf0002ee8u)	/* OCDS Control and Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IST2IN         : 1;	/* Input Select for T2IN */
		unsigned int IST2EUD        : 1;	/* Input Select for T2EUD */
		unsigned int IST3IN         : 2;	/* Input Select for T3IN */
		unsigned int IST3EUD        : 2;	/* Input Select for T3EUD */
		unsigned int IST4IN         : 2;	/* Input Select for T4IN */
		unsigned int IST4EUD        : 2;	/* Input Select for T4EUD */
		unsigned int IST5IN         : 1;	/* Input Select for T5IN */
		unsigned int IST5EUD        : 1;	/* Input Select for T5EUD */
		unsigned int IST6IN         : 1;	/* Input Select for T6IN */
		unsigned int IST6EUD        : 1;	/* Input Select for T6EUD */
		unsigned int ISCAPIN        : 2;	/* Input Select for CAPIN */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_PISEL_type;
#define GPT120_PISEL	(*( GPT120_PISEL_type *) 0xf0002e04u)	/* Port Input Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T2             : 16;	/* Timer T2 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T2_type;
#define GPT120_T2	(*( GPT120_T2_type *) 0xf0002e34u)	/* Timer T2 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T2I            : 3;	/* Timer T2 Input Parameter Selection */
		unsigned int T2M            : 3;	/* Timer T2 Mode Control (Basic Operating Mode) */
		unsigned int T2R            : 1;	/* Timer T2 Run Bit */
		unsigned int T2UD           : 1;	/* Timer T2 Up/Down Control */
		unsigned int T2UDE          : 1;	/* Timer T2 External Up/Down Enable */
		unsigned int T2RC           : 1;	/* Timer T2 Remote Control */
		unsigned int                : 2;
		unsigned int T2IRDIS        : 1;	/* Timer T2 Interrupt Disable */
		unsigned int T2EDGE         : 1;	/* Timer T2 Edge Detection */
		unsigned int T2CHDIR        : 1;	/* Timer T2 Count Direction Change */
		/* const */ unsigned int T2RDIR         : 1;	/* Timer T2 Rotation Direction */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T2CON_type;
#define GPT120_T2CON	(*( GPT120_T2CON_type *) 0xf0002e10u)	/* Timer T2 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T3             : 16;	/* Timer T3 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T3_type;
#define GPT120_T3	(*( GPT120_T3_type *) 0xf0002e38u)	/* Timer T3 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T3I            : 3;	/* Timer T3 Input Parameter Selection */
		unsigned int T3M            : 3;	/* Timer T3 Mode Control */
		unsigned int T3R            : 1;	/* Timer T3 Run Bit */
		unsigned int T3UD           : 1;	/* Timer T3 Up/Down Control */
		unsigned int T3UDE          : 1;	/* Timer T3 External Up/Down Enable */
		unsigned int T3OE           : 1;	/* Overflow/Underflow Output Enable */
		unsigned int T3OTL          : 1;	/* Timer T3 Overflow Toggle Latch */
		unsigned int BPS1           : 2;	/* GPT1 Block Prescaler Control */
		unsigned int T3EDGE         : 1;	/* Timer T3 Edge Detection Flag */
		unsigned int T3CHDIR        : 1;	/* Timer T3 Count Direction Change Flag */
		/* const */ unsigned int T3RDIR         : 1;	/* Timer T3 Rotation Direction Flag */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T3CON_type;
#define GPT120_T3CON	(*( GPT120_T3CON_type *) 0xf0002e14u)	/* Timer T3 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T4             : 16;	/* Timer T4 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T4_type;
#define GPT120_T4	(*( GPT120_T4_type *) 0xf0002e3cu)	/* Timer T4 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T4I            : 3;	/* Timer T4 Input Parameter Selection */
		unsigned int T4M            : 3;	/* Timer T4 Mode Control (Basic Operating Mode) */
		unsigned int T4R            : 1;	/* Timer T4 Run Bit */
		unsigned int T4UD           : 1;	/* Timer T4 Up/Down Control */
		unsigned int T4UDE          : 1;	/* Timer T4 External Up/Down Enable */
		unsigned int T4RC           : 1;	/* Timer T4 Remote Control */
		unsigned int CLRT2EN        : 1;	/* Clear Timer T2 Enable */
		unsigned int CLRT3EN        : 1;	/* Clear Timer T3 Enable */
		unsigned int T4IRDIS        : 1;	/* Timer T4 Interrupt Disable */
		unsigned int T4EDGE         : 1;	/* Timer T4 Edge Detection */
		unsigned int T4CHDIR        : 1;	/* Timer T4 Count Direction Change */
		/* const */ unsigned int T4RDIR         : 1;	/* Timer T4 Rotation Direction */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T4CON_type;
#define GPT120_T4CON	(*( GPT120_T4CON_type *) 0xf0002e18u)	/* Timer T4 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T5             : 16;	/* Timer T5 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T5_type;
#define GPT120_T5	(*( GPT120_T5_type *) 0xf0002e40u)	/* Timer T5 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T5I            : 3;	/* Timer T5 Input Parameter Selection */
		unsigned int T5M            : 3;	/* Timer T5 Mode Control (Basic Operating Mode) */
		unsigned int T5R            : 1;	/* Timer T5 Run Bit */
		unsigned int T5UD           : 1;	/* Timer T5 Up/Down Control */
		unsigned int T5UDE          : 1;	/* Timer T5 External Up/Down Enable */
		unsigned int T5RC           : 1;	/* Timer T5 Remote Control */
		unsigned int CT3            : 1;	/* Timer T3 Capture Trigger Enable */
		unsigned int                : 1;
		unsigned int CI             : 2;	/* Register CAPREL Capture Trigger Selection */
		unsigned int T5CLR          : 1;	/* Timer T5 Clear Enable Bit */
		unsigned int T5SC           : 1;	/* Timer T5 Capture Mode Enable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T5CON_type;
#define GPT120_T5CON	(*( GPT120_T5CON_type *) 0xf0002e1cu)	/* Timer T5 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T6             : 16;	/* Timer T6 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T6_type;
#define GPT120_T6	(*( GPT120_T6_type *) 0xf0002e44u)	/* Timer T6 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T6I            : 3;	/* Timer T6 Input Parameter Selection */
		unsigned int T6M            : 3;	/* Timer T6 Mode Control (Basic Operating Mode) */
		unsigned int T6R            : 1;	/* Timer T6 Run Bit */
		unsigned int T6UD           : 1;	/* Timer T6 Up/Down Control */
		unsigned int T6UDE          : 1;	/* Timer T6 External Up/Down Enable */
		unsigned int T6OE           : 1;	/* Overflow/Underflow Output Enable */
		unsigned int T6OTL          : 1;	/* Timer T6 Overflow Toggle Latch */
		unsigned int BPS2           : 2;	/* GPT2 Block Prescaler Control */
		unsigned int                : 1;
		unsigned int T6CLR          : 1;	/* Timer T6 Clear Enable Bit */
		unsigned int T6SR           : 1;	/* Timer T6 Reload Mode Enable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPT120_T6CON_type;
#define GPT120_T6CON	(*( GPT120_T6CON_type *) 0xf0002e20u)	/* Timer T6 Control Register */


/* CCU6 */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} CCU60_ACCEN0_type;
#define CCU60_ACCEN0	(*( CCU60_ACCEN0_type *) 0xf0002afcu)	/* Access Enable Register 0 */
#define CCU61_ACCEN0	(*( CCU60_ACCEN0_type *) 0xf0002bfcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} CCU60_ACCEN1_type;
#define CCU60_ACCEN1	(*( CCU60_ACCEN1_type *) 0xf0002af8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CCV            : 16;	/* Capture/Compare Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_CC60R_type;
#define CCU60_CC60R	(*( CCU60_CC60R_type *) 0xf0002a30u)	/* Capture/Compare Register for Channel CC60 */
#define CCU60_CC61R	(*( CCU60_CC60R_type *) 0xf0002a34u)	/* Capture/Compare Register for Channel CC61 */
#define CCU60_CC62R	(*( CCU60_CC60R_type *) 0xf0002a38u)	/* Capture/Compare Register for Channel CC62 */
#define CCU61_CC60R	(*( CCU60_CC60R_type *) 0xf0002b30u)	/* Capture/Compare Register for Channel CC60 */
#define CCU61_CC61R	(*( CCU60_CC60R_type *) 0xf0002b34u)	/* Capture/Compare Register for Channel CC61 */
#define CCU61_CC62R	(*( CCU60_CC60R_type *) 0xf0002b38u)	/* Capture/Compare Register for Channel CC62 */

typedef volatile union
{
	struct
	{ 
		unsigned int CCS            : 16;	/* Shadow Register for Channel x Capture/Compare Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_CC60SR_type;
#define CCU60_CC60SR	(*( CCU60_CC60SR_type *) 0xf0002a40u)	/* Capture/Compare Shadow Reg. for Channel CC60 */
#define CCU60_CC61SR	(*( CCU60_CC60SR_type *) 0xf0002a44u)	/* Capture/Compare Shadow Reg. for Channel CC61 */
#define CCU60_CC62SR	(*( CCU60_CC60SR_type *) 0xf0002a48u)	/* Capture/Compare Shadow Reg. for Channel CC62 */
#define CCU61_CC60SR	(*( CCU60_CC60SR_type *) 0xf0002b40u)	/* Capture/Compare Shadow Reg. for Channel CC60 */
#define CCU61_CC61SR	(*( CCU60_CC60SR_type *) 0xf0002b44u)	/* Capture/Compare Shadow Reg. for Channel CC61 */
#define CCU61_CC62SR	(*( CCU60_CC60SR_type *) 0xf0002b48u)	/* Capture/Compare Shadow Reg. for Channel CC62 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CCV            : 16;	/* Channel CC63 Compare Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_CC63R_type;
#define CCU60_CC63R	(*( CCU60_CC63R_type *) 0xf0002a58u)	/* Compare Register for T13 */
#define CCU61_CC63R	(*( CCU60_CC63R_type *) 0xf0002b58u)	/* Compare Register for T13 */

typedef volatile union
{
	struct
	{ 
		unsigned int CCS            : 16;	/* Shadow Register for Channel CC63 Compare Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_CC63SR_type;
#define CCU60_CC63SR	(*( CCU60_CC63SR_type *) 0xf0002a5cu)	/* Compare Shadow Register for T13 */
#define CCU61_CC63SR	(*( CCU60_CC63SR_type *) 0xf0002b5cu)	/* Compare Shadow Register for T13 */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int                : 1;
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} CCU60_CLC_type;
#define CCU60_CLC	(*( CCU60_CLC_type *) 0xf0002a00u)	/* Clock Control Register */
#define CCU61_CLC	(*( CCU60_CLC_type *) 0xf0002b00u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MCC60S         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int MCC61S         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int MCC62S         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int                : 3;
		unsigned int MCC63S         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int                : 1;
		unsigned int MCC60R         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int MCC61R         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int MCC62R         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int                : 3;
		unsigned int MCC63R         : 1;	/* Capture/Compare Status Modification Bits */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} CCU60_CMPMODIF_type;
#define CCU60_CMPMODIF	(*( CCU60_CMPMODIF_type *) 0xf0002a64u)	/* Compare State Modification Register */
#define CCU61_CMPMODIF	(*( CCU60_CMPMODIF_type *) 0xf0002b64u)	/* Compare State Modification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CC60ST         : 1;	/* Capture/Compare State Bits */
		/* const */ unsigned int CC61ST         : 1;	/* Capture/Compare State Bits */
		/* const */ unsigned int CC62ST         : 1;	/* Capture/Compare State Bits */
		/* const */ unsigned int CCPOS60        : 1;	/* Sampled Hall Pattern Bits */
		/* const */ unsigned int CCPOS61        : 1;	/* Sampled Hall Pattern Bits */
		/* const */ unsigned int CCPOS62        : 1;	/* Sampled Hall Pattern Bits */
		/* const */ unsigned int CC63ST         : 1;	/* Capture/Compare State Bits */
		unsigned int                : 1;
		unsigned int CC60PS         : 1;	/* Passive State Select for Compare Outputs */
		unsigned int COUT60PS       : 1;	/* Passive State Select for Compare Outputs */
		unsigned int CC61PS         : 1;	/* Passive State Select for Compare Outputs */
		unsigned int COUT61PS       : 1;	/* Passive State Select for Compare Outputs */
		unsigned int CC62PS         : 1;	/* Passive State Select for Compare Outputs */
		unsigned int COUT62PS       : 1;	/* Passive State Select for Compare Outputs */
		unsigned int COUT63PS       : 1;	/* Passive State Select for Compare Outputs */
		unsigned int T13IM          : 1;	/* T13 Inverted Modulation */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_CMPSTAT_type;
#define CCU60_CMPSTAT	(*( CCU60_CMPSTAT_type *) 0xf0002a60u)	/* Compare State Register */
#define CCU61_CMPSTAT	(*( CCU60_CMPSTAT_type *) 0xf0002b60u)	/* Compare State Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODNUM         : 8;	/* Module Number Value */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_ID_type;
#define CCU60_ID	(*( CCU60_ID_type *) 0xf0002a08u)	/* Module Identification Register */
#define CCU61_ID	(*( CCU60_ID_type *) 0xf0002b08u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ENCC60R        : 1;	/* Capture, Compare-Match Rising Edge Interrupt Enable for Channel CC6x */
		unsigned int ENCC60F        : 1;	/* Capture, Compare-Match Falling Edge Interrupt Enable for Channel CC6x */
		unsigned int ENCC61R        : 1;	/* Capture, Compare-Match Rising Edge Interrupt Enable for Channel CC6x */
		unsigned int ENCC61F        : 1;	/* Capture, Compare-Match Falling Edge Interrupt Enable for Channel CC6x */
		unsigned int ENCC62R        : 1;	/* Capture, Compare-Match Rising Edge Interrupt Enable for Channel CC6x */
		unsigned int ENCC62F        : 1;	/* Capture, Compare-Match Falling Edge Interrupt Enable for Channel CC6x */
		unsigned int ENT12OM        : 1;	/* Enable Interrupt for T12 One-Match */
		unsigned int ENT12PM        : 1;	/* Enable Interrupt for T12 Period-Match */
		unsigned int ENT13CM        : 1;	/* Enable Interrupt for T13 Compare-Match */
		unsigned int ENT13PM        : 1;	/* Enable Interrupt for T13 Period-Match */
		unsigned int ENTRPF         : 1;	/* Enable Interrupt for Trap Flag */
		unsigned int                : 1;
		unsigned int ENCHE          : 1;	/* Enable Interrupt for Correct Hall Event */
		unsigned int ENWHE          : 1;	/* Enable Interrupt for Wrong Hall Event */
		unsigned int ENIDLE         : 1;	/* Enable Idle */
		unsigned int ENSTR          : 1;	/* Enable Multi-Channel Mode Shadow Transfer Interrupt */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_IEN_type;
#define CCU60_IEN	(*( CCU60_IEN_type *) 0xf0002ab0u)	/* Interrupt Enable Register */
#define CCU61_IEN	(*( CCU60_IEN_type *) 0xf0002bb0u)	/* Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LBE            : 1;	/* Lost Bit Event */
		unsigned int CCPOS0I        : 1;	/* Event indication for input signal CCPOS0 */
		unsigned int CCPOS1I        : 1;	/* Event indication for input signal CCPOS1 */
		unsigned int CCPOS2I        : 1;	/* Event indication for input signal CCPOS2 */
		unsigned int CC60INI        : 1;	/* Event indication for input signal CC60IN */
		unsigned int CC61INI        : 1;	/* Event indication for input signal CC61IN */
		unsigned int CC62INI        : 1;	/* Event indication for input signal CC62IN */
		unsigned int CTRAPI         : 1;	/* Event indication for input signal CTRAP */
		unsigned int T12HRI         : 1;	/* Event indication for input signal T12HR */
		unsigned int T13HRI         : 1;	/* Event indication for input signal T13HR */
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} CCU60_IMON_type;
#define CCU60_IMON	(*( CCU60_IMON_type *) 0xf0002a98u)	/* Input Monitoring Register */
#define CCU61_IMON	(*( CCU60_IMON_type *) 0xf0002b98u)	/* Input Monitoring Register */

typedef volatile union
{
	struct
	{ 
		unsigned int INPCC60        : 2;	/* Interrupt Node Pointer for Channel CC6x Interrupts */
		unsigned int INPCC61        : 2;	/* Interrupt Node Pointer for Channel CC6x Interrupts */
		unsigned int INPCC62        : 2;	/* Interrupt Node Pointer for Channel CC6x Interrupts */
		unsigned int INPCHE         : 2;	/* Interrupt Node Pointer for the CHE Interrupt */
		unsigned int INPERR         : 2;	/* Interrupt Node Pointer for Error Interrupts */
		unsigned int INPT12         : 2;	/* Interrupt Node Pointer for Timer12 Interrupts */
		unsigned int INPT13         : 2;	/* Interrupt Node Pointer for Timer13 Interrupt */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} CCU60_INP_type;
#define CCU60_INP	(*( CCU60_INP_type *) 0xf0002aacu)	/* Interrupt Node Pointer Register */
#define CCU61_INP	(*( CCU60_INP_type *) 0xf0002bacu)	/* Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ICC60R         : 1;	/* Capture, Compare-Match Rising Edge Flag */
		/* const */ unsigned int ICC60F         : 1;	/* Capture, Compare-Match Falling Edge Flag */
		/* const */ unsigned int ICC61R         : 1;	/* Capture, Compare-Match Rising Edge Flag */
		/* const */ unsigned int ICC61F         : 1;	/* Capture, Compare-Match Falling Edge Flag */
		/* const */ unsigned int ICC62R         : 1;	/* Capture, Compare-Match Rising Edge Flag */
		/* const */ unsigned int ICC62F         : 1;	/* Capture, Compare-Match Falling Edge Flag */
		/* const */ unsigned int T12OM          : 1;	/* Timer T12 One-Match Flag */
		/* const */ unsigned int T12PM          : 1;	/* Timer T12 Period-Match Flag */
		/* const */ unsigned int T13CM          : 1;	/* Timer T13 Compare-Match Flag */
		/* const */ unsigned int T13PM          : 1;	/* Timer T13 Period-Match Flag */
		/* const */ unsigned int TRPF           : 1;	/* Trap Flag */
		/* const */ unsigned int TRPS           : 1;	/* Trap State */
		/* const */ unsigned int CHE            : 1;	/* Correct Hall Event */
		/* const */ unsigned int WHE            : 1;	/* Wrong Hall Event */
		/* const */ unsigned int IDLE           : 1;	/* IDLE State */
		/* const */ unsigned int STR            : 1;	/* Multi-Channel Mode Shadow Transfer Request */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_IS_type;
#define CCU60_IS	(*( CCU60_IS_type *) 0xf0002aa0u)	/* Interrupt Status Register */
#define CCU61_IS	(*( CCU60_IS_type *) 0xf0002ba0u)	/* Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RCC60R         : 1;	/* Reset Capture, Compare-Match Rising Edge Flag */
		unsigned int RCC60F         : 1;	/* Reset Capture, Compare-Match Falling Edge Flag */
		unsigned int RCC61R         : 1;	/* Reset Capture, Compare-Match Rising Edge Flag */
		unsigned int RCC61F         : 1;	/* Reset Capture, Compare-Match Falling Edge Flag */
		unsigned int RCC62R         : 1;	/* Reset Capture, Compare-Match Rising Edge Flag */
		unsigned int RCC62F         : 1;	/* Reset Capture, Compare-Match Falling Edge Flag */
		unsigned int RT12OM         : 1;	/* Reset Timer T12 One-Match Flag */
		unsigned int RT12PM         : 1;	/* Reset Timer T12 Period-Match Flag */
		unsigned int RT13CM         : 1;	/* Reset Timer T13 Compare-Match Flag */
		unsigned int RT13PM         : 1;	/* Reset Timer T13 Period-Match Flag */
		unsigned int RTRPF          : 1;	/* Reset Trap Flag */
		unsigned int                : 1;
		unsigned int RCHE           : 1;	/* Reset Correct Hall Event Flag */
		unsigned int RWHE           : 1;	/* Reset Wrong Hall Event Flag */
		unsigned int RIDLE          : 1;	/* Reset IDLE Flag */
		unsigned int RSTR           : 1;	/* Reset STR Flag */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_ISR_type;
#define CCU60_ISR	(*( CCU60_ISR_type *) 0xf0002aa8u)	/* Interrupt Status Reset Register */
#define CCU61_ISR	(*( CCU60_ISR_type *) 0xf0002ba8u)	/* Interrupt Status Reset Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCC60R         : 1;	/* Set Capture, Compare-Match Rising Edge Flag */
		unsigned int SCC60F         : 1;	/* Set Capture, Compare-Match Falling Edge Flag */
		unsigned int SCC61R         : 1;	/* Set Capture, Compare-Match Rising Edge Flag */
		unsigned int SCC61F         : 1;	/* Set Capture, Compare-Match Falling Edge Flag */
		unsigned int SCC62R         : 1;	/* Set Capture, Compare-Match Rising Edge Flag */
		unsigned int SCC62F         : 1;	/* Set Capture, Compare-Match Falling Edge Flag */
		unsigned int ST12OM         : 1;	/* Set Timer T12 One-Match Flag */
		unsigned int ST12PM         : 1;	/* Set Timer T12 Period-Match Flag */
		unsigned int ST13CM         : 1;	/* Set Timer T13 Compare-Match Flag */
		unsigned int ST13PM         : 1;	/* Set Timer T13 Period-Match Flag */
		unsigned int STRPF          : 1;	/* Set Trap Flag */
		unsigned int SWHC           : 1;	/* Software Hall Compare */
		unsigned int SCHE           : 1;	/* Set Correct Hall Event Flag */
		unsigned int SWHE           : 1;	/* Set Wrong Hall Event Flag */
		unsigned int SIDLE          : 1;	/* Set IDLE Flag */
		unsigned int SSTR           : 1;	/* Set STR Flag */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_ISS_type;
#define CCU60_ISS	(*( CCU60_ISS_type *) 0xf0002aa4u)	/* Interrupt Status Set Register */
#define CCU61_ISS	(*( CCU60_ISS_type *) 0xf0002ba4u)	/* Interrupt Status Set Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		/* const */ unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} CCU60_KRST0_type;
#define CCU60_KRST0	(*( CCU60_KRST0_type *) 0xf0002af4u)	/* Kernel Reset Register 0 */
#define CCU61_KRST0	(*( CCU60_KRST0_type *) 0xf0002bf4u)	/* Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} CCU60_KRST1_type;
#define CCU60_KRST1	(*( CCU60_KRST1_type *) 0xf0002af0u)	/* Kernel Reset Register 1 */
#define CCU61_KRST1	(*( CCU60_KRST1_type *) 0xf0002bf0u)	/* Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} CCU60_KRSTCLR_type;
#define CCU60_KRSTCLR	(*( CCU60_KRSTCLR_type *) 0xf0002aecu)	/* Kernel Reset Status Clear Register */
#define CCU61_KRSTCLR	(*( CCU60_KRSTCLR_type *) 0xf0002becu)	/* Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SB0            : 1;	/* Sensitivity Block x */
		unsigned int SB1            : 1;	/* Sensitivity Block x */
		unsigned int SB2            : 1;	/* Sensitivity Block x */
		unsigned int SB3            : 1;	/* Sensitivity Block x */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} CCU60_KSCSR_type;
#define CCU60_KSCSR	(*( CCU60_KSCSR_type *) 0xf0002a1cu)	/* Kernel State Control Sensitivity Register */
#define CCU61_KSCSR	(*( CCU60_KSCSR_type *) 0xf0002b1cu)	/* Kernel State Control Sensitivity Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int CCPOS0EN       : 1;	/* Lost Indicator Enable for input signal CCPOS0 */
		unsigned int CCPOS1EN       : 1;	/* Lost Indicator Enable for input signal CCPOS1 */
		unsigned int CCPOS2EN       : 1;	/* Lost Indicator Enable for input signal CCPOS2 */
		unsigned int CC60INEN       : 1;	/* Lost Indicator Enable for input signal CC60IN */
		unsigned int CC61INEN       : 1;	/* Lost Indicator Enable for input signal CC61IN */
		unsigned int CC62INEN       : 1;	/* Lost Indicator Enable for input signal CC62IN */
		unsigned int CTRAPEN        : 1;	/* Lost Indicator Enable for input signal CTRAP */
		unsigned int T12HREN        : 1;	/* Lost Indicator Enable for input signal T12HR */
		unsigned int T13HREN        : 1;	/* Lost Indicator Enable for input signal T13HR */
		unsigned int                : 3;
		unsigned int LBEEN          : 1;	/* Interrupt Enable for Lost Bit Event */
		unsigned int INPLBE         : 2;	/* Interrupt Node Pointer for lost bit event */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_LI_type;
#define CCU60_LI	(*( CCU60_LI_type *) 0xf0002a9cu)	/* Lost Indicator Register */
#define CCU61_LI	(*( CCU60_LI_type *) 0xf0002b9cu)	/* Lost Indicator Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int T12            : 1;	/* T12 Available */
		/* const */ unsigned int T13            : 1;	/* T13 Available */
		/* const */ unsigned int MCM            : 1;	/* Multi-Channel Mode Available */
		/* const */ unsigned int                : 29;
	} B;
	int I;
	unsigned int U;

} CCU60_MCFG_type;
#define CCU60_MCFG	(*( CCU60_MCFG_type *) 0xf0002a04u)	/* Module Configuration Register */
#define CCU61_MCFG	(*( CCU60_MCFG_type *) 0xf0002b04u)	/* Module Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SWSEL          : 3;	/* Switching Selection */
		unsigned int                : 1;
		unsigned int SWSYN          : 2;	/* Switching Synchronization */
		unsigned int                : 2;
		unsigned int STE12U         : 1;	/* Shadow Transfer Enable for T12 Upcounting */
		unsigned int STE12D         : 1;	/* Shadow Transfer Enable for T12 Downcounting */
		unsigned int STE13U         : 1;	/* Shadow Transfer Enable for T13 Upcounting */
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} CCU60_MCMCTR_type;
#define CCU60_MCMCTR	(*( CCU60_MCMCTR_type *) 0xf0002a94u)	/* Multi-Channel Mode Control Register */
#define CCU61_MCMCTR	(*( CCU60_MCMCTR_type *) 0xf0002b94u)	/* Multi-Channel Mode Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MCMP           : 6;	/* Multi-Channel PWM Pattern */
		/* const */ unsigned int R              : 1;	/* Reminder Flag */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int EXPH           : 3;	/* Expected Hall Pattern */
		/* const */ unsigned int CURH           : 3;	/* Current Hall Pattern */
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} CCU60_MCMOUT_type;
#define CCU60_MCMOUT	(*( CCU60_MCMOUT_type *) 0xf0002a90u)	/* Multi-Channel Mode Output Register */
#define CCU61_MCMOUT	(*( CCU60_MCMOUT_type *) 0xf0002b90u)	/* Multi-Channel Mode Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MCMPS          : 6;	/* Multi-Channel PWM Pattern Shadow */
		unsigned int                : 1;
		unsigned int STRMCM         : 1;	/* Shadow Transfer Request for MCMPS */
		unsigned int EXPHS          : 3;	/* Expected Hall Pattern Shadow */
		unsigned int CURHS          : 3;	/* Current Hall Pattern Shadow */
		unsigned int                : 1;
		unsigned int STRHP          : 1;	/* Shadow Transfer Request for the Hall Pattern */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_MCMOUTS_type;
#define CCU60_MCMOUTS	(*( CCU60_MCMOUTS_type *) 0xf0002a8cu)	/* Multi-Channel Mode Output Shadow Register */
#define CCU61_MCMOUTS	(*( CCU60_MCMOUTS_type *) 0xf0002b8cu)	/* Multi-Channel Mode Output Shadow Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T12MODEN       : 6;	/* T12 Modulation Enable */
		unsigned int                : 1;
		unsigned int MCMEN          : 1;	/* Multi-Channel Mode Enable */
		unsigned int T13MODEN       : 6;	/* T13 Modulation Enable */
		unsigned int                : 1;
		unsigned int ECT13O         : 1;	/* Enable Compare Timer T13 Output */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_MODCTR_type;
#define CCU60_MODCTR	(*( CCU60_MODCTR_type *) 0xf0002a80u)	/* Modulation Control Register */
#define CCU61_MODCTR	(*( CCU60_MODCTR_type *) 0xf0002b80u)	/* Modulation Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TRIG0SEL       : 3;	/* Output Trigger Select for CCU6061 TRIG0 */
		unsigned int TRIG1SEL       : 3;	/* Output Trigger Select for CCU6061 TRIG1 */
		unsigned int TRIG2SEL       : 3;	/* Output Trigger Select for CCU6061 TRIG2 */
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} CCU60_MOSEL_type;
#define CCU60_MOSEL	(*( CCU60_MOSEL_type *) 0xf0002a0cu)	/* CCU60 Module Output Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TGS            : 2;	/* Trigger Set for OTGB0/1 */
		unsigned __sfrbit32 TGB            : 1;	/* OTGB0/1 Bus Select */
		unsigned __sfrbit32 TG_P           : 1;	/* TGS, TGB Write Protection */
		unsigned __sfrbit32                : 20;
		unsigned __sfrbit32 SUS            : 4;	/* OCDS Suspend Control */
		unsigned __sfrbit32 SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned __sfrbit32 SUSSTA         : 1;	/* Suspend State */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} CCU60_OCS_type;
#define CCU60_OCS	(*( CCU60_OCS_type *) 0xf0002ae8u)	/* OCDS Control and Status Register */
#define CCU61_OCS	(*( CCU60_OCS_type *) 0xf0002be8u)	/* OCDS Control and Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ISCC60         : 2;	/* Input Select for CC60 */
		unsigned int ISCC61         : 2;	/* Input Select for CC61 */
		unsigned int ISCC62         : 2;	/* Input Select for CC62 */
		unsigned int ISTRP          : 2;	/* Input Select for CTRAP */
		unsigned int ISPOS0         : 2;	/* Input Select for CCPOS0 */
		unsigned int ISPOS1         : 2;	/* Input Select for CCPOS1 */
		unsigned int ISPOS2         : 2;	/* Input Select for CCPOS2 */
		unsigned int IST12HR        : 2;	/* Input Select for T12HR */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_PISEL0_type;
#define CCU60_PISEL0	(*( CCU60_PISEL0_type *) 0xf0002a10u)	/* Port Input Select Register 0 */
#define CCU61_PISEL0	(*( CCU60_PISEL0_type *) 0xf0002b10u)	/* Port Input Select Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int IST13HR        : 2;	/* Input Select for T13HR */
		unsigned int ISCNT12        : 2;	/* Input Select for T12 Counting Input */
		unsigned int ISCNT13        : 2;	/* Input Select for T13 Counting Input */
		unsigned int T12EXT         : 1;	/* Extension for T12HR Inputs */
		unsigned int T13EXT         : 1;	/* Extension for T13HR Inputs */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} CCU60_PISEL2_type;
#define CCU60_PISEL2	(*( CCU60_PISEL2_type *) 0xf0002a14u)	/* Port Input Select Register 2 */
#define CCU61_PISEL2	(*( CCU60_PISEL2_type *) 0xf0002b14u)	/* Port Input Select Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int PSL            : 6;	/* Compare Outputs Passive State Level */
		unsigned int                : 1;
		unsigned int PSL63          : 1;	/* Passive State Level of Output COUT63 */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} CCU60_PSLR_type;
#define CCU60_PSLR	(*( CCU60_PSLR_type *) 0xf0002a88u)	/* Passive State Level Register */
#define CCU61_PSLR	(*( CCU60_PSLR_type *) 0xf0002b88u)	/* Passive State Level Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T12CV          : 16;	/* Timer 12 Counter Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_T12_type;
#define CCU60_T12	(*( CCU60_T12_type *) 0xf0002a20u)	/* Timer T12 Counter Register */
#define CCU61_T12	(*( CCU60_T12_type *) 0xf0002b20u)	/* Timer T12 Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DTM            : 8;	/* Dead-Time */
		unsigned int DTE0           : 1;	/* Dead Time Enable Bits */
		unsigned int DTE1           : 1;	/* Dead Time Enable Bits */
		unsigned int DTE2           : 1;	/* Dead Time Enable Bits */
		unsigned int                : 1;
		/* const */ unsigned int DTR0           : 1;	/* Dead Time Run Indication Bits */
		/* const */ unsigned int DTR1           : 1;	/* Dead Time Run Indication Bits */
		/* const */ unsigned int DTR2           : 1;	/* Dead Time Run Indication Bits */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} CCU60_T12DTC_type;
#define CCU60_T12DTC	(*( CCU60_T12DTC_type *) 0xf0002a28u)	/* Dead-Time Control Register for Timer12 */
#define CCU61_T12DTC	(*( CCU60_T12DTC_type *) 0xf0002b28u)	/* Dead-Time Control Register for Timer12 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSEL60         : 4;	/* Capture/Compare Mode Selection */
		unsigned int MSEL61         : 4;	/* Capture/Compare Mode Selection */
		unsigned int MSEL62         : 4;	/* Capture/Compare Mode Selection */
		unsigned int HSYNC          : 3;	/* Hall Synchronization */
		unsigned int DBYP           : 1;	/* Delay Bypass */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_T12MSEL_type;
#define CCU60_T12MSEL	(*( CCU60_T12MSEL_type *) 0xf0002a68u)	/* T12 Mode Select Register */
#define CCU61_T12MSEL	(*( CCU60_T12MSEL_type *) 0xf0002b68u)	/* T12 Mode Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T12PV          : 16;	/* T12 Period Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_T12PR_type;
#define CCU60_T12PR	(*( CCU60_T12PR_type *) 0xf0002a24u)	/* Timer 12 Period Register */
#define CCU61_T12PR	(*( CCU60_T12PR_type *) 0xf0002b24u)	/* Timer 12 Period Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T13CV          : 16;	/* Timer 13 Counter Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_T13_type;
#define CCU60_T13	(*( CCU60_T13_type *) 0xf0002a50u)	/* Timer T13 Counter Register */
#define CCU61_T13	(*( CCU60_T13_type *) 0xf0002b50u)	/* Timer T13 Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T13PV          : 16;	/* T13 Period Value */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_T13PR_type;
#define CCU60_T13PR	(*( CCU60_T13PR_type *) 0xf0002a54u)	/* Timer 13 Period Register */
#define CCU61_T13PR	(*( CCU60_T13PR_type *) 0xf0002b54u)	/* Timer 13 Period Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T12CLK         : 3;	/* Timer T12 Input Clock Select */
		unsigned int T12PRE         : 1;	/* Timer T12 Prescaler Bit */
		/* const */ unsigned int T12R           : 1;	/* Timer T12 Run Bit */
		/* const */ unsigned int STE12          : 1;	/* Timer T12 Shadow Transfer Enable */
		/* const */ unsigned int CDIR           : 1;	/* Count Direction of Timer T12 */
		unsigned int CTM            : 1;	/* T12 Operating Mode */
		unsigned int T13CLK         : 3;	/* Timer T13 Input Clock Select */
		unsigned int T13PRE         : 1;	/* Timer T13 Prescaler Bit */
		/* const */ unsigned int T13R           : 1;	/* Timer T13 Run Bit */
		/* const */ unsigned int STE13          : 1;	/* Timer T13 Shadow Transfer Enable */
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} CCU60_TCTR0_type;
#define CCU60_TCTR0	(*( CCU60_TCTR0_type *) 0xf0002a70u)	/* Timer Control Register 0 */
#define CCU61_TCTR0	(*( CCU60_TCTR0_type *) 0xf0002b70u)	/* Timer Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int T12SSC         : 1;	/* Timer T12 Single Shot Control */
		unsigned int T13SSC         : 1;	/* Timer T13 Single Shot Control */
		unsigned int T13TEC         : 3;	/* T13 Trigger Event Control */
		unsigned int T13TED         : 2;	/* Timer T13 Trigger Event Direction */
		unsigned int                : 1;
		unsigned int T12RSEL        : 2;	/* Timer T12 External Run Selection */
		unsigned int T13RSEL        : 2;	/* Timer T13 External Run Selection */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} CCU60_TCTR2_type;
#define CCU60_TCTR2	(*( CCU60_TCTR2_type *) 0xf0002a74u)	/* Timer Control Register 2 */
#define CCU61_TCTR2	(*( CCU60_TCTR2_type *) 0xf0002b74u)	/* Timer Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int T12RR          : 1;	/* Timer T12 Run Reset */
		unsigned int T12RS          : 1;	/* Timer T12 Run Set */
		unsigned int T12RES         : 1;	/* Timer T12 Reset */
		unsigned int DTRES          : 1;	/* Dead-Time Counter Reset */
		unsigned int                : 1;
		unsigned int T12CNT         : 1;	/* Timer T12 Count Event */
		unsigned int T12STR         : 1;	/* Timer T12 Shadow Transfer Request */
		unsigned int T12STD         : 1;	/* Timer T12 Shadow Transfer Disable */
		unsigned int T13RR          : 1;	/* Timer T13 Run Reset */
		unsigned int T13RS          : 1;	/* Timer T13 Run Set */
		unsigned int T13RES         : 1;	/* Timer T13 Reset */
		unsigned int                : 2;
		unsigned int T13CNT         : 1;	/* Timer T13 Count Event */
		unsigned int T13STR         : 1;	/* Timer T13 Shadow Transfer Request */
		unsigned int T13STD         : 1;	/* Timer T13 Shadow Transfer Disable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_TCTR4_type;
#define CCU60_TCTR4	(*( CCU60_TCTR4_type *) 0xf0002a78u)	/* Timer Control Register 4 */
#define CCU61_TCTR4	(*( CCU60_TCTR4_type *) 0xf0002b78u)	/* Timer Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int TRPM0          : 1;	/* Trap Mode Control Bits 1, 0 */
		unsigned int TRPM1          : 1;	/* Trap Mode Control Bits 1, 0 */
		unsigned int TRPM2          : 1;	/* Trap Mode Control Bit 2 */
		unsigned int                : 5;
		unsigned int TRPEN          : 6;	/* Trap Enable Control */
		unsigned int TRPEN13        : 1;	/* Trap Enable Control for Timer T13 */
		unsigned int TRPPEN         : 1;	/* Trap Pin Enable */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CCU60_TRPCTR_type;
#define CCU60_TRPCTR	(*( CCU60_TRPCTR_type *) 0xf0002a84u)	/* Trap Control Register */
#define CCU61_TRPCTR	(*( CCU60_TRPCTR_type *) 0xf0002b84u)	/* Trap Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} CCU61_ACCEN1_type;
#define CCU61_ACCEN1	(*( CCU61_ACCEN1_type *) 0xf0002bf8u)	/* Access Enable Register 1 */


/* GTM */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned __sfrbit32 EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned __sfrbit32 EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned __sfrbit32 EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned __sfrbit32 EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned __sfrbit32 EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned __sfrbit32 EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned __sfrbit32 EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned __sfrbit32 EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned __sfrbit32 EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned __sfrbit32 EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned __sfrbit32 EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned __sfrbit32 EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned __sfrbit32 EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned __sfrbit32 EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned __sfrbit32 EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned __sfrbit32 EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned __sfrbit32 EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned __sfrbit32 EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned __sfrbit32 EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned __sfrbit32 EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned __sfrbit32 EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned __sfrbit32 EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned __sfrbit32 EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned __sfrbit32 EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned __sfrbit32 EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned __sfrbit32 EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned __sfrbit32 EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned __sfrbit32 EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned __sfrbit32 EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned __sfrbit32 EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned __sfrbit32 EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} GTM_ACCEN0_type;
#define GTM_ACCEN0	(*( GTM_ACCEN0_type *) 0xf019fdfcu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_ACCEN1_type;
#define GTM_ACCEN1	(*( GTM_ACCEN1_type *) 0xf019fdf8u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SEL0           : 4;	/* Output Selection for ADC0 GTM connection */
		unsigned __sfrbit32 SEL1           : 4;	/* Output Selection for ADC1 GTM connection */
		unsigned __sfrbit32 SEL2           : 4;	/* Output Selection for ADC2 GTM connection */
		unsigned __sfrbit32 SEL3           : 4;	/* Output Selection for ADC3 GTM connection */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} GTM_ADCTRIG0OUT0_type;
#define GTM_ADCTRIG0OUT0	(*( GTM_ADCTRIG0OUT0_type *) 0xf019fdb0u)	/* ADC Trigger 0 Output Select 0 Register */
#define GTM_ADCTRIG1OUT0	(*( GTM_ADCTRIG0OUT0_type *) 0xf019fdb8u)	/* ADC Trigger 1 Output Select 0 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 TO_ADDR        : 20;	/* AEI Timeout address */
		/* const */ unsigned __sfrbit32 TO_W1R0        : 1;	/* AEI Timeout Read/Write flag */
		/* const */ unsigned __sfrbit32 Reserved       : 11;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_AEI_ADDR_XPT_type;
#define GTM_AEI_ADDR_XPT	(*( GTM_AEI_ADDR_XPT_type *) 0xf010000cu)	/* GTM AEI Timeout Exception Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 BRG_MODE       : 1;	/* Defines the operation mode for the AEI bridge */
		unsigned __sfrbit32 MSK_WR_RSP     : 1;	/* Mask write response */
		/* const */ unsigned __sfrbit32 Reserved       : 6;	/* Reserved */
		/* const */ unsigned __sfrbit32 MODE_UP_PGR    : 1;	/* Mode update in progress */
		unsigned __sfrbit32 BUFF_OVL       : 1;	/* Buffer overflow register */
		/* const */ unsigned __sfrbit32 Reserved_6     : 2;	/* Reserved */
		unsigned __sfrbit32 SYNC_INPUT_REG : 1;	/* Additional Pipeline Stage in Synchronous Bridge Mode */
		/* const */ unsigned __sfrbit32 Reserved_8     : 3;	/* Reserved */
		unsigned __sfrbit32 BRG_RST        : 1;	/* Bridge software reset */
		/* const */ unsigned __sfrbit32 Reserved_10    : 7;	/* Reserved */
		/* const */ unsigned __sfrbit32 BUFF_DPT       : 8;	/* Buffer depth of AEI bridge */
	} B;
	int I;
	unsigned int U;

} GTM_BRIDGE_MODE_type;
#define GTM_BRIDGE_MODE	(*( GTM_BRIDGE_MODE_type *) 0xf0100030u)	/* GTM to SPB BRIDGE MODE */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 NEW_TRAN_PTR   : 5;	/* New transaction pointer */
		/* const */ unsigned __sfrbit32 FIRST_RSP_PTR  : 5;	/* First response pointer */
		/* const */ unsigned __sfrbit32 TRAN_IN_PGR    : 5;	/* Transaction in progress pointer (acquire) */
		/* const */ unsigned __sfrbit32 ABT_TRAN_PGR   : 5;	/* Aborted transaction in progress pointer */
		/* const */ unsigned __sfrbit32 FBC            : 6;	/* Free buffer count */
		/* const */ unsigned __sfrbit32 RSP_TRAN_RDY   : 6;	/* Response transactions ready */
	} B;
	int I;
	unsigned int U;

} GTM_BRIDGE_PTR1_type;
#define GTM_BRIDGE_PTR1	(*( GTM_BRIDGE_PTR1_type *) 0xf0100034u)	/* GTM to SPB BRIDGE PTR1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 TRAN_IN_PGR2   : 5;	/* Transaction in progress pointer (aquire2) */
		/* const */ unsigned __sfrbit32 Reserved       : 27;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_BRIDGE_PTR2_type;
#define GTM_BRIDGE_PTR2	(*( GTM_BRIDGE_PTR2_type *) 0xf0100038u)	/* GTM to SPB BRIDGE PTR2 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SEL0           : 4;	/* Output Selection for CAN GTM connection */
		unsigned __sfrbit32 SEL1           : 4;	/* Output Selection for CAN GTM connection */
		unsigned __sfrbit32 SEL2           : 4;	/* Output Selection for CAN GTM connection */
		unsigned __sfrbit32 SEL3           : 4;	/* Output Selection for CAN GTM connection */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} GTM_CANOUTSEL_type;
#define GTM_CANOUTSEL	(*( GTM_CANOUTSEL_type *) 0xf019fda0u)	/* CAN Output Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned __sfrbit32 DISS           : 1;	/* Module Disable Status Bit */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned __sfrbit32                : 28;
	} B;
	int I;
	unsigned int U;

} GTM_CLC_type;
#define GTM_CLC	(*( GTM_CLC_type *) 0xf019fd00u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CLK_CNT        : 24;	/* Clock count Defines count value for the clock divider of clock source CMU_CLK[x] (x:0?5) */
		/* const */ unsigned __sfrbit32 Reserved       : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_CMU_CLK_0_CTRL_type;
#define GTM_CMU_CLK_0_CTRL	(*( GTM_CMU_CLK_0_CTRL_type *) 0xf010030cu)	/* CMU Control For Clock Source 0 Register */
#define GTM_CMU_CLK_1_CTRL	(*( GTM_CMU_CLK_0_CTRL_type *) 0xf0100310u)	/* CMU Control For Clock Source 1 Register */
#define GTM_CMU_CLK_2_CTRL	(*( GTM_CMU_CLK_0_CTRL_type *) 0xf0100314u)	/* CMU Control For Clock Source 2 Register */
#define GTM_CMU_CLK_3_CTRL	(*( GTM_CMU_CLK_0_CTRL_type *) 0xf0100318u)	/* CMU Control For Clock Source 3 Register */
#define GTM_CMU_CLK_4_CTRL	(*( GTM_CMU_CLK_0_CTRL_type *) 0xf010031cu)	/* CMU Control For Clock Source 4 Register */
#define GTM_CMU_CLK_5_CTRL	(*( GTM_CMU_CLK_0_CTRL_type *) 0xf0100320u)	/* CMU Control For Clock Source 5 Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CLK_CNT        : 24;	/* Clock count. Define count value for the clock divider of clock source CMU_CLK6 */
		unsigned __sfrbit32 CLK6_SEL       : 1;	/* Clock source selection for CMU_CLK6 */
		/* const */ unsigned __sfrbit32 Reserved       : 7;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_CMU_CLK_6_CTRL_type;
#define GTM_CMU_CLK_6_CTRL	(*( GTM_CMU_CLK_6_CTRL_type *) 0xf0100324u)	/* CMU Control For Clock Source 6 Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CLK_CNT        : 24;	/* Clock count. Define count value for the clock divider of clock source CMU_CLK7 */
		unsigned __sfrbit32 CLK7_SEL       : 1;	/* Clock source selection for CMU_CLK7 */
		/* const */ unsigned __sfrbit32 Reserved       : 7;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_CMU_CLK_7_CTRL_type;
#define GTM_CMU_CLK_7_CTRL	(*( GTM_CMU_CLK_7_CTRL_type *) 0xf0100328u)	/* CMU Control For Clock Source 7 Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 EN_CLK0        : 2;	/* Enable clock source 0 */
		unsigned __sfrbit32 EN_CLK1        : 2;	/* Enable clock source 1 */
		unsigned __sfrbit32 EN_CLK2        : 2;	/* Enable clock source 2 */
		unsigned __sfrbit32 EN_CLK3        : 2;	/* Enable clock source 3 */
		unsigned __sfrbit32 EN_CLK4        : 2;	/* Enable clock source 4 */
		unsigned __sfrbit32 EN_CLK5        : 2;	/* Enable clock source 5 */
		unsigned __sfrbit32 EN_CLK6        : 2;	/* Enable clock source 6 */
		unsigned __sfrbit32 EN_CLK7        : 2;	/* Enable clock source 7 */
		unsigned __sfrbit32 EN_ECLK0       : 2;	/* Enable ECLK 0 generation subunit */
		unsigned __sfrbit32 EN_ECLK1       : 2;	/* Enable ECLK 1 generation subunit */
		unsigned __sfrbit32 EN_ECLK2       : 2;	/* Enable ECLK 2 generation subunit */
		unsigned __sfrbit32 EN_FXCLK       : 2;	/* Enable all CMU_FXCLK */
		/* const */ unsigned __sfrbit32 Reserved       : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_CMU_CLK_EN_type;
#define GTM_CMU_CLK_EN	(*( GTM_CMU_CLK_EN_type *) 0xf0100300u)	/* CMU Clock Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ECLK_DEN       : 24;	/* Denominator for external clock divider */
		/* const */ unsigned __sfrbit32 Reserved       : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_CMU_ECLK_0_DEN_type;
#define GTM_CMU_ECLK_0_DEN	(*( GTM_CMU_ECLK_0_DEN_type *) 0xf0100330u)	/* CMU External Clock 0 Control Denominator Register */
#define GTM_CMU_ECLK_1_DEN	(*( GTM_CMU_ECLK_0_DEN_type *) 0xf0100338u)	/* CMU External Clock 1 Control Denominator Register */
#define GTM_CMU_ECLK_2_DEN	(*( GTM_CMU_ECLK_0_DEN_type *) 0xf0100340u)	/* CMU External Clock 2 Control Denominator Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ECLK_NUM       : 24;	/* Numerator for external clock divider */
		/* const */ unsigned __sfrbit32 Reserved       : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_CMU_ECLK_0_NUM_type;
#define GTM_CMU_ECLK_0_NUM	(*( GTM_CMU_ECLK_0_NUM_type *) 0xf010032cu)	/* CMU External Clock 0 Control Numerator Register */
#define GTM_CMU_ECLK_1_NUM	(*( GTM_CMU_ECLK_0_NUM_type *) 0xf0100334u)	/* CMU External Clock 1 Control Numerator Register */
#define GTM_CMU_ECLK_2_NUM	(*( GTM_CMU_ECLK_0_NUM_type *) 0xf010033cu)	/* CMU External Clock 2 Control Numerator Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FXCLK_SEL      : 4;	/* Input clock selection for EN_FXCLK line */
		/* const */ unsigned __sfrbit32 Reserved       : 28;	/* Reserved bits */
	} B;
	int I;
	unsigned int U;

} GTM_CMU_FXCLK_CTRL_type;
#define GTM_CMU_FXCLK_CTRL	(*( GTM_CMU_FXCLK_CTRL_type *) 0xf0100344u)	/* CMU FXCLK Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 GCLK_DEN       : 24;	/* Denominator for global clock divider */
		/* const */ unsigned __sfrbit32 Reserved       : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_CMU_GCLK_DEN_type;
#define GTM_CMU_GCLK_DEN	(*( GTM_CMU_GCLK_DEN_type *) 0xf0100308u)	/* CMU Global Clock Control Denominator Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 GCLK_NUM       : 24;	/* Numerator for global clock divider */
		/* const */ unsigned __sfrbit32 Reserved       : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_CMU_GCLK_NUM_type;
#define GTM_CMU_GCLK_NUM	(*( GTM_CMU_GCLK_NUM_type *) 0xf0100304u)	/* CMU Global Clock Control Numerator Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RF_PROT        : 1;	/* RST and FORCINT protection */
		unsigned __sfrbit32 TO_MODE        : 1;	/* AEI Timeout mode */
		/* const */ unsigned __sfrbit32 Reserved       : 2;	/* Reserved */
		unsigned __sfrbit32 TO_VAL         : 5;	/* AEI Timeout value */
		/* const */ unsigned __sfrbit32 Reserved_5     : 23;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_CTRL_type;
#define GTM_CTRL	(*( GTM_CTRL_type *) 0xf0100008u)	/* GTM Global Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RELRISE        : 10;	/* Reload value for rising edge dead time */
		/* const */ unsigned __sfrbit32 Reserved       : 6;	/* Reserved */
		unsigned __sfrbit32 RELFALL        : 10;	/* Reload value for falling edge dead time */
		/* const */ unsigned __sfrbit32 Reserved_4     : 6;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_DTM1_CH0_DTV_type;
#define GTM_DTM1_CH0_DTV	(*( GTM_DTM1_CH0_DTV_type *) 0xf0113054u)	/* DTM1 Channel0 Dead Time Value Register */
#define GTM_DTM1_CH1_DTV	(*( GTM_DTM1_CH0_DTV_type *) 0xf0113058u)	/* DTM1 Channel1 Dead Time Value Register */
#define GTM_DTM1_CH2_DTV	(*( GTM_DTM1_CH0_DTV_type *) 0xf011305cu)	/* DTM1 Channel2 Dead Time Value Register */
#define GTM_DTM1_CH3_DTV	(*( GTM_DTM1_CH0_DTV_type *) 0xf0113060u)	/* DTM1 Channel3 Dead Time Value Register */
#define GTM_DTM5_CH0_DTV	(*( GTM_DTM1_CH0_DTV_type *) 0xf0113154u)	/* DTM5 Channel0 Dead Time Value Register */
#define GTM_DTM5_CH1_DTV	(*( GTM_DTM1_CH0_DTV_type *) 0xf0113158u)	/* DTM5 Channel1 Dead Time Value Register */
#define GTM_DTM5_CH2_DTV	(*( GTM_DTM1_CH0_DTV_type *) 0xf011315cu)	/* DTM5 Channel2 Dead Time Value Register */
#define GTM_DTM5_CH3_DTV	(*( GTM_DTM1_CH0_DTV_type *) 0xf0113160u)	/* DTM5 Channel3 Dead Time Value Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 O1SEL_0        : 1;	/* Output 1 select channel 0 */
		/* const */ unsigned __sfrbit32 Reserved       : 2;	/* Reserved */
		unsigned __sfrbit32 SWAP_0         : 1;	/* Swap outputs DTMi_CH[0]_OUT0 and DTMi_CH[0]_OUT1 */
		unsigned __sfrbit32 O1F_0          : 2;	/* Output 1 function channel 0 */
		/* const */ unsigned __sfrbit32 Reserved_5     : 2;	/* Reserved */
		unsigned __sfrbit32 O1SEL_1        : 1;	/* Output 1 select channel 1 */
		unsigned __sfrbit32 I1SEL_1        : 1;	/* Input 1 select channel 1 */
		unsigned __sfrbit32 SH_EN_1        : 1;	/* Shift enable channel 1 */
		unsigned __sfrbit32 SWAP_1         : 1;	/* Swap outputs DTMi_CH[1]_OUT0 and DTMi_CH[1]_OUT1 */
		unsigned __sfrbit32 O1F_1          : 2;	/* Output 1 function channel 1 */
		/* const */ unsigned __sfrbit32 Reserved_11    : 2;	/* Reserved */
		unsigned __sfrbit32 O1SEL_2        : 1;	/* Output 1 select channel 2 */
		unsigned __sfrbit32 I1SEL_2        : 1;	/* Input 1 select channel 2 */
		unsigned __sfrbit32 SH_EN_2        : 1;	/* Shift enable channel 2 */
		unsigned __sfrbit32 SWAP_2         : 1;	/* Swap outputs DTMi_CH[2]_OUT0 and DTMi_CH[2]_OUT1 */
		unsigned __sfrbit32 O1F_2          : 2;	/* Output 1 function channel 2 */
		/* const */ unsigned __sfrbit32 Reserved_17    : 2;	/* Reserved */
		unsigned __sfrbit32 O1SEL_3        : 1;	/* Output 1 select channel 3 */
		unsigned __sfrbit32 I1SEL_3        : 1;	/* Input 1 select channel 3 */
		unsigned __sfrbit32 SH_EN_3        : 1;	/* Shift enable channel 3 */
		unsigned __sfrbit32 SWAP_3         : 1;	/* Swap outputs DTMi_CH[3]_OUT0 and DTMi_CH[3]_OUT1 */
		unsigned __sfrbit32 O1F_3          : 2;	/* Output 1 function channel 3 */
		/* const */ unsigned __sfrbit32 Reserved_23    : 2;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_DTM1_CH_CTRL1_type;
#define GTM_DTM1_CH_CTRL1	(*( GTM_DTM1_CH_CTRL1_type *) 0xf0113044u)	/* DTM1 Channel Control1 Register */
#define GTM_DTM5_CH_CTRL1	(*( GTM_DTM1_CH_CTRL1_type *) 0xf0113144u)	/* DTM5 Channel Control1 Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 POL0_0         : 1;	/* Polarity on output 0 channel 0 */
		unsigned __sfrbit32 OC0_0          : 1;	/* Output 0 control channel 0 */
		unsigned __sfrbit32 SL0_0          : 1;	/* Signal level on output 0 channel 0 */
		unsigned __sfrbit32 DT0_0          : 1;	/* Dead time path enable on output 0 channel 0 */
		unsigned __sfrbit32 POL1_0         : 1;	/* Polarity on output 1 channel 0 */
		unsigned __sfrbit32 OC1_0          : 1;	/* Output 1 control channel 0 */
		unsigned __sfrbit32 SL1_0          : 1;	/* Signal level on output 1 channel 0 */
		unsigned __sfrbit32 DT1_0          : 1;	/* Dead time path enable on output 1 channel 0 */
		unsigned __sfrbit32 POL0_1         : 1;	/* Polarity on output 0 channel 1 */
		unsigned __sfrbit32 OC0_1          : 1;	/* Output 0 control channel 1 */
		unsigned __sfrbit32 SL0_1          : 1;	/* Signal level on output 0 channel 1 */
		unsigned __sfrbit32 DT0_1          : 1;	/* Dead time path enable on output 0 channel 1 */
		unsigned __sfrbit32 POL1_1         : 1;	/* Polarity on output 1 channel 1 */
		unsigned __sfrbit32 OC1_1          : 1;	/* Output 1 control channel 1 */
		unsigned __sfrbit32 SL1_1          : 1;	/* Signal level on output 1 channel 1 */
		unsigned __sfrbit32 DT1_1          : 1;	/* Dead time path enable on output 1 channel 1 */
		unsigned __sfrbit32 POL0_2         : 1;	/* Polarity on output 0 channel 2 */
		unsigned __sfrbit32 OC0_2          : 1;	/* Output 0 control channel 2 */
		unsigned __sfrbit32 SL0_2          : 1;	/* Signal level on output 0 channel 2 */
		unsigned __sfrbit32 DT0_2          : 1;	/* Dead time path enable on output 0 channel 2 */
		unsigned __sfrbit32 POL1_2         : 1;	/* Polarity on output 1 channel 2 */
		unsigned __sfrbit32 OC1_2          : 1;	/* Output 1 control channel 2 */
		unsigned __sfrbit32 SL1_2          : 1;	/* Signal level on output 1 channel 2 */
		unsigned __sfrbit32 DT1_2          : 1;	/* Dead time path enable on output 1 channel 2 */
		unsigned __sfrbit32 POL0_3         : 1;	/* Polarity on output 0 channel 3 */
		unsigned __sfrbit32 OC0_3          : 1;	/* Output 0 control channel 3 */
		unsigned __sfrbit32 SL0_3          : 1;	/* Signal level on output 0 channel 3 */
		unsigned __sfrbit32 DT0_3          : 1;	/* Dead time path enable on output 0 channel 3 */
		unsigned __sfrbit32 POL1_3         : 1;	/* Polarity on output 1 channel 3 */
		unsigned __sfrbit32 OC1_3          : 1;	/* Output 1 control channel 3 */
		unsigned __sfrbit32 SL1_3          : 1;	/* Signal level on output 1 channel 3 */
		unsigned __sfrbit32 DT1_3          : 1;	/* Dead time path enable on output 1 channel 3 */
	} B;
	int I;
	unsigned int U;

} GTM_DTM1_CH_CTRL2_type;
#define GTM_DTM1_CH_CTRL2	(*( GTM_DTM1_CH_CTRL2_type *) 0xf0113048u)	/* DTM1 Channel Control2 Register */
#define GTM_DTM5_CH_CTRL2	(*( GTM_DTM1_CH_CTRL2_type *) 0xf0113148u)	/* DTM5 Channel Control2 Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 POL0_0_SR      : 1;	/* Polarity on output 0 channel 0 shadow register */
		unsigned __sfrbit32 OC0_0_SR       : 1;	/* Output 0 control channel 0 shadow register */
		unsigned __sfrbit32 SL0_0_SR       : 1;	/* Signal level on output 0 channel 0 shadow register */
		unsigned __sfrbit32 DT0_0_SR       : 1;	/* Dead time path enable on output 0 channel 0 shadow register */
		unsigned __sfrbit32 POL1_0_SR      : 1;	/* Polarity on output 1 channel 0 shadow register */
		unsigned __sfrbit32 OC1_0_SR       : 1;	/* Output 1 control channel 0 shadow register */
		unsigned __sfrbit32 SL1_0_SR       : 1;	/* Signal level on output 1 channel 0 shadow register */
		unsigned __sfrbit32 DT1_0_SR       : 1;	/* Dead time path enable on output 1 channel 0 shadow register */
		unsigned __sfrbit32 POL0_1_SR      : 1;	/* Polarity on output 0 channel 1 shadow register */
		unsigned __sfrbit32 OC0_1_SR       : 1;	/* Output 0 control channel 1 shadow register */
		unsigned __sfrbit32 SL0_1_SR       : 1;	/* Signal level on output 0 channel 1 shadow register */
		unsigned __sfrbit32 DT0_1_SR       : 1;	/* Dead time path enable on output 0 channel 1 shadow register */
		unsigned __sfrbit32 POL1_1_SR      : 1;	/* Polarity on output 1 channel 1 shadow register */
		unsigned __sfrbit32 OC1_1_SR       : 1;	/* Output 1 control channel 1 shadow register */
		unsigned __sfrbit32 SL1_1_SR       : 1;	/* Signal level on output 1 channel 1 shadow register */
		unsigned __sfrbit32 DT1_1_SR       : 1;	/* Dead time path enable on output 1 channel 1 shadow register */
		unsigned __sfrbit32 POL0_2_SR      : 1;	/* Polarity on output 0 channel 2 shadow register */
		unsigned __sfrbit32 OC0_2_SR       : 1;	/* Output 0 control channel 2 shadow register */
		unsigned __sfrbit32 SL0_2_SR       : 1;	/* Signal level on output 0 channel 2 shadow register */
		unsigned __sfrbit32 DT0_2_SR       : 1;	/* Dead time path enable on output 0 channel 2 shadow register */
		unsigned __sfrbit32 POL1_2_SR      : 1;	/* Polarity on output 1 channel 2 shadow register */
		unsigned __sfrbit32 OC1_2_SR       : 1;	/* Output 1 control channel 2 shadow register */
		unsigned __sfrbit32 SL1_2_SR       : 1;	/* Signal level on output 1 channel 2 shadow register */
		unsigned __sfrbit32 DT1_2_SR       : 1;	/* Dead time path enable on output 1 channel 2 shadow register */
		unsigned __sfrbit32 POL0_3_SR      : 1;	/* Polarity on output 0 channel 3 shadow register */
		unsigned __sfrbit32 OC0_3_SR       : 1;	/* Output 0 control channel 3 shadow register */
		unsigned __sfrbit32 SL0_3_SR       : 1;	/* Signal level on output 0 channel 3 shadow register */
		unsigned __sfrbit32 DT0_3_SR       : 1;	/* Dead time path enable on output 0 channel 3 shadow register */
		unsigned __sfrbit32 POL1_3_SR      : 1;	/* Polarity on output 1 channel 3 shadow register */
		unsigned __sfrbit32 OC1_3_SR       : 1;	/* Output 1 control channel 3 shadow register */
		unsigned __sfrbit32 SL1_3_SR       : 1;	/* Signal level on output 1 channel 3 shadow register */
		unsigned __sfrbit32 DT1_3_SR       : 1;	/* Dead time path enable on output 1 channel 3 shadow register */
	} B;
	int I;
	unsigned int U;

} GTM_DTM1_CH_CTRL2_SR_type;
#define GTM_DTM1_CH_CTRL2_SR	(*( GTM_DTM1_CH_CTRL2_SR_type *) 0xf011304cu)	/* DTM1 Channel Control2 Shadow Register */
#define GTM_DTM5_CH_CTRL2_SR	(*( GTM_DTM1_CH_CTRL2_SR_type *) 0xf011314cu)	/* DTM5 Channel Control2 Shadow Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CLK_SEL        : 2;	/* Clock source select */
		/* const */ unsigned __sfrbit32 Reserved       : 2;	/* Reserved */
		unsigned __sfrbit32 UPD_MODE       : 3;	/* update mode */
		/* const */ unsigned __sfrbit32 Reserved_4     : 25;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_DTM1_CTRL_type;
#define GTM_DTM1_CTRL	(*( GTM_DTM1_CTRL_type *) 0xf0113040u)	/* DTM1 Control Register */
#define GTM_DTM5_CTRL	(*( GTM_DTM1_CTRL_type *) 0xf0113140u)	/* DTM5 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RELBLK         : 10;	/* Reload value blanking window */
		/* const */ unsigned __sfrbit32 Reserved       : 6;	/* Reserved */
		unsigned __sfrbit32 PSU_IN_SEL     : 1;	/* PSU input select */
		unsigned __sfrbit32 IN_POL         : 1;	/* Input polarity */
		/* const */ unsigned __sfrbit32 Reserved_5     : 2;	/* Reserved */
		unsigned __sfrbit32 SHIFT_SEL      : 2;	/* Shift select */
		/* const */ unsigned __sfrbit32 Reserved_7     : 10;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_DTM1_PS_CTRL_type;
#define GTM_DTM1_PS_CTRL	(*( GTM_DTM1_PS_CTRL_type *) 0xf0113050u)	/* DTM1 Phase Shift Control Register */
#define GTM_DTM5_PS_CTRL	(*( GTM_DTM1_PS_CTRL_type *) 0xf0113150u)	/* DTM5 Phase Shift Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 AEI_TO_XPT_EIRQ_EN: 1;	/* AEI_TO_XPT_EIRQ error interrupt enable */
		unsigned __sfrbit32 AEI_USP_ADDR_EIRQ_EN: 1;	/* AEI_USP_ADDR_EIRQ error interrupt enable */
		unsigned __sfrbit32 AEI_IM_ADDR_EIRQ_EN: 1;	/* AEI_IM_ADDR_EIRQ error interrupt enable */
		unsigned __sfrbit32 AEI_USP_BE_EIRQ_EN: 1;	/* AEI_USP_BE_EIRQ error interrupt enable */
		/* const */ unsigned __sfrbit32 Reserved       : 28;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_EIRQ_EN_type;
#define GTM_EIRQ_EN	(*( GTM_EIRQ_EN_type *) 0xf0100020u)	/* GTM Error Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 GRSTEN         : 1;	/* Global Reset Enable */
		/* const */ unsigned __sfrbit32 BRIDGE_MODE_RST: 1;	/* Bridge Mode after Reset */
		/* const */ unsigned __sfrbit32 AEI_IN         : 1;	/* Input Register in Bridge */
		/* const */ unsigned __sfrbit32 Reserved       : 5;	/* Reserved */
		/* const */ unsigned __sfrbit32 TOM_OUT_RST    : 1;	/* TOM_OUT Reset Level */
		/* const */ unsigned __sfrbit32 TOM_TRIG_CHAIN : 3;	/* TOM Trigger Chain length without Synchronisation */
		/* const */ unsigned __sfrbit32 Reserved_7     : 4;	/* Reserved */
		/* const */ unsigned __sfrbit32 IRQ_MODE_LEVEL : 1;	/* IRQ Mode Level */
		/* const */ unsigned __sfrbit32 IRQ_MODE_PULSE : 1;	/* IRQ Mode Pulse */
		/* const */ unsigned __sfrbit32 IRQ_MODE_PULSE_NOTIFY: 1;	/* IRQ Mode Pulse Notify */
		/* const */ unsigned __sfrbit32 IRQ_MODE_SINGLE_PULSE: 1;	/* IRQ Mode Single Pulse */
		/* const */ unsigned __sfrbit32 Reserved_12    : 12;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_HW_CONF_type;
#define GTM_HW_CONF	(*( GTM_HW_CONF_type *) 0xf0100024u)	/* GTM Hardware Configuration */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 Reserved       : 4;	/* Reserved */
		/* const */ unsigned __sfrbit32 AEI_IRQ        : 1;	/* AEI_IRQ interrupt */
		/* const */ unsigned __sfrbit32 Reserved_3     : 27;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_ICM_IRQG_0_type;
#define GTM_ICM_IRQG_0	(*( GTM_ICM_IRQG_0_type *) 0xf0100600u)	/* GTM Infrastructure Interrupt Group */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 TIM0_CH0_IRQ   : 1;	/* TIM0 shared interrupt channel 0 */
		/* const */ unsigned __sfrbit32 TIM0_CH1_IRQ   : 1;	/* TIM0 shared interrupt channel 1 */
		/* const */ unsigned __sfrbit32 TIM0_CH2_IRQ   : 1;	/* TIM0 shared interrupt channel 2 */
		/* const */ unsigned __sfrbit32 TIM0_CH3_IRQ   : 1;	/* TIM0 shared interrupt channel 3 */
		/* const */ unsigned __sfrbit32 TIM0_CH4_IRQ   : 1;	/* TIM0 shared interrupt channel 4 */
		/* const */ unsigned __sfrbit32 TIM0_CH5_IRQ   : 1;	/* TIM0 shared interrupt channel 5 */
		/* const */ unsigned __sfrbit32 TIM0_CH6_IRQ   : 1;	/* TIM0 shared interrupt channel 6 */
		/* const */ unsigned __sfrbit32 TIM0_CH7_IRQ   : 1;	/* TIM0 shared interrupt channel 7 */
		/* const */ unsigned __sfrbit32 Reserved       : 24;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_ICM_IRQG_2_type;
#define GTM_ICM_IRQG_2	(*( GTM_ICM_IRQG_2_type *) 0xf0100608u)	/* TIM Interrupt Group 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 TOM0_CH0_IRQ   : 1;	/* TOM0 channel 0 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH1_IRQ   : 1;	/* TOM0 channel 1 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH2_IRQ   : 1;	/* TOM0 channel 2 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH3_IRQ   : 1;	/* TOM0 channel 3 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH4_IRQ   : 1;	/* TOM0 channel 4 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH5_IRQ   : 1;	/* TOM0 channel 5 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH6_IRQ   : 1;	/* TOM0 channel 6 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH7_IRQ   : 1;	/* TOM0 channel 7 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH8_IRQ   : 1;	/* TOM0 channel 8 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH9_IRQ   : 1;	/* TOM0 channel 9 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH10_IRQ  : 1;	/* TOM0 channel 10 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH11_IRQ  : 1;	/* TOM0 channel 11 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH12_IRQ  : 1;	/* TOM0 channel 12 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH13_IRQ  : 1;	/* TOM0 channel 13 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH14_IRQ  : 1;	/* TOM0 channel 14 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM0_CH15_IRQ  : 1;	/* TOM0 channel 15 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH0_IRQ   : 1;	/* TOM1 channel 0 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH1_IRQ   : 1;	/* TOM1 channel 1 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH2_IRQ   : 1;	/* TOM1 channel 2 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH3_IRQ   : 1;	/* TOM1 channel 3 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH4_IRQ   : 1;	/* TOM1 channel 4 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH5_IRQ   : 1;	/* TOM1 channel 5 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH6_IRQ   : 1;	/* TOM1 channel 6 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH7_IRQ   : 1;	/* TOM1 channel 7 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH8_IRQ   : 1;	/* TOM1 channel 8 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH9_IRQ   : 1;	/* TOM1 channel 9 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH10_IRQ  : 1;	/* TOM1 channel 10 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH11_IRQ  : 1;	/* TOM1 channel 11 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH12_IRQ  : 1;	/* TOM1 channel 12 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH13_IRQ  : 1;	/* TOM1 channel 13 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH14_IRQ  : 1;	/* TOM1 channel 14 shared interrupt */
		/* const */ unsigned __sfrbit32 TOM1_CH15_IRQ  : 1;	/* TOM1 channel 15 shared interrupt */
	} B;
	int I;
	unsigned int U;

} GTM_ICM_IRQG_6_type;
#define GTM_ICM_IRQG_6	(*( GTM_ICM_IRQG_6_type *) 0xf0100618u)	/* TOM Interrupt Group 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 TIM0_CH0_EIRQ  : 1;	/* TIM0 channel 0 error interrupt */
		/* const */ unsigned __sfrbit32 TIM0_CH1_EIRQ  : 1;	/* TIM0 channel 1 error interrupt */
		/* const */ unsigned __sfrbit32 TIM0_CH2_EIRQ  : 1;	/* TIM0 channel 2 error interrupt */
		/* const */ unsigned __sfrbit32 TIM0_CH3_EIRQ  : 1;	/* TIM0 channel 3 error interrupt */
		/* const */ unsigned __sfrbit32 TIM0_CH4_EIRQ  : 1;	/* TIM0 channel 4 error interrupt */
		/* const */ unsigned __sfrbit32 TIM0_CH5_EIRQ  : 1;	/* TIM0 channel 5 error interrupt */
		/* const */ unsigned __sfrbit32 TIM0_CH6_EIRQ  : 1;	/* TIM0 channel 6 error interrupt */
		/* const */ unsigned __sfrbit32 TIM0_CH7_EIRQ  : 1;	/* TIM0 channel 7 error interrupt */
		/* const */ unsigned __sfrbit32 Reserved       : 24;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_ICM_IRQG_CEI1_type;
#define GTM_ICM_IRQG_CEI1	(*( GTM_ICM_IRQG_CEI1_type *) 0xf0100638u)	/* ICM Channel Error Interrupt 1 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 GTM_EIRQ       : 1;	/* GTM Error interrupt request */
		/* const */ unsigned __sfrbit32 Reserved       : 3;	/* Reserved */
		/* const */ unsigned __sfrbit32 TIM0_EIRQ      : 1;	/* TIM0 error interrupt */
		/* const */ unsigned __sfrbit32 Reserved_4     : 27;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_ICM_IRQG_MEI_type;
#define GTM_ICM_IRQG_MEI	(*( GTM_ICM_IRQG_MEI_type *) 0xf0100630u)	/* ICM Module Error Interrupt Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 AEI_TO_XPT_IRQ_EN: 1;	/* AEI_TO_XPT_IRQ interrupt enable. */
		unsigned __sfrbit32 AEI_USP_ADDR_IRQ_EN: 1;	/* AEI_USP_ADDR_IRQ interrupt enable. */
		unsigned __sfrbit32 AEI_IM_ADDR_IRQ_EN: 1;	/* AEI_IM_ADDR_IRQ interrupt enable. */
		unsigned __sfrbit32 AEI_USP_BE_IRQ_EN: 1;	/* AEI_USP_BE_IRQ interrupt enable. */
		/* const */ unsigned __sfrbit32 Reserved       : 28;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_IRQ_EN_type;
#define GTM_IRQ_EN	(*( GTM_IRQ_EN_type *) 0xf0100014u)	/* GTM Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TRG_AEI_TO_XPT : 1;	/* Trigger AEI_TO_XPT_IRQ interrupt by software. */
		unsigned __sfrbit32 TRG_AEI_USP_ADDR: 1;	/* Trigger AEI_USP_ADDR_IRQ interrupt by software. */
		unsigned __sfrbit32 TRG_AEI_IM_ADDR: 1;	/* Trigger AEI_IM_ADDR_IRQ interrupt by software. */
		unsigned __sfrbit32 TRG_AEI_USP_BE : 1;	/* Trigger AEI_USP_BE_IRQ interrupt by software. */
		/* const */ unsigned __sfrbit32 Reserved       : 28;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_IRQ_FORCINT_type;
#define GTM_IRQ_FORCINT	(*( GTM_IRQ_FORCINT_type *) 0xf0100018u)	/* GTM Software Interrupt Generation Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 IRQ_MODE       : 2;	/* Interrupt strategy mode selection for the AEI timeout and address monitoring interrupts */
		/* const */ unsigned __sfrbit32 Reserved       : 30;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_IRQ_MODE_type;
#define GTM_IRQ_MODE	(*( GTM_IRQ_MODE_type *) 0xf010001cu)	/* GTM Top Level Interrupts Mode Selection */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 AEI_TO_XPT     : 1;	/* AEI Timeout exception occurred */
		unsigned __sfrbit32 AEI_USP_ADDR   : 1;	/* AEI Unsupported address interrupt */
		unsigned __sfrbit32 AEI_IM_ADDR    : 1;	/* AEI Illegal Module address interrupt */
		unsigned __sfrbit32 AEI_USP_BE     : 1;	/* AEI Unsupported byte enable interrupt */
		/* const */ unsigned __sfrbit32 Reserved       : 28;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_IRQ_NOTIFY_type;
#define GTM_IRQ_NOTIFY	(*( GTM_IRQ_NOTIFY_type *) 0xf0100010u)	/* GTM Interrupt Notification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RST            : 1;	/* Kernel Reset */
		unsigned __sfrbit32 RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned __sfrbit32                : 30;
	} B;
	int I;
	unsigned int U;

} GTM_KRST0_type;
#define GTM_KRST0	(*( GTM_KRST0_type *) 0xf019fdf4u)	/* Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RST            : 1;	/* Kernel Reset */
		unsigned __sfrbit32                : 31;
	} B;
	int I;
	unsigned int U;

} GTM_KRST1_type;
#define GTM_KRST1	(*( GTM_KRST1_type *) 0xf019fdf0u)	/* Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned __sfrbit32                : 31;
	} B;
	int I;
	unsigned int U;

} GTM_KRSTCLR_type;
#define GTM_KRSTCLR	(*( GTM_KRSTCLR_type *) 0xf019fdecu)	/* Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 24;
		unsigned __sfrbit32 SUS            : 4;	/* OCDS Suspend Control */
		unsigned __sfrbit32 SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned __sfrbit32 SUSSTA         : 1;	/* Suspend State */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} GTM_OCS_type;
#define GTM_OCS	(*( GTM_OCS_type *) 0xf019fde8u)	/* OCDS Control and Status */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DDREN          : 1;	/* Destructive Debug Read Enable */
		unsigned __sfrbit32 DREN           : 1;	/* Destructive Read Enable */
		unsigned __sfrbit32                : 30;
	} B;
	int I;
	unsigned int U;

} GTM_ODA_type;
#define GTM_ODA	(*( GTM_ODA_type *) 0xf019fddcu)	/* OCDS Debug Access Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CV             : 27;	/* Compare Value */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 CM             : 2;	/* Compare Mode */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} GTM_OTBU0T_type;
#define GTM_OTBU0T	(*( GTM_OTBU0T_type *) 0xf019fdc4u)	/* OCDS TBU0 Trigger Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CV             : 24;	/* Compare Value */
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 EN             : 1;	/* Enable */
		unsigned __sfrbit32                : 3;
	} B;
	int I;
	unsigned int U;

} GTM_OTBU1T_type;
#define GTM_OTBU1T	(*( GTM_OTBU1T_type *) 0xf019fdc8u)	/* OCDS TBU1 Trigger Register */
#define GTM_OTBU2T	(*( GTM_OTBU1T_type *) 0xf019fdccu)	/* OCDS TBU2 Trigger Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 B0LMT          : 3;	/* OTGB0 TS16_IOS Low Byte Module Type */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 B0LMI          : 4;	/* OTGB0 TS16_IOS Low Byte Module Instance */
		unsigned __sfrbit32 B0HMT          : 3;	/* OTGB0 TS16_IOS High Byte Module Type */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 B0HMI          : 4;	/* OTGB0 TS16_IOS High Byte Module Instance */
		unsigned __sfrbit32 B1LMT          : 3;	/* OTGB1 TS16_IOS Low Byte Module Type */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 B1LMI          : 4;	/* OTGB1 TS16_IOS Low Byte Module Instance */
		unsigned __sfrbit32 B1HMT          : 3;	/* OTGB1 TS16_IOS High Byte Module Type */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 B1HMI          : 4;	/* OTGB1 TS16_IOS High Byte Module Instance */
	} B;
	int I;
	unsigned int U;

} GTM_OTSC0_type;
#define GTM_OTSC0	(*( GTM_OTSC0_type *) 0xf019fdd4u)	/* OCDS Trigger Set Control 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 OTGB0          : 4;	/* Trigger Set for OTGB0 */
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 OTGB1          : 4;	/* Trigger Set for OTGB1 */
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 OTGB2          : 4;	/* Trigger Set for OTGB2 */
		unsigned __sfrbit32                : 12;
	} B;
	int I;
	unsigned int U;

} GTM_OTSS_type;
#define GTM_OTSS	(*( GTM_OTSS_type *) 0xf019fdd0u)	/* OCDS Trigger Set Select Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 STEP           : 8;	/* Release Step */
		/* const */ unsigned __sfrbit32 NO             : 4;	/* Define delivery number of GTM specification */
		/* const */ unsigned __sfrbit32 MINOR          : 4;	/* Define minor version number of GTM specification */
		/* const */ unsigned __sfrbit32 MAJOR          : 4;	/* Define major version number of GTM specification */
		/* const */ unsigned __sfrbit32 DEV_CODE0      : 4;	/* Device encoding digit 0 */
		/* const */ unsigned __sfrbit32 DEV_CODE1      : 4;	/* Device encoding digit 1 */
		/* const */ unsigned __sfrbit32 DEV_CODE2      : 4;	/* Device encoding digit 2 */
	} B;
	int I;
	unsigned int U;

} GTM_REV_type;
#define GTM_REV	(*( GTM_REV_type *) 0xf0100000u)	/* GTM Version Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RST            : 1;	/* GTM Reset */
		/* const */ unsigned __sfrbit32 Reserved       : 31;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_RST_type;
#define GTM_RST	(*( GTM_RST_type *) 0xf0100004u)	/* GTM Global Reset Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 BASE           : 27;	/* Time base value for channel 0 */
		/* const */ unsigned __sfrbit32 Reserved       : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TBU_CH0_BASE_type;
#define GTM_TBU_CH0_BASE	(*( GTM_TBU_CH0_BASE_type *) 0xf0100108u)	/* TBU Channel 0 Base Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 LOW_RES        : 1;	/* TBU_CH0_BASE register resolution */
		unsigned __sfrbit32 CH_CLK_SRC     : 3;	/* Clock source for channel x (x:0?2) time base counter */
		/* const */ unsigned __sfrbit32 Reserved       : 28;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TBU_CH0_CTRL_type;
#define GTM_TBU_CH0_CTRL	(*( GTM_TBU_CH0_CTRL_type *) 0xf0100104u)	/* TBU Channel 0 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 BASE           : 24;	/* Time base value for channel x (x 1, 2) */
		/* const */ unsigned __sfrbit32 Reserved       : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TBU_CH1_BASE_type;
#define GTM_TBU_CH1_BASE	(*( GTM_TBU_CH1_BASE_type *) 0xf0100110u)	/* TBU Channel 1 Base Register */
#define GTM_TBU_CH2_BASE	(*( GTM_TBU_CH1_BASE_type *) 0xf0100118u)	/* TBU Channel 2 Base Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CH_MODE        : 1;	/* Channel mode */
		unsigned __sfrbit32 CH_CLK_SRC     : 3;	/* Clock source for channel x (x1?2) time base counter */
		/* const */ unsigned __sfrbit32 Reserved       : 28;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TBU_CH1_CTRL_type;
#define GTM_TBU_CH1_CTRL	(*( GTM_TBU_CH1_CTRL_type *) 0xf010010cu)	/* TBU Channel 1 Control Register */
#define GTM_TBU_CH2_CTRL	(*( GTM_TBU_CH1_CTRL_type *) 0xf0100114u)	/* TBU Channel 2 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ENDIS_CH0      : 2;	/* TBU channel 0 enable/disable control */
		unsigned __sfrbit32 ENDIS_CH1      : 2;	/* TBU channel 1 enable/disable control */
		unsigned __sfrbit32 ENDIS_CH2      : 2;	/* TBU channel 2 enable/disable control */
		/* const */ unsigned __sfrbit32 Reserved       : 26;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TBU_CHEN_type;
#define GTM_TBU_CHEN	(*( GTM_TBU_CHEN_type *) 0xf0100100u)	/* TBU Global Channel Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CH0SEL         : 4;	/* TIM Channel 0 Input Selection */
		unsigned __sfrbit32 CH1SEL         : 4;	/* TIM Channel 1 Input Selection */
		unsigned __sfrbit32 CH2SEL         : 4;	/* TIM Channel 2 Input Selection */
		unsigned __sfrbit32 CH3SEL         : 4;	/* TIM Channel 3 Input Selection */
		unsigned __sfrbit32 CH4SEL         : 4;	/* TIM Channel 4 Input Selection */
		unsigned __sfrbit32 CH5SEL         : 4;	/* TIM Channel 5 Input Selection */
		unsigned __sfrbit32 CH6SEL         : 4;	/* TIM Channel 6 Input Selection */
		unsigned __sfrbit32 CH7SEL         : 4;	/* TIM Channel 7 Input Selection */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0INSEL_type;
#define GTM_TIM0INSEL	(*( GTM_TIM0INSEL_type *) 0xf019fd10u)	/* TIM0 Input Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SRC_CH0        : 1;	/* Defines AUX_IN source of TIM0 channel 0 x=0 */
		unsigned __sfrbit32 SRC_CH1        : 1;	/* Defines AUX_IN source of TIM0 channel 1 x=1, see bit 0 */
		unsigned __sfrbit32 SRC_CH2        : 1;	/* Defines AUX_IN source of TIM0 channel 2 x=2, see bit 0 */
		unsigned __sfrbit32 SRC_CH3        : 1;	/* Defines AUX_IN source of TIM0 channel 3 x=3, see bit 0 */
		unsigned __sfrbit32 SRC_CH4        : 1;	/* Defines AUX_IN source of TIM0 channel 4 x=4, see bit 0 */
		unsigned __sfrbit32 SRC_CH5        : 1;	/* Defines AUX_IN source of TIM0 channel 5 x=5, see bit 0 */
		unsigned __sfrbit32 SRC_CH6        : 1;	/* Defines AUX_IN source of TIM0 channel 6 x=6, see bit 0 */
		unsigned __sfrbit32 SRC_CH7        : 1;	/* Defines AUX_IN source of TIM0 channel 7 x=7, see bit 0 */
		/* const */ unsigned __sfrbit32 Reserved       : 24;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_AUX_IN_SRC_type;
#define GTM_TIM0_AUX_IN_SRC	(*( GTM_TIM0_AUX_IN_SRC_type *) 0xf0100040u)	/* GTM TIM0 AUX_IN_SRC */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 CNT            : 24;	/* Actual SMU counter value */
		/* const */ unsigned __sfrbit32 Reserved       : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_CNT_type;
#define GTM_TIM0_CH0_CNT	(*( GTM_TIM0_CH0_CNT_type *) 0xf0101008u)	/* TIM0 Channel 0 SMU Counter Register */
#define GTM_TIM0_CH1_CNT	(*( GTM_TIM0_CH0_CNT_type *) 0xf0101088u)	/* TIM0 Channel 1 SMU Counter Register */
#define GTM_TIM0_CH2_CNT	(*( GTM_TIM0_CH0_CNT_type *) 0xf0101108u)	/* TIM0 Channel 2 SMU Counter Register */
#define GTM_TIM0_CH3_CNT	(*( GTM_TIM0_CH0_CNT_type *) 0xf0101188u)	/* TIM0 Channel 3 SMU Counter Register */
#define GTM_TIM0_CH4_CNT	(*( GTM_TIM0_CH0_CNT_type *) 0xf0101208u)	/* TIM0 Channel 4 SMU Counter Register */
#define GTM_TIM0_CH5_CNT	(*( GTM_TIM0_CH0_CNT_type *) 0xf0101288u)	/* TIM0 Channel 5 SMU Counter Register */
#define GTM_TIM0_CH6_CNT	(*( GTM_TIM0_CH0_CNT_type *) 0xf0101308u)	/* TIM0 Channel 6 SMU Counter Register */
#define GTM_TIM0_CH7_CNT	(*( GTM_TIM0_CH0_CNT_type *) 0xf0101388u)	/* TIM0 Channel 7 SMU Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CNTS           : 24;	/* Counter shadow register */
		/* const */ unsigned __sfrbit32 ECNT           : 8;	/* Edge counter */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_CNTS_type;
#define GTM_TIM0_CH0_CNTS	(*( GTM_TIM0_CH0_CNTS_type *) 0xf0101010u)	/* TIM0 Channel 0 SMU Shadow Counter Register */
#define GTM_TIM0_CH1_CNTS	(*( GTM_TIM0_CH0_CNTS_type *) 0xf0101090u)	/* TIM0 Channel 1 SMU Shadow Counter Register */
#define GTM_TIM0_CH2_CNTS	(*( GTM_TIM0_CH0_CNTS_type *) 0xf0101110u)	/* TIM0 Channel 2 SMU Shadow Counter Register */
#define GTM_TIM0_CH3_CNTS	(*( GTM_TIM0_CH0_CNTS_type *) 0xf0101190u)	/* TIM0 Channel 3 SMU Shadow Counter Register */
#define GTM_TIM0_CH4_CNTS	(*( GTM_TIM0_CH0_CNTS_type *) 0xf0101210u)	/* TIM0 Channel 4 SMU Shadow Counter Register */
#define GTM_TIM0_CH5_CNTS	(*( GTM_TIM0_CH0_CNTS_type *) 0xf0101290u)	/* TIM0 Channel 5 SMU Shadow Counter Register */
#define GTM_TIM0_CH6_CNTS	(*( GTM_TIM0_CH0_CNTS_type *) 0xf0101310u)	/* TIM0 Channel 6 SMU Shadow Counter Register */
#define GTM_TIM0_CH7_CNTS	(*( GTM_TIM0_CH0_CNTS_type *) 0xf0101390u)	/* TIM0 Channel 7 SMU Shadow Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TIM_EN         : 1;	/* TIM channel x (x:0?7)enable */
		unsigned __sfrbit32 TIM_MODE       : 3;	/* TIM channel x (x:0?7) mode */
		unsigned __sfrbit32 OSM            : 1;	/* One-shot mode */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 CICTRL         : 1;	/* Channel Input Control */
		unsigned __sfrbit32 TBU0x_SEL      : 1;	/* TBU_TS0 bits input select for TIM_CHx_GPRz (x: 0, 1) */
		unsigned __sfrbit32 GPR0_SEL       : 2;	/* Selection for GPR0 register */
		unsigned __sfrbit32 GPR1_SEL       : 2;	/* Selection for GPR1 register */
		unsigned __sfrbit32 CNTS_SEL       : 1;	/* Selection for CNTS register */
		unsigned __sfrbit32 DSL            : 1;	/* Signal level control */
		unsigned __sfrbit32 ISL            : 1;	/* Ignore signal level */
		unsigned __sfrbit32 ECNT_RESET     : 1;	/* Enables resetting the ECNT counter in periodic sampling mode */
		unsigned __sfrbit32 FLT_EN         : 1;	/* Filter enable for channel x (x:0?7) */
		unsigned __sfrbit32 FLT_CNT_FRQ    : 2;	/* Filter counter frequency select */
		unsigned __sfrbit32 EXT_CAP_EN     : 1;	/* Enables external capture mode */
		unsigned __sfrbit32 FLT_MODE_RE    : 1;	/* Filter mode for rising edge */
		unsigned __sfrbit32 FLT_CTR_RE     : 1;	/* Filter counter mode for rising edge */
		unsigned __sfrbit32 FLT_MODE_FE    : 1;	/* Filter mode for falling edge */
		unsigned __sfrbit32 FLT_CTR_FE     : 1;	/* Filter counter mode for falling edge */
		unsigned __sfrbit32 CLK_SEL        : 3;	/* CMU clock source select for channel */
		unsigned __sfrbit32 FR_ECNT_OFL    : 1;	/* Extended Edge counter overflow behaviour */
		unsigned __sfrbit32 EGPR0_SEL      : 1;	/* Extension of GPR0_SEL bit field */
		unsigned __sfrbit32 EGPR1_SEL      : 1;	/* Extension of GPR1_SEL bit field */
		unsigned __sfrbit32 TOCTRL         : 2;	/* Timeout control */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_CTRL_type;
#define GTM_TIM0_CH0_CTRL	(*( GTM_TIM0_CH0_CTRL_type *) 0xf0101024u)	/* TIM Channel 0 Control Register */
#define GTM_TIM0_CH1_CTRL	(*( GTM_TIM0_CH0_CTRL_type *) 0xf01010a4u)	/* TIM Channel 1 Control Register */
#define GTM_TIM0_CH2_CTRL	(*( GTM_TIM0_CH0_CTRL_type *) 0xf0101124u)	/* TIM Channel 2 Control Register */
#define GTM_TIM0_CH3_CTRL	(*( GTM_TIM0_CH0_CTRL_type *) 0xf01011a4u)	/* TIM Channel 3 Control Register */
#define GTM_TIM0_CH4_CTRL	(*( GTM_TIM0_CH0_CTRL_type *) 0xf0101224u)	/* TIM Channel 4 Control Register */
#define GTM_TIM0_CH5_CTRL	(*( GTM_TIM0_CH0_CTRL_type *) 0xf01012a4u)	/* TIM Channel 5 Control Register */
#define GTM_TIM0_CH6_CTRL	(*( GTM_TIM0_CH0_CTRL_type *) 0xf0101324u)	/* TIM Channel 6 Control Register */
#define GTM_TIM0_CH7_CTRL	(*( GTM_TIM0_CH0_CTRL_type *) 0xf01013a4u)	/* TIM Channel 7 Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 ECNT           : 16;	/* Edge counter */
		/* const */ unsigned __sfrbit32 Reserved       : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_ECNT_type;
#define GTM_TIM0_CH0_ECNT	(*( GTM_TIM0_CH0_ECNT_type *) 0xf010100cu)	/* TIM0 Channel 0 Edge Counter Register */
#define GTM_TIM0_CH1_ECNT	(*( GTM_TIM0_CH0_ECNT_type *) 0xf010108cu)	/* TIM0 Channel 1 Edge Counter Register */
#define GTM_TIM0_CH2_ECNT	(*( GTM_TIM0_CH0_ECNT_type *) 0xf010110cu)	/* TIM0 Channel 2 Edge Counter Register */
#define GTM_TIM0_CH3_ECNT	(*( GTM_TIM0_CH0_ECNT_type *) 0xf010118cu)	/* TIM0 Channel 3 Edge Counter Register */
#define GTM_TIM0_CH4_ECNT	(*( GTM_TIM0_CH0_ECNT_type *) 0xf010120cu)	/* TIM0 Channel 4 Edge Counter Register */
#define GTM_TIM0_CH5_ECNT	(*( GTM_TIM0_CH0_ECNT_type *) 0xf010128cu)	/* TIM0 Channel 5 Edge Counter Register */
#define GTM_TIM0_CH6_ECNT	(*( GTM_TIM0_CH0_ECNT_type *) 0xf010130cu)	/* TIM0 Channel 6 Edge Counter Register */
#define GTM_TIM0_CH7_ECNT	(*( GTM_TIM0_CH0_ECNT_type *) 0xf010138cu)	/* TIM0 Channel 7 Edge Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 EXT_CAP_SRC    : 3;	/* Defines selected source for triggering the EXT_CAPTURE functionality */
		/* const */ unsigned __sfrbit32 Reserved       : 29;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_ECTRL_type;
#define GTM_TIM0_CH0_ECTRL	(*( GTM_TIM0_CH0_ECTRL_type *) 0xf0101028u)	/* TIM0 Channel 0 External Capture Control Register */
#define GTM_TIM0_CH1_ECTRL	(*( GTM_TIM0_CH0_ECTRL_type *) 0xf01010a8u)	/* TIM0 Channel 1 External Capture Control Register */
#define GTM_TIM0_CH2_ECTRL	(*( GTM_TIM0_CH0_ECTRL_type *) 0xf0101128u)	/* TIM0 Channel 2 External Capture Control Register */
#define GTM_TIM0_CH3_ECTRL	(*( GTM_TIM0_CH0_ECTRL_type *) 0xf01011a8u)	/* TIM0 Channel 3 External Capture Control Register */
#define GTM_TIM0_CH4_ECTRL	(*( GTM_TIM0_CH0_ECTRL_type *) 0xf0101228u)	/* TIM0 Channel 4 External Capture Control Register */
#define GTM_TIM0_CH5_ECTRL	(*( GTM_TIM0_CH0_ECTRL_type *) 0xf01012a8u)	/* TIM0 Channel 5 External Capture Control Register */
#define GTM_TIM0_CH6_ECTRL	(*( GTM_TIM0_CH0_ECTRL_type *) 0xf0101328u)	/* TIM0 Channel 6 External Capture Control Register */
#define GTM_TIM0_CH7_ECTRL	(*( GTM_TIM0_CH0_ECTRL_type *) 0xf01013a8u)	/* TIM0 Channel 7 External Capture Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 NEWVAL_EIRQ_EN : 1;	/* TIM_NEWVALx_EIRQ error interrupt enable */
		unsigned __sfrbit32 ECNTOFL_EIRQ_EN: 1;	/* TIM_ECNTOFLx_IRQ interrupt enable */
		unsigned __sfrbit32 CNTOFL_EIRQ_EN : 1;	/* TIM_CNTOFLx_IRQ interrupt enable */
		unsigned __sfrbit32 GPRzOFL_EIRQ_EN: 1;	/* TIM_GPRzOFL_IRQ interrupt enable */
		unsigned __sfrbit32 TODET_EIRQ_EN  : 1;	/* TIM_TODETx_IRQ interrupt enable */
		unsigned __sfrbit32 GLITCHDET_EIRQ_EN: 1;	/* TIM_GLITCHDETx_IRQ interrupt enable */
		/* const */ unsigned __sfrbit32 Reserved       : 26;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_EIRQ_EN_type;
#define GTM_TIM0_CH0_EIRQ_EN	(*( GTM_TIM0_CH0_EIRQ_EN_type *) 0xf010103cu)	/* TIM0 Channel 0 Error Interrupt Enable Register */
#define GTM_TIM0_CH1_EIRQ_EN	(*( GTM_TIM0_CH0_EIRQ_EN_type *) 0xf01010bcu)	/* TIM0 Channel 1 Error Interrupt Enable Register */
#define GTM_TIM0_CH2_EIRQ_EN	(*( GTM_TIM0_CH0_EIRQ_EN_type *) 0xf010113cu)	/* TIM0 Channel 2 Error Interrupt Enable Register */
#define GTM_TIM0_CH3_EIRQ_EN	(*( GTM_TIM0_CH0_EIRQ_EN_type *) 0xf01011bcu)	/* TIM0 Channel 3 Error Interrupt Enable Register */
#define GTM_TIM0_CH4_EIRQ_EN	(*( GTM_TIM0_CH0_EIRQ_EN_type *) 0xf010123cu)	/* TIM0 Channel 4 Error Interrupt Enable Register */
#define GTM_TIM0_CH5_EIRQ_EN	(*( GTM_TIM0_CH0_EIRQ_EN_type *) 0xf01012bcu)	/* TIM0 Channel 5 Error Interrupt Enable Register */
#define GTM_TIM0_CH6_EIRQ_EN	(*( GTM_TIM0_CH0_EIRQ_EN_type *) 0xf010133cu)	/* TIM0 Channel 6 Error Interrupt Enable Register */
#define GTM_TIM0_CH7_EIRQ_EN	(*( GTM_TIM0_CH0_EIRQ_EN_type *) 0xf01013bcu)	/* TIM0 Channel 7 Error Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FLT_FE         : 24;	/* Filter parameter for falling edge */
		/* const */ unsigned __sfrbit32 Reserved       : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_FLT_FE_type;
#define GTM_TIM0_CH0_FLT_FE	(*( GTM_TIM0_CH0_FLT_FE_type *) 0xf0101020u)	/* TIM0 Channel 0 Filter Parameter 1 Register */
#define GTM_TIM0_CH1_FLT_FE	(*( GTM_TIM0_CH0_FLT_FE_type *) 0xf01010a0u)	/* TIM0 Channel 1 Filter Parameter 1 Register */
#define GTM_TIM0_CH2_FLT_FE	(*( GTM_TIM0_CH0_FLT_FE_type *) 0xf0101120u)	/* TIM0 Channel 2 Filter Parameter 1 Register */
#define GTM_TIM0_CH3_FLT_FE	(*( GTM_TIM0_CH0_FLT_FE_type *) 0xf01011a0u)	/* TIM0 Channel 3 Filter Parameter 1 Register */
#define GTM_TIM0_CH4_FLT_FE	(*( GTM_TIM0_CH0_FLT_FE_type *) 0xf0101220u)	/* TIM0 Channel 4 Filter Parameter 1 Register */
#define GTM_TIM0_CH5_FLT_FE	(*( GTM_TIM0_CH0_FLT_FE_type *) 0xf01012a0u)	/* TIM0 Channel 5 Filter Parameter 1 Register */
#define GTM_TIM0_CH6_FLT_FE	(*( GTM_TIM0_CH0_FLT_FE_type *) 0xf0101320u)	/* TIM0 Channel 6 Filter Parameter 1 Register */
#define GTM_TIM0_CH7_FLT_FE	(*( GTM_TIM0_CH0_FLT_FE_type *) 0xf01013a0u)	/* TIM0 Channel 7 Filter Parameter 1 Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FLT_RE         : 24;	/* Filter parameter for rising edge */
		/* const */ unsigned __sfrbit32 Reserved       : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_FLT_RE_type;
#define GTM_TIM0_CH0_FLT_RE	(*( GTM_TIM0_CH0_FLT_RE_type *) 0xf010101cu)	/* GTM_TIM0 Channel 0 Filter Parameter 0 Register */
#define GTM_TIM0_CH1_FLT_RE	(*( GTM_TIM0_CH0_FLT_RE_type *) 0xf010109cu)	/* GTM_TIM0 Channel 1 Filter Parameter 0 Register */
#define GTM_TIM0_CH2_FLT_RE	(*( GTM_TIM0_CH0_FLT_RE_type *) 0xf010111cu)	/* GTM_TIM0 Channel 2 Filter Parameter 0 Register */
#define GTM_TIM0_CH3_FLT_RE	(*( GTM_TIM0_CH0_FLT_RE_type *) 0xf010119cu)	/* GTM_TIM0 Channel 3 Filter Parameter 0 Register */
#define GTM_TIM0_CH4_FLT_RE	(*( GTM_TIM0_CH0_FLT_RE_type *) 0xf010121cu)	/* GTM_TIM0 Channel 4 Filter Parameter 0 Register */
#define GTM_TIM0_CH5_FLT_RE	(*( GTM_TIM0_CH0_FLT_RE_type *) 0xf010129cu)	/* GTM_TIM0 Channel 5 Filter Parameter 0 Register */
#define GTM_TIM0_CH6_FLT_RE	(*( GTM_TIM0_CH0_FLT_RE_type *) 0xf010131cu)	/* GTM_TIM0 Channel 6 Filter Parameter 0 Register */
#define GTM_TIM0_CH7_FLT_RE	(*( GTM_TIM0_CH0_FLT_RE_type *) 0xf010139cu)	/* GTM_TIM0 Channel 7 Filter Parameter 0 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 GPR0           : 24;	/* Input signal characteristic parameter 0 */
		/* const */ unsigned __sfrbit32 ECNT           : 8;	/* Edge counter */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_GPR0_type;
#define GTM_TIM0_CH0_GPR0	(*( GTM_TIM0_CH0_GPR0_type *) 0xf0101000u)	/* TIM0 Channel 0 General Purpose 0 Register */
#define GTM_TIM0_CH1_GPR0	(*( GTM_TIM0_CH0_GPR0_type *) 0xf0101080u)	/* TIM0 Channel 1 General Purpose 0 Register */
#define GTM_TIM0_CH2_GPR0	(*( GTM_TIM0_CH0_GPR0_type *) 0xf0101100u)	/* TIM0 Channel 2 General Purpose 0 Register */
#define GTM_TIM0_CH3_GPR0	(*( GTM_TIM0_CH0_GPR0_type *) 0xf0101180u)	/* TIM0 Channel 3 General Purpose 0 Register */
#define GTM_TIM0_CH4_GPR0	(*( GTM_TIM0_CH0_GPR0_type *) 0xf0101200u)	/* TIM0 Channel 4 General Purpose 0 Register */
#define GTM_TIM0_CH5_GPR0	(*( GTM_TIM0_CH0_GPR0_type *) 0xf0101280u)	/* TIM0 Channel 5 General Purpose 0 Register */
#define GTM_TIM0_CH6_GPR0	(*( GTM_TIM0_CH0_GPR0_type *) 0xf0101300u)	/* TIM0 Channel 6 General Purpose 0 Register */
#define GTM_TIM0_CH7_GPR0	(*( GTM_TIM0_CH0_GPR0_type *) 0xf0101380u)	/* TIM0 Channel 7 General Purpose 0 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 GPR1           : 24;	/* Input signal characteristic parameter 1 */
		/* const */ unsigned __sfrbit32 ECNT           : 8;	/* Edge counter */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_GPR1_type;
#define GTM_TIM0_CH0_GPR1	(*( GTM_TIM0_CH0_GPR1_type *) 0xf0101004u)	/* TIM0 Channel 0 General Purpose 1 Register */
#define GTM_TIM0_CH1_GPR1	(*( GTM_TIM0_CH0_GPR1_type *) 0xf0101084u)	/* TIM0 Channel 1 General Purpose 1 Register */
#define GTM_TIM0_CH2_GPR1	(*( GTM_TIM0_CH0_GPR1_type *) 0xf0101104u)	/* TIM0 Channel 2 General Purpose 1 Register */
#define GTM_TIM0_CH3_GPR1	(*( GTM_TIM0_CH0_GPR1_type *) 0xf0101184u)	/* TIM0 Channel 3 General Purpose 1 Register */
#define GTM_TIM0_CH4_GPR1	(*( GTM_TIM0_CH0_GPR1_type *) 0xf0101204u)	/* TIM0 Channel 4 General Purpose 1 Register */
#define GTM_TIM0_CH5_GPR1	(*( GTM_TIM0_CH0_GPR1_type *) 0xf0101284u)	/* TIM0 Channel 5 General Purpose 1 Register */
#define GTM_TIM0_CH6_GPR1	(*( GTM_TIM0_CH0_GPR1_type *) 0xf0101304u)	/* TIM0 Channel 6 General Purpose 1 Register */
#define GTM_TIM0_CH7_GPR1	(*( GTM_TIM0_CH0_GPR1_type *) 0xf0101384u)	/* TIM0 Channel 7 General Purpose 1 Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 NEWVAL_IRQ_EN  : 1;	/* TIM_NEWVALx_IRQ interrupt enable */
		unsigned __sfrbit32 ECNTOFL_IRQ_EN : 1;	/* TIM_ECNTOFLx_IRQ interrupt enable */
		unsigned __sfrbit32 CNTOFL_IRQ_EN  : 1;	/* TIM_CNTOFLx_IRQ interrupt enable */
		unsigned __sfrbit32 GPRzOFL_IRQ_EN : 1;	/* TIM_GPRzOFLx_IRQ interrupt enable */
		unsigned __sfrbit32 TODET_IRQ_EN   : 1;	/* TIM_TODETx_IRQ interrupt enable */
		unsigned __sfrbit32 GLITCHDET_IRQ_EN: 1;	/* TIM_GLITCHDETx_IRQ interrupt enable */
		/* const */ unsigned __sfrbit32 Reserved       : 26;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_IRQ_EN_type;
#define GTM_TIM0_CH0_IRQ_EN	(*( GTM_TIM0_CH0_IRQ_EN_type *) 0xf0101030u)	/* TIM0 Channel 0 Interrupt Enable Register */
#define GTM_TIM0_CH1_IRQ_EN	(*( GTM_TIM0_CH0_IRQ_EN_type *) 0xf01010b0u)	/* TIM0 Channel 1 Interrupt Enable Register */
#define GTM_TIM0_CH2_IRQ_EN	(*( GTM_TIM0_CH0_IRQ_EN_type *) 0xf0101130u)	/* TIM0 Channel 2 Interrupt Enable Register */
#define GTM_TIM0_CH3_IRQ_EN	(*( GTM_TIM0_CH0_IRQ_EN_type *) 0xf01011b0u)	/* TIM0 Channel 3 Interrupt Enable Register */
#define GTM_TIM0_CH4_IRQ_EN	(*( GTM_TIM0_CH0_IRQ_EN_type *) 0xf0101230u)	/* TIM0 Channel 4 Interrupt Enable Register */
#define GTM_TIM0_CH5_IRQ_EN	(*( GTM_TIM0_CH0_IRQ_EN_type *) 0xf01012b0u)	/* TIM0 Channel 5 Interrupt Enable Register */
#define GTM_TIM0_CH6_IRQ_EN	(*( GTM_TIM0_CH0_IRQ_EN_type *) 0xf0101330u)	/* TIM0 Channel 6 Interrupt Enable Register */
#define GTM_TIM0_CH7_IRQ_EN	(*( GTM_TIM0_CH0_IRQ_EN_type *) 0xf01013b0u)	/* TIM0 Channel 7 Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TRG_NEWVAL     : 1;	/* Trigger NEWVAL bit in TIM_CHx_IRQ_NOTIFY register by software */
		unsigned __sfrbit32 TRG_ECNTOFL    : 1;	/* Trigger ECNTOFL bit in TIM_CHx_IRQ_NOTIFY register by software */
		unsigned __sfrbit32 TRG_CNTOFL     : 1;	/* Trigger CNTOFL bit in TIM_CHx_IRQ_NOTIFY register by software */
		unsigned __sfrbit32 TRG_GPRzOFL    : 1;	/* Trigger GPRzOFL bit in TIM_CHx_IRQ_NOTIFY register by software */
		unsigned __sfrbit32 TRG_TODET      : 1;	/* Trigger TODET bit in TIM_CHx_IRQ_NOTIFY register by software */
		unsigned __sfrbit32 TRG_GLITCHDET  : 1;	/* Trigger GLITCHDET bit in TIM_CHx_IRQ_NOTIFY register by software */
		/* const */ unsigned __sfrbit32 Reserved       : 26;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_IRQ_FORCINT_type;
#define GTM_TIM0_CH0_IRQ_FORCINT	(*( GTM_TIM0_CH0_IRQ_FORCINT_type *) 0xf0101034u)	/* TIM0 Channel 0 Software Interrupt Force Register */
#define GTM_TIM0_CH1_IRQ_FORCINT	(*( GTM_TIM0_CH0_IRQ_FORCINT_type *) 0xf01010b4u)	/* TIM0 Channel 1 Software Interrupt Force Register */
#define GTM_TIM0_CH2_IRQ_FORCINT	(*( GTM_TIM0_CH0_IRQ_FORCINT_type *) 0xf0101134u)	/* TIM0 Channel 2 Software Interrupt Force Register */
#define GTM_TIM0_CH3_IRQ_FORCINT	(*( GTM_TIM0_CH0_IRQ_FORCINT_type *) 0xf01011b4u)	/* TIM0 Channel 3 Software Interrupt Force Register */
#define GTM_TIM0_CH4_IRQ_FORCINT	(*( GTM_TIM0_CH0_IRQ_FORCINT_type *) 0xf0101234u)	/* TIM0 Channel 4 Software Interrupt Force Register */
#define GTM_TIM0_CH5_IRQ_FORCINT	(*( GTM_TIM0_CH0_IRQ_FORCINT_type *) 0xf01012b4u)	/* TIM0 Channel 5 Software Interrupt Force Register */
#define GTM_TIM0_CH6_IRQ_FORCINT	(*( GTM_TIM0_CH0_IRQ_FORCINT_type *) 0xf0101334u)	/* TIM0 Channel 6 Software Interrupt Force Register */
#define GTM_TIM0_CH7_IRQ_FORCINT	(*( GTM_TIM0_CH0_IRQ_FORCINT_type *) 0xf01013b4u)	/* TIM0 Channel 7 Software Interrupt Force Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 IRQ_MODE       : 2;	/* IRQ mode selection */
		/* const */ unsigned __sfrbit32 Reserved       : 30;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_IRQ_MODE_type;
#define GTM_TIM0_CH0_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0101038u)	/* TIM0 IRQ Mode Configuration Register */
#define GTM_TIM0_CH1_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01010b8u)	/* TIM0 IRQ Mode Configuration Register */
#define GTM_TIM0_CH2_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0101138u)	/* TIM0 IRQ Mode Configuration Register */
#define GTM_TIM0_CH3_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01011b8u)	/* TIM0 IRQ Mode Configuration Register */
#define GTM_TIM0_CH4_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0101238u)	/* TIM0 IRQ Mode Configuration Register */
#define GTM_TIM0_CH5_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01012b8u)	/* TIM0 IRQ Mode Configuration Register */
#define GTM_TIM0_CH6_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0101338u)	/* TIM0 IRQ Mode Configuration Register */
#define GTM_TIM0_CH7_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01013b8u)	/* TIM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH0_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108028u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH10_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01082a8u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH11_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01082e8u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH12_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108328u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH13_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108368u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH14_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01083a8u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH15_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01083e8u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH1_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108068u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH2_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01080a8u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH3_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01080e8u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH4_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108128u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH5_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108168u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH6_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01081a8u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH7_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01081e8u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH8_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108228u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM0_CH9_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108268u)	/* TOM0 IRQ Mode Configuration Register */
#define GTM_TOM1_CH0_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108828u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH10_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108aa8u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH11_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108ae8u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH12_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108b28u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH13_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108b68u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH14_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108ba8u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH15_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108be8u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH1_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108868u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH2_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01088a8u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH3_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01088e8u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH4_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108928u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH5_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108968u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH6_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01089a8u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH7_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf01089e8u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH8_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108a28u)	/* TOM1 IRQ Mode Configuration Register */
#define GTM_TOM1_CH9_IRQ_MODE	(*( GTM_TIM0_CH0_IRQ_MODE_type *) 0xf0108a68u)	/* TOM1 IRQ Mode Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 NEWVAL         : 1;	/* New measurement value detected by in channel x (x:0?7) */
		unsigned __sfrbit32 ECNTOFL        : 1;	/* counter overflow of channel x, (x:0?7) */
		unsigned __sfrbit32 CNTOFL         : 1;	/* SMU CNT counter overflow of channel x, (x:0?7) */
		unsigned __sfrbit32 GPRzOFL        : 1;	/* data overflow, old data not read out before new data has arrived at input pin, (x:0?7) */
		unsigned __sfrbit32 TODET          : 1;	/* Timeout reached for input signal of channel x, (x:0?7) */
		unsigned __sfrbit32 GLITCHDET      : 1;	/* Glitch detected on channel x, (x:0?7) */
		/* const */ unsigned __sfrbit32 Reserved       : 26;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_IRQ_NOTIFY_type;
#define GTM_TIM0_CH0_IRQ_NOTIFY	(*( GTM_TIM0_CH0_IRQ_NOTIFY_type *) 0xf010102cu)	/* TIM0 Channel 0 Interrupt Notification Register */
#define GTM_TIM0_CH1_IRQ_NOTIFY	(*( GTM_TIM0_CH0_IRQ_NOTIFY_type *) 0xf01010acu)	/* TIM0 Channel 1 Interrupt Notification Register */
#define GTM_TIM0_CH2_IRQ_NOTIFY	(*( GTM_TIM0_CH0_IRQ_NOTIFY_type *) 0xf010112cu)	/* TIM0 Channel 2 Interrupt Notification Register */
#define GTM_TIM0_CH3_IRQ_NOTIFY	(*( GTM_TIM0_CH0_IRQ_NOTIFY_type *) 0xf01011acu)	/* TIM0 Channel 3 Interrupt Notification Register */
#define GTM_TIM0_CH4_IRQ_NOTIFY	(*( GTM_TIM0_CH0_IRQ_NOTIFY_type *) 0xf010122cu)	/* TIM0 Channel 4 Interrupt Notification Register */
#define GTM_TIM0_CH5_IRQ_NOTIFY	(*( GTM_TIM0_CH0_IRQ_NOTIFY_type *) 0xf01012acu)	/* TIM0 Channel 5 Interrupt Notification Register */
#define GTM_TIM0_CH6_IRQ_NOTIFY	(*( GTM_TIM0_CH0_IRQ_NOTIFY_type *) 0xf010132cu)	/* TIM0 Channel 6 Interrupt Notification Register */
#define GTM_TIM0_CH7_IRQ_NOTIFY	(*( GTM_TIM0_CH0_IRQ_NOTIFY_type *) 0xf01013acu)	/* TIM0 Channel 7 Interrupt Notification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 TO_CNT         : 8;	/* Current Timeout value for channel x */
		/* const */ unsigned __sfrbit32 Reserved       : 24;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_TDUC_type;
#define GTM_TIM0_CH0_TDUC	(*( GTM_TIM0_CH0_TDUC_type *) 0xf0101014u)	/* TIM0 Channel 0 TDUC Register */
#define GTM_TIM0_CH1_TDUC	(*( GTM_TIM0_CH0_TDUC_type *) 0xf0101094u)	/* TIM0 Channel 1 TDUC Register */
#define GTM_TIM0_CH2_TDUC	(*( GTM_TIM0_CH0_TDUC_type *) 0xf0101114u)	/* TIM0 Channel 2 TDUC Register */
#define GTM_TIM0_CH3_TDUC	(*( GTM_TIM0_CH0_TDUC_type *) 0xf0101194u)	/* TIM0 Channel 3 TDUC Register */
#define GTM_TIM0_CH4_TDUC	(*( GTM_TIM0_CH0_TDUC_type *) 0xf0101214u)	/* TIM0 Channel 4 TDUC Register */
#define GTM_TIM0_CH5_TDUC	(*( GTM_TIM0_CH0_TDUC_type *) 0xf0101294u)	/* TIM0 Channel 5 TDUC Register */
#define GTM_TIM0_CH6_TDUC	(*( GTM_TIM0_CH0_TDUC_type *) 0xf0101314u)	/* TIM0 Channel 6 TDUC Register */
#define GTM_TIM0_CH7_TDUC	(*( GTM_TIM0_CH0_TDUC_type *) 0xf0101394u)	/* TIM0 Channel 7 TDUC Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TOV            : 8;	/* Time out duration for channel x */
		unsigned __sfrbit32 Reserved       : 20;	/* Reserved */
		unsigned __sfrbit32 TCS            : 3;	/* Timeout Clock selection */
		/* const */ unsigned __sfrbit32 Reserved_4     : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_CH0_TDUV_type;
#define GTM_TIM0_CH0_TDUV	(*( GTM_TIM0_CH0_TDUV_type *) 0xf0101018u)	/* TIM0 Channel 0 TDUV Register */
#define GTM_TIM0_CH1_TDUV	(*( GTM_TIM0_CH0_TDUV_type *) 0xf0101098u)	/* TIM0 Channel 1 TDUV Register */
#define GTM_TIM0_CH2_TDUV	(*( GTM_TIM0_CH0_TDUV_type *) 0xf0101118u)	/* TIM0 Channel 2 TDUV Register */
#define GTM_TIM0_CH3_TDUV	(*( GTM_TIM0_CH0_TDUV_type *) 0xf0101198u)	/* TIM0 Channel 3 TDUV Register */
#define GTM_TIM0_CH4_TDUV	(*( GTM_TIM0_CH0_TDUV_type *) 0xf0101218u)	/* TIM0 Channel 4 TDUV Register */
#define GTM_TIM0_CH5_TDUV	(*( GTM_TIM0_CH0_TDUV_type *) 0xf0101298u)	/* TIM0 Channel 5 TDUV Register */
#define GTM_TIM0_CH6_TDUV	(*( GTM_TIM0_CH0_TDUV_type *) 0xf0101318u)	/* TIM0 Channel 6 TDUV Register */
#define GTM_TIM0_CH7_TDUV	(*( GTM_TIM0_CH0_TDUV_type *) 0xf0101398u)	/* TIM0 Channel 7 TDUV Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 F_OUT          : 8;	/* Signals after TIM filter unit */
		unsigned __sfrbit32 F_IN           : 8;	/* Signals after TINPSRC selection; before TIM filter unit */
		unsigned __sfrbit32 TIM_IN         : 8;	/* Signals after TIM input signal synchronisation */
		/* const */ unsigned __sfrbit32 Reserved       : 8;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_INP_VAL_type;
#define GTM_TIM0_INP_VAL	(*( GTM_TIM0_INP_VAL_type *) 0xf0101074u)	/* TIM0 Input Value Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 VAL_0          : 2;	/* Value to be fed to Channel 0 */
		unsigned __sfrbit32 MODE_0         : 2;	/* Input source to Channel 0 */
		unsigned __sfrbit32 VAL_1          : 2;	/* Value to be fed to Channel 1 */
		unsigned __sfrbit32 MODE_1         : 2;	/* Input source to Channel 1 */
		unsigned __sfrbit32 VAL_2          : 2;	/* Value to be fed to Channel 2 */
		unsigned __sfrbit32 MODE_2         : 2;	/* Input source to Channel 2 */
		unsigned __sfrbit32 VAL_3          : 2;	/* Value to be fed to Channel 3 */
		unsigned __sfrbit32 MODE_3         : 2;	/* Input source to Channel 3 */
		unsigned __sfrbit32 VAL_4          : 2;	/* Value to be fed to Channel 4 */
		unsigned __sfrbit32 MODE_4         : 2;	/* Input source to Channel 4 */
		unsigned __sfrbit32 VAL_5          : 2;	/* Value to be fed to Channel 5 */
		unsigned __sfrbit32 MODE_5         : 2;	/* Input source to Channel 5 */
		unsigned __sfrbit32 VAL_6          : 2;	/* Value to be fed to Channel 6 */
		unsigned __sfrbit32 MODE_6         : 2;	/* Input source to Channel 6 */
		unsigned __sfrbit32 VAL_7          : 2;	/* Value to be fed to Channel 7 */
		unsigned __sfrbit32 MODE_7         : 2;	/* Input source to Channel 7 */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_IN_SRC_type;
#define GTM_TIM0_IN_SRC	(*( GTM_TIM0_IN_SRC_type *) 0xf0101078u)	/* TIM0_IN_SRC Long Name */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RST_CH0        : 1;	/* Software reset of channel 0 */
		unsigned __sfrbit32 RST_CH1        : 1;	/* Software reset of channel 1 */
		unsigned __sfrbit32 RST_CH2        : 1;	/* Software reset of channel 2 */
		unsigned __sfrbit32 RST_CH3        : 1;	/* Software reset of channel 3 */
		unsigned __sfrbit32 RST_CH4        : 1;	/* Software reset of channel 4 */
		unsigned __sfrbit32 RST_CH5        : 1;	/* Software reset of channel 5 */
		unsigned __sfrbit32 RST_CH6        : 1;	/* Software reset of channel 6 */
		unsigned __sfrbit32 RST_CH7        : 1;	/* Software reset of channel 7 */
		/* const */ unsigned __sfrbit32 Reserved       : 24;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TIM0_RST_type;
#define GTM_TIM0_RST	(*( GTM_TIM0_RST_type *) 0xf010107cu)	/* TIM0 Global Software Reset Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CM0            : 16;	/* TOM CCU0 compare register */
		/* const */ unsigned __sfrbit32 Reserved       : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_CH0_CM0_type;
#define GTM_TOM0_CH0_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010800cu)	/* TOM0 Channel 0 CCU0 Compare Register */
#define GTM_TOM0_CH10_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010828cu)	/* TOM0 Channel 10 CCU0 Compare Register */
#define GTM_TOM0_CH11_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf01082ccu)	/* TOM0 Channel 11 CCU0 Compare Register */
#define GTM_TOM0_CH12_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010830cu)	/* TOM0 Channel 12 CCU0 Compare Register */
#define GTM_TOM0_CH13_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010834cu)	/* TOM0 Channel 13 CCU0 Compare Register */
#define GTM_TOM0_CH14_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010838cu)	/* TOM0 Channel 14 CCU0 Compare Register */
#define GTM_TOM0_CH15_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf01083ccu)	/* TOM0 Channel 15 CCU0 Compare Register */
#define GTM_TOM0_CH1_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010804cu)	/* TOM0 Channel 1 CCU0 Compare Register */
#define GTM_TOM0_CH2_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010808cu)	/* TOM0 Channel 2 CCU0 Compare Register */
#define GTM_TOM0_CH3_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf01080ccu)	/* TOM0 Channel 3 CCU0 Compare Register */
#define GTM_TOM0_CH4_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010810cu)	/* TOM0 Channel 4 CCU0 Compare Register */
#define GTM_TOM0_CH5_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010814cu)	/* TOM0 Channel 5 CCU0 Compare Register */
#define GTM_TOM0_CH6_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010818cu)	/* TOM0 Channel 6 CCU0 Compare Register */
#define GTM_TOM0_CH7_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf01081ccu)	/* TOM0 Channel 7 CCU0 Compare Register */
#define GTM_TOM0_CH8_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010820cu)	/* TOM0 Channel 8 CCU0 Compare Register */
#define GTM_TOM0_CH9_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010824cu)	/* TOM0 Channel 9 CCU0 Compare Register */
#define GTM_TOM1_CH0_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010880cu)	/* TOM1 Channel 0 CCU0 Compare Register */
#define GTM_TOM1_CH10_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf0108a8cu)	/* TOM1 Channel 10 CCU0 Compare Register */
#define GTM_TOM1_CH11_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf0108accu)	/* TOM1 Channel 11 CCU0 Compare Register */
#define GTM_TOM1_CH12_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf0108b0cu)	/* TOM1 Channel 12 CCU0 Compare Register */
#define GTM_TOM1_CH13_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf0108b4cu)	/* TOM1 Channel 13 CCU0 Compare Register */
#define GTM_TOM1_CH14_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf0108b8cu)	/* TOM1 Channel 14 CCU0 Compare Register */
#define GTM_TOM1_CH15_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf0108bccu)	/* TOM1 Channel 15 CCU0 Compare Register */
#define GTM_TOM1_CH1_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010884cu)	/* TOM1 Channel 1 CCU0 Compare Register */
#define GTM_TOM1_CH2_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010888cu)	/* TOM1 Channel 2 CCU0 Compare Register */
#define GTM_TOM1_CH3_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf01088ccu)	/* TOM1 Channel 3 CCU0 Compare Register */
#define GTM_TOM1_CH4_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010890cu)	/* TOM1 Channel 4 CCU0 Compare Register */
#define GTM_TOM1_CH5_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010894cu)	/* TOM1 Channel 5 CCU0 Compare Register */
#define GTM_TOM1_CH6_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf010898cu)	/* TOM1 Channel 6 CCU0 Compare Register */
#define GTM_TOM1_CH7_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf01089ccu)	/* TOM1 Channel 7 CCU0 Compare Register */
#define GTM_TOM1_CH8_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf0108a0cu)	/* TOM1 Channel 8 CCU0 Compare Register */
#define GTM_TOM1_CH9_CM0	(*( GTM_TOM0_CH0_CM0_type *) 0xf0108a4cu)	/* TOM1 Channel 9 CCU0 Compare Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CM1            : 16;	/* TOM CCU1 compare register */
		/* const */ unsigned __sfrbit32 Reserved       : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_CH0_CM1_type;
#define GTM_TOM0_CH0_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108010u)	/* TOM0 Channel 0 CCU1 Compare Register */
#define GTM_TOM0_CH10_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108290u)	/* TOM0 Channel 10 CCU1 Compare Register */
#define GTM_TOM0_CH11_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf01082d0u)	/* TOM0 Channel 11 CCU1 Compare Register */
#define GTM_TOM0_CH12_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108310u)	/* TOM0 Channel 12 CCU1 Compare Register */
#define GTM_TOM0_CH13_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108350u)	/* TOM0 Channel 13 CCU1 Compare Register */
#define GTM_TOM0_CH14_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108390u)	/* TOM0 Channel 14 CCU1 Compare Register */
#define GTM_TOM0_CH15_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf01083d0u)	/* TOM0 Channel 15 CCU1 Compare Register */
#define GTM_TOM0_CH1_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108050u)	/* TOM0 Channel 1 CCU1 Compare Register */
#define GTM_TOM0_CH2_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108090u)	/* TOM0 Channel 2 CCU1 Compare Register */
#define GTM_TOM0_CH3_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf01080d0u)	/* TOM0 Channel 3 CCU1 Compare Register */
#define GTM_TOM0_CH4_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108110u)	/* TOM0 Channel 4 CCU1 Compare Register */
#define GTM_TOM0_CH5_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108150u)	/* TOM0 Channel 5 CCU1 Compare Register */
#define GTM_TOM0_CH6_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108190u)	/* TOM0 Channel 6 CCU1 Compare Register */
#define GTM_TOM0_CH7_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf01081d0u)	/* TOM0 Channel 7 CCU1 Compare Register */
#define GTM_TOM0_CH8_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108210u)	/* TOM0 Channel 8 CCU1 Compare Register */
#define GTM_TOM0_CH9_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108250u)	/* TOM0 Channel 9 CCU1 Compare Register */
#define GTM_TOM1_CH0_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108810u)	/* TOM1 Channel 0 CCU1 Compare Register */
#define GTM_TOM1_CH10_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108a90u)	/* TOM1 Channel 10 CCU1 Compare Register */
#define GTM_TOM1_CH11_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108ad0u)	/* TOM1 Channel 11 CCU1 Compare Register */
#define GTM_TOM1_CH12_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108b10u)	/* TOM1 Channel 12 CCU1 Compare Register */
#define GTM_TOM1_CH13_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108b50u)	/* TOM1 Channel 13 CCU1 Compare Register */
#define GTM_TOM1_CH14_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108b90u)	/* TOM1 Channel 14 CCU1 Compare Register */
#define GTM_TOM1_CH15_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108bd0u)	/* TOM1 Channel 15 CCU1 Compare Register */
#define GTM_TOM1_CH1_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108850u)	/* TOM1 Channel 1 CCU1 Compare Register */
#define GTM_TOM1_CH2_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108890u)	/* TOM1 Channel 2 CCU1 Compare Register */
#define GTM_TOM1_CH3_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf01088d0u)	/* TOM1 Channel 3 CCU1 Compare Register */
#define GTM_TOM1_CH4_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108910u)	/* TOM1 Channel 4 CCU1 Compare Register */
#define GTM_TOM1_CH5_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108950u)	/* TOM1 Channel 5 CCU1 Compare Register */
#define GTM_TOM1_CH6_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108990u)	/* TOM1 Channel 6 CCU1 Compare Register */
#define GTM_TOM1_CH7_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf01089d0u)	/* TOM1 Channel 7 CCU1 Compare Register */
#define GTM_TOM1_CH8_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108a10u)	/* TOM1 Channel 8 CCU1 Compare Register */
#define GTM_TOM1_CH9_CM1	(*( GTM_TOM0_CH0_CM1_type *) 0xf0108a50u)	/* TOM1 Channel 9 CCU1 Compare Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CN0            : 16;	/* TOM CCU0 counter register */
		/* const */ unsigned __sfrbit32 Reserved       : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_CH0_CN0_type;
#define GTM_TOM0_CH0_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108014u)	/* TOM0 Channel 0 CCU0 Counter Register */
#define GTM_TOM0_CH10_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108294u)	/* TOM0 Channel 10 CCU0 Counter Register */
#define GTM_TOM0_CH11_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf01082d4u)	/* TOM0 Channel 11 CCU0 Counter Register */
#define GTM_TOM0_CH12_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108314u)	/* TOM0 Channel 12 CCU0 Counter Register */
#define GTM_TOM0_CH13_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108354u)	/* TOM0 Channel 13 CCU0 Counter Register */
#define GTM_TOM0_CH14_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108394u)	/* TOM0 Channel 14 CCU0 Counter Register */
#define GTM_TOM0_CH15_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf01083d4u)	/* TOM0 Channel 15 CCU0 Counter Register */
#define GTM_TOM0_CH1_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108054u)	/* TOM0 Channel 1 CCU0 Counter Register */
#define GTM_TOM0_CH2_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108094u)	/* TOM0 Channel 2 CCU0 Counter Register */
#define GTM_TOM0_CH3_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf01080d4u)	/* TOM0 Channel 3 CCU0 Counter Register */
#define GTM_TOM0_CH4_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108114u)	/* TOM0 Channel 4 CCU0 Counter Register */
#define GTM_TOM0_CH5_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108154u)	/* TOM0 Channel 5 CCU0 Counter Register */
#define GTM_TOM0_CH6_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108194u)	/* TOM0 Channel 6 CCU0 Counter Register */
#define GTM_TOM0_CH7_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf01081d4u)	/* TOM0 Channel 7 CCU0 Counter Register */
#define GTM_TOM0_CH8_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108214u)	/* TOM0 Channel 8 CCU0 Counter Register */
#define GTM_TOM0_CH9_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108254u)	/* TOM0 Channel 9 CCU0 Counter Register */
#define GTM_TOM1_CH0_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108814u)	/* TOM1 Channel 0 CCU0 Counter Register */
#define GTM_TOM1_CH10_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108a94u)	/* TOM1 Channel 10 CCU0 Counter Register */
#define GTM_TOM1_CH11_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108ad4u)	/* TOM1 Channel 11 CCU0 Counter Register */
#define GTM_TOM1_CH12_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108b14u)	/* TOM1 Channel 12 CCU0 Counter Register */
#define GTM_TOM1_CH13_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108b54u)	/* TOM1 Channel 13 CCU0 Counter Register */
#define GTM_TOM1_CH14_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108b94u)	/* TOM1 Channel 14 CCU0 Counter Register */
#define GTM_TOM1_CH15_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108bd4u)	/* TOM1 Channel 15 CCU0 Counter Register */
#define GTM_TOM1_CH1_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108854u)	/* TOM1 Channel 1 CCU0 Counter Register */
#define GTM_TOM1_CH2_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108894u)	/* TOM1 Channel 2 CCU0 Counter Register */
#define GTM_TOM1_CH3_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf01088d4u)	/* TOM1 Channel 3 CCU0 Counter Register */
#define GTM_TOM1_CH4_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108914u)	/* TOM1 Channel 4 CCU0 Counter Register */
#define GTM_TOM1_CH5_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108954u)	/* TOM1 Channel 5 CCU0 Counter Register */
#define GTM_TOM1_CH6_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108994u)	/* TOM1 Channel 6 CCU0 Counter Register */
#define GTM_TOM1_CH7_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf01089d4u)	/* TOM1 Channel 7 CCU0 Counter Register */
#define GTM_TOM1_CH8_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108a14u)	/* TOM1 Channel 8 CCU0 Counter Register */
#define GTM_TOM1_CH9_CN0	(*( GTM_TOM0_CH0_CN0_type *) 0xf0108a54u)	/* TOM1 Channel 9 CCU0 Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 Reserved       : 11;	/* Reserved */
		unsigned __sfrbit32 SL             : 1;	/* Signal level for duty cycle */
		unsigned __sfrbit32 CLK_SRC_SR     : 3;	/* Clock source select for channel */
		/* const */ unsigned __sfrbit32 Reserved_4     : 5;	/* Reserved */
		unsigned __sfrbit32 RST_CCU0       : 1;	/* Reset source of CCU0 */
		unsigned __sfrbit32 OSM_TRIG       : 1;	/* Enable Trigger of one-Shot Pulse by trigger signal OSM_TRIG */
		unsigned __sfrbit32 EXT_TRIG       : 1;	/* Select TIM_EXT_CAPTURE(x) as Trigger Signal */
		unsigned __sfrbit32 EXTTRIGOUT     : 1;	/* Select TIM_EXT_CAPTURE(x) as Potential OUTPUT Signal TRIG_[x] */
		unsigned __sfrbit32 TRIGOUT        : 1;	/* Trigger output selection (output signal TRIG_[x]) of module TOM_CH[x] */
		/* const */ unsigned __sfrbit32 Reserved_10    : 1;	/* Reserved */
		unsigned __sfrbit32 OSM            : 1;	/* One-shot mode */
		/* const */ unsigned __sfrbit32 Reserved_12    : 1;	/* Reserved */
		unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 Reserved_13    : 2;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_CH0_CTRL_type;
#define GTM_TOM0_CH0_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108000u)	/* TOM0 Channel 0 Control Register? */
#define GTM_TOM0_CH10_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108280u)	/* TOM0 Channel 10 Control Register? */
#define GTM_TOM0_CH11_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf01082c0u)	/* TOM0 Channel 11 Control Register? */
#define GTM_TOM0_CH12_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108300u)	/* TOM0 Channel 12 Control Register? */
#define GTM_TOM0_CH13_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108340u)	/* TOM0 Channel 13 Control Register? */
#define GTM_TOM0_CH14_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108380u)	/* TOM0 Channel 14 Control Register? */
#define GTM_TOM0_CH1_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108040u)	/* TOM0 Channel 1 Control Register? */
#define GTM_TOM0_CH2_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108080u)	/* TOM0 Channel 2 Control Register? */
#define GTM_TOM0_CH3_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf01080c0u)	/* TOM0 Channel 3 Control Register? */
#define GTM_TOM0_CH4_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108100u)	/* TOM0 Channel 4 Control Register? */
#define GTM_TOM0_CH5_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108140u)	/* TOM0 Channel 5 Control Register? */
#define GTM_TOM0_CH6_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108180u)	/* TOM0 Channel 6 Control Register? */
#define GTM_TOM0_CH7_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf01081c0u)	/* TOM0 Channel 7 Control Register? */
#define GTM_TOM0_CH8_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108200u)	/* TOM0 Channel 8 Control Register? */
#define GTM_TOM0_CH9_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108240u)	/* TOM0 Channel 9 Control Register? */
#define GTM_TOM1_CH0_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108800u)	/* TOM1 Channel 0 Control Register? */
#define GTM_TOM1_CH10_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108a80u)	/* TOM1 Channel 10 Control Register? */
#define GTM_TOM1_CH11_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108ac0u)	/* TOM1 Channel 11 Control Register? */
#define GTM_TOM1_CH12_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108b00u)	/* TOM1 Channel 12 Control Register? */
#define GTM_TOM1_CH13_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108b40u)	/* TOM1 Channel 13 Control Register? */
#define GTM_TOM1_CH14_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108b80u)	/* TOM1 Channel 14 Control Register? */
#define GTM_TOM1_CH1_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108840u)	/* TOM1 Channel 1 Control Register? */
#define GTM_TOM1_CH2_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108880u)	/* TOM1 Channel 2 Control Register? */
#define GTM_TOM1_CH3_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf01088c0u)	/* TOM1 Channel 3 Control Register? */
#define GTM_TOM1_CH4_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108900u)	/* TOM1 Channel 4 Control Register? */
#define GTM_TOM1_CH5_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108940u)	/* TOM1 Channel 5 Control Register? */
#define GTM_TOM1_CH6_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108980u)	/* TOM1 Channel 6 Control Register? */
#define GTM_TOM1_CH7_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf01089c0u)	/* TOM1 Channel 7 Control Register? */
#define GTM_TOM1_CH8_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108a00u)	/* TOM1 Channel 8 Control Register? */
#define GTM_TOM1_CH9_CTRL	(*( GTM_TOM0_CH0_CTRL_type *) 0xf0108a40u)	/* TOM1 Channel 9 Control Register? */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CCU0TC_IRQ_EN  : 1;	/* TOM_CCU0TC_IRQ interrupt enable */
		unsigned __sfrbit32 CCU1TC_IRQ_EN  : 1;	/* TOM_CCU1TC_IRQ interrupt enable */
		/* const */ unsigned __sfrbit32 Reserved       : 30;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_CH0_IRQ_EN_type;
#define GTM_TOM0_CH0_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108020u)	/* TOM0 Channel 0 Interrupt Enable Register */
#define GTM_TOM0_CH10_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01082a0u)	/* TOM0 Channel 10 Interrupt Enable Register */
#define GTM_TOM0_CH11_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01082e0u)	/* TOM0 Channel 11 Interrupt Enable Register */
#define GTM_TOM0_CH12_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108320u)	/* TOM0 Channel 12 Interrupt Enable Register */
#define GTM_TOM0_CH13_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108360u)	/* TOM0 Channel 13 Interrupt Enable Register */
#define GTM_TOM0_CH14_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01083a0u)	/* TOM0 Channel 14 Interrupt Enable Register */
#define GTM_TOM0_CH15_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01083e0u)	/* TOM0 Channel 15 Interrupt Enable Register */
#define GTM_TOM0_CH1_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108060u)	/* TOM0 Channel 1 Interrupt Enable Register */
#define GTM_TOM0_CH2_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01080a0u)	/* TOM0 Channel 2 Interrupt Enable Register */
#define GTM_TOM0_CH3_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01080e0u)	/* TOM0 Channel 3 Interrupt Enable Register */
#define GTM_TOM0_CH4_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108120u)	/* TOM0 Channel 4 Interrupt Enable Register */
#define GTM_TOM0_CH5_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108160u)	/* TOM0 Channel 5 Interrupt Enable Register */
#define GTM_TOM0_CH6_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01081a0u)	/* TOM0 Channel 6 Interrupt Enable Register */
#define GTM_TOM0_CH7_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01081e0u)	/* TOM0 Channel 7 Interrupt Enable Register */
#define GTM_TOM0_CH8_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108220u)	/* TOM0 Channel 8 Interrupt Enable Register */
#define GTM_TOM0_CH9_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108260u)	/* TOM0 Channel 9 Interrupt Enable Register */
#define GTM_TOM1_CH0_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108820u)	/* TOM1 Channel 0 Interrupt Enable Register */
#define GTM_TOM1_CH10_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108aa0u)	/* TOM1 Channel 10 Interrupt Enable Register */
#define GTM_TOM1_CH11_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108ae0u)	/* TOM1 Channel 11 Interrupt Enable Register */
#define GTM_TOM1_CH12_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108b20u)	/* TOM1 Channel 12 Interrupt Enable Register */
#define GTM_TOM1_CH13_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108b60u)	/* TOM1 Channel 13 Interrupt Enable Register */
#define GTM_TOM1_CH14_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108ba0u)	/* TOM1 Channel 14 Interrupt Enable Register */
#define GTM_TOM1_CH15_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108be0u)	/* TOM1 Channel 15 Interrupt Enable Register */
#define GTM_TOM1_CH1_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108860u)	/* TOM1 Channel 1 Interrupt Enable Register */
#define GTM_TOM1_CH2_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01088a0u)	/* TOM1 Channel 2 Interrupt Enable Register */
#define GTM_TOM1_CH3_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01088e0u)	/* TOM1 Channel 3 Interrupt Enable Register */
#define GTM_TOM1_CH4_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108920u)	/* TOM1 Channel 4 Interrupt Enable Register */
#define GTM_TOM1_CH5_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108960u)	/* TOM1 Channel 5 Interrupt Enable Register */
#define GTM_TOM1_CH6_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01089a0u)	/* TOM1 Channel 6 Interrupt Enable Register */
#define GTM_TOM1_CH7_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf01089e0u)	/* TOM1 Channel 7 Interrupt Enable Register */
#define GTM_TOM1_CH8_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108a20u)	/* TOM1 Channel 8 Interrupt Enable Register */
#define GTM_TOM1_CH9_IRQ_EN	(*( GTM_TOM0_CH0_IRQ_EN_type *) 0xf0108a60u)	/* TOM1 Channel 9 Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TRG_CCU0TC0    : 1;	/* Trigger TOM_CCU0TC0_IRQ interrupt by software */
		unsigned __sfrbit32 TRG_CCU1TC0    : 1;	/* Trigger TOM_CCU1TC0_IRQ interrupt by software */
		/* const */ unsigned __sfrbit32 Reserved       : 30;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_CH0_IRQ_FORCINT_type;
#define GTM_TOM0_CH0_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108024u)	/* TOM0 Channel 0 Software Interrupt Generation Register */
#define GTM_TOM0_CH10_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01082a4u)	/* TOM0 Channel 10 Software Interrupt Generation Register */
#define GTM_TOM0_CH11_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01082e4u)	/* TOM0 Channel 11 Software Interrupt Generation Register */
#define GTM_TOM0_CH12_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108324u)	/* TOM0 Channel 12 Software Interrupt Generation Register */
#define GTM_TOM0_CH13_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108364u)	/* TOM0 Channel 13 Software Interrupt Generation Register */
#define GTM_TOM0_CH14_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01083a4u)	/* TOM0 Channel 14 Software Interrupt Generation Register */
#define GTM_TOM0_CH15_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01083e4u)	/* TOM0 Channel 15 Software Interrupt Generation Register */
#define GTM_TOM0_CH1_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108064u)	/* TOM0 Channel 1 Software Interrupt Generation Register */
#define GTM_TOM0_CH2_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01080a4u)	/* TOM0 Channel 2 Software Interrupt Generation Register */
#define GTM_TOM0_CH3_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01080e4u)	/* TOM0 Channel 3 Software Interrupt Generation Register */
#define GTM_TOM0_CH4_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108124u)	/* TOM0 Channel 4 Software Interrupt Generation Register */
#define GTM_TOM0_CH5_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108164u)	/* TOM0 Channel 5 Software Interrupt Generation Register */
#define GTM_TOM0_CH6_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01081a4u)	/* TOM0 Channel 6 Software Interrupt Generation Register */
#define GTM_TOM0_CH7_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01081e4u)	/* TOM0 Channel 7 Software Interrupt Generation Register */
#define GTM_TOM0_CH8_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108224u)	/* TOM0 Channel 8 Software Interrupt Generation Register */
#define GTM_TOM0_CH9_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108264u)	/* TOM0 Channel 9 Software Interrupt Generation Register */
#define GTM_TOM1_CH0_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108824u)	/* TOM1 Channel 0 Software Interrupt Generation Register */
#define GTM_TOM1_CH10_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108aa4u)	/* TOM1 Channel 10 Software Interrupt Generation Register */
#define GTM_TOM1_CH11_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108ae4u)	/* TOM1 Channel 11 Software Interrupt Generation Register */
#define GTM_TOM1_CH12_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108b24u)	/* TOM1 Channel 12 Software Interrupt Generation Register */
#define GTM_TOM1_CH13_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108b64u)	/* TOM1 Channel 13 Software Interrupt Generation Register */
#define GTM_TOM1_CH14_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108ba4u)	/* TOM1 Channel 14 Software Interrupt Generation Register */
#define GTM_TOM1_CH15_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108be4u)	/* TOM1 Channel 15 Software Interrupt Generation Register */
#define GTM_TOM1_CH1_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108864u)	/* TOM1 Channel 1 Software Interrupt Generation Register */
#define GTM_TOM1_CH2_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01088a4u)	/* TOM1 Channel 2 Software Interrupt Generation Register */
#define GTM_TOM1_CH3_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01088e4u)	/* TOM1 Channel 3 Software Interrupt Generation Register */
#define GTM_TOM1_CH4_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108924u)	/* TOM1 Channel 4 Software Interrupt Generation Register */
#define GTM_TOM1_CH5_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108964u)	/* TOM1 Channel 5 Software Interrupt Generation Register */
#define GTM_TOM1_CH6_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01089a4u)	/* TOM1 Channel 6 Software Interrupt Generation Register */
#define GTM_TOM1_CH7_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf01089e4u)	/* TOM1 Channel 7 Software Interrupt Generation Register */
#define GTM_TOM1_CH8_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108a24u)	/* TOM1 Channel 8 Software Interrupt Generation Register */
#define GTM_TOM1_CH9_IRQ_FORCINT	(*( GTM_TOM0_CH0_IRQ_FORCINT_type *) 0xf0108a64u)	/* TOM1 Channel 9 Software Interrupt Generation Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CCU0TC         : 1;	/* CCU0 Trigger condition interrupt for channel x */
		unsigned __sfrbit32 CCU1TC         : 1;	/* CCU1 Trigger condition interrupt for channel x */
		/* const */ unsigned __sfrbit32 Reserved       : 30;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_CH0_IRQ_NOTIFY_type;
#define GTM_TOM0_CH0_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010801cu)	/* TOM0 Channel 0 Interrupt Notification Register */
#define GTM_TOM0_CH10_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010829cu)	/* TOM0 Channel 10 Interrupt Notification Register */
#define GTM_TOM0_CH11_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf01082dcu)	/* TOM0 Channel 11 Interrupt Notification Register */
#define GTM_TOM0_CH12_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010831cu)	/* TOM0 Channel 12 Interrupt Notification Register */
#define GTM_TOM0_CH13_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010835cu)	/* TOM0 Channel 13 Interrupt Notification Register */
#define GTM_TOM0_CH14_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010839cu)	/* TOM0 Channel 14 Interrupt Notification Register */
#define GTM_TOM0_CH15_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf01083dcu)	/* TOM0 Channel 15 Interrupt Notification Register */
#define GTM_TOM0_CH1_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010805cu)	/* TOM0 Channel 1 Interrupt Notification Register */
#define GTM_TOM0_CH2_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010809cu)	/* TOM0 Channel 2 Interrupt Notification Register */
#define GTM_TOM0_CH3_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf01080dcu)	/* TOM0 Channel 3 Interrupt Notification Register */
#define GTM_TOM0_CH4_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010811cu)	/* TOM0 Channel 4 Interrupt Notification Register */
#define GTM_TOM0_CH5_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010815cu)	/* TOM0 Channel 5 Interrupt Notification Register */
#define GTM_TOM0_CH6_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010819cu)	/* TOM0 Channel 6 Interrupt Notification Register */
#define GTM_TOM0_CH7_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf01081dcu)	/* TOM0 Channel 7 Interrupt Notification Register */
#define GTM_TOM0_CH8_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010821cu)	/* TOM0 Channel 8 Interrupt Notification Register */
#define GTM_TOM0_CH9_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010825cu)	/* TOM0 Channel 9 Interrupt Notification Register */
#define GTM_TOM1_CH0_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010881cu)	/* TOM1 Channel 0 Interrupt Notification Register */
#define GTM_TOM1_CH10_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf0108a9cu)	/* TOM1 Channel 10 Interrupt Notification Register */
#define GTM_TOM1_CH11_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf0108adcu)	/* TOM1 Channel 11 Interrupt Notification Register */
#define GTM_TOM1_CH12_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf0108b1cu)	/* TOM1 Channel 12 Interrupt Notification Register */
#define GTM_TOM1_CH13_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf0108b5cu)	/* TOM1 Channel 13 Interrupt Notification Register */
#define GTM_TOM1_CH14_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf0108b9cu)	/* TOM1 Channel 14 Interrupt Notification Register */
#define GTM_TOM1_CH15_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf0108bdcu)	/* TOM1 Channel 15 Interrupt Notification Register */
#define GTM_TOM1_CH1_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010885cu)	/* TOM1 Channel 1 Interrupt Notification Register */
#define GTM_TOM1_CH2_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010889cu)	/* TOM1 Channel 2 Interrupt Notification Register */
#define GTM_TOM1_CH3_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf01088dcu)	/* TOM1 Channel 3 Interrupt Notification Register */
#define GTM_TOM1_CH4_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010891cu)	/* TOM1 Channel 4 Interrupt Notification Register */
#define GTM_TOM1_CH5_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010895cu)	/* TOM1 Channel 5 Interrupt Notification Register */
#define GTM_TOM1_CH6_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf010899cu)	/* TOM1 Channel 6 Interrupt Notification Register */
#define GTM_TOM1_CH7_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf01089dcu)	/* TOM1 Channel 7 Interrupt Notification Register */
#define GTM_TOM1_CH8_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf0108a1cu)	/* TOM1 Channel 8 Interrupt Notification Register */
#define GTM_TOM1_CH9_IRQ_NOTIFY	(*( GTM_TOM0_CH0_IRQ_NOTIFY_type *) 0xf0108a5cu)	/* TOM1 Channel 9 Interrupt Notification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SR0            : 16;	/* TOM channel x shadow register SR0 for update of compare register CM0 */
		/* const */ unsigned __sfrbit32 Reserved       : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_CH0_SR0_type;
#define GTM_TOM0_CH0_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108004u)	/* TOM0 Channel 0 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH10_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108284u)	/* TOM0 Channel 10 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH11_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf01082c4u)	/* TOM0 Channel 11 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH12_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108304u)	/* TOM0 Channel 12 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH13_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108344u)	/* TOM0 Channel 13 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH14_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108384u)	/* TOM0 Channel 14 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH15_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf01083c4u)	/* TOM0 Channel 15 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH1_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108044u)	/* TOM0 Channel 1 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH2_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108084u)	/* TOM0 Channel 2 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH3_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf01080c4u)	/* TOM0 Channel 3 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH4_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108104u)	/* TOM0 Channel 4 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH5_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108144u)	/* TOM0 Channel 5 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH6_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108184u)	/* TOM0 Channel 6 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH7_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf01081c4u)	/* TOM0 Channel 7 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH8_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108204u)	/* TOM0 Channel 8 CCU0 Compare Shadow Register */
#define GTM_TOM0_CH9_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108244u)	/* TOM0 Channel 9 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH0_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108804u)	/* TOM1 Channel 0 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH10_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108a84u)	/* TOM1 Channel 10 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH11_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108ac4u)	/* TOM1 Channel 11 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH12_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108b04u)	/* TOM1 Channel 12 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH13_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108b44u)	/* TOM1 Channel 13 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH14_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108b84u)	/* TOM1 Channel 14 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH15_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108bc4u)	/* TOM1 Channel 15 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH1_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108844u)	/* TOM1 Channel 1 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH2_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108884u)	/* TOM1 Channel 2 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH3_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf01088c4u)	/* TOM1 Channel 3 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH4_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108904u)	/* TOM1 Channel 4 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH5_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108944u)	/* TOM1 Channel 5 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH6_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108984u)	/* TOM1 Channel 6 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH7_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf01089c4u)	/* TOM1 Channel 7 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH8_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108a04u)	/* TOM1 Channel 8 CCU0 Compare Shadow Register */
#define GTM_TOM1_CH9_SR0	(*( GTM_TOM0_CH0_SR0_type *) 0xf0108a44u)	/* TOM1 Channel 9 CCU0 Compare Shadow Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SR1            : 16;	/* TOM channel x shadow register SR1 for update of compare register CM1 */
		/* const */ unsigned __sfrbit32 Reserved       : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_CH0_SR1_type;
#define GTM_TOM0_CH0_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108008u)	/* TOM0 Channel 0 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH10_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108288u)	/* TOM0 Channel 10 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH11_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf01082c8u)	/* TOM0 Channel 11 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH12_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108308u)	/* TOM0 Channel 12 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH13_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108348u)	/* TOM0 Channel 13 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH14_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108388u)	/* TOM0 Channel 14 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH15_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf01083c8u)	/* TOM0 Channel 15 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH1_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108048u)	/* TOM0 Channel 1 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH2_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108088u)	/* TOM0 Channel 2 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH3_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf01080c8u)	/* TOM0 Channel 3 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH4_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108108u)	/* TOM0 Channel 4 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH5_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108148u)	/* TOM0 Channel 5 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH6_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108188u)	/* TOM0 Channel 6 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH7_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf01081c8u)	/* TOM0 Channel 7 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH8_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108208u)	/* TOM0 Channel 8 CCU1 Compare Shadow Register */
#define GTM_TOM0_CH9_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108248u)	/* TOM0 Channel 9 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH0_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108808u)	/* TOM1 Channel 0 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH10_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108a88u)	/* TOM1 Channel 10 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH11_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108ac8u)	/* TOM1 Channel 11 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH12_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108b08u)	/* TOM1 Channel 12 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH13_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108b48u)	/* TOM1 Channel 13 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH14_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108b88u)	/* TOM1 Channel 14 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH15_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108bc8u)	/* TOM1 Channel 15 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH1_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108848u)	/* TOM1 Channel 1 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH2_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108888u)	/* TOM1 Channel 2 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH3_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf01088c8u)	/* TOM1 Channel 3 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH4_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108908u)	/* TOM1 Channel 4 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH5_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108948u)	/* TOM1 Channel 5 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH6_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108988u)	/* TOM1 Channel 6 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH7_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf01089c8u)	/* TOM1 Channel 7 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH8_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108a08u)	/* TOM1 Channel 8 CCU1 Compare Shadow Register */
#define GTM_TOM1_CH9_SR1	(*( GTM_TOM0_CH0_SR1_type *) 0xf0108a48u)	/* TOM1 Channel 9 CCU1 Compare Shadow Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 OL             : 1;	/* Output level of output TOM_OUT(x) */
		/* const */ unsigned __sfrbit32 Reserved       : 31;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_CH0_STAT_type;
#define GTM_TOM0_CH0_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108018u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH10_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108298u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH11_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf01082d8u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH12_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108318u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH13_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108358u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH14_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108398u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH15_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf01083d8u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH1_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108058u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH2_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108098u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH3_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf01080d8u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH4_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108118u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH5_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108158u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH6_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108198u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH7_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf01081d8u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH8_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108218u)	/* TOM0 Channel Status Register */
#define GTM_TOM0_CH9_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108258u)	/* TOM0 Channel Status Register */
#define GTM_TOM1_CH0_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108818u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH10_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108a98u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH11_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108ad8u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH12_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108b18u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH13_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108b58u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH14_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108b98u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH15_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108bd8u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH1_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108858u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH2_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108898u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH3_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf01088d8u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH4_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108918u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH5_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108958u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH6_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108998u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH7_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf01089d8u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH8_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108a18u)	/* TOM1 Channel Status Register */
#define GTM_TOM1_CH9_STAT	(*( GTM_TOM0_CH0_STAT_type *) 0xf0108a58u)	/* TOM1 Channel Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 Reserved       : 11;	/* Reserved */
		unsigned __sfrbit32 SL             : 1;	/* Signal level for duty cycle */
		unsigned __sfrbit32 CLK_SRC_SR     : 3;	/* Clock source select for channel */
		/* const */ unsigned __sfrbit32 Reserved_4     : 5;	/* Reserved */
		unsigned __sfrbit32 RST_CCU0       : 1;	/* Reset source of CCU0 */
		unsigned __sfrbit32 OSM_TRIG       : 1;	/* Enable Trigger of one-Shot Pulse by trigger signal OSM_TRIG */
		unsigned __sfrbit32 EXT_TRIG       : 1;	/* Select TIM_EXT_CAPTURE(x) as Trigger Signal */
		unsigned __sfrbit32 EXTTRIGOUT     : 1;	/* Select TIM_EXT_CAPTURE(x) as Potential OUTPUT Signal TRIG_[x] */
		unsigned __sfrbit32 TRIGOUT        : 1;	/* Trigger output selection (output signal TRIG_[x]) of module TOM_CH[x] */
		/* const */ unsigned __sfrbit32 Reserved_10    : 1;	/* Reserved */
		unsigned __sfrbit32 OSM            : 1;	/* One-shot mode */
		unsigned __sfrbit32 BITREV         : 1;	/* Bit-reversing of output of counter register CN0 */
		/* const */ unsigned __sfrbit32 Reserved_13    : 4;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_CH15_CTRL_type;
#define GTM_TOM0_CH15_CTRL	(*( GTM_TOM0_CH15_CTRL_type *) 0xf01083c0u)	/* TOM0 Channel 15 Control Register */
#define GTM_TOM1_CH15_CTRL	(*( GTM_TOM0_CH15_CTRL_type *) 0xf0108bc0u)	/* TOM1 Channel 15 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ACT_TB         : 24;	/* Time base value */
		unsigned __sfrbit32 TB_TRIG        : 1;	/* Set trigger request */
		unsigned __sfrbit32 TBU_SEL        : 2;	/* Selection of time base used for comparison */
		/* const */ unsigned __sfrbit32 Reserved       : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_TGC0_ACT_TB_type;
#define GTM_TOM0_TGC0_ACT_TB	(*( GTM_TOM0_TGC0_ACT_TB_type *) 0xf0108034u)	/* TOM0 TGC0 Action Time Base Register */
#define GTM_TOM0_TGC1_ACT_TB	(*( GTM_TOM0_TGC0_ACT_TB_type *) 0xf0108234u)	/* TOM0 TGC1 Action Time Base Register */
#define GTM_TOM1_TGC0_ACT_TB	(*( GTM_TOM0_TGC0_ACT_TB_type *) 0xf0108834u)	/* TOM1 TGC0 Action Time Base Register */
#define GTM_TOM1_TGC1_ACT_TB	(*( GTM_TOM0_TGC0_ACT_TB_type *) 0xf0108a34u)	/* TOM1 TGC1 Action Time Base Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ENDIS_CTRL0    : 2;	/* TOM channel 0 enable/disable update value */
		unsigned __sfrbit32 ENDIS_CTRL1    : 2;	/* TOM channel 1 enable/disable update value */
		unsigned __sfrbit32 ENDIS_CTRL2    : 2;	/* TOM channel 2 enable/disable update value */
		unsigned __sfrbit32 ENDIS_CTRL3    : 2;	/* TOM channel 3 enable/disable update value */
		unsigned __sfrbit32 ENDIS_CTRL4    : 2;	/* TOM channel 4 enable/disable update value */
		unsigned __sfrbit32 ENDIS_CTRL5    : 2;	/* TOM channel 5 enable/disable update value */
		unsigned __sfrbit32 ENDIS_CTRL6    : 2;	/* TOM channel 6 enable/disable update value */
		unsigned __sfrbit32 ENDIS_CTRL7    : 2;	/* TOM channel 7 enable/disable update value */
		/* const */ unsigned __sfrbit32 Reserved       : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_TGC0_ENDIS_CTRL_type;
#define GTM_TOM0_TGC0_ENDIS_CTRL	(*( GTM_TOM0_TGC0_ENDIS_CTRL_type *) 0xf0108070u)	/* TOM0 TGC0 Enable/Disable Control Register */
#define GTM_TOM0_TGC1_ENDIS_CTRL	(*( GTM_TOM0_TGC0_ENDIS_CTRL_type *) 0xf0108270u)	/* TOM0 TGC1 Enable/Disable Control Register */
#define GTM_TOM1_TGC0_ENDIS_CTRL	(*( GTM_TOM0_TGC0_ENDIS_CTRL_type *) 0xf0108870u)	/* TOM1 TGC0 Enable/Disable Control Register */
#define GTM_TOM1_TGC1_ENDIS_CTRL	(*( GTM_TOM0_TGC0_ENDIS_CTRL_type *) 0xf0108a70u)	/* TOM1 TGC1 Enable/Disable Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ENDIS_STAT0    : 2;	/* TOM channel 0 enable/disable */
		unsigned __sfrbit32 ENDIS_STAT1    : 2;	/* TOM channel 1 enable/disable */
		unsigned __sfrbit32 ENDIS_STAT2    : 2;	/* TOM channel 2 enable/disable */
		unsigned __sfrbit32 ENDIS_STAT3    : 2;	/* TOM channel 3 enable/disable */
		unsigned __sfrbit32 ENDIS_STAT4    : 2;	/* TOM channel 4 enable/disable */
		unsigned __sfrbit32 ENDIS_STAT5    : 2;	/* TOM channel 5 enable/disable */
		unsigned __sfrbit32 ENDIS_STAT6    : 2;	/* TOM channel 6 enable/disable */
		unsigned __sfrbit32 ENDIS_STAT7    : 2;	/* TOM channel 7 enable/disable */
		/* const */ unsigned __sfrbit32 Reserved       : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_TGC0_ENDIS_STAT_type;
#define GTM_TOM0_TGC0_ENDIS_STAT	(*( GTM_TOM0_TGC0_ENDIS_STAT_type *) 0xf0108074u)	/* TOM0 TGC0 Enable/Disable Status Register */
#define GTM_TOM0_TGC1_ENDIS_STAT	(*( GTM_TOM0_TGC0_ENDIS_STAT_type *) 0xf0108274u)	/* TOM0 TGC1 Enable/Disable Status Register */
#define GTM_TOM1_TGC0_ENDIS_STAT	(*( GTM_TOM0_TGC0_ENDIS_STAT_type *) 0xf0108874u)	/* TOM1 TGC0 Enable/Disable Status Register */
#define GTM_TOM1_TGC1_ENDIS_STAT	(*( GTM_TOM0_TGC0_ENDIS_STAT_type *) 0xf0108a74u)	/* TOM1 TGC1 Enable/Disable Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 FUPD_CTRL0     : 2;	/* Force update of TOM channel 0 operation registers */
		unsigned __sfrbit32 FUPD_CTRL1     : 2;	/* Force update of TOM channel 1 operation registers */
		unsigned __sfrbit32 FUPD_CTRL2     : 2;	/* Force update of TOM channel 2 operation registers */
		unsigned __sfrbit32 FUPD_CTRL3     : 2;	/* Force update of TOM channel 3 operation registers */
		unsigned __sfrbit32 FUPD_CTRL4     : 2;	/* Force update of TOM channel 4 operation registers */
		unsigned __sfrbit32 FUPD_CTRL5     : 2;	/* Force update of TOM channel 5 operation registers */
		unsigned __sfrbit32 FUPD_CTRL6     : 2;	/* Force update of TOM channel 6 operation registers */
		unsigned __sfrbit32 FUPD_CTRL7     : 2;	/* Force update of TOM channel 7 operation registers */
		unsigned __sfrbit32 RSTCN0_CH0     : 2;	/* Reset CN0 of channel 0 on force update event */
		unsigned __sfrbit32 RSTCN0_CH1     : 2;	/* Reset CN0 of channel 1 on force update event */
		unsigned __sfrbit32 RSTCN0_CH2     : 2;	/* Reset CN0 of channel 2 on force update event */
		unsigned __sfrbit32 RSTCN0_CH3     : 2;	/* Reset CN0 of channel 3 on force update event */
		unsigned __sfrbit32 RSTCN0_CH4     : 2;	/* Reset CN0 of channel 4 on force update event */
		unsigned __sfrbit32 RSTCN0_CH5     : 2;	/* Reset CN0 of channel 5 on force update event */
		unsigned __sfrbit32 RSTCN0_CH6     : 2;	/* Reset CN0 of channel 6 on force update event */
		unsigned __sfrbit32 RSTCN0_CH7     : 2;	/* Reset CN0 of channel 7 on force update event */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_TGC0_FUPD_CTRL_type;
#define GTM_TOM0_TGC0_FUPD_CTRL	(*( GTM_TOM0_TGC0_FUPD_CTRL_type *) 0xf0108038u)	/* TOM0 TGC0 Force Update Control Register */
#define GTM_TOM0_TGC1_FUPD_CTRL	(*( GTM_TOM0_TGC0_FUPD_CTRL_type *) 0xf0108238u)	/* TOM0 TGC1 Force Update Control Register */
#define GTM_TOM1_TGC0_FUPD_CTRL	(*( GTM_TOM0_TGC0_FUPD_CTRL_type *) 0xf0108838u)	/* TOM1 TGC0 Force Update Control Register */
#define GTM_TOM1_TGC1_FUPD_CTRL	(*( GTM_TOM0_TGC0_FUPD_CTRL_type *) 0xf0108a38u)	/* TOM1 TGC1 Force Update Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 HOST_TRIG      : 1;	/* Trigger request signal (see TGC0, TGC1) to update the register ENDIS_STAT and OUTEN_STAT */
		/* const */ unsigned __sfrbit32 Reserved       : 7;	/* Reserved */
		unsigned __sfrbit32 RST_CH0        : 1;	/* Software reset of channel 0 */
		unsigned __sfrbit32 RST_CH1        : 1;	/* Software reset of channel 1 */
		unsigned __sfrbit32 RST_CH2        : 1;	/* Software reset of channel 2 */
		unsigned __sfrbit32 RST_CH3        : 1;	/* Software reset of channel 3 */
		unsigned __sfrbit32 RST_CH4        : 1;	/* Software reset of channel 4 */
		unsigned __sfrbit32 RST_CH5        : 1;	/* Software reset of channel 5 */
		unsigned __sfrbit32 RST_CH6        : 1;	/* Software reset of channel 6 */
		unsigned __sfrbit32 RST_CH7        : 1;	/* Software reset of channel 7 */
		unsigned __sfrbit32 UPEN_CTRL0     : 2;	/* TOM channel 0 enable update of register CM0, CM1 and CLK_SRC from SR0, SR1 and CLK_SRC_SR */
		unsigned __sfrbit32 UPEN_CTRL1     : 2;	/* TOM channel 1 enable update of register CM0, CM1 and CLK_SRC */
		unsigned __sfrbit32 UPEN_CTRL2     : 2;	/* TOM channel 2 enable update of register CM0, CM1 and CLK_SRC */
		unsigned __sfrbit32 UPEN_CTRL3     : 2;	/* TOM channel 3 enable update of register CM0, CM1 and CLK_SRC */
		unsigned __sfrbit32 UPEN_CTRL4     : 2;	/* TOM channel 4 enable update of register CM0, CM1 and CLK_SRC */
		unsigned __sfrbit32 UPEN_CTRL5     : 2;	/* TOM channel 5 enable update of register CM0, CM1 and CLK_SRC */
		unsigned __sfrbit32 UPEN_CTRL6     : 2;	/* TOM channel 6 enable update of register CM0, CM1 and CLK_SRC */
		unsigned __sfrbit32 UPEN_CTRL7     : 2;	/* TOM channel 7 enable update of register CM0, CM1 and CLK_SRC */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_TGC0_GLB_CTRL_type;
#define GTM_TOM0_TGC0_GLB_CTRL	(*( GTM_TOM0_TGC0_GLB_CTRL_type *) 0xf0108030u)	/* TOM0 TGC0 Global Control Register */
#define GTM_TOM0_TGC1_GLB_CTRL	(*( GTM_TOM0_TGC0_GLB_CTRL_type *) 0xf0108230u)	/* TOM0 TGC1 Global Control Register */
#define GTM_TOM1_TGC0_GLB_CTRL	(*( GTM_TOM0_TGC0_GLB_CTRL_type *) 0xf0108830u)	/* TOM1 TGC0 Global Control Register */
#define GTM_TOM1_TGC1_GLB_CTRL	(*( GTM_TOM0_TGC0_GLB_CTRL_type *) 0xf0108a30u)	/* TOM1 TGC1 Global Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 INT_TRIG0      : 2;	/* Select input signal TRIG_0 as a trigger source */
		unsigned __sfrbit32 INT_TRIG1      : 2;	/* Select input signal TRIG_1 as a trigger source */
		unsigned __sfrbit32 INT_TRIG2      : 2;	/* Select input signal TRIG_2 as a trigger source */
		unsigned __sfrbit32 INT_TRIG3      : 2;	/* Select input signal TRIG_3 as a trigger source */
		unsigned __sfrbit32 INT_TRIG4      : 2;	/* Select input signal TRIG_4 as a trigger source */
		unsigned __sfrbit32 INT_TRIG5      : 2;	/* Select input signal TRIG_5 as a trigger source */
		unsigned __sfrbit32 INT_TRIG6      : 2;	/* Select input signal TRIG_6 as a trigger source */
		unsigned __sfrbit32 INT_TRIG7      : 2;	/* Select input signal TRIG_7 as a trigger source */
		/* const */ unsigned __sfrbit32 Reserved       : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_TGC0_INT_TRIG_type;
#define GTM_TOM0_TGC0_INT_TRIG	(*( GTM_TOM0_TGC0_INT_TRIG_type *) 0xf010803cu)	/* TOM0 TGC0 Internal Trigger Control Register */
#define GTM_TOM0_TGC1_INT_TRIG	(*( GTM_TOM0_TGC0_INT_TRIG_type *) 0xf010823cu)	/* TOM0 TGC1 Internal Trigger Control Register */
#define GTM_TOM1_TGC0_INT_TRIG	(*( GTM_TOM0_TGC0_INT_TRIG_type *) 0xf010883cu)	/* TOM1 TGC0 Internal Trigger Control Register */
#define GTM_TOM1_TGC1_INT_TRIG	(*( GTM_TOM0_TGC0_INT_TRIG_type *) 0xf0108a3cu)	/* TOM1 TGC1 Internal Trigger Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 OUTEN_CTRL0    : 2;	/* Output TOM_OUT(0) enable/disable update value */
		unsigned __sfrbit32 OUTEN_CTRL1    : 2;	/* Output TOM_OUT(1)enable/disable update value */
		unsigned __sfrbit32 OUTEN_CTRL2    : 2;	/* Output TOM_OUT(2) enable/disable update value */
		unsigned __sfrbit32 OUTEN_CTRL3    : 2;	/* Output TOM_OUT(3) enable/disable update value */
		unsigned __sfrbit32 OUTEN_CTRL4    : 2;	/* Output TOM_OUT(4) enable/disable update value */
		unsigned __sfrbit32 OUTEN_CTRL5    : 2;	/* Output TOM_OUT(5) enable/disable update value */
		unsigned __sfrbit32 OUTEN_CTRL6    : 2;	/* Output TOM_OUT(6) enable/disable update value */
		unsigned __sfrbit32 OUTEN_CTRL7    : 2;	/* Output TOM_OUT(7) enable/disable update value */
		/* const */ unsigned __sfrbit32 Reserved       : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_TGC0_OUTEN_CTRL_type;
#define GTM_TOM0_TGC0_OUTEN_CTRL	(*( GTM_TOM0_TGC0_OUTEN_CTRL_type *) 0xf0108078u)	/* TOM0 TGC0 Output Enable Control Register */
#define GTM_TOM0_TGC1_OUTEN_CTRL	(*( GTM_TOM0_TGC0_OUTEN_CTRL_type *) 0xf0108278u)	/* TOM0 TGC1 Output Enable Control Register */
#define GTM_TOM1_TGC0_OUTEN_CTRL	(*( GTM_TOM0_TGC0_OUTEN_CTRL_type *) 0xf0108878u)	/* TOM1 TGC0 Output Enable Control Register */
#define GTM_TOM1_TGC1_OUTEN_CTRL	(*( GTM_TOM0_TGC0_OUTEN_CTRL_type *) 0xf0108a78u)	/* TOM1 TGC1 Output Enable Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 OUTEN_STAT0    : 2;	/* Control/status of output TOM_OUT(0) */
		unsigned __sfrbit32 OUTEN_STAT1    : 2;	/* Control/status of output TOM_OUT(1) */
		unsigned __sfrbit32 OUTEN_STAT2    : 2;	/* Control/status of output TOM_OUT(2) */
		unsigned __sfrbit32 OUTEN_STAT3    : 2;	/* Control/status of output TOM_OUT(3) */
		unsigned __sfrbit32 OUTEN_STAT4    : 2;	/* Control/status of output TOM_OUT(4) */
		unsigned __sfrbit32 OUTEN_STAT5    : 2;	/* Control/status of output TOM_OUT(5) */
		unsigned __sfrbit32 OUTEN_STAT6    : 2;	/* Control/status of output TOM_OUT(6) */
		unsigned __sfrbit32 OUTEN_STAT7    : 2;	/* Control/status of output TOM_OUT(7) */
		/* const */ unsigned __sfrbit32 Reserved       : 16;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} GTM_TOM0_TGC0_OUTEN_STAT_type;
#define GTM_TOM0_TGC0_OUTEN_STAT	(*( GTM_TOM0_TGC0_OUTEN_STAT_type *) 0xf010807cu)	/* TOM0 TGC0 Output Enable Status Register */
#define GTM_TOM0_TGC1_OUTEN_STAT	(*( GTM_TOM0_TGC0_OUTEN_STAT_type *) 0xf010827cu)	/* TOM0 TGC1 Output Enable Status Register */
#define GTM_TOM1_TGC0_OUTEN_STAT	(*( GTM_TOM0_TGC0_OUTEN_STAT_type *) 0xf010887cu)	/* TOM1 TGC0 Output Enable Status Register */
#define GTM_TOM1_TGC1_OUTEN_STAT	(*( GTM_TOM0_TGC0_OUTEN_STAT_type *) 0xf0108a7cu)	/* TOM1 TGC1 Output Enable Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SEL0           : 2;	/* TOUT(n*16+0) Output Selection */
		unsigned __sfrbit32 SEL1           : 2;	/* TOUT(n*16+1) Output Selection */
		unsigned __sfrbit32 SEL2           : 2;	/* TOUT(n*16+2) Output Selection */
		unsigned __sfrbit32 SEL3           : 2;	/* TOUT(n*16+3) Output Selection */
		unsigned __sfrbit32 SEL4           : 2;	/* TOUT(n*16+4) Output Selection */
		unsigned __sfrbit32 SEL5           : 2;	/* TOUT(n*16+5) Output Selection */
		unsigned __sfrbit32 SEL6           : 2;	/* TOUT(n*16+6) Output Selection */
		unsigned __sfrbit32 SEL7           : 2;	/* TOUT(n*16+7) Output Selection */
		unsigned __sfrbit32 SEL8           : 2;	/* TOUT(n*16+8) Output Selection */
		unsigned __sfrbit32 SEL9           : 2;	/* TOUT(n*16+9) Output Selection */
		unsigned __sfrbit32 SEL10          : 2;	/* TOUT(n*16+10) Output Selection */
		unsigned __sfrbit32 SEL11          : 2;	/* TOUT(n*16+11) Output Selection */
		unsigned __sfrbit32 SEL12          : 2;	/* TOUT(n*16+12) Output Selection */
		unsigned __sfrbit32 SEL13          : 2;	/* TOUT(n*16+13) Output Selection */
		unsigned __sfrbit32 SEL14          : 2;	/* TOUT(n*16+14) Output Selection */
		unsigned __sfrbit32 SEL15          : 2;	/* TOUT(n*16+15) Output Selection */
	} B;
	int I;
	unsigned int U;

} GTM_TOUTSEL0_type;
#define GTM_TOUTSEL0	(*( GTM_TOUTSEL0_type *) 0xf019fd30u)	/* Timer Output Select Register */
#define GTM_TOUTSEL1	(*( GTM_TOUTSEL0_type *) 0xf019fd34u)	/* Timer Output Select Register */
#define GTM_TOUTSEL2	(*( GTM_TOUTSEL0_type *) 0xf019fd38u)	/* Timer Output Select Register */
#define GTM_TOUTSEL3	(*( GTM_TOUTSEL0_type *) 0xf019fd3cu)	/* Timer Output Select Register */
#define GTM_TOUTSEL4	(*( GTM_TOUTSEL0_type *) 0xf019fd40u)	/* Timer Output Select Register */
#define GTM_TOUTSEL5	(*( GTM_TOUTSEL0_type *) 0xf019fd44u)	/* Timer Output Select Register */
#define GTM_TOUTSEL6	(*( GTM_TOUTSEL0_type *) 0xf019fd48u)	/* Timer Output Select Register */
#define GTM_TOUTSEL7	(*( GTM_TOUTSEL0_type *) 0xf019fd4cu)	/* Timer Output Select Register */


/* VADC */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} VADC_ACCEN0_type;
#define VADC_ACCEN0	(*( VADC_ACCEN0_type *) 0xf002003cu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int APC0           : 1;	/* Access Protection Channel Control, Group 0 - 3 */
		unsigned int APC1           : 1;	/* Access Protection Channel Control, Group 0 - 3 */
		unsigned int APC2           : 1;	/* Access Protection Channel Control, Group 0 - 3 */
		unsigned int APC3           : 1;	/* Access Protection Channel Control, Group 0 - 3 */
		unsigned int                : 11;
		unsigned int APEM           : 1;	/* Access Protection External Multiplexer */
		unsigned int API0           : 1;	/* Access Protection Initialization, Group 0 - 3 */
		unsigned int API1           : 1;	/* Access Protection Initialization, Group 0 - 3 */
		unsigned int API2           : 1;	/* Access Protection Initialization, Group 0 - 3 */
		unsigned int API3           : 1;	/* Access Protection Initialization, Group 0 - 3 */
		unsigned int                : 11;
		unsigned int APGC           : 1;	/* Access Protection Global Configuration */
	} B;
	int I;
	unsigned int U;

} VADC_ACCPROT0_type;
#define VADC_ACCPROT0	(*( VADC_ACCPROT0_type *) 0xf0020088u)	/* Access Protection Register */

typedef volatile union
{
	struct
	{ 
		unsigned int APS0           : 1;	/* Access Protection Service Request, Group 0 - 3 */
		unsigned int APS1           : 1;	/* Access Protection Service Request, Group 0 - 3 */
		unsigned int APS2           : 1;	/* Access Protection Service Request, Group 0 - 3 */
		unsigned int APS3           : 1;	/* Access Protection Service Request, Group 0 - 3 */
		unsigned int                : 11;
		unsigned int APTF           : 1;	/* Access Protection Test Function */
		unsigned int APR0           : 1;	/* Access Protection Result Registers, Group 0 - 3 */
		unsigned int APR1           : 1;	/* Access Protection Result Registers, Group 0 - 3 */
		unsigned int APR2           : 1;	/* Access Protection Result Registers, Group 0 - 3 */
		unsigned int APR3           : 1;	/* Access Protection Result Registers, Group 0 - 3 */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} VADC_ACCPROT1_type;
#define VADC_ACCPROT1	(*( VADC_ACCPROT1_type *) 0xf002008cu)	/* Access Protection Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRCRESREG      : 4;	/* Source-specific Result Register */
		unsigned int                : 4;
		unsigned int XTSEL          : 4;	/* External Trigger Input Selection */
		/* const */ unsigned int XTLVL          : 1;	/* External Trigger Level */
		unsigned int XTMODE         : 2;	/* Trigger Operating Mode */
		unsigned int XTWC           : 1;	/* Write Control for Trigger Configuration */
		unsigned int GTSEL          : 4;	/* Gate Input Selection */
		/* const */ unsigned int GTLVL          : 1;	/* Gate Input Level */
		unsigned int                : 2;
		unsigned int GTWC           : 1;	/* Write Control for Gate Configuration */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} VADC_BRSCTRL_type;
#define VADC_BRSCTRL	(*( VADC_BRSCTRL_type *) 0xf0020200u)	/* Background Request Source Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ENGT           : 2;	/* Enable Gate */
		unsigned int ENTR           : 1;	/* Enable External Trigger */
		unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		unsigned int SCAN           : 1;	/* Autoscan Enable */
		unsigned int LDM            : 1;	/* Autoscan Source Load Event Mode */
		unsigned int                : 1;
		/* const */ unsigned int REQGT          : 1;	/* Request Gate Level */
		unsigned int CLRPND         : 1;	/* Clear Pending Bits */
		unsigned int LDEV           : 1;	/* Generate Load Event */
		unsigned int                : 6;
		unsigned int RPTDIS         : 1;	/* Repeat Disable */
		unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} VADC_BRSMR_type;
#define VADC_BRSMR	(*( VADC_BRSMR_type *) 0xf0020204u)	/* Background Request Source Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHPNDGy        : 32;	/* Channels Pending Group x */
	} B;
	int I;
	unsigned int U;

} VADC_BRSPND0_type;
#define VADC_BRSPND0	(*( VADC_BRSPND0_type *) 0xf00201c0u)	/* Background Request Source Pending Register, Group 0 */
#define VADC_BRSPND1	(*( VADC_BRSPND0_type *) 0xf00201c4u)	/* Background Request Source Pending Register, Group 1 */
#define VADC_BRSPND2	(*( VADC_BRSPND0_type *) 0xf00201c8u)	/* Background Request Source Pending Register, Group 2 */
#define VADC_BRSPND3	(*( VADC_BRSPND0_type *) 0xf00201ccu)	/* Background Request Source Pending Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CHSELGy        : 32;	/* Channel Selection Group x */
	} B;
	int I;
	unsigned int U;

} VADC_BRSSEL0_type;
#define VADC_BRSSEL0	(*( VADC_BRSSEL0_type *) 0xf0020180u)	/* Background Request Source Channel Select Register, Group 0 */
#define VADC_BRSSEL1	(*( VADC_BRSSEL0_type *) 0xf0020184u)	/* Background Request Source Channel Select Register, Group 1 */
#define VADC_BRSSEL2	(*( VADC_BRSSEL0_type *) 0xf0020188u)	/* Background Request Source Channel Select Register, Group 2 */
#define VADC_BRSSEL3	(*( VADC_BRSSEL0_type *) 0xf002018cu)	/* Background Request Source Channel Select Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int                : 1;
		unsigned int EDIS           : 1;	/* Sleep Mode Enable Control */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} VADC_CLC_type;
#define VADC_CLC	(*( VADC_CLC_type *) 0xf0020000u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EMUXGRP0       : 4;	/* External Multiplexer Group for Interface x */
		unsigned int EMUXGRP1       : 4;	/* External Multiplexer Group for Interface x */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} VADC_EMUXSEL_type;
#define VADC_EMUXSEL	(*( VADC_EMUXSEL_type *) 0xf00203f0u)	/* External Multiplexer Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ALIAS0         : 5;	/* Alias Value for CH0 Conversion Requests */
		unsigned int                : 3;
		unsigned int ALIAS1         : 5;	/* Alias Value for CH1 Conversion Requests */
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} VADC_G0ALIAS_type;
#define VADC_G0ALIAS	(*( VADC_G0ALIAS_type *) 0xf00204b0u)	/* Alias Register, Group 0 */
#define VADC_G1ALIAS	(*( VADC_G0ALIAS_type *) 0xf00208b0u)	/* Alias Register, Group 1 */
#define VADC_G2ALIAS	(*( VADC_G0ALIAS_type *) 0xf0020cb0u)	/* Alias Register, Group 2 */
#define VADC_G3ALIAS	(*( VADC_G0ALIAS_type *) 0xf00210b0u)	/* Alias Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ANONC          : 2;	/* Analog Converter Control */
		unsigned int                : 2;
		unsigned int ARBRND         : 2;	/* Arbitration Round Length */
		unsigned int                : 1;
		unsigned int ARBM           : 1;	/* Arbitration Mode */
		unsigned int                : 8;
		/* const */ unsigned int ANONS          : 2;	/* Analog Converter Control Status */
		/* const */ unsigned int CSRC           : 2;	/* Currently Converted Request Source */
		/* const */ unsigned int CHNR           : 5;	/* Channel Number */
		/* const */ unsigned int SYNRUN         : 1;	/* Synchronous Conversion Running */
		unsigned int                : 2;
		/* const */ unsigned int CAL            : 1;	/* Start-Up Calibration Active Indication */
		/* const */ unsigned int CALS           : 1;	/* Start-Up Calibration Started */
		/* const */ unsigned int BUSY           : 1;	/* Converter Busy Flag */
		/* const */ unsigned int SAMPLE         : 1;	/* Sample Phase Flag */
	} B;
	int I;
	unsigned int U;

} VADC_G0ARBCFG_type;
#define VADC_G0ARBCFG	(*( VADC_G0ARBCFG_type *) 0xf0020480u)	/* Arbitration Configuration Register, Group 0 */
#define VADC_G1ARBCFG	(*( VADC_G0ARBCFG_type *) 0xf0020880u)	/* Arbitration Configuration Register, Group 1 */
#define VADC_G2ARBCFG	(*( VADC_G0ARBCFG_type *) 0xf0020c80u)	/* Arbitration Configuration Register, Group 2 */
#define VADC_G3ARBCFG	(*( VADC_G0ARBCFG_type *) 0xf0021080u)	/* Arbitration Configuration Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int PRIO0          : 2;	/* Priority of Request Source x */
		unsigned int                : 1;
		unsigned int CSM0           : 1;	/* Conversion Start Mode of Request Source x */
		unsigned int PRIO1          : 2;	/* Priority of Request Source x */
		unsigned int                : 1;
		unsigned int CSM1           : 1;	/* Conversion Start Mode of Request Source x */
		unsigned int PRIO2          : 2;	/* Priority of Request Source x */
		unsigned int                : 1;
		unsigned int CSM2           : 1;	/* Conversion Start Mode of Request Source x */
		unsigned int PRIO3          : 2;	/* Priority of Request Source x */
		unsigned int                : 1;
		unsigned int CSM3           : 1;	/* Conversion Start Mode of Request Source x */
		unsigned int                : 8;
		unsigned int ASEN0          : 1;	/* Arbitration Slot 0 Enable */
		unsigned int ASEN1          : 1;	/* Arbitration Slot 1 Enable */
		unsigned int ASEN2          : 1;	/* Arbitration Slot 2 Enable */
		unsigned int ASEN3          : 1;	/* Arbitration Slot 3 Enable */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} VADC_G0ARBPR_type;
#define VADC_G0ARBPR	(*( VADC_G0ARBPR_type *) 0xf0020484u)	/* Arbitration Priority Register, Group 0 */
#define VADC_G1ARBPR	(*( VADC_G0ARBPR_type *) 0xf0020884u)	/* Arbitration Priority Register, Group 1 */
#define VADC_G2ARBPR	(*( VADC_G0ARBPR_type *) 0xf0020c84u)	/* Arbitration Priority Register, Group 2 */
#define VADC_G3ARBPR	(*( VADC_G0ARBPR_type *) 0xf0021084u)	/* Arbitration Priority Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRCRESREG      : 4;	/* Source-specific Result Register */
		unsigned int                : 4;
		unsigned int XTSEL          : 4;	/* External Trigger Input Selection */
		/* const */ unsigned int XTLVL          : 1;	/* External Trigger Level */
		unsigned int XTMODE         : 2;	/* Trigger Operating Mode */
		unsigned int XTWC           : 1;	/* Write Control for Trigger Configuration */
		unsigned int GTSEL          : 4;	/* Gate Input Selection */
		/* const */ unsigned int GTLVL          : 1;	/* Gate Input Level */
		unsigned int                : 2;
		unsigned int GTWC           : 1;	/* Write Control for Gate Configuration */
		unsigned int                : 4;
		unsigned int TMEN           : 1;	/* Timer Mode Enable */
		unsigned int                : 2;
		unsigned int TMWC           : 1;	/* Write Control for Timer Mode */
	} B;
	int I;
	unsigned int U;

} VADC_G0ASCTRL_type;
#define VADC_G0ASCTRL	(*( VADC_G0ASCTRL_type *) 0xf0020520u)	/* Autoscan Source Control Register, Group 0 */
#define VADC_G0QCTRL0	(*( VADC_G0ASCTRL_type *) 0xf0020500u)	/* Queue 0 Source Control Register, Group 0 */
#define VADC_G0QCTRL3	(*( VADC_G0ASCTRL_type *) 0xf0020540u)	/* Queue 3 Source Control Register, Group 0 */
#define VADC_G1ASCTRL	(*( VADC_G0ASCTRL_type *) 0xf0020920u)	/* Autoscan Source Control Register, Group 1 */
#define VADC_G1QCTRL0	(*( VADC_G0ASCTRL_type *) 0xf0020900u)	/* Queue 0 Source Control Register, Group 1 */
#define VADC_G1QCTRL3	(*( VADC_G0ASCTRL_type *) 0xf0020940u)	/* Queue 3 Source Control Register, Group 1 */
#define VADC_G2ASCTRL	(*( VADC_G0ASCTRL_type *) 0xf0020d20u)	/* Autoscan Source Control Register, Group 2 */
#define VADC_G2QCTRL0	(*( VADC_G0ASCTRL_type *) 0xf0020d00u)	/* Queue 0 Source Control Register, Group 2 */
#define VADC_G2QCTRL3	(*( VADC_G0ASCTRL_type *) 0xf0020d40u)	/* Queue 3 Source Control Register, Group 2 */
#define VADC_G3ASCTRL	(*( VADC_G0ASCTRL_type *) 0xf0021120u)	/* Autoscan Source Control Register, Group 3 */
#define VADC_G3QCTRL0	(*( VADC_G0ASCTRL_type *) 0xf0021100u)	/* Queue 0 Source Control Register, Group 3 */
#define VADC_G3QCTRL3	(*( VADC_G0ASCTRL_type *) 0xf0021140u)	/* Queue 3 Source Control Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ENGT           : 2;	/* Enable Gate */
		unsigned int ENTR           : 1;	/* Enable External Trigger */
		unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		unsigned int SCAN           : 1;	/* Autoscan Enable */
		unsigned int LDM            : 1;	/* Autoscan Source Load Event Mode */
		unsigned int                : 1;
		/* const */ unsigned int REQGT          : 1;	/* Request Gate Level */
		unsigned int CLRPND         : 1;	/* Clear Pending Bits */
		unsigned int LDEV           : 1;	/* Generate Load Event */
		unsigned int                : 6;
		unsigned int RPTDIS         : 1;	/* Repeat Disable */
		unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} VADC_G0ASMR_type;
#define VADC_G0ASMR	(*( VADC_G0ASMR_type *) 0xf0020524u)	/* Autoscan Source Mode Register, Group 0 */
#define VADC_G1ASMR	(*( VADC_G0ASMR_type *) 0xf0020924u)	/* Autoscan Source Mode Register, Group 1 */
#define VADC_G2ASMR	(*( VADC_G0ASMR_type *) 0xf0020d24u)	/* Autoscan Source Mode Register, Group 2 */
#define VADC_G3ASMR	(*( VADC_G0ASMR_type *) 0xf0021124u)	/* Autoscan Source Mode Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CHPND          : 32;	/* Channels Pending */
	} B;
	int I;
	unsigned int U;

} VADC_G0ASPND_type;
#define VADC_G0ASPND	(*( VADC_G0ASPND_type *) 0xf002052cu)	/* Autoscan Source Pending Register, Group 0 */
#define VADC_G1ASPND	(*( VADC_G0ASPND_type *) 0xf002092cu)	/* Autoscan Source Pending Register, Group 1 */
#define VADC_G2ASPND	(*( VADC_G0ASPND_type *) 0xf0020d2cu)	/* Autoscan Source Pending Register, Group 2 */
#define VADC_G3ASPND	(*( VADC_G0ASPND_type *) 0xf002112cu)	/* Autoscan Source Pending Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CHSEL          : 32;	/* Channel Selection */
	} B;
	int I;
	unsigned int U;

} VADC_G0ASSEL_type;
#define VADC_G0ASSEL	(*( VADC_G0ASSEL_type *) 0xf0020528u)	/* Autoscan Source Channel Select Register, Group 0 */
#define VADC_G1ASSEL	(*( VADC_G0ASSEL_type *) 0xf0020928u)	/* Autoscan Source Channel Select Register, Group 1 */
#define VADC_G2ASSEL	(*( VADC_G0ASSEL_type *) 0xf0020d28u)	/* Autoscan Source Channel Select Register, Group 2 */
#define VADC_G3ASSEL	(*( VADC_G0ASSEL_type *) 0xf0021128u)	/* Autoscan Source Channel Select Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BFL0           : 1;	/* Boundary Flag 0 */
		/* const */ unsigned int BFL1           : 1;	/* Boundary Flag 1 */
		/* const */ unsigned int BFL2           : 1;	/* Boundary Flag 2 */
		/* const */ unsigned int BFL3           : 1;	/* Boundary Flag 3 */
		unsigned int                : 4;
		unsigned int BFA0           : 1;	/* Boundary Flag 0 Activation Select */
		unsigned int BFA1           : 1;	/* Boundary Flag 1 Activation Select */
		unsigned int BFA2           : 1;	/* Boundary Flag 2 Activation Select */
		unsigned int BFA3           : 1;	/* Boundary Flag 3 Activation Select */
		unsigned int                : 4;
		unsigned int BFI0           : 1;	/* Boundary Flag 0 Inversion Control */
		unsigned int BFI1           : 1;	/* Boundary Flag 1 Inversion Control */
		unsigned int BFI2           : 1;	/* Boundary Flag 2 Inversion Control */
		unsigned int BFI3           : 1;	/* Boundary Flag 3 Inversion Control */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} VADC_G0BFL_type;
#define VADC_G0BFL	(*( VADC_G0BFL_type *) 0xf00204c8u)	/* Boundary Flag Register, Group 0 */
#define VADC_G1BFL	(*( VADC_G0BFL_type *) 0xf00208c8u)	/* Boundary Flag Register, Group 1 */
#define VADC_G2BFL	(*( VADC_G0BFL_type *) 0xf0020cc8u)	/* Boundary Flag Register, Group 2 */
#define VADC_G3BFL	(*( VADC_G0BFL_type *) 0xf00210c8u)	/* Boundary Flag Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int BFM0           : 4;	/* Boundary Flag y Mode Control */
		unsigned int BFM1           : 4;	/* Boundary Flag y Mode Control */
		unsigned int BFM2           : 4;	/* Boundary Flag y Mode Control */
		unsigned int BFM3           : 4;	/* Boundary Flag y Mode Control */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} VADC_G0BFLC_type;
#define VADC_G0BFLC	(*( VADC_G0BFLC_type *) 0xf00204d0u)	/* Boundary Flag Control Register, Group 0 */
#define VADC_G1BFLC	(*( VADC_G0BFLC_type *) 0xf00208d0u)	/* Boundary Flag Control Register, Group 1 */
#define VADC_G2BFLC	(*( VADC_G0BFLC_type *) 0xf0020cd0u)	/* Boundary Flag Control Register, Group 2 */
#define VADC_G3BFLC	(*( VADC_G0BFLC_type *) 0xf00210d0u)	/* Boundary Flag Control Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int BFL0NP         : 4;	/* Boundary Flag y Node Pointer */
		unsigned int BFL1NP         : 4;	/* Boundary Flag y Node Pointer */
		unsigned int BFL2NP         : 4;	/* Boundary Flag y Node Pointer */
		unsigned int BFL3NP         : 4;	/* Boundary Flag y Node Pointer */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} VADC_G0BFLNP_type;
#define VADC_G0BFLNP	(*( VADC_G0BFLNP_type *) 0xf00204d4u)	/* Boundary Flag Node Pointer Register, Group 0 */
#define VADC_G1BFLNP	(*( VADC_G0BFLNP_type *) 0xf00208d4u)	/* Boundary Flag Node Pointer Register, Group 1 */
#define VADC_G2BFLNP	(*( VADC_G0BFLNP_type *) 0xf0020cd4u)	/* Boundary Flag Node Pointer Register, Group 2 */
#define VADC_G3BFLNP	(*( VADC_G0BFLNP_type *) 0xf00210d4u)	/* Boundary Flag Node Pointer Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int BFC0           : 1;	/* Boundary Flag 0 Clear */
		unsigned int BFC1           : 1;	/* Boundary Flag 1 Clear */
		unsigned int BFC2           : 1;	/* Boundary Flag 2 Clear */
		unsigned int BFC3           : 1;	/* Boundary Flag 3 Clear */
		unsigned int                : 12;
		unsigned int BFS0           : 1;	/* Boundary Flag 0 Set */
		unsigned int BFS1           : 1;	/* Boundary Flag 1 Set */
		unsigned int BFS2           : 1;	/* Boundary Flag 2 Set */
		unsigned int BFS3           : 1;	/* Boundary Flag 3 Set */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} VADC_G0BFLS_type;
#define VADC_G0BFLS	(*( VADC_G0BFLS_type *) 0xf00204ccu)	/* Boundary Flag Software Register, Group 0 */
#define VADC_G1BFLS	(*( VADC_G0BFLS_type *) 0xf00208ccu)	/* Boundary Flag Software Register, Group 1 */
#define VADC_G2BFLS	(*( VADC_G0BFLS_type *) 0xf0020cccu)	/* Boundary Flag Software Register, Group 2 */
#define VADC_G3BFLS	(*( VADC_G0BFLS_type *) 0xf00210ccu)	/* Boundary Flag Software Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY0      : 12;	/* Boundary Value 0 for Limit Checking */
		unsigned int                : 4;
		unsigned int BOUNDARY1      : 12;	/* Boundary Value 1 for Limit Checking */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} VADC_G0BOUND_type;
#define VADC_G0BOUND	(*( VADC_G0BOUND_type *) 0xf00204b8u)	/* Boundary Select Register, Group 0 */
#define VADC_G1BOUND	(*( VADC_G0BOUND_type *) 0xf00208b8u)	/* Boundary Select Register, Group 1 */
#define VADC_G2BOUND	(*( VADC_G0BOUND_type *) 0xf0020cb8u)	/* Boundary Select Register, Group 2 */
#define VADC_G3BOUND	(*( VADC_G0BOUND_type *) 0xf00210b8u)	/* Boundary Select Register, Group 3 */
#define VADC_GLOBBOUND	(*( VADC_G0BOUND_type *) 0xf00200b8u)	/* Global Boundary Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CEV0           : 1;	/* Clear Channel Event for Channel 0 */
		unsigned int CEV1           : 1;	/* Clear Channel Event for Channel 1 */
		unsigned int CEV2           : 1;	/* Clear Channel Event for Channel 2 */
		unsigned int CEV3           : 1;	/* Clear Channel Event for Channel 3 */
		unsigned int CEV4           : 1;	/* Clear Channel Event for Channel 4 */
		unsigned int CEV5           : 1;	/* Clear Channel Event for Channel 5 */
		unsigned int CEV6           : 1;	/* Clear Channel Event for Channel 6 */
		unsigned int CEV7           : 1;	/* Clear Channel Event for Channel 7 */
		unsigned int CEV8           : 1;	/* Clear Channel Event for Channel 8 */
		unsigned int CEV9           : 1;	/* Clear Channel Event for Channel 9 */
		unsigned int CEV10          : 1;	/* Clear Channel Event for Channel 10 */
		unsigned int CEV11          : 1;	/* Clear Channel Event for Channel 11 */
		unsigned int CEV12          : 1;	/* Clear Channel Event for Channel 12 */
		unsigned int CEV13          : 1;	/* Clear Channel Event for Channel 13 */
		unsigned int CEV14          : 1;	/* Clear Channel Event for Channel 14 */
		unsigned int CEV15          : 1;	/* Clear Channel Event for Channel 15 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} VADC_G0CEFCLR_type;
#define VADC_G0CEFCLR	(*( VADC_G0CEFCLR_type *) 0xf0020590u)	/* Channel Event Flag Clear Register, Group 0 */
#define VADC_G1CEFCLR	(*( VADC_G0CEFCLR_type *) 0xf0020990u)	/* Channel Event Flag Clear Register, Group 1 */
#define VADC_G2CEFCLR	(*( VADC_G0CEFCLR_type *) 0xf0020d90u)	/* Channel Event Flag Clear Register, Group 2 */
#define VADC_G3CEFCLR	(*( VADC_G0CEFCLR_type *) 0xf0021190u)	/* Channel Event Flag Clear Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CEV0           : 1;	/* Channel Event for Channel 0 */
		unsigned int CEV1           : 1;	/* Channel Event for Channel 1 */
		unsigned int CEV2           : 1;	/* Channel Event for Channel 2 */
		unsigned int CEV3           : 1;	/* Channel Event for Channel 3 */
		unsigned int CEV4           : 1;	/* Channel Event for Channel 4 */
		unsigned int CEV5           : 1;	/* Channel Event for Channel 5 */
		unsigned int CEV6           : 1;	/* Channel Event for Channel 6 */
		unsigned int CEV7           : 1;	/* Channel Event for Channel 7 */
		unsigned int CEV8           : 1;	/* Channel Event for Channel 8 */
		unsigned int CEV9           : 1;	/* Channel Event for Channel 9 */
		unsigned int CEV10          : 1;	/* Channel Event for Channel 10 */
		unsigned int CEV11          : 1;	/* Channel Event for Channel 11 */
		unsigned int CEV12          : 1;	/* Channel Event for Channel 12 */
		unsigned int CEV13          : 1;	/* Channel Event for Channel 13 */
		unsigned int CEV14          : 1;	/* Channel Event for Channel 14 */
		unsigned int CEV15          : 1;	/* Channel Event for Channel 15 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} VADC_G0CEFLAG_type;
#define VADC_G0CEFLAG	(*( VADC_G0CEFLAG_type *) 0xf0020580u)	/* Channel Event Flag Register, Group 0 */
#define VADC_G1CEFLAG	(*( VADC_G0CEFLAG_type *) 0xf0020980u)	/* Channel Event Flag Register, Group 1 */
#define VADC_G2CEFLAG	(*( VADC_G0CEFLAG_type *) 0xf0020d80u)	/* Channel Event Flag Register, Group 2 */
#define VADC_G3CEFLAG	(*( VADC_G0CEFLAG_type *) 0xf0021180u)	/* Channel Event Flag Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CEV0NP         : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV1NP         : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV2NP         : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV3NP         : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV4NP         : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV5NP         : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV6NP         : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV7NP         : 4;	/* Service Request Node Pointer Channel Event i */
	} B;
	int I;
	unsigned int U;

} VADC_G0CEVNP0_type;
#define VADC_G0CEVNP0	(*( VADC_G0CEVNP0_type *) 0xf00205a0u)	/* Channel Event Node Pointer Register 0, Group 0 */
#define VADC_G1CEVNP0	(*( VADC_G0CEVNP0_type *) 0xf00209a0u)	/* Channel Event Node Pointer Register 0, Group 1 */
#define VADC_G2CEVNP0	(*( VADC_G0CEVNP0_type *) 0xf0020da0u)	/* Channel Event Node Pointer Register 0, Group 2 */
#define VADC_G3CEVNP0	(*( VADC_G0CEVNP0_type *) 0xf00211a0u)	/* Channel Event Node Pointer Register 0, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CEV8NP         : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV9NP         : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV10NP        : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV11NP        : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV12NP        : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV13NP        : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV14NP        : 4;	/* Service Request Node Pointer Channel Event i */
		unsigned int CEV15NP        : 4;	/* Service Request Node Pointer Channel Event i */
	} B;
	int I;
	unsigned int U;

} VADC_G0CEVNP1_type;
#define VADC_G0CEVNP1	(*( VADC_G0CEVNP1_type *) 0xf00205a4u)	/* Channel Event Node Pointer Register 1, Group 0 */
#define VADC_G1CEVNP1	(*( VADC_G0CEVNP1_type *) 0xf00209a4u)	/* Channel Event Node Pointer Register 1, Group 1 */
#define VADC_G2CEVNP1	(*( VADC_G0CEVNP1_type *) 0xf0020da4u)	/* Channel Event Node Pointer Register 1, Group 2 */
#define VADC_G3CEVNP1	(*( VADC_G0CEVNP1_type *) 0xf00211a4u)	/* Channel Event Node Pointer Register 1, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ASSCH0         : 1;	/* Assignment for Channel 0 */
		unsigned int ASSCH1         : 1;	/* Assignment for Channel 1 */
		unsigned int ASSCH2         : 1;	/* Assignment for Channel 2 */
		unsigned int ASSCH3         : 1;	/* Assignment for Channel 3 */
		unsigned int ASSCH4         : 1;	/* Assignment for Channel 4 */
		unsigned int ASSCH5         : 1;	/* Assignment for Channel 5 */
		unsigned int ASSCH6         : 1;	/* Assignment for Channel 6 */
		unsigned int ASSCH7         : 1;	/* Assignment for Channel 7 */
		unsigned int ASSCH8         : 1;	/* Assignment for Channel 8 */
		unsigned int ASSCH9         : 1;	/* Assignment for Channel 9 */
		unsigned int ASSCH10        : 1;	/* Assignment for Channel 10 */
		unsigned int ASSCH11        : 1;	/* Assignment for Channel 11 */
		unsigned int ASSCH12        : 1;	/* Assignment for Channel 12 */
		unsigned int ASSCH13        : 1;	/* Assignment for Channel 13 */
		unsigned int ASSCH14        : 1;	/* Assignment for Channel 14 */
		unsigned int ASSCH15        : 1;	/* Assignment for Channel 15 */
		unsigned int ASSCH16        : 1;	/* Assignment for Channel 16 */
		unsigned int ASSCH17        : 1;	/* Assignment for Channel 17 */
		unsigned int ASSCH18        : 1;	/* Assignment for Channel 18 */
		unsigned int ASSCH19        : 1;	/* Assignment for Channel 19 */
		unsigned int ASSCH20        : 1;	/* Assignment for Channel 20 */
		unsigned int ASSCH21        : 1;	/* Assignment for Channel 21 */
		unsigned int ASSCH22        : 1;	/* Assignment for Channel 22 */
		unsigned int ASSCH23        : 1;	/* Assignment for Channel 23 */
		unsigned int ASSCH24        : 1;	/* Assignment for Channel 24 */
		unsigned int ASSCH25        : 1;	/* Assignment for Channel 25 */
		unsigned int ASSCH26        : 1;	/* Assignment for Channel 26 */
		unsigned int ASSCH27        : 1;	/* Assignment for Channel 27 */
		unsigned int ASSCH28        : 1;	/* Assignment for Channel 28 */
		unsigned int ASSCH29        : 1;	/* Assignment for Channel 29 */
		unsigned int ASSCH30        : 1;	/* Assignment for Channel 30 */
		unsigned int ASSCH31        : 1;	/* Assignment for Channel 31 */
	} B;
	int I;
	unsigned int U;

} VADC_G0CHASS_type;
#define VADC_G0CHASS	(*( VADC_G0CHASS_type *) 0xf0020488u)	/* Channel Assignment Register, Group 0 */
#define VADC_G1CHASS	(*( VADC_G0CHASS_type *) 0xf0020888u)	/* Channel Assignment Register, Group 1 */
#define VADC_G2CHASS	(*( VADC_G0CHASS_type *) 0xf0020c88u)	/* Channel Assignment Register, Group 2 */
#define VADC_G3CHASS	(*( VADC_G0CHASS_type *) 0xf0021088u)	/* Channel Assignment Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ICLSEL         : 2;	/* Input Class Select */
		unsigned int                : 2;
		unsigned int BNDSELL        : 2;	/* Lower Boundary Select */
		unsigned int BNDSELU        : 2;	/* Upper Boundary Select */
		unsigned int CHEVMODE       : 2;	/* Channel Event Mode */
		unsigned int SYNC           : 1;	/* Synchronization Request */
		unsigned int REFSEL         : 1;	/* Reference Input Selection */
		unsigned int BNDSELX        : 4;	/* BoundaryExtension */
		unsigned int RESREG         : 4;	/* Result Register */
		unsigned int RESTBS         : 1;	/* Result Target for Background Source */
		unsigned int RESPOS         : 1;	/* Result Position */
		unsigned int                : 6;
		unsigned int BWDCH          : 2;	/* Broken Wire Detection Channel */
		unsigned int BWDEN          : 1;	/* Broken Wire Detection Enable */
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} VADC_G0CHCTR0_type;
#define VADC_G0CHCTR0	(*( VADC_G0CHCTR0_type *) 0xf0020600u)	/* Group 0, Channel 0 Ctrl. Reg. */
#define VADC_G0CHCTR1	(*( VADC_G0CHCTR0_type *) 0xf0020604u)	/* Group 0, Channel 1 Ctrl. Reg. */
#define VADC_G0CHCTR10	(*( VADC_G0CHCTR0_type *) 0xf0020628u)	/* Group 0, Channel 10 Ctrl. Reg. */
#define VADC_G0CHCTR11	(*( VADC_G0CHCTR0_type *) 0xf002062cu)	/* Group 0, Channel 11 Ctrl. Reg. */
#define VADC_G0CHCTR2	(*( VADC_G0CHCTR0_type *) 0xf0020608u)	/* Group 0, Channel 2 Ctrl. Reg. */
#define VADC_G0CHCTR3	(*( VADC_G0CHCTR0_type *) 0xf002060cu)	/* Group 0, Channel 3 Ctrl. Reg. */
#define VADC_G0CHCTR4	(*( VADC_G0CHCTR0_type *) 0xf0020610u)	/* Group 0, Channel 4 Ctrl. Reg. */
#define VADC_G0CHCTR5	(*( VADC_G0CHCTR0_type *) 0xf0020614u)	/* Group 0, Channel 5 Ctrl. Reg. */
#define VADC_G0CHCTR6	(*( VADC_G0CHCTR0_type *) 0xf0020618u)	/* Group 0, Channel 6 Ctrl. Reg. */
#define VADC_G0CHCTR7	(*( VADC_G0CHCTR0_type *) 0xf002061cu)	/* Group 0, Channel 7 Ctrl. Reg. */
#define VADC_G0CHCTR8	(*( VADC_G0CHCTR0_type *) 0xf0020620u)	/* Group 0, Channel 8 Ctrl. Reg. */
#define VADC_G0CHCTR9	(*( VADC_G0CHCTR0_type *) 0xf0020624u)	/* Group 0, Channel 9 Ctrl. Reg. */
#define VADC_G1CHCTR0	(*( VADC_G0CHCTR0_type *) 0xf0020a00u)	/* Group 1, Channel 0 Ctrl. Reg. */
#define VADC_G1CHCTR1	(*( VADC_G0CHCTR0_type *) 0xf0020a04u)	/* Group 1, Channel 1 Ctrl. Reg. */
#define VADC_G1CHCTR10	(*( VADC_G0CHCTR0_type *) 0xf0020a28u)	/* Group 1, Channel 10 Ctrl. Reg. */
#define VADC_G1CHCTR11	(*( VADC_G0CHCTR0_type *) 0xf0020a2cu)	/* Group 1, Channel 11 Ctrl. Reg. */
#define VADC_G1CHCTR2	(*( VADC_G0CHCTR0_type *) 0xf0020a08u)	/* Group 1, Channel 2 Ctrl. Reg. */
#define VADC_G1CHCTR3	(*( VADC_G0CHCTR0_type *) 0xf0020a0cu)	/* Group 1, Channel 3 Ctrl. Reg. */
#define VADC_G1CHCTR4	(*( VADC_G0CHCTR0_type *) 0xf0020a10u)	/* Group 1, Channel 4 Ctrl. Reg. */
#define VADC_G1CHCTR5	(*( VADC_G0CHCTR0_type *) 0xf0020a14u)	/* Group 1, Channel 5 Ctrl. Reg. */
#define VADC_G1CHCTR6	(*( VADC_G0CHCTR0_type *) 0xf0020a18u)	/* Group 1, Channel 6 Ctrl. Reg. */
#define VADC_G1CHCTR7	(*( VADC_G0CHCTR0_type *) 0xf0020a1cu)	/* Group 1, Channel 7 Ctrl. Reg. */
#define VADC_G1CHCTR8	(*( VADC_G0CHCTR0_type *) 0xf0020a20u)	/* Group 1, Channel 8 Ctrl. Reg. */
#define VADC_G1CHCTR9	(*( VADC_G0CHCTR0_type *) 0xf0020a24u)	/* Group 1, Channel 9 Ctrl. Reg. */
#define VADC_G2CHCTR0	(*( VADC_G0CHCTR0_type *) 0xf0020e00u)	/* Group 2, Channel 0 Ctrl. Reg. */
#define VADC_G3CHCTR0	(*( VADC_G0CHCTR0_type *) 0xf0021200u)	/* Group 3, Channel 0 Ctrl. Reg. */

typedef volatile union
{
	struct
	{ 
		unsigned int EMUXSET        : 3;	/* External Multiplexer Start Selection */
		unsigned int                : 5;
		/* const */ unsigned int EMUXACT        : 3;	/* External Multiplexer Actual Selection */
		unsigned int                : 5;
		unsigned int EMUXCH         : 10;	/* External Multiplexer Channel Select */
		unsigned int EMUXMODE       : 2;	/* External Multiplexer Mode */
		unsigned int EMXCOD         : 1;	/* External Multiplexer Coding Scheme */
		unsigned int EMXST          : 1;	/* External Multiplexer Sample Time Control */
		/* const */ unsigned int EMXCSS         : 1;	/* External Multiplexer Channel Selection Style */
		unsigned int EMXWC          : 1;	/* Write Control for EMUX Configuration */
	} B;
	int I;
	unsigned int U;

} VADC_G0EMUXCTR_type;
#define VADC_G0EMUXCTR	(*( VADC_G0EMUXCTR_type *) 0xf00205f0u)	/* E0ternal Multiplexer Control Register, Group x */
#define VADC_G1EMUXCTR	(*( VADC_G0EMUXCTR_type *) 0xf00209f0u)	/* E1ternal Multiplexer Control Register, Group x */
#define VADC_G2EMUXCTR	(*( VADC_G0EMUXCTR_type *) 0xf0020df0u)	/* E2ternal Multiplexer Control Register, Group x */
#define VADC_G3EMUXCTR	(*( VADC_G0EMUXCTR_type *) 0xf00211f0u)	/* E3ternal Multiplexer Control Register, Group x */

typedef volatile union
{
	struct
	{ 
		unsigned int STCS           : 5;	/* Sample Time Control for Standard Conversions */
		unsigned int                : 3;
		unsigned int CMS            : 3;	/* Conversion Mode for Standard Conversions */
		unsigned int                : 5;
		unsigned int STCE           : 5;	/* Sample Time Control for EMUX Conversions */
		unsigned int                : 3;
		unsigned int CME            : 3;	/* Conversion Mode for EMUX Conversions */
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} VADC_G0ICLASS0_type;
#define VADC_G0ICLASS0	(*( VADC_G0ICLASS0_type *) 0xf00204a0u)	/* Input Class Register 0, Group 0 */
#define VADC_G0ICLASS1	(*( VADC_G0ICLASS0_type *) 0xf00204a4u)	/* Input Class Register 1, Group 0 */
#define VADC_G1ICLASS0	(*( VADC_G0ICLASS0_type *) 0xf00208a0u)	/* Input Class Register 0, Group 1 */
#define VADC_G1ICLASS1	(*( VADC_G0ICLASS0_type *) 0xf00208a4u)	/* Input Class Register 1, Group 1 */
#define VADC_G2ICLASS0	(*( VADC_G0ICLASS0_type *) 0xf0020ca0u)	/* Input Class Register 0, Group 2 */
#define VADC_G2ICLASS1	(*( VADC_G0ICLASS0_type *) 0xf0020ca4u)	/* Input Class Register 1, Group 2 */
#define VADC_G3ICLASS0	(*( VADC_G0ICLASS0_type *) 0xf00210a0u)	/* Input Class Register 0, Group 3 */
#define VADC_G3ICLASS1	(*( VADC_G0ICLASS0_type *) 0xf00210a4u)	/* Input Class Register 1, Group 3 */
#define VADC_GLOBICLASS0	(*( VADC_G0ICLASS0_type *) 0xf00200a0u)	/* Input Class Register 0, Global */
#define VADC_GLOBICLASS1	(*( VADC_G0ICLASS0_type *) 0xf00200a4u)	/* Input Class Register 1, Global */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int REQCHNR        : 5;	/* Request Channel Number */
		/* const */ unsigned int RF             : 1;	/* Refill */
		/* const */ unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		/* const */ unsigned int EXTR           : 1;	/* External Trigger */
		/* const */ unsigned int V              : 1;	/* Request Channel Number Valid */
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} VADC_G0Q0R0_type;
#define VADC_G0Q0R0	(*( VADC_G0Q0R0_type *) 0xf002050cu)	/* Queue 0 Register 0, Group 0 */
#define VADC_G1Q0R0	(*( VADC_G0Q0R0_type *) 0xf002090cu)	/* Queue 0 Register 0, Group 1 */
#define VADC_G2Q0R0	(*( VADC_G0Q0R0_type *) 0xf0020d0cu)	/* Queue 0 Register 0, Group 2 */
#define VADC_G3Q0R0	(*( VADC_G0Q0R0_type *) 0xf002110cu)	/* Queue 0 Register 0, Group 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int REQCHNR        : 5;	/* Request Channel Number */
		/* const */ unsigned int RF             : 1;	/* Refill */
		/* const */ unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		/* const */ unsigned int EXTR           : 1;	/* External Trigger */
		/* const */ unsigned int V              : 1;	/* Request Channel Number Valid */
		/* const */ unsigned int PDD            : 1;	/* Pull-Down Diagnostics Enable */
		/* const */ unsigned int MDPD           : 1;	/* Multiplexer Diagnostics Pull-Devices Enable */
		/* const */ unsigned int MDPU           : 1;	/* Multiplexer Diagnostics Pull-Devices Enable */
		/* const */ unsigned int CDEN           : 1;	/* Converter Diagnostics Enable */
		/* const */ unsigned int CDSEL          : 2;	/* Converter Diagnostics Pull-Devices Select */
		/* const */ unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} VADC_G0Q0R3_type;
#define VADC_G0Q0R3	(*( VADC_G0Q0R3_type *) 0xf002054cu)	/* Queue 3 Register 0, Group 0 */
#define VADC_G1Q0R3	(*( VADC_G0Q0R3_type *) 0xf002094cu)	/* Queue 3 Register 0, Group 1 */
#define VADC_G2Q0R3	(*( VADC_G0Q0R3_type *) 0xf0020d4cu)	/* Queue 3 Register 0, Group 2 */
#define VADC_G3Q0R3	(*( VADC_G0Q0R3_type *) 0xf002114cu)	/* Queue 3 Register 0, Group 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int REQCHNR        : 5;	/* Request Channel Number */
		/* const */ unsigned int RF             : 1;	/* Refill */
		/* const */ unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		/* const */ unsigned int EXTR           : 1;	/* External Trigger */
		/* const */ unsigned int V              : 1;	/* Request Channel Number Valid */
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} VADC_G0QBUR0_type;
#define VADC_G0QBUR0	(*( VADC_G0QBUR0_type *) 0xf0020510u)	/* Queue 0 Backup Register, Group 0 */
#define VADC_G1QBUR0	(*( VADC_G0QBUR0_type *) 0xf0020910u)	/* Queue 0 Backup Register, Group 1 */
#define VADC_G2QBUR0	(*( VADC_G0QBUR0_type *) 0xf0020d10u)	/* Queue 0 Backup Register, Group 2 */
#define VADC_G3QBUR0	(*( VADC_G0QBUR0_type *) 0xf0021110u)	/* Queue 0 Backup Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int REQCHNR        : 5;	/* Request Channel Number */
		/* const */ unsigned int RF             : 1;	/* Refill */
		/* const */ unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		/* const */ unsigned int EXTR           : 1;	/* External Trigger */
		/* const */ unsigned int V              : 1;	/* Request Channel Number Valid */
		/* const */ unsigned int PDD            : 1;	/* Pull-Down Diagnostics Enable */
		/* const */ unsigned int MDPD           : 1;	/* Multiplexer Diagnostics Pull-Devices Enable */
		/* const */ unsigned int MDPU           : 1;	/* Multiplexer Diagnostics Pull-Devices Enable */
		/* const */ unsigned int CDEN           : 1;	/* Converter Diagnostics Enable */
		/* const */ unsigned int CDSEL          : 2;	/* Converter Diagnostics Pull-Devices Select */
		/* const */ unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} VADC_G0QBUR3_type;
#define VADC_G0QBUR3	(*( VADC_G0QBUR3_type *) 0xf0020550u)	/* Queue 3 Backup Register, Group 0 */
#define VADC_G1QBUR3	(*( VADC_G0QBUR3_type *) 0xf0020950u)	/* Queue 3 Backup Register, Group 1 */
#define VADC_G2QBUR3	(*( VADC_G0QBUR3_type *) 0xf0020d50u)	/* Queue 3 Backup Register, Group 2 */
#define VADC_G3QBUR3	(*( VADC_G0QBUR3_type *) 0xf0021150u)	/* Queue 3 Backup Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int REQCHNR        : 5;	/* Request Channel Number */
		unsigned int RF             : 1;	/* Refill */
		unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		unsigned int EXTR           : 1;	/* External Trigger */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} VADC_G0QINR0_type;
#define VADC_G0QINR0	(*( VADC_G0QINR0_type *) 0xf0020510u)	/* Queue 0 Input Register, Group 0 */
#define VADC_G1QINR0	(*( VADC_G0QINR0_type *) 0xf0020910u)	/* Queue 0 Input Register, Group 1 */
#define VADC_G2QINR0	(*( VADC_G0QINR0_type *) 0xf0020d10u)	/* Queue 0 Input Register, Group 2 */
#define VADC_G3QINR0	(*( VADC_G0QINR0_type *) 0xf0021110u)	/* Queue 0 Input Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int REQCHNR        : 5;	/* Request Channel Number */
		unsigned int RF             : 1;	/* Refill */
		unsigned int ENSI           : 1;	/* Enable Source Interrupt */
		unsigned int EXTR           : 1;	/* External Trigger */
		unsigned int                : 1;
		unsigned int PDD            : 1;	/* Pull-Down Diagnostics Enable */
		unsigned int MDPD           : 1;	/* Multiplexer Diagnostics Pull-Devices Enable */
		unsigned int MDPU           : 1;	/* Multiplexer Diagnostics Pull-Devices Enable */
		unsigned int CDEN           : 1;	/* Converter Diagnostics Enable */
		unsigned int CDSEL          : 2;	/* Converter Diagnostics Pull-Devices Select */
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} VADC_G0QINR3_type;
#define VADC_G0QINR3	(*( VADC_G0QINR3_type *) 0xf0020550u)	/* Queue 3 Input Register, Group 0 */
#define VADC_G1QINR3	(*( VADC_G0QINR3_type *) 0xf0020950u)	/* Queue 3 Input Register, Group 1 */
#define VADC_G2QINR3	(*( VADC_G0QINR3_type *) 0xf0020d50u)	/* Queue 3 Input Register, Group 2 */
#define VADC_G3QINR3	(*( VADC_G0QINR3_type *) 0xf0021150u)	/* Queue 3 Input Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ENGT           : 2;	/* Enable Gate */
		unsigned int ENTR           : 1;	/* Enable External Trigger */
		unsigned int                : 5;
		unsigned int CLRV           : 1;	/* Clear Valid Bit */
		unsigned int TREV           : 1;	/* Trigger Event */
		unsigned int FLUSH          : 1;	/* Flush Queue */
		unsigned int CEV            : 1;	/* Clear Event Flag */
		unsigned int                : 4;
		unsigned int RPTDIS         : 1;	/* Repeat Disable */
		unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} VADC_G0QMR0_type;
#define VADC_G0QMR0	(*( VADC_G0QMR0_type *) 0xf0020504u)	/* Queue 0 Mode Register, Group 0 */
#define VADC_G0QMR3	(*( VADC_G0QMR0_type *) 0xf0020544u)	/* Queue 3 Mode Register, Group 0 */
#define VADC_G1QMR0	(*( VADC_G0QMR0_type *) 0xf0020904u)	/* Queue 0 Mode Register, Group 1 */
#define VADC_G1QMR3	(*( VADC_G0QMR0_type *) 0xf0020944u)	/* Queue 3 Mode Register, Group 1 */
#define VADC_G2QMR0	(*( VADC_G0QMR0_type *) 0xf0020d04u)	/* Queue 0 Mode Register, Group 2 */
#define VADC_G2QMR3	(*( VADC_G0QMR0_type *) 0xf0020d44u)	/* Queue 3 Mode Register, Group 2 */
#define VADC_G3QMR0	(*( VADC_G0QMR0_type *) 0xf0021104u)	/* Queue 0 Mode Register, Group 3 */
#define VADC_G3QMR3	(*( VADC_G0QMR0_type *) 0xf0021144u)	/* Queue 3 Mode Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FILL           : 4;	/* Filling Level for Queue 0 */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int EMPTY          : 1;	/* Queue Empty */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int REQGT          : 1;	/* Request Gate Level */
		/* const */ unsigned int EV             : 1;	/* Event Detected */
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} VADC_G0QSR0_type;
#define VADC_G0QSR0	(*( VADC_G0QSR0_type *) 0xf0020508u)	/* Queue 0 Status Register, Group 0 */
#define VADC_G1QSR0	(*( VADC_G0QSR0_type *) 0xf0020908u)	/* Queue 0 Status Register, Group 1 */
#define VADC_G2QSR0	(*( VADC_G0QSR0_type *) 0xf0020d08u)	/* Queue 0 Status Register, Group 2 */
#define VADC_G3QSR0	(*( VADC_G0QSR0_type *) 0xf0021108u)	/* Queue 0 Status Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FILL           : 4;	/* Filling Level for Queue 3 */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int EMPTY          : 1;	/* Queue Empty */
		/* const */ unsigned int                : 1;
		/* const */ unsigned int REQGT          : 1;	/* Request Gate Level */
		/* const */ unsigned int EV             : 1;	/* Event Detected */
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} VADC_G0QSR3_type;
#define VADC_G0QSR3	(*( VADC_G0QSR3_type *) 0xf0020548u)	/* Queue 3 Status Register, Group 0 */
#define VADC_G1QSR3	(*( VADC_G0QSR3_type *) 0xf0020948u)	/* Queue 3 Status Register, Group 1 */
#define VADC_G2QSR3	(*( VADC_G0QSR3_type *) 0xf0020d48u)	/* Queue 3 Status Register, Group 2 */
#define VADC_G3QSR3	(*( VADC_G0QSR3_type *) 0xf0021148u)	/* Queue 3 Status Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 16;
		unsigned int DRCTR          : 4;	/* Data Reduction Control */
		unsigned int DMM            : 2;	/* Data Modification Mode */
		unsigned int                : 2;
		unsigned int WFR            : 1;	/* Wait-for-Read Mode Enable */
		unsigned int FEN            : 2;	/* FIFO Mode Enable */
		unsigned int                : 4;
		unsigned int SRGEN          : 1;	/* Service Request Generation Enable */
	} B;
	int I;
	unsigned int U;

} VADC_G0RCR0_type;
#define VADC_G0RCR0	(*( VADC_G0RCR0_type *) 0xf0020680u)	/* Group 0 Result Control Reg. 0 */
#define VADC_G0RCR1	(*( VADC_G0RCR0_type *) 0xf0020684u)	/* Group 0 Result Control Reg. 1 */
#define VADC_G0RCR10	(*( VADC_G0RCR0_type *) 0xf00206a8u)	/* Group 0 Result Control Reg. 10 */
#define VADC_G0RCR11	(*( VADC_G0RCR0_type *) 0xf00206acu)	/* Group 0 Result Control Reg. 11 */
#define VADC_G0RCR12	(*( VADC_G0RCR0_type *) 0xf00206b0u)	/* Group 0 Result Control Reg. 12 */
#define VADC_G0RCR13	(*( VADC_G0RCR0_type *) 0xf00206b4u)	/* Group 0 Result Control Reg. 13 */
#define VADC_G0RCR14	(*( VADC_G0RCR0_type *) 0xf00206b8u)	/* Group 0 Result Control Reg. 14 */
#define VADC_G0RCR15	(*( VADC_G0RCR0_type *) 0xf00206bcu)	/* Group 0 Result Control Reg. 15 */
#define VADC_G0RCR2	(*( VADC_G0RCR0_type *) 0xf0020688u)	/* Group 0 Result Control Reg. 2 */
#define VADC_G0RCR3	(*( VADC_G0RCR0_type *) 0xf002068cu)	/* Group 0 Result Control Reg. 3 */
#define VADC_G0RCR4	(*( VADC_G0RCR0_type *) 0xf0020690u)	/* Group 0 Result Control Reg. 4 */
#define VADC_G0RCR5	(*( VADC_G0RCR0_type *) 0xf0020694u)	/* Group 0 Result Control Reg. 5 */
#define VADC_G0RCR6	(*( VADC_G0RCR0_type *) 0xf0020698u)	/* Group 0 Result Control Reg. 6 */
#define VADC_G0RCR7	(*( VADC_G0RCR0_type *) 0xf002069cu)	/* Group 0 Result Control Reg. 7 */
#define VADC_G0RCR8	(*( VADC_G0RCR0_type *) 0xf00206a0u)	/* Group 0 Result Control Reg. 8 */
#define VADC_G0RCR9	(*( VADC_G0RCR0_type *) 0xf00206a4u)	/* Group 0 Result Control Reg. 9 */
#define VADC_G1RCR0	(*( VADC_G0RCR0_type *) 0xf0020a80u)	/* Group 1 Result Control Reg. 0 */
#define VADC_G1RCR1	(*( VADC_G0RCR0_type *) 0xf0020a84u)	/* Group 1 Result Control Reg. 1 */
#define VADC_G1RCR10	(*( VADC_G0RCR0_type *) 0xf0020aa8u)	/* Group 1 Result Control Reg. 10 */
#define VADC_G1RCR11	(*( VADC_G0RCR0_type *) 0xf0020aacu)	/* Group 1 Result Control Reg. 11 */
#define VADC_G1RCR12	(*( VADC_G0RCR0_type *) 0xf0020ab0u)	/* Group 1 Result Control Reg. 12 */
#define VADC_G1RCR13	(*( VADC_G0RCR0_type *) 0xf0020ab4u)	/* Group 1 Result Control Reg. 13 */
#define VADC_G1RCR14	(*( VADC_G0RCR0_type *) 0xf0020ab8u)	/* Group 1 Result Control Reg. 14 */
#define VADC_G1RCR15	(*( VADC_G0RCR0_type *) 0xf0020abcu)	/* Group 1 Result Control Reg. 15 */
#define VADC_G1RCR2	(*( VADC_G0RCR0_type *) 0xf0020a88u)	/* Group 1 Result Control Reg. 2 */
#define VADC_G1RCR3	(*( VADC_G0RCR0_type *) 0xf0020a8cu)	/* Group 1 Result Control Reg. 3 */
#define VADC_G1RCR4	(*( VADC_G0RCR0_type *) 0xf0020a90u)	/* Group 1 Result Control Reg. 4 */
#define VADC_G1RCR5	(*( VADC_G0RCR0_type *) 0xf0020a94u)	/* Group 1 Result Control Reg. 5 */
#define VADC_G1RCR6	(*( VADC_G0RCR0_type *) 0xf0020a98u)	/* Group 1 Result Control Reg. 6 */
#define VADC_G1RCR7	(*( VADC_G0RCR0_type *) 0xf0020a9cu)	/* Group 1 Result Control Reg. 7 */
#define VADC_G1RCR8	(*( VADC_G0RCR0_type *) 0xf0020aa0u)	/* Group 1 Result Control Reg. 8 */
#define VADC_G1RCR9	(*( VADC_G0RCR0_type *) 0xf0020aa4u)	/* Group 1 Result Control Reg. 9 */
#define VADC_G2RCR0	(*( VADC_G0RCR0_type *) 0xf0020e80u)	/* Group 2 Result Control Reg. 0 */
#define VADC_G2RCR1	(*( VADC_G0RCR0_type *) 0xf0020e84u)	/* Group 2 Result Control Reg. 1 */
#define VADC_G2RCR10	(*( VADC_G0RCR0_type *) 0xf0020ea8u)	/* Group 2 Result Control Reg. 10 */
#define VADC_G2RCR11	(*( VADC_G0RCR0_type *) 0xf0020eacu)	/* Group 2 Result Control Reg. 11 */
#define VADC_G2RCR12	(*( VADC_G0RCR0_type *) 0xf0020eb0u)	/* Group 2 Result Control Reg. 12 */
#define VADC_G2RCR13	(*( VADC_G0RCR0_type *) 0xf0020eb4u)	/* Group 2 Result Control Reg. 13 */
#define VADC_G2RCR14	(*( VADC_G0RCR0_type *) 0xf0020eb8u)	/* Group 2 Result Control Reg. 14 */
#define VADC_G2RCR15	(*( VADC_G0RCR0_type *) 0xf0020ebcu)	/* Group 2 Result Control Reg. 15 */
#define VADC_G2RCR2	(*( VADC_G0RCR0_type *) 0xf0020e88u)	/* Group 2 Result Control Reg. 2 */
#define VADC_G2RCR3	(*( VADC_G0RCR0_type *) 0xf0020e8cu)	/* Group 2 Result Control Reg. 3 */
#define VADC_G2RCR4	(*( VADC_G0RCR0_type *) 0xf0020e90u)	/* Group 2 Result Control Reg. 4 */
#define VADC_G2RCR5	(*( VADC_G0RCR0_type *) 0xf0020e94u)	/* Group 2 Result Control Reg. 5 */
#define VADC_G2RCR6	(*( VADC_G0RCR0_type *) 0xf0020e98u)	/* Group 2 Result Control Reg. 6 */
#define VADC_G2RCR7	(*( VADC_G0RCR0_type *) 0xf0020e9cu)	/* Group 2 Result Control Reg. 7 */
#define VADC_G2RCR8	(*( VADC_G0RCR0_type *) 0xf0020ea0u)	/* Group 2 Result Control Reg. 8 */
#define VADC_G2RCR9	(*( VADC_G0RCR0_type *) 0xf0020ea4u)	/* Group 2 Result Control Reg. 9 */
#define VADC_G3RCR0	(*( VADC_G0RCR0_type *) 0xf0021280u)	/* Group 3 Result Control Reg. 0 */
#define VADC_G3RCR1	(*( VADC_G0RCR0_type *) 0xf0021284u)	/* Group 3 Result Control Reg. 1 */
#define VADC_G3RCR10	(*( VADC_G0RCR0_type *) 0xf00212a8u)	/* Group 3 Result Control Reg. 10 */
#define VADC_G3RCR11	(*( VADC_G0RCR0_type *) 0xf00212acu)	/* Group 3 Result Control Reg. 11 */
#define VADC_G3RCR12	(*( VADC_G0RCR0_type *) 0xf00212b0u)	/* Group 3 Result Control Reg. 12 */
#define VADC_G3RCR13	(*( VADC_G0RCR0_type *) 0xf00212b4u)	/* Group 3 Result Control Reg. 13 */
#define VADC_G3RCR14	(*( VADC_G0RCR0_type *) 0xf00212b8u)	/* Group 3 Result Control Reg. 14 */
#define VADC_G3RCR15	(*( VADC_G0RCR0_type *) 0xf00212bcu)	/* Group 3 Result Control Reg. 15 */
#define VADC_G3RCR2	(*( VADC_G0RCR0_type *) 0xf0021288u)	/* Group 3 Result Control Reg. 2 */
#define VADC_G3RCR3	(*( VADC_G0RCR0_type *) 0xf002128cu)	/* Group 3 Result Control Reg. 3 */
#define VADC_G3RCR4	(*( VADC_G0RCR0_type *) 0xf0021290u)	/* Group 3 Result Control Reg. 4 */
#define VADC_G3RCR5	(*( VADC_G0RCR0_type *) 0xf0021294u)	/* Group 3 Result Control Reg. 5 */
#define VADC_G3RCR6	(*( VADC_G0RCR0_type *) 0xf0021298u)	/* Group 3 Result Control Reg. 6 */
#define VADC_G3RCR7	(*( VADC_G0RCR0_type *) 0xf002129cu)	/* Group 3 Result Control Reg. 7 */
#define VADC_G3RCR8	(*( VADC_G0RCR0_type *) 0xf00212a0u)	/* Group 3 Result Control Reg. 8 */
#define VADC_G3RCR9	(*( VADC_G0RCR0_type *) 0xf00212a4u)	/* Group 3 Result Control Reg. 9 */

typedef volatile union
{
	struct
	{ 
		unsigned int REV0           : 1;	/* Clear Result Event for Result Register 0 */
		unsigned int REV1           : 1;	/* Clear Result Event for Result Register 1 */
		unsigned int REV2           : 1;	/* Clear Result Event for Result Register 2 */
		unsigned int REV3           : 1;	/* Clear Result Event for Result Register 3 */
		unsigned int REV4           : 1;	/* Clear Result Event for Result Register 4 */
		unsigned int REV5           : 1;	/* Clear Result Event for Result Register 5 */
		unsigned int REV6           : 1;	/* Clear Result Event for Result Register 6 */
		unsigned int REV7           : 1;	/* Clear Result Event for Result Register 7 */
		unsigned int REV8           : 1;	/* Clear Result Event for Result Register 8 */
		unsigned int REV9           : 1;	/* Clear Result Event for Result Register 9 */
		unsigned int REV10          : 1;	/* Clear Result Event for Result Register 10 */
		unsigned int REV11          : 1;	/* Clear Result Event for Result Register 11 */
		unsigned int REV12          : 1;	/* Clear Result Event for Result Register 12 */
		unsigned int REV13          : 1;	/* Clear Result Event for Result Register 13 */
		unsigned int REV14          : 1;	/* Clear Result Event for Result Register 14 */
		unsigned int REV15          : 1;	/* Clear Result Event for Result Register 15 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} VADC_G0REFCLR_type;
#define VADC_G0REFCLR	(*( VADC_G0REFCLR_type *) 0xf0020594u)	/* Result Event Flag Clear Register, Group 0 */
#define VADC_G1REFCLR	(*( VADC_G0REFCLR_type *) 0xf0020994u)	/* Result Event Flag Clear Register, Group 1 */
#define VADC_G2REFCLR	(*( VADC_G0REFCLR_type *) 0xf0020d94u)	/* Result Event Flag Clear Register, Group 2 */
#define VADC_G3REFCLR	(*( VADC_G0REFCLR_type *) 0xf0021194u)	/* Result Event Flag Clear Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int REV0           : 1;	/* Result Event for Result Register 0 */
		unsigned int REV1           : 1;	/* Result Event for Result Register 1 */
		unsigned int REV2           : 1;	/* Result Event for Result Register 2 */
		unsigned int REV3           : 1;	/* Result Event for Result Register 3 */
		unsigned int REV4           : 1;	/* Result Event for Result Register 4 */
		unsigned int REV5           : 1;	/* Result Event for Result Register 5 */
		unsigned int REV6           : 1;	/* Result Event for Result Register 6 */
		unsigned int REV7           : 1;	/* Result Event for Result Register 7 */
		unsigned int REV8           : 1;	/* Result Event for Result Register 8 */
		unsigned int REV9           : 1;	/* Result Event for Result Register 9 */
		unsigned int REV10          : 1;	/* Result Event for Result Register 10 */
		unsigned int REV11          : 1;	/* Result Event for Result Register 11 */
		unsigned int REV12          : 1;	/* Result Event for Result Register 12 */
		unsigned int REV13          : 1;	/* Result Event for Result Register 13 */
		unsigned int REV14          : 1;	/* Result Event for Result Register 14 */
		unsigned int REV15          : 1;	/* Result Event for Result Register 15 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} VADC_G0REFLAG_type;
#define VADC_G0REFLAG	(*( VADC_G0REFLAG_type *) 0xf0020584u)	/* Result Event Flag Register, Group 0 */
#define VADC_G1REFLAG	(*( VADC_G0REFLAG_type *) 0xf0020984u)	/* Result Event Flag Register, Group 1 */
#define VADC_G2REFLAG	(*( VADC_G0REFLAG_type *) 0xf0020d84u)	/* Result Event Flag Register, Group 2 */
#define VADC_G3REFLAG	(*( VADC_G0REFLAG_type *) 0xf0021184u)	/* Result Event Flag Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int RESULT         : 16;	/* Result of Most Recent Conversion */
		/* const */ unsigned int DRC            : 4;	/* Data Reduction Counter */
		/* const */ unsigned int CHNR           : 5;	/* Channel Number */
		/* const */ unsigned int EMUX           : 3;	/* External Multiplexer Setting */
		/* const */ unsigned int CRS            : 2;	/* Converted Request Source */
		/* const */ unsigned int FCR            : 1;	/* Fast Compare Result */
		/* const */ unsigned int VF             : 1;	/* Valid Flag */
	} B;
	int I;
	unsigned int U;

} VADC_G0RES0_type;
#define VADC_G0RES0	(*( VADC_G0RES0_type *) 0xf0020700u)	/* Group 0 Result Register 0 */
#define VADC_G0RES1	(*( VADC_G0RES0_type *) 0xf0020704u)	/* Group 0 Result Register 1 */
#define VADC_G0RES10	(*( VADC_G0RES0_type *) 0xf0020728u)	/* Group 0 Result Register 10 */
#define VADC_G0RES11	(*( VADC_G0RES0_type *) 0xf002072cu)	/* Group 0 Result Register 11 */
#define VADC_G0RES12	(*( VADC_G0RES0_type *) 0xf0020730u)	/* Group 0 Result Register 12 */
#define VADC_G0RES13	(*( VADC_G0RES0_type *) 0xf0020734u)	/* Group 0 Result Register 13 */
#define VADC_G0RES14	(*( VADC_G0RES0_type *) 0xf0020738u)	/* Group 0 Result Register 14 */
#define VADC_G0RES15	(*( VADC_G0RES0_type *) 0xf002073cu)	/* Group 0 Result Register 15 */
#define VADC_G0RES2	(*( VADC_G0RES0_type *) 0xf0020708u)	/* Group 0 Result Register 2 */
#define VADC_G0RES3	(*( VADC_G0RES0_type *) 0xf002070cu)	/* Group 0 Result Register 3 */
#define VADC_G0RES4	(*( VADC_G0RES0_type *) 0xf0020710u)	/* Group 0 Result Register 4 */
#define VADC_G0RES5	(*( VADC_G0RES0_type *) 0xf0020714u)	/* Group 0 Result Register 5 */
#define VADC_G0RES6	(*( VADC_G0RES0_type *) 0xf0020718u)	/* Group 0 Result Register 6 */
#define VADC_G0RES7	(*( VADC_G0RES0_type *) 0xf002071cu)	/* Group 0 Result Register 7 */
#define VADC_G0RES8	(*( VADC_G0RES0_type *) 0xf0020720u)	/* Group 0 Result Register 8 */
#define VADC_G0RES9	(*( VADC_G0RES0_type *) 0xf0020724u)	/* Group 0 Result Register 9 */
#define VADC_G1RES0	(*( VADC_G0RES0_type *) 0xf0020b00u)	/* Group 1 Result Register 0 */
#define VADC_G1RES1	(*( VADC_G0RES0_type *) 0xf0020b04u)	/* Group 1 Result Register 1 */
#define VADC_G1RES10	(*( VADC_G0RES0_type *) 0xf0020b28u)	/* Group 1 Result Register 10 */
#define VADC_G1RES11	(*( VADC_G0RES0_type *) 0xf0020b2cu)	/* Group 1 Result Register 11 */
#define VADC_G1RES12	(*( VADC_G0RES0_type *) 0xf0020b30u)	/* Group 1 Result Register 12 */
#define VADC_G1RES13	(*( VADC_G0RES0_type *) 0xf0020b34u)	/* Group 1 Result Register 13 */
#define VADC_G1RES14	(*( VADC_G0RES0_type *) 0xf0020b38u)	/* Group 1 Result Register 14 */
#define VADC_G1RES15	(*( VADC_G0RES0_type *) 0xf0020b3cu)	/* Group 1 Result Register 15 */
#define VADC_G1RES2	(*( VADC_G0RES0_type *) 0xf0020b08u)	/* Group 1 Result Register 2 */
#define VADC_G1RES3	(*( VADC_G0RES0_type *) 0xf0020b0cu)	/* Group 1 Result Register 3 */
#define VADC_G1RES4	(*( VADC_G0RES0_type *) 0xf0020b10u)	/* Group 1 Result Register 4 */
#define VADC_G1RES5	(*( VADC_G0RES0_type *) 0xf0020b14u)	/* Group 1 Result Register 5 */
#define VADC_G1RES6	(*( VADC_G0RES0_type *) 0xf0020b18u)	/* Group 1 Result Register 6 */
#define VADC_G1RES7	(*( VADC_G0RES0_type *) 0xf0020b1cu)	/* Group 1 Result Register 7 */
#define VADC_G1RES8	(*( VADC_G0RES0_type *) 0xf0020b20u)	/* Group 1 Result Register 8 */
#define VADC_G1RES9	(*( VADC_G0RES0_type *) 0xf0020b24u)	/* Group 1 Result Register 9 */
#define VADC_G2RES0	(*( VADC_G0RES0_type *) 0xf0020f00u)	/* Group 2 Result Register 0 */
#define VADC_G2RES1	(*( VADC_G0RES0_type *) 0xf0020f04u)	/* Group 2 Result Register 1 */
#define VADC_G2RES10	(*( VADC_G0RES0_type *) 0xf0020f28u)	/* Group 2 Result Register 10 */
#define VADC_G2RES11	(*( VADC_G0RES0_type *) 0xf0020f2cu)	/* Group 2 Result Register 11 */
#define VADC_G2RES12	(*( VADC_G0RES0_type *) 0xf0020f30u)	/* Group 2 Result Register 12 */
#define VADC_G2RES13	(*( VADC_G0RES0_type *) 0xf0020f34u)	/* Group 2 Result Register 13 */
#define VADC_G2RES14	(*( VADC_G0RES0_type *) 0xf0020f38u)	/* Group 2 Result Register 14 */
#define VADC_G2RES15	(*( VADC_G0RES0_type *) 0xf0020f3cu)	/* Group 2 Result Register 15 */
#define VADC_G2RES2	(*( VADC_G0RES0_type *) 0xf0020f08u)	/* Group 2 Result Register 2 */
#define VADC_G2RES3	(*( VADC_G0RES0_type *) 0xf0020f0cu)	/* Group 2 Result Register 3 */
#define VADC_G2RES4	(*( VADC_G0RES0_type *) 0xf0020f10u)	/* Group 2 Result Register 4 */
#define VADC_G2RES5	(*( VADC_G0RES0_type *) 0xf0020f14u)	/* Group 2 Result Register 5 */
#define VADC_G2RES6	(*( VADC_G0RES0_type *) 0xf0020f18u)	/* Group 2 Result Register 6 */
#define VADC_G2RES7	(*( VADC_G0RES0_type *) 0xf0020f1cu)	/* Group 2 Result Register 7 */
#define VADC_G2RES8	(*( VADC_G0RES0_type *) 0xf0020f20u)	/* Group 2 Result Register 8 */
#define VADC_G2RES9	(*( VADC_G0RES0_type *) 0xf0020f24u)	/* Group 2 Result Register 9 */
#define VADC_G3RES0	(*( VADC_G0RES0_type *) 0xf0021300u)	/* Group 3 Result Register 0 */
#define VADC_G3RES1	(*( VADC_G0RES0_type *) 0xf0021304u)	/* Group 3 Result Register 1 */
#define VADC_G3RES10	(*( VADC_G0RES0_type *) 0xf0021328u)	/* Group 3 Result Register 10 */
#define VADC_G3RES11	(*( VADC_G0RES0_type *) 0xf002132cu)	/* Group 3 Result Register 11 */
#define VADC_G3RES12	(*( VADC_G0RES0_type *) 0xf0021330u)	/* Group 3 Result Register 12 */
#define VADC_G3RES13	(*( VADC_G0RES0_type *) 0xf0021334u)	/* Group 3 Result Register 13 */
#define VADC_G3RES14	(*( VADC_G0RES0_type *) 0xf0021338u)	/* Group 3 Result Register 14 */
#define VADC_G3RES15	(*( VADC_G0RES0_type *) 0xf002133cu)	/* Group 3 Result Register 15 */
#define VADC_G3RES2	(*( VADC_G0RES0_type *) 0xf0021308u)	/* Group 3 Result Register 2 */
#define VADC_G3RES3	(*( VADC_G0RES0_type *) 0xf002130cu)	/* Group 3 Result Register 3 */
#define VADC_G3RES4	(*( VADC_G0RES0_type *) 0xf0021310u)	/* Group 3 Result Register 4 */
#define VADC_G3RES5	(*( VADC_G0RES0_type *) 0xf0021314u)	/* Group 3 Result Register 5 */
#define VADC_G3RES6	(*( VADC_G0RES0_type *) 0xf0021318u)	/* Group 3 Result Register 6 */
#define VADC_G3RES7	(*( VADC_G0RES0_type *) 0xf002131cu)	/* Group 3 Result Register 7 */
#define VADC_G3RES8	(*( VADC_G0RES0_type *) 0xf0021320u)	/* Group 3 Result Register 8 */
#define VADC_G3RES9	(*( VADC_G0RES0_type *) 0xf0021324u)	/* Group 3 Result Register 9 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESULT         : 16;	/* Result of Most Recent Conversion */
		/* const */ unsigned int DRC            : 4;	/* Data Reduction Counter */
		/* const */ unsigned int CHNR           : 5;	/* Channel Number */
		/* const */ unsigned int EMUX           : 3;	/* External Multiplexer Setting */
		/* const */ unsigned int CRS            : 2;	/* Converted Request Source */
		/* const */ unsigned int FCR            : 1;	/* Fast Compare Result */
		/* const */ unsigned int VF             : 1;	/* Valid Flag */
	} B;
	int I;
	unsigned int U;

} VADC_G0RESD0_type;
#define VADC_G0RESD0	(*( VADC_G0RESD0_type *) 0xf0020780u)	/* Group 0 Result Reg. 0, Debug */
#define VADC_G0RESD1	(*( VADC_G0RESD0_type *) 0xf0020784u)	/* Group 0 Result Reg. 1, Debug */
#define VADC_G0RESD10	(*( VADC_G0RESD0_type *) 0xf00207a8u)	/* Group 0 Result Reg. 10, Debug */
#define VADC_G0RESD11	(*( VADC_G0RESD0_type *) 0xf00207acu)	/* Group 0 Result Reg. 11, Debug */
#define VADC_G0RESD12	(*( VADC_G0RESD0_type *) 0xf00207b0u)	/* Group 0 Result Reg. 12, Debug */
#define VADC_G0RESD13	(*( VADC_G0RESD0_type *) 0xf00207b4u)	/* Group 0 Result Reg. 13, Debug */
#define VADC_G0RESD14	(*( VADC_G0RESD0_type *) 0xf00207b8u)	/* Group 0 Result Reg. 14, Debug */
#define VADC_G0RESD15	(*( VADC_G0RESD0_type *) 0xf00207bcu)	/* Group 0 Result Reg. 15, Debug */
#define VADC_G0RESD2	(*( VADC_G0RESD0_type *) 0xf0020788u)	/* Group 0 Result Reg. 2, Debug */
#define VADC_G0RESD3	(*( VADC_G0RESD0_type *) 0xf002078cu)	/* Group 0 Result Reg. 3, Debug */
#define VADC_G0RESD4	(*( VADC_G0RESD0_type *) 0xf0020790u)	/* Group 0 Result Reg. 4, Debug */
#define VADC_G0RESD5	(*( VADC_G0RESD0_type *) 0xf0020794u)	/* Group 0 Result Reg. 5, Debug */
#define VADC_G0RESD6	(*( VADC_G0RESD0_type *) 0xf0020798u)	/* Group 0 Result Reg. 6, Debug */
#define VADC_G0RESD7	(*( VADC_G0RESD0_type *) 0xf002079cu)	/* Group 0 Result Reg. 7, Debug */
#define VADC_G0RESD8	(*( VADC_G0RESD0_type *) 0xf00207a0u)	/* Group 0 Result Reg. 8, Debug */
#define VADC_G0RESD9	(*( VADC_G0RESD0_type *) 0xf00207a4u)	/* Group 0 Result Reg. 9, Debug */
#define VADC_G1RESD0	(*( VADC_G0RESD0_type *) 0xf0020b80u)	/* Group 1 Result Reg. 0, Debug */
#define VADC_G1RESD1	(*( VADC_G0RESD0_type *) 0xf0020b84u)	/* Group 1 Result Reg. 1, Debug */
#define VADC_G1RESD10	(*( VADC_G0RESD0_type *) 0xf0020ba8u)	/* Group 1 Result Reg. 10, Debug */
#define VADC_G1RESD11	(*( VADC_G0RESD0_type *) 0xf0020bacu)	/* Group 1 Result Reg. 11, Debug */
#define VADC_G1RESD12	(*( VADC_G0RESD0_type *) 0xf0020bb0u)	/* Group 1 Result Reg. 12, Debug */
#define VADC_G1RESD13	(*( VADC_G0RESD0_type *) 0xf0020bb4u)	/* Group 1 Result Reg. 13, Debug */
#define VADC_G1RESD14	(*( VADC_G0RESD0_type *) 0xf0020bb8u)	/* Group 1 Result Reg. 14, Debug */
#define VADC_G1RESD15	(*( VADC_G0RESD0_type *) 0xf0020bbcu)	/* Group 1 Result Reg. 15, Debug */
#define VADC_G1RESD2	(*( VADC_G0RESD0_type *) 0xf0020b88u)	/* Group 1 Result Reg. 2, Debug */
#define VADC_G1RESD3	(*( VADC_G0RESD0_type *) 0xf0020b8cu)	/* Group 1 Result Reg. 3, Debug */
#define VADC_G1RESD4	(*( VADC_G0RESD0_type *) 0xf0020b90u)	/* Group 1 Result Reg. 4, Debug */
#define VADC_G1RESD5	(*( VADC_G0RESD0_type *) 0xf0020b94u)	/* Group 1 Result Reg. 5, Debug */
#define VADC_G1RESD6	(*( VADC_G0RESD0_type *) 0xf0020b98u)	/* Group 1 Result Reg. 6, Debug */
#define VADC_G1RESD7	(*( VADC_G0RESD0_type *) 0xf0020b9cu)	/* Group 1 Result Reg. 7, Debug */
#define VADC_G1RESD8	(*( VADC_G0RESD0_type *) 0xf0020ba0u)	/* Group 1 Result Reg. 8, Debug */
#define VADC_G1RESD9	(*( VADC_G0RESD0_type *) 0xf0020ba4u)	/* Group 1 Result Reg. 9, Debug */
#define VADC_G2RESD0	(*( VADC_G0RESD0_type *) 0xf0020f80u)	/* Group 2 Result Reg. 0, Debug */
#define VADC_G2RESD1	(*( VADC_G0RESD0_type *) 0xf0020f84u)	/* Group 2 Result Reg. 1, Debug */
#define VADC_G2RESD10	(*( VADC_G0RESD0_type *) 0xf0020fa8u)	/* Group 2 Result Reg. 10, Debug */
#define VADC_G2RESD11	(*( VADC_G0RESD0_type *) 0xf0020facu)	/* Group 2 Result Reg. 11, Debug */
#define VADC_G2RESD12	(*( VADC_G0RESD0_type *) 0xf0020fb0u)	/* Group 2 Result Reg. 12, Debug */
#define VADC_G2RESD13	(*( VADC_G0RESD0_type *) 0xf0020fb4u)	/* Group 2 Result Reg. 13, Debug */
#define VADC_G2RESD14	(*( VADC_G0RESD0_type *) 0xf0020fb8u)	/* Group 2 Result Reg. 14, Debug */
#define VADC_G2RESD15	(*( VADC_G0RESD0_type *) 0xf0020fbcu)	/* Group 2 Result Reg. 15, Debug */
#define VADC_G2RESD2	(*( VADC_G0RESD0_type *) 0xf0020f88u)	/* Group 2 Result Reg. 2, Debug */
#define VADC_G2RESD3	(*( VADC_G0RESD0_type *) 0xf0020f8cu)	/* Group 2 Result Reg. 3, Debug */
#define VADC_G2RESD4	(*( VADC_G0RESD0_type *) 0xf0020f90u)	/* Group 2 Result Reg. 4, Debug */
#define VADC_G2RESD5	(*( VADC_G0RESD0_type *) 0xf0020f94u)	/* Group 2 Result Reg. 5, Debug */
#define VADC_G2RESD6	(*( VADC_G0RESD0_type *) 0xf0020f98u)	/* Group 2 Result Reg. 6, Debug */
#define VADC_G2RESD7	(*( VADC_G0RESD0_type *) 0xf0020f9cu)	/* Group 2 Result Reg. 7, Debug */
#define VADC_G2RESD8	(*( VADC_G0RESD0_type *) 0xf0020fa0u)	/* Group 2 Result Reg. 8, Debug */
#define VADC_G2RESD9	(*( VADC_G0RESD0_type *) 0xf0020fa4u)	/* Group 2 Result Reg. 9, Debug */
#define VADC_G3RESD0	(*( VADC_G0RESD0_type *) 0xf0021380u)	/* Group 3 Result Reg. 0, Debug */
#define VADC_G3RESD1	(*( VADC_G0RESD0_type *) 0xf0021384u)	/* Group 3 Result Reg. 1, Debug */
#define VADC_G3RESD10	(*( VADC_G0RESD0_type *) 0xf00213a8u)	/* Group 3 Result Reg. 10, Debug */
#define VADC_G3RESD11	(*( VADC_G0RESD0_type *) 0xf00213acu)	/* Group 3 Result Reg. 11, Debug */
#define VADC_G3RESD12	(*( VADC_G0RESD0_type *) 0xf00213b0u)	/* Group 3 Result Reg. 12, Debug */
#define VADC_G3RESD13	(*( VADC_G0RESD0_type *) 0xf00213b4u)	/* Group 3 Result Reg. 13, Debug */
#define VADC_G3RESD14	(*( VADC_G0RESD0_type *) 0xf00213b8u)	/* Group 3 Result Reg. 14, Debug */
#define VADC_G3RESD15	(*( VADC_G0RESD0_type *) 0xf00213bcu)	/* Group 3 Result Reg. 15, Debug */
#define VADC_G3RESD2	(*( VADC_G0RESD0_type *) 0xf0021388u)	/* Group 3 Result Reg. 2, Debug */
#define VADC_G3RESD3	(*( VADC_G0RESD0_type *) 0xf002138cu)	/* Group 3 Result Reg. 3, Debug */
#define VADC_G3RESD4	(*( VADC_G0RESD0_type *) 0xf0021390u)	/* Group 3 Result Reg. 4, Debug */
#define VADC_G3RESD5	(*( VADC_G0RESD0_type *) 0xf0021394u)	/* Group 3 Result Reg. 5, Debug */
#define VADC_G3RESD6	(*( VADC_G0RESD0_type *) 0xf0021398u)	/* Group 3 Result Reg. 6, Debug */
#define VADC_G3RESD7	(*( VADC_G0RESD0_type *) 0xf002139cu)	/* Group 3 Result Reg. 7, Debug */
#define VADC_G3RESD8	(*( VADC_G0RESD0_type *) 0xf00213a0u)	/* Group 3 Result Reg. 8, Debug */
#define VADC_G3RESD9	(*( VADC_G0RESD0_type *) 0xf00213a4u)	/* Group 3 Result Reg. 9, Debug */

typedef volatile union
{
	struct
	{ 
		unsigned int REV0NP         : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV1NP         : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV2NP         : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV3NP         : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV4NP         : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV5NP         : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV6NP         : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV7NP         : 4;	/* Service Request Node Pointer Result Event i */
	} B;
	int I;
	unsigned int U;

} VADC_G0REVNP0_type;
#define VADC_G0REVNP0	(*( VADC_G0REVNP0_type *) 0xf00205b0u)	/* Result Event Node Pointer Register 0, Group 0 */
#define VADC_G1REVNP0	(*( VADC_G0REVNP0_type *) 0xf00209b0u)	/* Result Event Node Pointer Register 0, Group 1 */
#define VADC_G2REVNP0	(*( VADC_G0REVNP0_type *) 0xf0020db0u)	/* Result Event Node Pointer Register 0, Group 2 */
#define VADC_G3REVNP0	(*( VADC_G0REVNP0_type *) 0xf00211b0u)	/* Result Event Node Pointer Register 0, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int REV8NP         : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV9NP         : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV10NP        : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV11NP        : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV12NP        : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV13NP        : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV14NP        : 4;	/* Service Request Node Pointer Result Event i */
		unsigned int REV15NP        : 4;	/* Service Request Node Pointer Result Event i */
	} B;
	int I;
	unsigned int U;

} VADC_G0REVNP1_type;
#define VADC_G0REVNP1	(*( VADC_G0REVNP1_type *) 0xf00205b4u)	/* Result Event Node Pointer Register 1, Group 0 */
#define VADC_G1REVNP1	(*( VADC_G0REVNP1_type *) 0xf00209b4u)	/* Result Event Node Pointer Register 1, Group 1 */
#define VADC_G2REVNP1	(*( VADC_G0REVNP1_type *) 0xf0020db4u)	/* Result Event Node Pointer Register 1, Group 2 */
#define VADC_G3REVNP1	(*( VADC_G0REVNP1_type *) 0xf00211b4u)	/* Result Event Node Pointer Register 1, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ASSRR0         : 1;	/* Assignment for Result Register 0 */
		unsigned int ASSRR1         : 1;	/* Assignment for Result Register 1 */
		unsigned int ASSRR2         : 1;	/* Assignment for Result Register 2 */
		unsigned int ASSRR3         : 1;	/* Assignment for Result Register 3 */
		unsigned int ASSRR4         : 1;	/* Assignment for Result Register 4 */
		unsigned int ASSRR5         : 1;	/* Assignment for Result Register 5 */
		unsigned int ASSRR6         : 1;	/* Assignment for Result Register 6 */
		unsigned int ASSRR7         : 1;	/* Assignment for Result Register 7 */
		unsigned int ASSRR8         : 1;	/* Assignment for Result Register 8 */
		unsigned int ASSRR9         : 1;	/* Assignment for Result Register 9 */
		unsigned int ASSRR10        : 1;	/* Assignment for Result Register 10 */
		unsigned int ASSRR11        : 1;	/* Assignment for Result Register 11 */
		unsigned int ASSRR12        : 1;	/* Assignment for Result Register 12 */
		unsigned int ASSRR13        : 1;	/* Assignment for Result Register 13 */
		unsigned int ASSRR14        : 1;	/* Assignment for Result Register 14 */
		unsigned int ASSRR15        : 1;	/* Assignment for Result Register 15 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} VADC_G0RRASS_type;
#define VADC_G0RRASS	(*( VADC_G0RRASS_type *) 0xf002048cu)	/* Result Assignment Register, Group 0 */
#define VADC_G1RRASS	(*( VADC_G0RRASS_type *) 0xf002088cu)	/* Result Assignment Register, Group 1 */
#define VADC_G2RRASS	(*( VADC_G0RRASS_type *) 0xf0020c8cu)	/* Result Assignment Register, Group 2 */
#define VADC_G3RRASS	(*( VADC_G0RRASS_type *) 0xf002108cu)	/* Result Assignment Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SEV0           : 1;	/* Clear Source Event 0/1/3 */
		unsigned int SEV1           : 1;	/* Clear Source Event 0/1/3 */
		unsigned int                : 1;
		unsigned int SEV3           : 1;	/* Clear Source Event 0/1/3 */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} VADC_G0SEFCLR_type;
#define VADC_G0SEFCLR	(*( VADC_G0SEFCLR_type *) 0xf0020598u)	/* Source Event Flag Clear Register, Group 0 */
#define VADC_G1SEFCLR	(*( VADC_G0SEFCLR_type *) 0xf0020998u)	/* Source Event Flag Clear Register, Group 1 */
#define VADC_G2SEFCLR	(*( VADC_G0SEFCLR_type *) 0xf0020d98u)	/* Source Event Flag Clear Register, Group 2 */
#define VADC_G3SEFCLR	(*( VADC_G0SEFCLR_type *) 0xf0021198u)	/* Source Event Flag Clear Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SEV0           : 1;	/* Source Event 0/1/3 */
		unsigned int SEV1           : 1;	/* Source Event 0/1/3 */
		unsigned int                : 1;
		unsigned int SEV3           : 1;	/* Source Event 0/1/3 */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} VADC_G0SEFLAG_type;
#define VADC_G0SEFLAG	(*( VADC_G0SEFLAG_type *) 0xf0020588u)	/* Source Event Flag Register, Group 0 */
#define VADC_G1SEFLAG	(*( VADC_G0SEFLAG_type *) 0xf0020988u)	/* Source Event Flag Register, Group 1 */
#define VADC_G2SEFLAG	(*( VADC_G0SEFLAG_type *) 0xf0020d88u)	/* Source Event Flag Register, Group 2 */
#define VADC_G3SEFLAG	(*( VADC_G0SEFLAG_type *) 0xf0021188u)	/* Source Event Flag Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SEV0NP         : 4;	/* Service Request Node Pointer Source Event i */
		unsigned int SEV1NP         : 4;	/* Service Request Node Pointer Source Event i */
		unsigned int                : 4;
		unsigned int SEV3NP         : 4;	/* Service Request Node Pointer Source Event i */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} VADC_G0SEVNP_type;
#define VADC_G0SEVNP	(*( VADC_G0SEVNP_type *) 0xf00205c0u)	/* Source Event Node Pointer Register, Group 0 */
#define VADC_G1SEVNP	(*( VADC_G0SEVNP_type *) 0xf00209c0u)	/* Source Event Node Pointer Register, Group 1 */
#define VADC_G2SEVNP	(*( VADC_G0SEVNP_type *) 0xf0020dc0u)	/* Source Event Node Pointer Register, Group 2 */
#define VADC_G3SEVNP	(*( VADC_G0SEVNP_type *) 0xf00211c0u)	/* Source Event Node Pointer Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int AGSR0          : 1;	/* Activate Group Service Request Node 0 */
		unsigned int AGSR1          : 1;	/* Activate Group Service Request Node 1 */
		unsigned int AGSR2          : 1;	/* Activate Group Service Request Node 2 */
		unsigned int AGSR3          : 1;	/* Activate Group Service Request Node 3 */
		unsigned int                : 4;
		unsigned int ASSR0          : 1;	/* Activate Shared Service Request Node 0 */
		unsigned int ASSR1          : 1;	/* Activate Shared Service Request Node 1 */
		unsigned int ASSR2          : 1;	/* Activate Shared Service Request Node 2 */
		unsigned int ASSR3          : 1;	/* Activate Shared Service Request Node 3 */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} VADC_G0SRACT_type;
#define VADC_G0SRACT	(*( VADC_G0SRACT_type *) 0xf00205c8u)	/* Service Request Software Activation Trigger, Group 0 */
#define VADC_G1SRACT	(*( VADC_G0SRACT_type *) 0xf00209c8u)	/* Service Request Software Activation Trigger, Group 1 */
#define VADC_G2SRACT	(*( VADC_G0SRACT_type *) 0xf0020dc8u)	/* Service Request Software Activation Trigger, Group 2 */
#define VADC_G3SRACT	(*( VADC_G0SRACT_type *) 0xf00211c8u)	/* Service Request Software Activation Trigger, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int STSEL          : 2;	/* Start Selection */
		unsigned int                : 2;
		unsigned int EVALR1         : 1;	/* Evaluate Ready Input Rx */
		unsigned int EVALR2         : 1;	/* Evaluate Ready Input Rx */
		unsigned int EVALR3         : 1;	/* Evaluate Ready Input Rx */
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} VADC_G0SYNCTR_type;
#define VADC_G0SYNCTR	(*( VADC_G0SYNCTR_type *) 0xf00204c0u)	/* Synchronization Control Register, Group 0 */
#define VADC_G1SYNCTR	(*( VADC_G0SYNCTR_type *) 0xf00208c0u)	/* Synchronization Control Register, Group 1 */
#define VADC_G2SYNCTR	(*( VADC_G0SYNCTR_type *) 0xf0020cc0u)	/* Synchronization Control Register, Group 2 */
#define VADC_G3SYNCTR	(*( VADC_G0SYNCTR_type *) 0xf00210c0u)	/* Synchronization Control Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TSC            : 6;	/* Trigger Sequence Counter */
		unsigned int                : 8;
		/* const */ unsigned int Q3ACT          : 1;	/* Queue 3 Active */
		/* const */ unsigned int OV             : 1;	/* Overflow Detected */
		unsigned int TSCSET         : 6;	/* Trigger Sequence Counter Start Value */
		unsigned int                : 2;
		unsigned int ITSEL          : 2;	/* Internal Trigger Input Selection */
		unsigned int                : 2;
		unsigned int SRDIS          : 1;	/* Service Request Disable */
		unsigned int                : 2;
		unsigned int COV            : 1;	/* Clear Overflow Flag */
	} B;
	int I;
	unsigned int U;

} VADC_G0TRCTR_type;
#define VADC_G0TRCTR	(*( VADC_G0TRCTR_type *) 0xf0020554u)	/* Trigger Control Register, Group 0 */
#define VADC_G1TRCTR	(*( VADC_G0TRCTR_type *) 0xf0020954u)	/* Trigger Control Register, Group 1 */
#define VADC_G2TRCTR	(*( VADC_G0TRCTR_type *) 0xf0020d54u)	/* Trigger Control Register, Group 2 */
#define VADC_G3TRCTR	(*( VADC_G0TRCTR_type *) 0xf0021154u)	/* Trigger Control Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int VF0            : 1;	/* Valid Flag of Result Register x */
		unsigned int VF1            : 1;	/* Valid Flag of Result Register x */
		unsigned int VF2            : 1;	/* Valid Flag of Result Register x */
		unsigned int VF3            : 1;	/* Valid Flag of Result Register x */
		unsigned int VF4            : 1;	/* Valid Flag of Result Register x */
		unsigned int VF5            : 1;	/* Valid Flag of Result Register x */
		unsigned int VF6            : 1;	/* Valid Flag of Result Register x */
		unsigned int VF7            : 1;	/* Valid Flag of Result Register x */
		unsigned int VF8            : 1;	/* Valid Flag of Result Register x */
		unsigned int VF9            : 1;	/* Valid Flag of Result Register x */
		unsigned int VF10           : 1;	/* Valid Flag of Result Register x */
		unsigned int VF11           : 1;	/* Valid Flag of Result Register x */
		unsigned int VF12           : 1;	/* Valid Flag of Result Register x */
		unsigned int VF13           : 1;	/* Valid Flag of Result Register x */
		unsigned int VF14           : 1;	/* Valid Flag of Result Register x */
		unsigned int VF15           : 1;	/* Valid Flag of Result Register x */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} VADC_G0VFR_type;
#define VADC_G0VFR	(*( VADC_G0VFR_type *) 0xf00205f8u)	/* Valid Flag Register, Group 0 */
#define VADC_G1VFR	(*( VADC_G0VFR_type *) 0xf00209f8u)	/* Valid Flag Register, Group 1 */
#define VADC_G2VFR	(*( VADC_G0VFR_type *) 0xf0020df8u)	/* Valid Flag Register, Group 2 */
#define VADC_G3VFR	(*( VADC_G0VFR_type *) 0xf00211f8u)	/* Valid Flag Register, Group 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int DIVA           : 5;	/* Divider Factor for the Analog Internal Clock */
		unsigned int                : 2;
		unsigned int DCMSB          : 1;	/* Double Clock for the MSB Conversion */
		unsigned int DIVD           : 2;	/* Divider Factor for the Arbiter Clock */
		unsigned int                : 2;
		unsigned int REFPC          : 1;	/* Reference Precharge Control */
		unsigned int                : 1;
		unsigned int LOSUP          : 1;	/* Low Power Supply Voltage Select */
		unsigned int DIVWC          : 1;	/* Write Control for Divider Parameters */
		unsigned int DPCAL0         : 1;	/* Disable Post-Calibration */
		unsigned int DPCAL1         : 1;	/* Disable Post-Calibration */
		unsigned int DPCAL2         : 1;	/* Disable Post-Calibration */
		unsigned int DPCAL3         : 1;	/* Disable Post-Calibration */
		unsigned int                : 11;
		unsigned int SUCAL          : 1;	/* Start-Up Calibration */
	} B;
	int I;
	unsigned int U;

} VADC_GLOBCFG_type;
#define VADC_GLOBCFG	(*( VADC_GLOBCFG_type *) 0xf0020080u)	/* Global Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SEVGLB         : 1;	/* Source Event (Background) */
		unsigned int                : 7;
		unsigned int REVGLB         : 1;	/* Global Result Event */
		unsigned int                : 7;
		unsigned int SEVGLBCLR      : 1;	/* Clear Source Event (Background) */
		unsigned int                : 7;
		unsigned int REVGLBCLR      : 1;	/* Clear Global Result Event */
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} VADC_GLOBEFLAG_type;
#define VADC_GLOBEFLAG	(*( VADC_GLOBEFLAG_type *) 0xf00200e0u)	/* Global Event Flag Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SEV0NP         : 4;	/* Service Request Node Pointer Backgr. Source */
		unsigned int                : 12;
		unsigned int REV0NP         : 4;	/* Service Request Node Pointer Global Result */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} VADC_GLOBEVNP_type;
#define VADC_GLOBEVNP	(*( VADC_GLOBEVNP_type *) 0xf0020140u)	/* Global Event Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 16;
		unsigned int DRCTR          : 4;	/* Data Reduction Control */
		unsigned int                : 4;
		unsigned int WFR            : 1;	/* Wait-for-Read Mode Enable */
		unsigned int                : 6;
		unsigned int SRGEN          : 1;	/* Service Request Generation Enable */
	} B;
	int I;
	unsigned int U;

} VADC_GLOBRCR_type;
#define VADC_GLOBRCR	(*( VADC_GLOBRCR_type *) 0xf0020280u)	/* Global Result Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RESULT         : 16;	/* Result of most recent conversion */
		/* const */ unsigned int GNR            : 4;	/* Group Number */
		/* const */ unsigned int CHNR           : 5;	/* Channel Number */
		/* const */ unsigned int EMUX           : 3;	/* External Multiplexer Setting */
		/* const */ unsigned int CRS            : 2;	/* Converted Request Source */
		/* const */ unsigned int FCR            : 1;	/* Fast Compare Result */
		unsigned int VF             : 1;	/* Valid Flag */
	} B;
	int I;
	unsigned int U;

} VADC_GLOBRES_type;
#define VADC_GLOBRES	(*( VADC_GLOBRES_type *) 0xf0020300u)	/* Global Result Register */
#define VADC_GLOBRESD	(*( VADC_GLOBRES_type *) 0xf0020380u)	/* Global Result Register, Debug */

typedef volatile union
{
	struct
	{ 
		unsigned int TFEG0          : 1;	/* Test Function Enable for Group x */
		unsigned int TFEG1          : 1;	/* Test Function Enable for Group x */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} VADC_GLOBTE_type;
#define VADC_GLOBTE	(*( VADC_GLOBTE_type *) 0xf0020164u)	/* Global Test Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CDCH           : 4;	/* Conversion Diagnostics Channel */
		unsigned int CDGR           : 4;	/* Conversion Diagnostics Group */
		unsigned int CDEN           : 1;	/* Converter Diagnostics Enable */
		unsigned int CDSEL          : 2;	/* Converter Diagnostics Pull-Devices Select */
		unsigned int                : 4;
		unsigned int CDWC           : 1;	/* Write Control for Conversion Diagnostics */
		unsigned int PDD            : 1;	/* Pull-Down Diagnostics Enable */
		unsigned int MDPD           : 1;	/* Multiplexer Diagnostics Pull-Devices Enable */
		unsigned int MDPU           : 1;	/* Multiplexer Diagnostics Pull-Devices Enable */
		unsigned int                : 4;
		unsigned int MDWC           : 1;	/* Write Control for Multiplexer Diagnostics */
		unsigned int                : 6;
		unsigned int RCEN           : 1;	/* Reference Channel Enable */
		unsigned int RCWC           : 1;	/* Write Control for Reference Control */
	} B;
	int I;
	unsigned int U;

} VADC_GLOBTF_type;
#define VADC_GLOBTF	(*( VADC_GLOBTF_type *) 0xf0020160u)	/* Global Test Functions Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number */
	} B;
	int I;
	unsigned int U;

} VADC_ID_type;
#define VADC_ID	(*( VADC_ID_type *) 0xf0020008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		/* const */ unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} VADC_KRST0_type;
#define VADC_KRST0	(*( VADC_KRST0_type *) 0xf0020034u)	/* Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} VADC_KRST1_type;
#define VADC_KRST1	(*( VADC_KRST1_type *) 0xf0020030u)	/* Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} VADC_KRSTCLR_type;
#define VADC_KRSTCLR	(*( VADC_KRSTCLR_type *) 0xf002002cu)	/* Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TGS            : 2;	/* Trigger Set for OTGB0/1 */
		unsigned __sfrbit32 TGB            : 1;	/* OTGB0/1 Bus Select */
		unsigned __sfrbit32 TG_P           : 1;	/* TGS, TGB Write Protection */
		unsigned __sfrbit32                : 20;
		unsigned __sfrbit32 SUS            : 4;	/* OCDS Suspend Control */
		unsigned __sfrbit32 SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned __sfrbit32 SUSSTA         : 1;	/* Suspend State */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} VADC_OCS_type;
#define VADC_OCS	(*( VADC_OCS_type *) 0xf0020028u)	/* OCDS Control and Status Register */


/* Ports */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID n */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID n */
	} B;
	int I;
	unsigned int U;

} P00_ACCEN0_type;
#define P00_ACCEN0	(*( P00_ACCEN0_type *) 0xf003a0fcu)	/* Port 00 Access Enable Register 0 */
#define P02_ACCEN0	(*( P00_ACCEN0_type *) 0xf003a2fcu)	/* Port 02 Access Enable Register 0 */
#define P10_ACCEN0	(*( P00_ACCEN0_type *) 0xf003b0fcu)	/* Port 10 Access Enable Register 0 */
#define P11_ACCEN0	(*( P00_ACCEN0_type *) 0xf003b1fcu)	/* Port 11 Access Enable Register 0 */
#define P13_ACCEN0	(*( P00_ACCEN0_type *) 0xf003b3fcu)	/* Port 13 Access Enable Register 0 */
#define P14_ACCEN0	(*( P00_ACCEN0_type *) 0xf003b4fcu)	/* Port 14 Access Enable Register 0 */
#define P15_ACCEN0	(*( P00_ACCEN0_type *) 0xf003b5fcu)	/* Port 15 Access Enable Register 0 */
#define P20_ACCEN0	(*( P00_ACCEN0_type *) 0xf003c0fcu)	/* Port 20 Access Enable Register 0 */
#define P21_ACCEN0	(*( P00_ACCEN0_type *) 0xf003c1fcu)	/* Port 21 Access Enable Register 0 */
#define P22_ACCEN0	(*( P00_ACCEN0_type *) 0xf003c2fcu)	/* Port 22 Access Enable Register 0 */
#define P23_ACCEN0	(*( P00_ACCEN0_type *) 0xf003c3fcu)	/* Port 23 Access Enable Register 0 */
#define P33_ACCEN0	(*( P00_ACCEN0_type *) 0xf003d3fcu)	/* Port 33 Access Enable Register 0 */
#define P34_ACCEN0	(*( P00_ACCEN0_type *) 0xf003d4fcu)	/* Port 34 Access Enable Register 0 */
#define P40_ACCEN0	(*( P00_ACCEN0_type *) 0xf003e0fcu)	/* Port 40 Access Enable Register 0 */
#define P41_ACCEN0	(*( P00_ACCEN0_type *) 0xf003e1fcu)	/* Port 41 Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P00_ACCEN1_type;
#define P00_ACCEN1	(*( P00_ACCEN1_type *) 0xf003a0f8u)	/* Port 00 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Emergency Stop Enable for Port n Pin 0 */
		unsigned int EN1            : 1;	/* Emergency Stop Enable for Port n Pin 1 */
		unsigned int EN2            : 1;	/* Emergency Stop Enable for Port n Pin 2 */
		unsigned int EN3            : 1;	/* Emergency Stop Enable for Port n Pin 3 */
		unsigned int EN4            : 1;	/* Emergency Stop Enable for Port n Pin 4 */
		unsigned int EN5            : 1;	/* Emergency Stop Enable for Port n Pin 5 */
		unsigned int EN6            : 1;	/* Emergency Stop Enable for Port n Pin 6 */
		unsigned int EN7            : 1;	/* Emergency Stop Enable for Port n Pin 7 */
		unsigned int EN8            : 1;	/* Emergency Stop Enable for Port n Pin 8 */
		unsigned int EN9            : 1;	/* Emergency Stop Enable for Port n Pin 9 */
		unsigned int EN10           : 1;	/* Emergency Stop Enable for Port n Pin 10 */
		unsigned int EN11           : 1;	/* Emergency Stop Enable for Port n Pin 11 */
		unsigned int EN12           : 1;	/* Emergency Stop Enable for Port n Pin 12 */
		unsigned int EN13           : 1;	/* Emergency Stop Enable for Port n Pin 13 */
		unsigned int EN14           : 1;	/* Emergency Stop Enable for Port n Pin 14 */
		unsigned int EN15           : 1;	/* Emergency Stop Enable for Port n Pin 15 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P00_ESR_type;
#define P00_ESR	(*( P00_ESR_type *) 0xf003a050u)	/* Port 00 Emergency Stop Register */
#define P02_ESR	(*( P00_ESR_type *) 0xf003a250u)	/* Port 02 Emergency Stop Register */
#define P10_ESR	(*( P00_ESR_type *) 0xf003b050u)	/* Port 10 Emergency Stop Register */
#define P11_ESR	(*( P00_ESR_type *) 0xf003b150u)	/* Port 11 Emergency Stop Register */
#define P13_ESR	(*( P00_ESR_type *) 0xf003b350u)	/* Port 13 Emergency Stop Register */
#define P14_ESR	(*( P00_ESR_type *) 0xf003b450u)	/* Port 14 Emergency Stop Register */
#define P15_ESR	(*( P00_ESR_type *) 0xf003b550u)	/* Port 15 Emergency Stop Register */
#define P20_ESR	(*( P00_ESR_type *) 0xf003c050u)	/* Port 20 Emergency Stop Register */
#define P21_ESR	(*( P00_ESR_type *) 0xf003c150u)	/* Port 21 Emergency Stop Register */
#define P22_ESR	(*( P00_ESR_type *) 0xf003c250u)	/* Port 22 Emergency Stop Register */
#define P23_ESR	(*( P00_ESR_type *) 0xf003c350u)	/* Port 23 Emergency Stop Register */
#define P33_ESR	(*( P00_ESR_type *) 0xf003d350u)	/* Port 33 Emergency Stop Register */
#define P34_ESR	(*( P00_ESR_type *) 0xf003d450u)	/* Port 34 Emergency Stop Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUMBER      : 16;	/* Module Number */
	} B;
	int I;
	unsigned int U;

} P00_ID_type;
#define P00_ID	(*( P00_ID_type *) 0xf003a008u)	/* Identification Register */
#define P02_ID	(*( P00_ID_type *) 0xf003a208u)	/* Identification Register */
#define P10_ID	(*( P00_ID_type *) 0xf003b008u)	/* Identification Register */
#define P11_ID	(*( P00_ID_type *) 0xf003b108u)	/* Identification Register */
#define P13_ID	(*( P00_ID_type *) 0xf003b308u)	/* Identification Register */
#define P14_ID	(*( P00_ID_type *) 0xf003b408u)	/* Identification Register */
#define P15_ID	(*( P00_ID_type *) 0xf003b508u)	/* Identification Register */
#define P20_ID	(*( P00_ID_type *) 0xf003c008u)	/* Identification Register */
#define P21_ID	(*( P00_ID_type *) 0xf003c108u)	/* Identification Register */
#define P22_ID	(*( P00_ID_type *) 0xf003c208u)	/* Identification Register */
#define P23_ID	(*( P00_ID_type *) 0xf003c308u)	/* Identification Register */
#define P33_ID	(*( P00_ID_type *) 0xf003d308u)	/* Identification Register */
#define P34_ID	(*( P00_ID_type *) 0xf003d408u)	/* Identification Register */
#define P40_ID	(*( P00_ID_type *) 0xf003e008u)	/* Identification Register */
#define P41_ID	(*( P00_ID_type *) 0xf003e108u)	/* Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;	/* Port n Input Bit 0 */
		/* const */ unsigned int P1             : 1;	/* Port n Input Bit 1 */
		/* const */ unsigned int P2             : 1;	/* Port n Input Bit 2 */
		/* const */ unsigned int P3             : 1;	/* Port n Input Bit 3 */
		/* const */ unsigned int P4             : 1;	/* Port n Input Bit 4 */
		/* const */ unsigned int P5             : 1;	/* Port n Input Bit 5 */
		/* const */ unsigned int P6             : 1;	/* Port n Input Bit 6 */
		/* const */ unsigned int P7             : 1;	/* Port n Input Bit 7 */
		/* const */ unsigned int P8             : 1;	/* Port n Input Bit 8 */
		/* const */ unsigned int P9             : 1;	/* Port n Input Bit 9 */
		/* const */ unsigned int P10            : 1;	/* Port n Input Bit 10 */
		/* const */ unsigned int P11            : 1;	/* Port n Input Bit 11 */
		/* const */ unsigned int P12            : 1;	/* Port n Input Bit 12 */
		/* const */ unsigned int P13            : 1;	/* Port n Input Bit 13 */
		/* const */ unsigned int P14            : 1;	/* Port n Input Bit 14 */
		/* const */ unsigned int P15            : 1;	/* Port n Input Bit 15 */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P00_IN_type;
#define P00_IN	(*( P00_IN_type *) 0xf003a024u)	/* Port 00 Input Register */
#define P02_IN	(*( P00_IN_type *) 0xf003a224u)	/* Port 02 Input Register */
#define P10_IN	(*( P00_IN_type *) 0xf003b024u)	/* Port 10 Input Register */
#define P11_IN	(*( P00_IN_type *) 0xf003b124u)	/* Port 11 Input Register */
#define P13_IN	(*( P00_IN_type *) 0xf003b324u)	/* Port 13 Input Register */
#define P14_IN	(*( P00_IN_type *) 0xf003b424u)	/* Port 14 Input Register */
#define P15_IN	(*( P00_IN_type *) 0xf003b524u)	/* Port 15 Input Register */
#define P20_IN	(*( P00_IN_type *) 0xf003c024u)	/* Port 20 Input Register */
#define P21_IN	(*( P00_IN_type *) 0xf003c124u)	/* Port 21 Input Register */
#define P22_IN	(*( P00_IN_type *) 0xf003c224u)	/* Port 22 Input Register */
#define P23_IN	(*( P00_IN_type *) 0xf003c324u)	/* Port 23 Input Register */
#define P33_IN	(*( P00_IN_type *) 0xf003d324u)	/* Port 33 Input Register */
#define P34_IN	(*( P00_IN_type *) 0xf003d424u)	/* Port 34 Input Register */
#define P40_IN	(*( P00_IN_type *) 0xf003e024u)	/* Port 40 Input Register */
#define P41_IN	(*( P00_IN_type *) 0xf003e124u)	/* Port 41 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC0            : 5;	/* Port Control for Port n Pin 0 to 3 */
		unsigned int                : 3;
		unsigned int PC1            : 5;	/* Port Control for Port n Pin 0 to 3 */
		unsigned int                : 3;
		unsigned int PC2            : 5;	/* Port Control for Port n Pin 0 to 3 */
		unsigned int                : 3;
		unsigned int PC3            : 5;	/* Port Control for Port n Pin 0 to 3 */
	} B;
	int I;
	unsigned int U;

} P00_IOCR0_type;
#define P00_IOCR0	(*( P00_IOCR0_type *) 0xf003a010u)	/* Port 00 Input/Output Control Register 0 */
#define P02_IOCR0	(*( P00_IOCR0_type *) 0xf003a210u)	/* Port 02 Input/Output Control Register 0 */
#define P13_IOCR0	(*( P00_IOCR0_type *) 0xf003b310u)	/* Port 13 Input/Output Control Register 0 */
#define P14_IOCR0	(*( P00_IOCR0_type *) 0xf003b410u)	/* Port 14 Input/Output Control Register 0 */
#define P15_IOCR0	(*( P00_IOCR0_type *) 0xf003b510u)	/* Port 15 Input/Output Control Register 0 */
#define P22_IOCR0	(*( P00_IOCR0_type *) 0xf003c210u)	/* Port 22 Input/Output Control Register 0 */
#define P33_IOCR0	(*( P00_IOCR0_type *) 0xf003d310u)	/* Port 33 Input/Output Control Register 0 */
#define P34_IOCR0	(*( P00_IOCR0_type *) 0xf003d410u)	/* Port 34 Input/Output Control Register 0 */
#define P40_IOCR0	(*( P00_IOCR0_type *) 0xf003e010u)	/* Port 40 Input/Output Control Register 0 */
#define P41_IOCR0	(*( P00_IOCR0_type *) 0xf003e110u)	/* Port 41 Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC12           : 5;	/* Port Control for Port 00.12 */
		unsigned int                : 3;
		unsigned int PC13           : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC14           : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC15           : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P00_IOCR12_type;
#define P00_IOCR12	(*( P00_IOCR12_type *) 0xf003a01cu)	/* Port 00 Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC4            : 5;	/* Port Control for Port n Pin 4 to 7 */
		unsigned int                : 3;
		unsigned int PC5            : 5;	/* Port Control for Port n Pin 4 to 7 */
		unsigned int                : 3;
		unsigned int PC6            : 5;	/* Port Control for Port n Pin 4 to 7 */
		unsigned int                : 3;
		unsigned int PC7            : 5;	/* Port Control for Port n Pin 4 to 7 */
	} B;
	int I;
	unsigned int U;

} P00_IOCR4_type;
#define P00_IOCR4	(*( P00_IOCR4_type *) 0xf003a014u)	/* Port 00 Input/Output Control Register 4 */
#define P02_IOCR4	(*( P00_IOCR4_type *) 0xf003a214u)	/* Port 02 Input/Output Control Register 4 */
#define P14_IOCR4	(*( P00_IOCR4_type *) 0xf003b414u)	/* Port 14 Input/Output Control Register 4 */
#define P15_IOCR4	(*( P00_IOCR4_type *) 0xf003b514u)	/* Port 15 Input/Output Control Register 4 */
#define P21_IOCR4	(*( P00_IOCR4_type *) 0xf003c114u)	/* Port 21 Input/Output Control Register 4 */
#define P33_IOCR4	(*( P00_IOCR4_type *) 0xf003d314u)	/* Port 33 Input/Output Control Register 4 */
#define P40_IOCR4	(*( P00_IOCR4_type *) 0xf003e014u)	/* Port 40 Input/Output Control Register 4 */
#define P41_IOCR4	(*( P00_IOCR4_type *) 0xf003e114u)	/* Port 41 Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC8            : 5;	/* Port Control for Port n Pin 8 to 11 */
		unsigned int                : 3;
		unsigned int PC9            : 5;	/* Port Control for Port n Pin 8 to 11 */
		unsigned int                : 3;
		unsigned int PC10           : 5;	/* Port Control for Port n Pin 8 to 11 */
		unsigned int                : 3;
		unsigned int PC11           : 5;	/* Port Control for Port n Pin 8 to 11 */
	} B;
	int I;
	unsigned int U;

} P00_IOCR8_type;
#define P00_IOCR8	(*( P00_IOCR8_type *) 0xf003a018u)	/* Port 00 Input/Output Control Register 8 */
#define P11_IOCR8	(*( P00_IOCR8_type *) 0xf003b118u)	/* Port 11 Input/Output Control Register 8 */
#define P20_IOCR8	(*( P00_IOCR8_type *) 0xf003c018u)	/* Port 20 Input/Output Control Register 8 */
#define P33_IOCR8	(*( P00_IOCR8_type *) 0xf003d318u)	/* Port 33 Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 16;
		unsigned int PCL0           : 1;	/* Port n Clear Bit 0 */
		unsigned int PCL1           : 1;	/* Port n Clear Bit 1 */
		unsigned int PCL2           : 1;	/* Port n Clear Bit 2 */
		unsigned int PCL3           : 1;	/* Port n Clear Bit 3 */
		unsigned int PCL4           : 1;	/* Port n Clear Bit 4 */
		unsigned int PCL5           : 1;	/* Port n Clear Bit 5 */
		unsigned int PCL6           : 1;	/* Port n Clear Bit 6 */
		unsigned int PCL7           : 1;	/* Port n Clear Bit 7 */
		unsigned int PCL8           : 1;	/* Port n Clear Bit 8 */
		unsigned int PCL9           : 1;	/* Port n Clear Bit 9 */
		unsigned int PCL10          : 1;	/* Port n Clear Bit 10 */
		unsigned int PCL11          : 1;	/* Port n Clear Bit 11 */
		unsigned int PCL12          : 1;	/* Port n Clear Bit 12 */
		unsigned int PCL13          : 1;	/* Port n Clear Bit 13 */
		unsigned int PCL14          : 1;	/* Port n Clear Bit 14 */
		unsigned int PCL15          : 1;	/* Port n Clear Bit 15 */
	} B;
	int I;
	unsigned int U;

} P00_OMCR_type;
#define P00_OMCR	(*( P00_OMCR_type *) 0xf003a094u)	/* Port 00 Output Modification Clear Register */
#define P02_OMCR	(*( P00_OMCR_type *) 0xf003a294u)	/* Port 02 Output Modification Clear Register */
#define P10_OMCR	(*( P00_OMCR_type *) 0xf003b094u)	/* Port 10 Output Modification Clear Register */
#define P11_OMCR	(*( P00_OMCR_type *) 0xf003b194u)	/* Port 11 Output Modification Clear Register */
#define P13_OMCR	(*( P00_OMCR_type *) 0xf003b394u)	/* Port 13 Output Modification Clear Register */
#define P14_OMCR	(*( P00_OMCR_type *) 0xf003b494u)	/* Port 14 Output Modification Clear Register */
#define P15_OMCR	(*( P00_OMCR_type *) 0xf003b594u)	/* Port 15 Output Modification Clear Register */
#define P20_OMCR	(*( P00_OMCR_type *) 0xf003c094u)	/* Port 20 Output Modification Clear Register */
#define P21_OMCR	(*( P00_OMCR_type *) 0xf003c194u)	/* Port 21 Output Modification Clear Register */
#define P22_OMCR	(*( P00_OMCR_type *) 0xf003c294u)	/* Port 22 Output Modification Clear Register */
#define P23_OMCR	(*( P00_OMCR_type *) 0xf003c394u)	/* Port 23 Output Modification Clear Register */
#define P33_OMCR	(*( P00_OMCR_type *) 0xf003d394u)	/* Port 33 Output Modification Clear Register */
#define P34_OMCR	(*( P00_OMCR_type *) 0xf003d494u)	/* Port 34 Output Modification Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 16;
		unsigned int PCL0           : 1;	/* Port n Clear Bit 0 */
		unsigned int PCL1           : 1;	/* Port n Clear Bit 1 */
		unsigned int PCL2           : 1;	/* Port n Clear Bit 2 */
		unsigned int PCL3           : 1;	/* Port n Clear Bit 3 */
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} P00_OMCR0_type;
#define P00_OMCR0	(*( P00_OMCR0_type *) 0xf003a080u)	/* Port 00 Output Modification Clear Register 0 */
#define P02_OMCR0	(*( P00_OMCR0_type *) 0xf003a280u)	/* Port 02 Output Modification Clear Register 0 */
#define P10_OMCR0	(*( P00_OMCR0_type *) 0xf003b080u)	/* Port 10 Output Modification Clear Register 0 */
#define P11_OMCR0	(*( P00_OMCR0_type *) 0xf003b180u)	/* Port 11 Output Modification Clear Register 0 */
#define P13_OMCR0	(*( P00_OMCR0_type *) 0xf003b380u)	/* Port 13 Output Modification Clear Register 0 */
#define P14_OMCR0	(*( P00_OMCR0_type *) 0xf003b480u)	/* Port 14 Output Modification Clear Register 0 */
#define P15_OMCR0	(*( P00_OMCR0_type *) 0xf003b580u)	/* Port 15 Output Modification Clear Register 0 */
#define P20_OMCR0	(*( P00_OMCR0_type *) 0xf003c080u)	/* Port 20 Output Modification Clear Register 0 */
#define P21_OMCR0	(*( P00_OMCR0_type *) 0xf003c180u)	/* Port 21 Output Modification Clear Register 0 */
#define P22_OMCR0	(*( P00_OMCR0_type *) 0xf003c280u)	/* Port 22 Output Modification Clear Register 0 */
#define P23_OMCR0	(*( P00_OMCR0_type *) 0xf003c380u)	/* Port 23 Output Modification Clear Register 0 */
#define P33_OMCR0	(*( P00_OMCR0_type *) 0xf003d380u)	/* Port 33 Output Modification Clear Register 0 */
#define P34_OMCR0	(*( P00_OMCR0_type *) 0xf003d480u)	/* Port 34 Output Modification Clear Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 28;
		unsigned int PCL12          : 1;	/* Port n Clear Bit 12 */
		unsigned int PCL13          : 1;	/* Port n Clear Bit 13 */
		unsigned int PCL14          : 1;	/* Port n Clear Bit 14 */
		unsigned int PCL15          : 1;	/* Port n Clear Bit 15 */
	} B;
	int I;
	unsigned int U;

} P00_OMCR12_type;
#define P00_OMCR12	(*( P00_OMCR12_type *) 0xf003a08cu)	/* Port 00 Output Modification Clear Register 12 */
#define P11_OMCR12	(*( P00_OMCR12_type *) 0xf003b18cu)	/* Port 11 Output Modification Clear Register 12 */
#define P20_OMCR12	(*( P00_OMCR12_type *) 0xf003c08cu)	/* Port 20 Output Modification Clear Register 12 */
#define P33_OMCR12	(*( P00_OMCR12_type *) 0xf003d38cu)	/* Port 33 Output Modification Clear Register 12 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 20;
		unsigned int PCL4           : 1;	/* Port n Clear Bit 4 */
		unsigned int PCL5           : 1;	/* Port n Clear Bit 5 */
		unsigned int PCL6           : 1;	/* Port n Clear Bit 6 */
		unsigned int PCL7           : 1;	/* Port n Clear Bit 7 */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} P00_OMCR4_type;
#define P00_OMCR4	(*( P00_OMCR4_type *) 0xf003a084u)	/* Port 00 Output Modification Clear Register 4 */
#define P02_OMCR4	(*( P00_OMCR4_type *) 0xf003a284u)	/* Port 02 Output Modification Clear Register 4 */
#define P10_OMCR4	(*( P00_OMCR4_type *) 0xf003b084u)	/* Port 10 Output Modification Clear Register 4 */
#define P11_OMCR4	(*( P00_OMCR4_type *) 0xf003b184u)	/* Port 11 Output Modification Clear Register 4 */
#define P14_OMCR4	(*( P00_OMCR4_type *) 0xf003b484u)	/* Port 14 Output Modification Clear Register 4 */
#define P15_OMCR4	(*( P00_OMCR4_type *) 0xf003b584u)	/* Port 15 Output Modification Clear Register 4 */
#define P20_OMCR4	(*( P00_OMCR4_type *) 0xf003c084u)	/* Port 20 Output Modification Clear Register 4 */
#define P21_OMCR4	(*( P00_OMCR4_type *) 0xf003c184u)	/* Port 21 Output Modification Clear Register 4 */
#define P22_OMCR4	(*( P00_OMCR4_type *) 0xf003c284u)	/* Port 22 Output Modification Clear Register 4 */
#define P33_OMCR4	(*( P00_OMCR4_type *) 0xf003d384u)	/* Port 33 Output Modification Clear Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 24;
		unsigned int PCL8           : 1;	/* Port n Clear Bit 8 */
		unsigned int PCL9           : 1;	/* Port n Clear Bit 9 */
		unsigned int PCL10          : 1;	/* Port n Clear Bit 10 */
		unsigned int PCL11          : 1;	/* Port n Clear Bit 11 */
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} P00_OMCR8_type;
#define P00_OMCR8	(*( P00_OMCR8_type *) 0xf003a088u)	/* Port 00 Output Modification Clear Register 8 */
#define P02_OMCR8	(*( P00_OMCR8_type *) 0xf003a288u)	/* Port 02 Output Modification Clear Register 8 */
#define P11_OMCR8	(*( P00_OMCR8_type *) 0xf003b188u)	/* Port 11 Output Modification Clear Register 8 */
#define P14_OMCR8	(*( P00_OMCR8_type *) 0xf003b488u)	/* Port 14 Output Modification Clear Register 8 */
#define P15_OMCR8	(*( P00_OMCR8_type *) 0xf003b588u)	/* Port 15 Output Modification Clear Register 8 */
#define P20_OMCR8	(*( P00_OMCR8_type *) 0xf003c088u)	/* Port 20 Output Modification Clear Register 8 */
#define P33_OMCR8	(*( P00_OMCR8_type *) 0xf003d388u)	/* Port 33 Output Modification Clear Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;	/* Port n Set Bit 0 */
		unsigned int PS1            : 1;	/* Port n Set Bit 1 */
		unsigned int PS2            : 1;	/* Port n Set Bit 2 */
		unsigned int PS3            : 1;	/* Port n Set Bit 3 */
		unsigned int PS4            : 1;	/* Port n Set Bit 4 */
		unsigned int PS5            : 1;	/* Port n Set Bit 5 */
		unsigned int PS6            : 1;	/* Port n Set Bit 6 */
		unsigned int PS7            : 1;	/* Port n Set Bit 7 */
		unsigned int PS8            : 1;	/* Port n Set Bit 8 */
		unsigned int PS9            : 1;	/* Port n Set Bit 9 */
		unsigned int PS10           : 1;	/* Port n Set Bit 10 */
		unsigned int PS11           : 1;	/* Port n Set Bit 11 */
		unsigned int PS12           : 1;	/* Port n Set Bit 12 */
		unsigned int PS13           : 1;	/* Port n Set Bit 13 */
		unsigned int PS14           : 1;	/* Port n Set Bit 14 */
		unsigned int PS15           : 1;	/* Port n Set Bit 15 */
		unsigned int PCL0           : 1;	/* Port n Clear Bit 0 */
		unsigned int PCL1           : 1;	/* Port n Clear Bit 1 */
		unsigned int PCL2           : 1;	/* Port n Clear Bit 2 */
		unsigned int PCL3           : 1;	/* Port n Clear Bit 3 */
		unsigned int PCL4           : 1;	/* Port n Clear Bit 4 */
		unsigned int PCL5           : 1;	/* Port n Clear Bit 5 */
		unsigned int PCL6           : 1;	/* Port n Clear Bit 6 */
		unsigned int PCL7           : 1;	/* Port n Clear Bit 7 */
		unsigned int PCL8           : 1;	/* Port n Clear Bit 8 */
		unsigned int PCL9           : 1;	/* Port n Clear Bit 9 */
		unsigned int PCL10          : 1;	/* Port n Clear Bit 10 */
		unsigned int PCL11          : 1;	/* Port n Clear Bit 11 */
		unsigned int PCL12          : 1;	/* Port n Clear Bit 12 */
		unsigned int PCL13          : 1;	/* Port n Clear Bit 13 */
		unsigned int PCL14          : 1;	/* Port n Clear Bit 14 */
		unsigned int PCL15          : 1;	/* Port n Clear Bit 15 */
	} B;
	int I;
	unsigned int U;

} P00_OMR_type;
#define P00_OMR	(*( P00_OMR_type *) 0xf003a004u)	/* Port 00 Output Modification Register */
#define P02_OMR	(*( P00_OMR_type *) 0xf003a204u)	/* Port 02 Output Modification Register */
#define P10_OMR	(*( P00_OMR_type *) 0xf003b004u)	/* Port 10 Output Modification Register */
#define P11_OMR	(*( P00_OMR_type *) 0xf003b104u)	/* Port 11 Output Modification Register */
#define P13_OMR	(*( P00_OMR_type *) 0xf003b304u)	/* Port 13 Output Modification Register */
#define P14_OMR	(*( P00_OMR_type *) 0xf003b404u)	/* Port 14 Output Modification Register */
#define P15_OMR	(*( P00_OMR_type *) 0xf003b504u)	/* Port 15 Output Modification Register */
#define P20_OMR	(*( P00_OMR_type *) 0xf003c004u)	/* Port 20 Output Modification Register */
#define P21_OMR	(*( P00_OMR_type *) 0xf003c104u)	/* Port 21 Output Modification Register */
#define P22_OMR	(*( P00_OMR_type *) 0xf003c204u)	/* Port 22 Output Modification Register */
#define P23_OMR	(*( P00_OMR_type *) 0xf003c304u)	/* Port 23 Output Modification Register */
#define P33_OMR	(*( P00_OMR_type *) 0xf003d304u)	/* Port 33 Output Modification Register */
#define P34_OMR	(*( P00_OMR_type *) 0xf003d404u)	/* Port 34 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;	/* Port n Set Bit 0 */
		unsigned int PS1            : 1;	/* Port n Set Bit 1 */
		unsigned int PS2            : 1;	/* Port n Set Bit 2 */
		unsigned int PS3            : 1;	/* Port n Set Bit 3 */
		unsigned int PS4            : 1;	/* Port n Set Bit 4 */
		unsigned int PS5            : 1;	/* Port n Set Bit 5 */
		unsigned int PS6            : 1;	/* Port n Set Bit 6 */
		unsigned int PS7            : 1;	/* Port n Set Bit 7 */
		unsigned int PS8            : 1;	/* Port n Set Bit 8 */
		unsigned int PS9            : 1;	/* Port n Set Bit 9 */
		unsigned int PS10           : 1;	/* Port n Set Bit 10 */
		unsigned int PS11           : 1;	/* Port n Set Bit 11 */
		unsigned int PS12           : 1;	/* Port n Set Bit 12 */
		unsigned int PS13           : 1;	/* Port n Set Bit 13 */
		unsigned int PS14           : 1;	/* Port n Set Bit 14 */
		unsigned int PS15           : 1;	/* Port n Set Bit 15 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P00_OMSR_type;
#define P00_OMSR	(*( P00_OMSR_type *) 0xf003a090u)	/* Port 00 Output Modification Set Register */
#define P02_OMSR	(*( P00_OMSR_type *) 0xf003a290u)	/* Port 02 Output Modification Set Register */
#define P10_OMSR	(*( P00_OMSR_type *) 0xf003b090u)	/* Port 10 Output Modification Set Register */
#define P11_OMSR	(*( P00_OMSR_type *) 0xf003b190u)	/* Port 11 Output Modification Set Register */
#define P13_OMSR	(*( P00_OMSR_type *) 0xf003b390u)	/* Port 13 Output Modification Set Register */
#define P14_OMSR	(*( P00_OMSR_type *) 0xf003b490u)	/* Port 14 Output Modification Set Register */
#define P15_OMSR	(*( P00_OMSR_type *) 0xf003b590u)	/* Port 15 Output Modification Set Register */
#define P20_OMSR	(*( P00_OMSR_type *) 0xf003c090u)	/* Port 20 Output Modification Set Register */
#define P21_OMSR	(*( P00_OMSR_type *) 0xf003c190u)	/* Port 21 Output Modification Set Register */
#define P22_OMSR	(*( P00_OMSR_type *) 0xf003c290u)	/* Port 22 Output Modification Set Register */
#define P23_OMSR	(*( P00_OMSR_type *) 0xf003c390u)	/* Port 23 Output Modification Set Register */
#define P33_OMSR	(*( P00_OMSR_type *) 0xf003d390u)	/* Port 33 Output Modification Set Register */
#define P34_OMSR	(*( P00_OMSR_type *) 0xf003d490u)	/* Port 34 Output Modification Set Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;	/* Port n Set Bit 0 */
		unsigned int PS1            : 1;	/* Port n Set Bit 1 */
		unsigned int PS2            : 1;	/* Port n Set Bit 2 */
		unsigned int PS3            : 1;	/* Port n Set Bit 3 */
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} P00_OMSR0_type;
#define P00_OMSR0	(*( P00_OMSR0_type *) 0xf003a070u)	/* Port 00 Output Modification Set Register 0 */
#define P02_OMSR0	(*( P00_OMSR0_type *) 0xf003a270u)	/* Port 02 Output Modification Set Register 0 */
#define P10_OMSR0	(*( P00_OMSR0_type *) 0xf003b070u)	/* Port 10 Output Modification Set Register 0 */
#define P11_OMSR0	(*( P00_OMSR0_type *) 0xf003b170u)	/* Port 11 Output Modification Set Register 0 */
#define P13_OMSR0	(*( P00_OMSR0_type *) 0xf003b370u)	/* Port 13 Output Modification Set Register 0 */
#define P14_OMSR0	(*( P00_OMSR0_type *) 0xf003b470u)	/* Port 14 Output Modification Set Register 0 */
#define P15_OMSR0	(*( P00_OMSR0_type *) 0xf003b570u)	/* Port 15 Output Modification Set Register 0 */
#define P20_OMSR0	(*( P00_OMSR0_type *) 0xf003c070u)	/* Port 20 Output Modification Set Register 0 */
#define P21_OMSR0	(*( P00_OMSR0_type *) 0xf003c170u)	/* Port 21 Output Modification Set Register 0 */
#define P22_OMSR0	(*( P00_OMSR0_type *) 0xf003c270u)	/* Port 22 Output Modification Set Register 0 */
#define P23_OMSR0	(*( P00_OMSR0_type *) 0xf003c370u)	/* Port 23 Output Modification Set Register 0 */
#define P33_OMSR0	(*( P00_OMSR0_type *) 0xf003d370u)	/* Port 33 Output Modification Set Register 0 */
#define P34_OMSR0	(*( P00_OMSR0_type *) 0xf003d470u)	/* Port 34 Output Modification Set Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 12;
		unsigned int PS12           : 1;	/* Port n Set Bit 12 */
		unsigned int PS13           : 1;	/* Port n Set Bit 13 */
		unsigned int PS14           : 1;	/* Port n Set Bit 14 */
		unsigned int PS15           : 1;	/* Port n Set Bit 15 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P00_OMSR12_type;
#define P00_OMSR12	(*( P00_OMSR12_type *) 0xf003a07cu)	/* Port 00 Output Modification Set Register 12 */
#define P11_OMSR12	(*( P00_OMSR12_type *) 0xf003b17cu)	/* Port 11 Output Modification Set Register 12 */
#define P20_OMSR12	(*( P00_OMSR12_type *) 0xf003c07cu)	/* Port 20 Output Modification Set Register 12 */
#define P33_OMSR12	(*( P00_OMSR12_type *) 0xf003d37cu)	/* Port 33 Output Modification Set Register 12 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PS4            : 1;	/* Port n Set Bit 4 */
		unsigned int PS5            : 1;	/* Port n Set Bit 5 */
		unsigned int PS6            : 1;	/* Port n Set Bit 6 */
		unsigned int PS7            : 1;	/* Port n Set Bit 7 */
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} P00_OMSR4_type;
#define P00_OMSR4	(*( P00_OMSR4_type *) 0xf003a074u)	/* Port 00 Output Modification Set Register 4 */
#define P02_OMSR4	(*( P00_OMSR4_type *) 0xf003a274u)	/* Port 02 Output Modification Set Register 4 */
#define P10_OMSR4	(*( P00_OMSR4_type *) 0xf003b074u)	/* Port 10 Output Modification Set Register 4 */
#define P11_OMSR4	(*( P00_OMSR4_type *) 0xf003b174u)	/* Port 11 Output Modification Set Register 4 */
#define P14_OMSR4	(*( P00_OMSR4_type *) 0xf003b474u)	/* Port 14 Output Modification Set Register 4 */
#define P15_OMSR4	(*( P00_OMSR4_type *) 0xf003b574u)	/* Port 15 Output Modification Set Register 4 */
#define P20_OMSR4	(*( P00_OMSR4_type *) 0xf003c074u)	/* Port 20 Output Modification Set Register 4 */
#define P21_OMSR4	(*( P00_OMSR4_type *) 0xf003c174u)	/* Port 21 Output Modification Set Register 4 */
#define P22_OMSR4	(*( P00_OMSR4_type *) 0xf003c274u)	/* Port 22 Output Modification Set Register 4 */
#define P33_OMSR4	(*( P00_OMSR4_type *) 0xf003d374u)	/* Port 33 Output Modification Set Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 8;
		unsigned int PS8            : 1;	/* Port n Set Bit 8 */
		unsigned int PS9            : 1;	/* Port n Set Bit 9 */
		unsigned int PS10           : 1;	/* Port n Set Bit 10 */
		unsigned int PS11           : 1;	/* Port n Set Bit 11 */
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} P00_OMSR8_type;
#define P00_OMSR8	(*( P00_OMSR8_type *) 0xf003a078u)	/* Port 00 Output Modification Set Register 8 */
#define P02_OMSR8	(*( P00_OMSR8_type *) 0xf003a278u)	/* Port 02 Output Modification Set Register 8 */
#define P11_OMSR8	(*( P00_OMSR8_type *) 0xf003b178u)	/* Port 11 Output Modification Set Register 8 */
#define P14_OMSR8	(*( P00_OMSR8_type *) 0xf003b478u)	/* Port 14 Output Modification Set Register 8 */
#define P15_OMSR8	(*( P00_OMSR8_type *) 0xf003b578u)	/* Port 15 Output Modification Set Register 8 */
#define P20_OMSR8	(*( P00_OMSR8_type *) 0xf003c078u)	/* Port 20 Output Modification Set Register 8 */
#define P33_OMSR8	(*( P00_OMSR8_type *) 0xf003d378u)	/* Port 33 Output Modification Set Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;	/* Port n Output Bit 0 */
		unsigned int P1             : 1;	/* Port n Output Bit 1 */
		unsigned int P2             : 1;	/* Port n Output Bit 2 */
		unsigned int P3             : 1;	/* Port n Output Bit 3 */
		unsigned int P4             : 1;	/* Port n Output Bit 4 */
		unsigned int P5             : 1;	/* Port n Output Bit 5 */
		unsigned int P6             : 1;	/* Port n Output Bit 6 */
		unsigned int P7             : 1;	/* Port n Output Bit 7 */
		unsigned int P8             : 1;	/* Port n Output Bit 8 */
		unsigned int P9             : 1;	/* Port n Output Bit 9 */
		unsigned int P10            : 1;	/* Port n Output Bit 10 */
		unsigned int P11            : 1;	/* Port n Output Bit 11 */
		unsigned int P12            : 1;	/* Port n Output Bit 12 */
		unsigned int P13            : 1;	/* Port n Output Bit 13 */
		unsigned int P14            : 1;	/* Port n Output Bit 14 */
		unsigned int P15            : 1;	/* Port n Output Bit 15 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P00_OUT_type;
#define P00_OUT	(*( P00_OUT_type *) 0xf003a000u)	/* Port 00 Output Register */
#define P02_OUT	(*( P00_OUT_type *) 0xf003a200u)	/* Port 02 Output Register */
#define P10_OUT	(*( P00_OUT_type *) 0xf003b000u)	/* Port 10 Output Register */
#define P11_OUT	(*( P00_OUT_type *) 0xf003b100u)	/* Port 11 Output Register */
#define P13_OUT	(*( P00_OUT_type *) 0xf003b300u)	/* Port 13 Output Register */
#define P14_OUT	(*( P00_OUT_type *) 0xf003b400u)	/* Port 14 Output Register */
#define P15_OUT	(*( P00_OUT_type *) 0xf003b500u)	/* Port 15 Output Register */
#define P20_OUT	(*( P00_OUT_type *) 0xf003c000u)	/* Port 20 Output Register */
#define P21_OUT	(*( P00_OUT_type *) 0xf003c100u)	/* Port 21 Output Register */
#define P22_OUT	(*( P00_OUT_type *) 0xf003c200u)	/* Port 22 Output Register */
#define P23_OUT	(*( P00_OUT_type *) 0xf003c300u)	/* Port 23 Output Register */
#define P33_OUT	(*( P00_OUT_type *) 0xf003d300u)	/* Port 33 Output Register */
#define P34_OUT	(*( P00_OUT_type *) 0xf003d400u)	/* Port 34 Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Pad Driver Mode for Port n Pin 0 to 7 See . */
		unsigned int PL0            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD1            : 3;	/* Pad Driver Mode for Port n Pin 0 to 7 See . */
		unsigned int PL1            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD2            : 3;	/* Pad Driver Mode for Port n Pin 0 to 7 See . */
		unsigned int PL2            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD3            : 3;	/* Pad Driver Mode for Port n Pin 0 to 7 See . */
		unsigned int PL3            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD4            : 3;	/* Pad Driver Mode for Port n Pin 0 to 7 See . */
		unsigned int PL4            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD5            : 3;	/* Pad Driver Mode for Port n Pin 0 to 7 See . */
		unsigned int PL5            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD6            : 3;	/* Pad Driver Mode for Port n Pin 0 to 7 See . */
		unsigned int PL6            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD7            : 3;	/* Pad Driver Mode for Port n Pin 0 to 7 See . */
		unsigned int PL7            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
	} B;
	int I;
	unsigned int U;

} P00_PDR0_type;
#define P00_PDR0	(*( P00_PDR0_type *) 0xf003a040u)	/* Port 00 Pad Driver Mode 0 Register */
#define P02_PDR0	(*( P00_PDR0_type *) 0xf003a240u)	/* Port 02 Pad Driver Mode 0 Register */
#define P14_PDR0	(*( P00_PDR0_type *) 0xf003b440u)	/* Port 14 Pad Driver Mode 0 Register */
#define P15_PDR0	(*( P00_PDR0_type *) 0xf003b540u)	/* Port 15 Pad Driver Mode 0 Register */
#define P33_PDR0	(*( P00_PDR0_type *) 0xf003d340u)	/* Port 33 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD8            : 3;	/* Pad Driver Mode for Port 00 Pin 8 */
		unsigned int PL8            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD9            : 3;	/* Pad Driver Mode for Port 00 Pin 9 */
		unsigned int PL9            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD10           : 3;	/* Pad Driver Mode for Port 00 Pin 10 */
		unsigned int PL10           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD11           : 3;	/* Pad Driver Mode for Port 00 Pin 11 */
		unsigned int PL11           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD12           : 3;	/* Pad Driver Mode for Port 00 Pin 12 */
		unsigned int PL12           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD13           : 3;	/* Reserved */
		unsigned int PL13           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD14           : 3;	/* Reserved */
		unsigned int PL14           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD15           : 3;	/* Reserved */
		unsigned int PL15           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
	} B;
	int I;
	unsigned int U;

} P00_PDR1_type;
#define P00_PDR1	(*( P00_PDR1_type *) 0xf003a044u)	/* Port 00 Pad Driver Mode 1 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P02_ACCEN1_type;
#define P02_ACCEN1	(*( P02_ACCEN1_type *) 0xf003a2f8u)	/* Port 02 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC8            : 5;	/* Port Control for Port 02 Pin 8 */
		unsigned int                : 3;
		unsigned int PC9            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC10           : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC11           : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P02_IOCR8_type;
#define P02_IOCR8	(*( P02_IOCR8_type *) 0xf003a218u)	/* Port 02 Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD8            : 3;	/* Pad Driver Mode for Port n Pin 8 */
		unsigned int PL8            : 1;	/* Reserved */
		unsigned int PD9            : 3;	/* Reserved */
		unsigned int PL9            : 1;	/* Reserved */
		unsigned int PD10           : 3;	/* Reserved */
		unsigned int PL10           : 1;	/* Reserved */
		unsigned int PD11           : 3;	/* Reserved */
		unsigned int PL11           : 1;	/* Reserved */
		/* const */ unsigned int PD12           : 3;	/* Reserved */
		/* const */ unsigned int PL12           : 1;	/* Reserved */
		/* const */ unsigned int PD13           : 3;	/* Reserved */
		/* const */ unsigned int PL13           : 1;	/* Reserved */
		/* const */ unsigned int PD14           : 3;	/* Reserved */
		/* const */ unsigned int PL14           : 1;	/* Reserved */
		/* const */ unsigned int PD15           : 3;	/* Reserved */
		/* const */ unsigned int PL15           : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P02_PDR1_type;
#define P02_PDR1	(*( P02_PDR1_type *) 0xf003a244u)	/* Port 02 Pad Driver Mode 1 Register */
#define P14_PDR1	(*( P02_PDR1_type *) 0xf003b444u)	/* Port 14 Pad Driver Mode 1 Register */
#define P15_PDR1	(*( P02_PDR1_type *) 0xf003b544u)	/* Port 15 Pad Driver Mode 1 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P10_ACCEN1_type;
#define P10_ACCEN1	(*( P10_ACCEN1_type *) 0xf003b0f8u)	/* Port 10 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC0            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC1            : 5;	/* Port Control for Port 10 Pin 1 to 3 */
		unsigned int                : 3;
		unsigned int PC2            : 5;	/* Port Control for Port 10 Pin 1 to 3 */
		unsigned int                : 3;
		unsigned int PC3            : 5;	/* Port Control for Port 10 Pin 1 to 3 */
	} B;
	int I;
	unsigned int U;

} P10_IOCR0_type;
#define P10_IOCR0	(*( P10_IOCR0_type *) 0xf003b010u)	/* Port 10 Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC4            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC5            : 5;	/* Port Control for Port 10 Pin 5 to 6 */
		unsigned int                : 3;
		unsigned int PC6            : 5;	/* Port Control for Port 10 Pin 5 to 6 */
		unsigned int                : 3;
		unsigned int PC7            : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P10_IOCR4_type;
#define P10_IOCR4	(*( P10_IOCR4_type *) 0xf003b014u)	/* Port 10 Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Reserved */
		unsigned int PL0            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD1            : 3;	/* Pad Driver Mode for Port 20 Pin 1 */
		unsigned int PL1            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD2            : 3;	/* Pad Driver Mode for Port 20 Pin 2 */
		unsigned int PL2            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD3            : 3;	/* Pad Driver Mode for Port 20 Pin 3 */
		unsigned int PL3            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD4            : 3;	/* Reserved */
		unsigned int PL4            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD5            : 3;	/* Pad Driver Mode for Port 20 Pin 5 */
		unsigned int PL5            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD6            : 3;	/* Pad Driver Mode for Port 20 Pin 6 */
		unsigned int PL6            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD7            : 3;	/* Reserved */
		unsigned int PL7            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
	} B;
	int I;
	unsigned int U;

} P10_PDR0_type;
#define P10_PDR0	(*( P10_PDR0_type *) 0xf003b040u)	/* Port 10 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P11_ACCEN1_type;
#define P11_ACCEN1	(*( P11_ACCEN1_type *) 0xf003b1f8u)	/* Port 11 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC0            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC1            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC2            : 5;	/* Port Control for Port 11 Pin 2 */
		unsigned int                : 3;
		unsigned int PC3            : 5;	/* Port Control for Port 11 Pin 3 */
	} B;
	int I;
	unsigned int U;

} P11_IOCR0_type;
#define P11_IOCR0	(*( P11_IOCR0_type *) 0xf003b110u)	/* Port 11 Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC12           : 5;	/* Port Control for Port 11.12 */
		unsigned int                : 3;
		unsigned int PC13           : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC14           : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC15           : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P11_IOCR12_type;
#define P11_IOCR12	(*( P11_IOCR12_type *) 0xf003b11cu)	/* Port 11 Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC4            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC5            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC6            : 5;	/* Port Control for Port 11 Pin 6 */
		unsigned int                : 3;
		unsigned int PC7            : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P11_IOCR4_type;
#define P11_IOCR4	(*( P11_IOCR4_type *) 0xf003b114u)	/* Port 11 Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Reserved */
		unsigned int PL0            : 1;	/* Reserved */
		unsigned int PD1            : 3;	/* Reserved */
		unsigned int PL1            : 1;	/* Reserved */
		unsigned int PD2            : 3;	/* Pad Driver Mode for Port 11 Pin 2 */
		unsigned int PL2            : 1;	/* Pad Level Selection for Port 11 Pin 2 */
		unsigned int PD3            : 3;	/* Pad Driver Mode for Port 11 Pin 3 */
		unsigned int PL3            : 1;	/* Pad Level Selection for Port 11 Pin 3 */
		unsigned int PD4            : 3;	/* Reserved */
		unsigned int PL4            : 1;	/* Reserved */
		unsigned int PD5            : 3;	/* Reserved */
		unsigned int PL5            : 1;	/* Reserved */
		unsigned int PD6            : 3;	/* Pad Driver Mode for Port 11 Pin 6 */
		unsigned int PL6            : 1;	/* Pad Level Selection for Port 11 Pin 6 */
		unsigned int PD7            : 3;	/* Pad Driver Mode for Port 11 Pin 7 */
		unsigned int PL7            : 1;	/* Pad Level Selection for Port 11 Pin 7 */
	} B;
	int I;
	unsigned int U;

} P11_PDR0_type;
#define P11_PDR0	(*( P11_PDR0_type *) 0xf003b140u)	/* Port 11 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD8            : 3;	/* Pad Driver Mode for Port 11 Pin 8 */
		unsigned int PL8            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD9            : 3;	/* Pad Driver Mode for Port 11 Pin 9 */
		unsigned int PL9            : 1;	/* Pad Level Selection for Port 11 Pin 9 */
		unsigned int PD10           : 3;	/* Pad Driver Mode for Port 11 Pin 10 */
		unsigned int PL10           : 1;	/* Pad Level Selection for Port 11 Pin 10 */
		unsigned int PD11           : 3;	/* Pad Driver Mode for Port 11 Pin 11 */
		unsigned int PL11           : 1;	/* Pad Level Selection for Port 11 Pin 11 */
		unsigned int PD12           : 3;	/* Pad Driver Mode for Port 11 Pin 12 */
		unsigned int PL12           : 1;	/* Pad Level Selection for Port 11 Pin 12 */
		unsigned int PD13           : 3;	/* Reserved */
		unsigned int PL13           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD14           : 3;	/* Reserved */
		unsigned int PL14           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD15           : 3;	/* Reserved */
		unsigned int PL15           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
	} B;
	int I;
	unsigned int U;

} P11_PDR1_type;
#define P11_PDR1	(*( P11_PDR1_type *) 0xf003b144u)	/* Port 11 Pad Driver Mode 1 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P13_ACCEN1_type;
#define P13_ACCEN1	(*( P13_ACCEN1_type *) 0xf003b3f8u)	/* Port 13 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Pad Driver Mode for Port 13 Pin 0 to 3 */
		unsigned int PL0            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD1            : 3;	/* Pad Driver Mode for Port 13 Pin 0 to 3 */
		unsigned int PL1            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD2            : 3;	/* Pad Driver Mode for Port 13 Pin 0 to 3 */
		unsigned int PL2            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD3            : 3;	/* Pad Driver Mode for Port 13 Pin 0 to 3 */
		unsigned int PL3            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		/* const */ unsigned int PD4            : 3;	/* Reserved */
		/* const */ unsigned int PL4            : 1;	/* Reserved */
		/* const */ unsigned int PD5            : 3;	/* Reserved */
		/* const */ unsigned int PL5            : 1;	/* Reserved */
		/* const */ unsigned int PD6            : 3;	/* Reserved */
		/* const */ unsigned int PL6            : 1;	/* Reserved */
		/* const */ unsigned int PD7            : 3;	/* Reserved */
		/* const */ unsigned int PL7            : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P13_PDR0_type;
#define P13_PDR0	(*( P13_PDR0_type *) 0xf003b340u)	/* Port 13 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P14_ACCEN1_type;
#define P14_ACCEN1	(*( P14_ACCEN1_type *) 0xf003b4f8u)	/* Port 14 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC8            : 5;	/* Port Control for Port 14 Pin 8 */
		unsigned int                : 3;
		unsigned int PC9            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC10           : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC11           : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P14_IOCR8_type;
#define P14_IOCR8	(*( P14_IOCR8_type *) 0xf003b418u)	/* Port 14 Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P15_ACCEN1_type;
#define P15_ACCEN1	(*( P15_ACCEN1_type *) 0xf003b5f8u)	/* Port 15 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC8            : 5;	/* Port Control for Port 15 Pin 8 */
		unsigned int                : 3;
		unsigned int PC9            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC10           : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC11           : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P15_IOCR8_type;
#define P15_IOCR8	(*( P15_IOCR8_type *) 0xf003b518u)	/* Port 15 Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P20_ACCEN1_type;
#define P20_ACCEN1	(*( P20_ACCEN1_type *) 0xf003c0f8u)	/* Port 20 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC0            : 5;	/* Port Control for Port 20 Pin 0 */
		unsigned int                : 3;
		unsigned int PC1            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC2            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC3            : 5;	/* Port Control for Port 20 Pin 3 */
	} B;
	int I;
	unsigned int U;

} P20_IOCR0_type;
#define P20_IOCR0	(*( P20_IOCR0_type *) 0xf003c010u)	/* Port 20 Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC12           : 5;	/* Port Control for Port 20 Pin 12 */
		unsigned int                : 3;
		unsigned int PC13           : 5;	/* Port Control for Port 20 Pin 13 */
		unsigned int                : 3;
		unsigned int PC14           : 5;	/* Port Control for Port 20 Pin 14 */
		unsigned int                : 3;
		unsigned int PC15           : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P20_IOCR12_type;
#define P20_IOCR12	(*( P20_IOCR12_type *) 0xf003c01cu)	/* Port 20 Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC4            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC5            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC6            : 5;	/* Port Control for Port 20 Pin 6 */
		unsigned int                : 3;
		unsigned int PC7            : 5;	/* Port Control for Port 20 Pin 7 */
	} B;
	int I;
	unsigned int U;

} P20_IOCR4_type;
#define P20_IOCR4	(*( P20_IOCR4_type *) 0xf003c014u)	/* Port 20 Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Pad Driver Mode for Port 20 Pin 0 */
		unsigned int PL0            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD1            : 3;	/* Reserved */
		unsigned int PL1            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD2            : 3;	/* Reserved */
		unsigned int PL2            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD3            : 3;	/* Pad Driver Mode for Port 20 Pin 3 */
		unsigned int PL3            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD4            : 3;	/* Reserved */
		unsigned int PL4            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD5            : 3;	/* Reserved */
		unsigned int PL5            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD6            : 3;	/* Pad Driver Mode for Port 20 Pin 6 */
		unsigned int PL6            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD7            : 3;	/* Pad Driver Mode for Port 20 Pin 7 */
		unsigned int PL7            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
	} B;
	int I;
	unsigned int U;

} P20_PDR0_type;
#define P20_PDR0	(*( P20_PDR0_type *) 0xf003c040u)	/* Port 20 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD8            : 3;	/* Pad Driver Mode for Port 20 Pin 8 */
		unsigned int PL8            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD9            : 3;	/* Pad Driver Mode for Port 20 Pin 9 */
		unsigned int PL9            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD10           : 3;	/* Pad Driver Mode for Port 20 Pin 10 */
		unsigned int PL10           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD11           : 3;	/* Pad Driver Mode for Port 20 Pin 11 */
		unsigned int PL11           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD12           : 3;	/* Pad Driver Mode for Port 20 Pin 12 */
		unsigned int PL12           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD13           : 3;	/* Pad Driver Mode for Port 20 Pin 13 */
		unsigned int PL13           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD14           : 3;	/* Pad Driver Mode for Port 20 Pin 14 */
		unsigned int PL14           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD15           : 3;	/* Reserved */
		unsigned int PL15           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
	} B;
	int I;
	unsigned int U;

} P20_PDR1_type;
#define P20_PDR1	(*( P20_PDR1_type *) 0xf003c044u)	/* Port 20 Pad Driver Mode 1 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P21_ACCEN1_type;
#define P21_ACCEN1	(*( P21_ACCEN1_type *) 0xf003c1f8u)	/* Port 21 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC0            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC1            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC2            : 5;	/* Port Control for Port 21 Pin 2 */
		unsigned int                : 3;
		unsigned int PC3            : 5;	/* Port Control for Port 21 Pin 3 */
	} B;
	int I;
	unsigned int U;

} P21_IOCR0_type;
#define P21_IOCR0	(*( P21_IOCR0_type *) 0xf003c110u)	/* Port 21 Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Reserved */
		unsigned int PL0            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD1            : 3;	/* Reserved */
		unsigned int PL1            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD2            : 3;	/* Pad Driver Mode for Port 21 Pin 2 */
		unsigned int PL2            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD3            : 3;	/* Pad Driver Mode for Port 21 Pin 3 */
		unsigned int PL3            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD4            : 3;	/* Pad Driver Mode for Port 21 Pin 4 */
		unsigned int PL4            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD5            : 3;	/* Pad Driver Mode for Port 21 Pin 5 */
		unsigned int PL5            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD6            : 3;	/* Pad Driver Mode for Port 21 Pin 6 */
		unsigned int PL6            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD7            : 3;	/* Pad Driver Mode for Port 21 Pin 7 */
		unsigned int PL7            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
	} B;
	int I;
	unsigned int U;

} P21_PDR0_type;
#define P21_PDR0	(*( P21_PDR0_type *) 0xf003c140u)	/* Port 21 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P22_ACCEN1_type;
#define P22_ACCEN1	(*( P22_ACCEN1_type *) 0xf003c2f8u)	/* Port 22 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC4            : 5;	/* Port Control for Port 22 Pin 4 */
		unsigned int                : 3;
		unsigned int PC5            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC6            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC7            : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P22_IOCR4_type;
#define P22_IOCR4	(*( P22_IOCR4_type *) 0xf003c214u)	/* Port 22 Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Pad Driver Mode for Port 22 Pin 0 */
		unsigned int PL0            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD1            : 3;	/* Pad Driver Mode for Port 22 Pin 1 */
		unsigned int PL1            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD2            : 3;	/* Pad Driver Mode for Port 22 Pin 2 */
		unsigned int PL2            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD3            : 3;	/* Pad Driver Mode for Port 22 Pin 3 */
		unsigned int PL3            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD4            : 3;	/* Pad Driver Mode for Port 22 Pin 4 */
		unsigned int PL4            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD5            : 3;	/* Reserved */
		unsigned int PL5            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD6            : 3;	/* Reserved */
		unsigned int PL6            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD7            : 3;	/* Reserved */
		unsigned int PL7            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
	} B;
	int I;
	unsigned int U;

} P22_PDR0_type;
#define P22_PDR0	(*( P22_PDR0_type *) 0xf003c240u)	/* Port 22 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P23_ACCEN1_type;
#define P23_ACCEN1	(*( P23_ACCEN1_type *) 0xf003c3f8u)	/* Port 23 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC0            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC1            : 5;	/* Port Control for Port 23 Pin 1 */
		unsigned int                : 3;
		unsigned int PC2            : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC3            : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P23_IOCR0_type;
#define P23_IOCR0	(*( P23_IOCR0_type *) 0xf003c310u)	/* Port 23 Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Reserved */
		unsigned int PL0            : 1;	/* Reserved */
		unsigned int PD1            : 3;	/* Pad Driver Mode for Port 23 Pin 1 */
		unsigned int PL1            : 1;	/* Pad Level Selection for Port 23 Pin 1 */
		unsigned int PD2            : 3;	/* Reserved */
		unsigned int PL2            : 1;	/* Reserved */
		unsigned int PD3            : 3;	/* Reserved */
		unsigned int PL3            : 1;	/* Reserved */
		/* const */ unsigned int PD4            : 3;	/* Reserved */
		/* const */ unsigned int PL4            : 1;	/* Reserved */
		/* const */ unsigned int PD5            : 3;	/* Reserved */
		/* const */ unsigned int PL5            : 1;	/* Reserved */
		/* const */ unsigned int PD6            : 3;	/* Reserved */
		/* const */ unsigned int PL6            : 1;	/* Reserved */
		/* const */ unsigned int PD7            : 3;	/* Reserved */
		/* const */ unsigned int PL7            : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P23_PDR0_type;
#define P23_PDR0	(*( P23_PDR0_type *) 0xf003c340u)	/* Port 23 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P33_ACCEN1_type;
#define P33_ACCEN1	(*( P33_ACCEN1_type *) 0xf003d3f8u)	/* Port 33 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC12           : 5;	/* Port Control for Port 33.12 */
		unsigned int                : 3;
		unsigned int PC13           : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC14           : 5;	/* Reserved */
		unsigned int                : 3;
		unsigned int PC15           : 5;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P33_IOCR12_type;
#define P33_IOCR12	(*( P33_IOCR12_type *) 0xf003d31cu)	/* Port 33 Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD8            : 3;	/* Pad Driver Mode for Port 33 Pin 8 */
		unsigned int PL8            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD9            : 3;	/* Pad Driver Mode for Port 33 Pin 9 */
		unsigned int PL9            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD10           : 3;	/* Pad Driver Mode for Port 33 Pin 10 */
		unsigned int PL10           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD11           : 3;	/* Pad Driver Mode for Port 33 Pin 11 */
		unsigned int PL11           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD12           : 3;	/* Pad Driver Mode for Port 33 Pin 12 */
		unsigned int PL12           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD13           : 3;	/* Reserved */
		unsigned int PL13           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD14           : 3;	/* Reserved */
		unsigned int PL14           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD15           : 3;	/* Reserved */
		unsigned int PL15           : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
	} B;
	int I;
	unsigned int U;

} P33_PDR1_type;
#define P33_PDR1	(*( P33_PDR1_type *) 0xf003d344u)	/* Port 33 Pad Driver Mode 1 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P34_ACCEN1_type;
#define P34_ACCEN1	(*( P34_ACCEN1_type *) 0xf003d4f8u)	/* Port 34 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;	/* Pad Driver Mode for Port 34 Pin 0 to 3 */
		unsigned int PL0            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD1            : 3;	/* Pad Driver Mode for Port 34 Pin 0 to 3 */
		unsigned int PL1            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD2            : 3;	/* Pad Driver Mode for Port 34 Pin 0 to 3 */
		unsigned int PL2            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		unsigned int PD3            : 3;	/* Pad Driver Mode for Port 34 Pin 0 to 3 */
		unsigned int PL3            : 1;	/* Reserved Read as 0, returns values last written, must be written with 0. */
		/* const */ unsigned int PD4            : 3;	/* Reserved */
		/* const */ unsigned int PL4            : 1;	/* Reserved */
		/* const */ unsigned int PD5            : 3;	/* Reserved */
		/* const */ unsigned int PL5            : 1;	/* Reserved */
		/* const */ unsigned int PD6            : 3;	/* Reserved */
		/* const */ unsigned int PL6            : 1;	/* Reserved */
		/* const */ unsigned int PD7            : 3;	/* Reserved */
		/* const */ unsigned int PL7            : 1;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P34_PDR0_type;
#define P34_PDR0	(*( P34_PDR0_type *) 0xf003d440u)	/* Port 34 Pad Driver Mode 0 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P40_ACCEN1_type;
#define P40_ACCEN1	(*( P40_ACCEN1_type *) 0xf003e0f8u)	/* Port 40 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC8            : 5;	/* Port Control for Port 40 Pin 8 to 11 */
		unsigned int                : 3;
		unsigned int PC9            : 5;	/* Port Control for Port 40 Pin 8 to 11 */
		unsigned int                : 3;
		unsigned int PC10           : 5;	/* Port Control for Port 40 Pin 8 to 11 */
		unsigned int                : 3;
		unsigned int PC11           : 5;	/* Port Control for Port 40 Pin 8 to 11 */
	} B;
	int I;
	unsigned int U;

} P40_IOCR8_type;
#define P40_IOCR8	(*( P40_IOCR8_type *) 0xf003e018u)	/* Port 40 Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int SEL1           : 1;	/* Pin Controller Select for Pin 1 */
		unsigned int SEL2           : 1;	/* Pin Controller Select for Pin 2 */
		unsigned int                : 6;
		unsigned int SEL9           : 1;	/* Pin Controller Select for Pin 9 */
		unsigned int SEL10          : 1;	/* Pin Controller Select for Pin 10 */
		unsigned int                : 20;
		/* const */ unsigned int LCK            : 1;	/* Lock Status */
	} B;
	int I;
	unsigned int U;

} P40_PCSR_type;
#define P40_PCSR	(*( P40_PCSR_type *) 0xf003e064u)	/* Port 40 Pin Controller Select Register */
#define P41_PCSR	(*( P40_PCSR_type *) 0xf003e164u)	/* Port 41 Pin Controller Select Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PDIS0          : 1;	/* Pin Function Decision Control for Pin 0 */
		unsigned int PDIS1          : 1;	/* Pin Function Decision Control for Pin 1 */
		unsigned int PDIS2          : 1;	/* Pin Function Decision Control for Pin 2 */
		unsigned int PDIS3          : 1;	/* Pin Function Decision Control for Pin 3 */
		unsigned int PDIS4          : 1;	/* Pin Function Decision Control for Pin 4 */
		unsigned int PDIS5          : 1;	/* Pin Function Decision Control for Pin 5 */
		unsigned int PDIS6          : 1;	/* Pin Function Decision Control for Pin 6 */
		unsigned int PDIS7          : 1;	/* Pin Function Decision Control for Pin 7 */
		unsigned int PDIS8          : 1;	/* Pin Function Decision Control for Pin 8 */
		unsigned int PDIS9          : 1;	/* Pin Function Decision Control for Pin 9 */
		unsigned int PDIS10         : 1;	/* Pin Function Decision Control for Pin 10 */
		unsigned int PDIS11         : 1;	/* Pin Function Decision Control for Pin 11 */
		unsigned int PDIS12         : 1;	/* Pin Function Decision Control for Pin 12 */
		unsigned int PDIS13         : 1;	/* Pin Function Decision Control for Pin 13 */
		unsigned int PDIS14         : 1;	/* Pin Function Decision Control for Pin 14 */
		unsigned int PDIS15         : 1;	/* Pin Function Decision Control for Pin 15 */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P40_PDISC_type;
#define P40_PDISC	(*( P40_PDISC_type *) 0xf003e060u)	/* Port 40 Pin Function Decision Control Register */
#define P41_PDISC	(*( P40_PDISC_type *) 0xf003e160u)	/* Port 41 Pin Function Decision Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} P41_ACCEN1_type;
#define P41_ACCEN1	(*( P41_ACCEN1_type *) 0xf003e1f8u)	/* Port 41 Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 3;
		unsigned int PC8            : 5;	/* Port Control for Port 41 Pin 8 to 11 */
		unsigned int                : 3;
		unsigned int PC9            : 5;	/* Port Control for Port 41 Pin 8 to 11 */
		unsigned int                : 3;
		unsigned int PC10           : 5;	/* Port Control for Port 41 Pin 8 to 11 */
		unsigned int                : 3;
		unsigned int PC11           : 5;	/* Port Control for Port 41 Pin 8 to 11 */
	} B;
	int I;
	unsigned int U;

} P41_IOCR8_type;
#define P41_IOCR8	(*( P41_IOCR8_type *) 0xf003e118u)	/* Port 41 Input/Output Control Register 8 */


/* OCDS */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DATA           : 32;	/* Read/Write Data */
	} B;
	int I;
	unsigned int U;

} CBS_COMDATA_type;
#define CBS_COMDATA	(*( CBS_COMDATA_type *) 0xf0000468u)	/* Communication Mode Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ADDR           : 32;	/* Source Address */
	} B;
	int I;
	unsigned int U;

} CBS_ICTSA_type;
#define CBS_ICTSA	(*( CBS_ICTSA_type *) 0xf0000488u)	/* Internally Controlled Trace Source Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ADDR           : 32;	/* Destination Address */
	} B;
	int I;
	unsigned int U;

} CBS_ICTTA_type;
#define CBS_ICTTA	(*( CBS_ICTTA_type *) 0xf000048cu)	/* Internally Controlled Trace Destination Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SET_CRS        : 1;	/* Set Read Sync Flag */
		unsigned __sfrbit32 SET_CWS        : 1;	/* Set Write Sync Flag */
		unsigned __sfrbit32 SET_CS         : 1;	/* Set Communication Synchronization Flag */
		unsigned __sfrbit32 CLR_CS         : 1;	/* Clear Communication Synchronization Flag */
		unsigned __sfrbit32 CHANNEL_P      : 1;	/* CHANNEL Write Protection */
		unsigned __sfrbit32 CHANNEL        : 3;	/* Channel Indication */
		unsigned __sfrbit32                : 8;
		unsigned __sfrbit32 SET_INT_MOD    : 1;	/* Enter Internal Mode */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 SET_INT_TRC    : 1;	/* Enable Internally Controlled Triggered Transfer */
		unsigned __sfrbit32 CLR_INT_TRC    : 1;	/* Disable Internally Controlled Triggered Transfer */
		unsigned __sfrbit32 TRC_MOD_P      : 1;	/* TRC_MOD Write Protection */
		unsigned __sfrbit32 TRC_MOD        : 2;	/* Data Size Definition for Triggered Transfer */
		unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 INT_MOD        : 1;	/* Internal Mode Enabled Flag */
		/* const */ unsigned __sfrbit32 INT_TRC        : 1;	/* Internally Controlled Triggered Transfer Enable */
		unsigned __sfrbit32                : 6;
	} B;
	int I;
	unsigned int U;

} CBS_INTMOD_type;
#define CBS_INTMOD	(*( CBS_INTMOD_type *) 0xf0000484u)	/* Internal Mode Status and Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 4;
		/* const */ unsigned __sfrbit32 CRSYNC         : 1;	/* Communication Mode Read Sync Flag */
		/* const */ unsigned __sfrbit32 CWSYNC         : 1;	/* Communication Mode Write Sync Flag */
		unsigned __sfrbit32 CW_ACK         : 1;	/* Communication Mode Write Acknowledge */
		/* const */ unsigned __sfrbit32 COM_SYNC       : 1;	/* Communication Mode Synchronization Flag */
		/* const */ unsigned __sfrbit32 HOSTED         : 1;	/* Tool Interface in Use */
		unsigned __sfrbit32                : 3;
		/* const */ unsigned __sfrbit32 CHANNEL        : 3;	/* Channel Indication */
		unsigned __sfrbit32                : 17;
	} B;
	int I;
	unsigned int U;

} CBS_IOSR_type;
#define CBS_IOSR	(*( CBS_IOSR_type *) 0xf000046cu)	/* IOClient Status and Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 MOD_REV        : 8;	/* Module Revision */
		/* const */ unsigned __sfrbit32 MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned __sfrbit32 MOD_NUMBER     : 16;	/* Module Number */
	} B;
	int I;
	unsigned int U;

} CBS_JDPID_type;
#define CBS_JDPID	(*( CBS_JDPID_type *) 0xf0000408u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 JTAG_ID        : 32;	/* JTAG Device ID */
	} B;
	int I;
	unsigned int U;

} CBS_JTAGID_type;
#define CBS_JTAGID	(*( CBS_JTAGID_type *) 0xf0000464u)	/* JTAG Device Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 OC0_P          : 1;	/* OC0 Write Protection */
		unsigned __sfrbit32 OC0            : 1;	/* Set/Clear OCDS Control Bits Bus Domain */
		unsigned __sfrbit32 OC1_P          : 1;	/* OC1 Write Protection */
		unsigned __sfrbit32 OC1            : 1;	/* Set/Clear OCDS Control Bits Bus Domain */
		unsigned __sfrbit32 OC2_P          : 1;	/* OC2 Write Protection */
		unsigned __sfrbit32 OC2            : 1;	/* Set/Clear OCDS Control Bits Bus Domain */
		unsigned __sfrbit32 OC3_P          : 1;	/* OC3 Write Protection */
		unsigned __sfrbit32 OC3            : 1;	/* Set/Clear OCDS Control Bits Bus Domain */
		unsigned __sfrbit32 OC4_P          : 1;	/* OC4 Write Protection */
		unsigned __sfrbit32 OC4            : 1;	/* Set/Clear OCDS Control Bits Bus Domain */
		unsigned __sfrbit32 OC5_P          : 1;	/* OC5 Write Protection */
		unsigned __sfrbit32 OC5            : 1;	/* Set/Clear OCDS Control Bits Bus Domain */
		unsigned __sfrbit32 WDTSUS_P       : 1;	/* WDTSUS Write Protection */
		unsigned __sfrbit32 WDTSUS         : 1;	/* Set/Clear Watchdog Timer Suspension Control */
		unsigned __sfrbit32 STABLE_P       : 1;	/* STABLE Write Protection */
		unsigned __sfrbit32 STABLE         : 1;	/* Initialize Application Reset Indication */
		unsigned __sfrbit32 OJC0_P         : 1;	/* OJC0 Write Protection */
		unsigned __sfrbit32 OJC0           : 1;	/* Set/Clear OCDS Control Bits IOClient Domain */
		unsigned __sfrbit32 OJC1_P         : 1;	/* OJC1 Write Protection */
		unsigned __sfrbit32 OJC1           : 1;	/* Set/Clear OCDS Control Bits IOClient Domain */
		unsigned __sfrbit32 OJC2_P         : 1;	/* OJC2 Write Protection */
		unsigned __sfrbit32 OJC2           : 1;	/* Set/Clear OCDS Control Bits IOClient Domain */
		unsigned __sfrbit32 OJC3_P         : 1;	/* OJC3 Write Protection */
		unsigned __sfrbit32 OJC3           : 1;	/* Set/Clear OCDS Control Bits IOClient Domain */
		unsigned __sfrbit32 OJC4_P         : 1;	/* OJC4 Write Protection */
		unsigned __sfrbit32 OJC4           : 1;	/* Set/Clear OCDS Control Bits IOClient Domain */
		unsigned __sfrbit32 OJC5_P         : 1;	/* OJC5 Write Protection */
		unsigned __sfrbit32 OJC5           : 1;	/* Set/Clear OCDS Control Bits IOClient Domain */
		unsigned __sfrbit32 OJC6_P         : 1;	/* OJC6 Write Protection */
		unsigned __sfrbit32 OJC6           : 1;	/* Set/Clear OCDS Control Bits IOClient Domain */
		unsigned __sfrbit32 OJC7_P         : 1;	/* OJC7 Write Protection */
		unsigned __sfrbit32 OJC7           : 1;	/* Set/Clear OCDS Control Bits IOClient Domain */
	} B;
	int I;
	unsigned int U;

} CBS_OCNTRL_type;
#define CBS_OCNTRL	(*( CBS_OCNTRL_type *) 0xf000047cu)	/* OSCU Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 PAT            : 8;	/* OCDS Enabling Pattern */
		unsigned __sfrbit32 DS             : 1;	/* Disable OCDS */
		unsigned __sfrbit32 OCO            : 1;	/* OCDS Clock Off */
		unsigned __sfrbit32                : 6;
		unsigned __sfrbit32 IF_LCK_P       : 1;	/* IF_LCK Write Protection */
		unsigned __sfrbit32 IF_LCK         : 1;	/* Set/Clear Interface Locked Indication */
		unsigned __sfrbit32 AUT_OK_P       : 1;	/* AUT_OK Write Protection */
		unsigned __sfrbit32 AUT_OK         : 1;	/* Set/Clear the Authorization OK Indication */
		unsigned __sfrbit32                : 12;
	} B;
	int I;
	unsigned int U;

} CBS_OEC_type;
#define CBS_OEC	(*( CBS_OEC_type *) 0xf0000478u)	/* OCDS Enable Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DAPMODE        : 3;	/* DAP Interface Mode */
		unsigned __sfrbit32 DAPRST         : 1;	/* DAP Protocol Clear */
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 F_JTAG         : 1;	/* Forced JTAG Mode */
		unsigned __sfrbit32 N_JTAG         : 1;	/* No Switch to JTAG */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 PADCTL         : 4;	/* Pad Control for Debug Interface Pins */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} CBS_OIFM_type;
#define CBS_OIFM	(*( CBS_OIFM_type *) 0xf000040cu)	/* OCDS Interface Mode Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 OEN            : 1;	/* OCDS Enabled Flag */
		/* const */ unsigned __sfrbit32 OC0            : 1;	/* OCDS Control Bits System Bus Domain */
		/* const */ unsigned __sfrbit32 OC1            : 1;	/* OCDS Control Bits System Bus Domain */
		/* const */ unsigned __sfrbit32 OC2            : 1;	/* OCDS Control Bits System Bus Domain */
		/* const */ unsigned __sfrbit32 ENIDIS         : 1;	/* OCDS ENDINIT Protection Override */
		/* const */ unsigned __sfrbit32 EECTRC         : 1;	/* On Chip Trace Enable */
		/* const */ unsigned __sfrbit32 EECDIS         : 1;	/* Emulation Logic Disable */
		/* const */ unsigned __sfrbit32 WDTSUS         : 1;	/* Control of Watchdog Timer Suspension */
		/* const */ unsigned __sfrbit32 HARR           : 1;	/* Halt after Reset Request */
		/* const */ unsigned __sfrbit32 OJC1           : 1;	/* OCDS Control Bits IOClient Domain */
		/* const */ unsigned __sfrbit32 OJC2           : 1;	/* OCDS Control Bits IOClient Domain */
		/* const */ unsigned __sfrbit32 OJC3           : 1;	/* OCDS Control Bits IOClient Domain */
		/* const */ unsigned __sfrbit32 RSTCL0         : 1;	/* OCDS System Reset Request */
		/* const */ unsigned __sfrbit32 RSTCL1         : 1;	/* OCDS Debug Reset Request */
		/* const */ unsigned __sfrbit32 OJC6           : 1;	/* OCDS Control Bits IOClient Domain */
		/* const */ unsigned __sfrbit32 RSTCL3         : 1;	/* OCDS Application Reset Request */
		/* const */ unsigned __sfrbit32 IF_LCK         : 1;	/* Interface Locked Indication */
		/* const */ unsigned __sfrbit32 AUT_OK         : 1;	/* Authorization OK Indication */
		/* const */ unsigned __sfrbit32 STABLE         : 1;	/* Application Reset Indication */
		/* const */ unsigned __sfrbit32 OCO            : 1;	/* OCDS debug resource Clock On Indication */
		/* const */ unsigned __sfrbit32                : 12;
	} B;
	int I;
	unsigned int U;

} CBS_OSTATE_type;
#define CBS_OSTATE	(*( CBS_OSTATE_type *) 0xf0000480u)	/* OSCU Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 C0             : 1;	/* Capture of BRKOUT Signal of CPU0 */
		/* const */ unsigned __sfrbit32 C1             : 1;	/* Capture of BRKOUT Signal of CPU1 */
		/* const */ unsigned __sfrbit32 C2             : 1;	/* Capture of BRKOUT Signal of CPU2 */
		/* const */ unsigned __sfrbit32                : 28;
		/* const */ unsigned __sfrbit32 HSM            : 1;	/* Capture of BRKOUT Signal of */
	} B;
	int I;
	unsigned int U;

} CBS_TCCB_type;
#define CBS_TCCB	(*( CBS_TCCB_type *) 0xf00004b0u)	/* TG Capture for Cores - BRKOUT */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 C0             : 1;	/* Capture of HALT Signal of CPU0 */
		/* const */ unsigned __sfrbit32 C1             : 1;	/* Capture of HALT Signal of CPU1 */
		/* const */ unsigned __sfrbit32 C2             : 1;	/* Capture of HALT Signal of CPU2 */
		/* const */ unsigned __sfrbit32                : 28;
		/* const */ unsigned __sfrbit32 HSM            : 1;	/* Capture of HALT Signal of */
	} B;
	int I;
	unsigned int U;

} CBS_TCCH_type;
#define CBS_TCCH	(*( CBS_TCCH_type *) 0xf00004b4u)	/* TG Capture for Cores - HALT */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 P0             : 1;	/* Capture of Trigger Input Pin 0 */
		/* const */ unsigned __sfrbit32 P1             : 1;	/* Capture of Trigger Input Pin 1 */
		/* const */ unsigned __sfrbit32 P2             : 1;	/* Capture of Trigger Input Pin 2 */
		/* const */ unsigned __sfrbit32 P3             : 1;	/* Capture of Trigger Input Pin 3 */
		/* const */ unsigned __sfrbit32 P4             : 1;	/* Capture of Trigger Input Pin 4 */
		/* const */ unsigned __sfrbit32 P5             : 1;	/* Capture of Trigger Input Pin 5 */
		/* const */ unsigned __sfrbit32 P6             : 1;	/* Capture of Trigger Input Pin 6 */
		/* const */ unsigned __sfrbit32 P7             : 1;	/* Capture of Trigger Input Pin 7 */
		/* const */ unsigned __sfrbit32                : 24;
	} B;
	int I;
	unsigned int U;

} CBS_TCIP_type;
#define CBS_TCIP	(*( CBS_TCIP_type *) 0xf000041cu)	/* TG Capture for TG Input Pins */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 BRK            : 1;	/* Capture of MCDS break_out */
		/* const */ unsigned __sfrbit32 SUS            : 1;	/* Capture of MCDS suspend_out */
		/* const */ unsigned __sfrbit32                : 6;
		/* const */ unsigned __sfrbit32 T0             : 1;	/* Capture of MCDS trig_out 0 */
		/* const */ unsigned __sfrbit32 T1             : 1;	/* Capture of MCDS trig_out 1 */
		/* const */ unsigned __sfrbit32 T2             : 1;	/* Capture of MCDS trig_out 2 */
		/* const */ unsigned __sfrbit32 T3             : 1;	/* Capture of MCDS trig_out 3 */
		/* const */ unsigned __sfrbit32                : 20;
	} B;
	int I;
	unsigned int U;

} CBS_TCM_type;
#define CBS_TCM	(*( CBS_TCM_type *) 0xf00004bcu)	/* TG Capture for MCDS */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 OTGB0          : 16;	/* Capture Bits for OTGB0 */
		/* const */ unsigned __sfrbit32 OTGB1          : 16;	/* Capture Bits for OTGB1 */
	} B;
	int I;
	unsigned int U;

} CBS_TCTGB_type;
#define CBS_TCTGB	(*( CBS_TCTGB_type *) 0xf00004b8u)	/* TG Capture for OTGB0/1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 TL1            : 1;	/* Capture of Trigger Line 1 */
		/* const */ unsigned __sfrbit32 TL2            : 1;	/* Capture of Trigger Line 2 */
		/* const */ unsigned __sfrbit32 TL3            : 1;	/* Capture of Trigger Line 3 */
		/* const */ unsigned __sfrbit32 TL4            : 1;	/* Capture of Trigger Line 4 */
		/* const */ unsigned __sfrbit32 TL5            : 1;	/* Capture of Trigger Line 5 */
		/* const */ unsigned __sfrbit32 TL6            : 1;	/* Capture of Trigger Line 6 */
		/* const */ unsigned __sfrbit32 TL7            : 1;	/* Capture of Trigger Line 7 */
		/* const */ unsigned __sfrbit32                : 24;
	} B;
	int I;
	unsigned int U;

} CBS_TCTL_type;
#define CBS_TCTL	(*( CBS_TCTL_type *) 0xf0000474u)	/* TG Capture for TG Lines */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 PIN0           : 4;	/* Trigger Pin 0 to Trigger Line Routing */
		unsigned __sfrbit32 PIN1           : 4;	/* Trigger Pin 1 to Trigger Line Routing */
		unsigned __sfrbit32 PIN2           : 4;	/* Trigger Pin 2 to Trigger Line Routing */
		unsigned __sfrbit32 PIN3           : 4;	/* Trigger Pin 3 to Trigger Line Routing */
		unsigned __sfrbit32 PIN4           : 4;	/* Trigger Pin 4 to Trigger Line Routing */
		unsigned __sfrbit32 PIN5           : 4;	/* Trigger Pin 5 to Trigger Line Routing */
		unsigned __sfrbit32 PIN6           : 4;	/* Trigger Pin 6 to Trigger Line Routing */
		unsigned __sfrbit32 PIN7           : 4;	/* Trigger Pin 7 to Trigger Line Routing */
	} B;
	int I;
	unsigned int U;

} CBS_TIPR_type;
#define CBS_TIPR	(*( CBS_TIPR_type *) 0xf0000410u)	/* TG Input Pins Routing */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 C0             : 1;	/* CPU0 as Suspend Target */
		unsigned __sfrbit32 C1             : 1;	/* CPU1 as Suspend Target */
		unsigned __sfrbit32 C2             : 1;	/* CPU2 as Suspend Target */
		unsigned __sfrbit32                : 25;
		unsigned __sfrbit32 HSS            : 1;	/* HSSL as Suspend Target */
		unsigned __sfrbit32 DMA            : 1;	/* DMA as Suspend Target */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 HSM            : 1;	/* as Suspend Target */
	} B;
	int I;
	unsigned int U;

} CBS_TL1ST_type;
#define CBS_TL1ST	(*( CBS_TL1ST_type *) 0xf0000494u)	/* TG Line 1 Suspend Targets */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 TLSP1          : 4;	/* TG Line Signal Processing */
		unsigned __sfrbit32 TLSP2          : 4;	/* TG Line Signal Processing */
		unsigned __sfrbit32 TLSP3          : 4;	/* TG Line Signal Processing */
		unsigned __sfrbit32 TLSP4          : 4;	/* TG Line Signal Processing */
		unsigned __sfrbit32 TLSP5          : 4;	/* TG Line Signal Processing */
		unsigned __sfrbit32 TLSP6          : 4;	/* TG Line Signal Processing */
		unsigned __sfrbit32 TLSP7          : 4;	/* TG Line Signal Processing */
	} B;
	int I;
	unsigned int U;

} CBS_TLC_type;
#define CBS_TLC	(*( CBS_TLC_type *) 0xf0000490u)	/* TG Line Control */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TGL            : 4;	/* Trigger Line to Counter Routing */
		unsigned __sfrbit32 LE             : 3;	/* Level or Edge Counting */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 CLR            : 2;	/* Clear and Enable Counter(s) */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 STOP           : 2;	/* Stop Counter(s) */
		unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} CBS_TLCC0_type;
#define CBS_TLCC0	(*( CBS_TLCC0_type *) 0xf0000440u)	/* TG Line Counter Control */
#define CBS_TLCC1	(*( CBS_TLCC0_type *) 0xf0000444u)	/* TG Line Counter Control */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 TL1            : 1;	/* Capture and Hold Enable for Trigger Line 1 */
		unsigned __sfrbit32 TL2            : 1;	/* Capture and Hold Enable for Trigger Line 2 */
		unsigned __sfrbit32 TL3            : 1;	/* Capture and Hold Enable for Trigger Line 3 */
		unsigned __sfrbit32                : 28;
	} B;
	int I;
	unsigned int U;

} CBS_TLCHE_type;
#define CBS_TLCHE	(*( CBS_TLCHE_type *) 0xf0000498u)	/* TG Line Capture and Hold Enable */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 TL1            : 1;	/* Capture and Hold Clear for Trigger Line 1 */
		unsigned __sfrbit32 TL2            : 1;	/* Capture and Hold Clear for Trigger Line 2 */
		unsigned __sfrbit32 TL3            : 1;	/* Capture and Hold Clear for Trigger Line 3 */
		unsigned __sfrbit32                : 28;
	} B;
	int I;
	unsigned int U;

} CBS_TLCHS_type;
#define CBS_TLCHS	(*( CBS_TLCHS_type *) 0xf000049cu)	/* TG Line Capture and Hold Clear */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 CV             : 31;	/* Count Value */
		/* const */ unsigned __sfrbit32 SO             : 1;	/* Sticky Overflow Bit */
	} B;
	int I;
	unsigned int U;

} CBS_TLCV0_type;
#define CBS_TLCV0	(*( CBS_TLCV0_type *) 0xf0000450u)	/* TG Line Counter Value */
#define CBS_TLCV1	(*( CBS_TLCV0_type *) 0xf0000454u)	/* TG Line Counter Value */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 TL1            : 1;	/* Current State of Trigger Line 1 */
		/* const */ unsigned __sfrbit32 TL2            : 1;	/* Current State of Trigger Line 2 */
		/* const */ unsigned __sfrbit32 TL3            : 1;	/* Current State of Trigger Line 3 */
		/* const */ unsigned __sfrbit32 TL4            : 1;	/* Current State of Trigger Line 4 */
		/* const */ unsigned __sfrbit32 TL5            : 1;	/* Current State of Trigger Line 5 */
		/* const */ unsigned __sfrbit32 TL6            : 1;	/* Current State of Trigger Line 6 */
		/* const */ unsigned __sfrbit32 TL7            : 1;	/* Current State of Trigger Line 7 */
		/* const */ unsigned __sfrbit32                : 24;
	} B;
	int I;
	unsigned int U;

} CBS_TLS_type;
#define CBS_TLS	(*( CBS_TLS_type *) 0xf0000470u)	/* TG Line State */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TGL            : 4;	/* Timer to Trigger Line Routing */
		unsigned __sfrbit32 VTZ            : 1;	/* TG Line Value when Timer Value is Zero */
		unsigned __sfrbit32                : 11;
		unsigned __sfrbit32 TIM            : 16;	/* Timer Value */
	} B;
	int I;
	unsigned int U;

} CBS_TLT_type;
#define CBS_TLT	(*( CBS_TLT_type *) 0xf00004a8u)	/* TG Line Timer */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TL1            : 2;	/* TG Line Enabling for Trigger to Host (TRIG) */
		unsigned __sfrbit32 TL2            : 2;	/* TG Line Enabling for Trigger to Host (TRIG) */
		unsigned __sfrbit32 TL3            : 2;	/* TG Line Enabling for Trigger to Host (TRIG) */
		unsigned __sfrbit32 TL4            : 2;	/* TG Line Enabling for Trigger to Host (TRIG) */
		unsigned __sfrbit32 TL5            : 2;	/* TG Line Enabling for Trigger to Host (TRIG) */
		unsigned __sfrbit32 TL6            : 2;	/* TG Line Enabling for Trigger to Host (TRIG) */
		unsigned __sfrbit32 TL7            : 2;	/* TG Line Enabling for Trigger to Host (TRIG) */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} CBS_TLTTH_type;
#define CBS_TLTTH	(*( CBS_TLTTH_type *) 0xf00004acu)	/* TG Lines for Trigger to Host */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 PIN0           : 2;	/* Pulse Stretch Control for Trigger Pin 0 */
		unsigned __sfrbit32 PIN1           : 2;	/* Pulse Stretch Control for Trigger Pin 1 */
		unsigned __sfrbit32 PIN2           : 2;	/* Pulse Stretch Control for Trigger Pin 2 */
		unsigned __sfrbit32 PIN3           : 2;	/* Pulse Stretch Control for Trigger Pin 3 */
		unsigned __sfrbit32 PIN4           : 2;	/* Pulse Stretch Control for Trigger Pin 4 */
		unsigned __sfrbit32 PIN5           : 2;	/* Pulse Stretch Control for Trigger Pin 5 */
		unsigned __sfrbit32 PIN6           : 2;	/* Pulse Stretch Control for Trigger Pin 6 */
		unsigned __sfrbit32 PIN7           : 2;	/* Pulse Stretch Control for Trigger Pin 7 */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} CBS_TOPPS_type;
#define CBS_TOPPS	(*( CBS_TOPPS_type *) 0xf0000418u)	/* TG Output Pins Pulse Stretcher */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 PIN0           : 4;	/* Trigger Line to Trigger Pin 0 Routing */
		unsigned __sfrbit32 PIN1           : 4;	/* Trigger Line to Trigger Pin 1 Routing */
		unsigned __sfrbit32 PIN2           : 4;	/* Trigger Line to Trigger Pin 2 Routing */
		unsigned __sfrbit32 PIN3           : 4;	/* Trigger Line to Trigger Pin 3 Routing */
		unsigned __sfrbit32 PIN4           : 4;	/* Trigger Line to Trigger Pin 4 Routing */
		unsigned __sfrbit32 PIN5           : 4;	/* Trigger Line to Trigger Pin 5 Routing */
		unsigned __sfrbit32 PIN6           : 4;	/* Trigger Line to Trigger Pin 6 Routing */
		unsigned __sfrbit32 PIN7           : 4;	/* Trigger Line to Trigger Pin 7 Routing */
	} B;
	int I;
	unsigned int U;

} CBS_TOPR_type;
#define CBS_TOPR	(*( CBS_TOPR_type *) 0xf0000414u)	/* TG Output Pins Routing */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 HALT           : 4;	/* HALT to Trigger Line Routing */
		unsigned __sfrbit32 BRKOUT         : 4;	/* BRKOUT to Trigger Line Routing */
		unsigned __sfrbit32 BT1            : 1;	/* BRKOUT to Trigger Line 1 Routing */
		unsigned __sfrbit32                : 11;
		unsigned __sfrbit32 BRKIN          : 4;	/* Trigger Line to BRKIN Routing */
		unsigned __sfrbit32 SUSIN          : 4;	/* Trigger Line to SUSIN Routing */
		unsigned __sfrbit32                : 4;
	} B;
	int I;
	unsigned int U;

} CBS_TRC0_type;
#define CBS_TRC0	(*( CBS_TRC0_type *) 0xf0000420u)	/* TG Routing for CPU0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TR0EV          : 4;	/* TRxEVT to Trigger Line Routing */
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 TR2EV          : 4;	/* TRxEVT to Trigger Line Routing */
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 TR4EV          : 4;	/* TRxEVT to Trigger Line Routing */
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 TR6EV          : 4;	/* TRxEVT to Trigger Line Routing */
		unsigned __sfrbit32                : 4;
	} B;
	int I;
	unsigned int U;

} CBS_TREC0_type;
#define CBS_TREC0	(*( CBS_TREC0_type *) 0xf00004c0u)	/* TG Routing Events of CPU0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 HALT           : 4;	/* HALT to Trigger Line Routing */
		unsigned __sfrbit32 BRKOUT         : 4;	/* BRKOUT to Trigger Line Routing */
		unsigned __sfrbit32 BT1            : 1;	/* BRKOUT to Trigger Line 1 Routing */
		unsigned __sfrbit32                : 11;
		unsigned __sfrbit32 BRKIN          : 4;	/* Trigger Line to BRKIN Routing */
		unsigned __sfrbit32 SUSIN          : 4;	/* Trigger Line to SUSIN Routing */
		unsigned __sfrbit32                : 4;
	} B;
	int I;
	unsigned int U;

} CBS_TRHSM_type;
#define CBS_TRHSM	(*( CBS_TRHSM_type *) 0xf0000438u)	/* TG Routing for Control */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 TRGx_0         : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_1         : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_2         : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_3         : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_4         : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_5         : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_6         : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_7         : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_8         : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_9         : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_10        : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_11        : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_12        : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_13        : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_14        : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32 TRGx_15        : 1;	/* Service Request Bits */
		/* const */ unsigned __sfrbit32                : 8;
		/* const */ unsigned __sfrbit32 x              : 8;	/* TRIG register number */
	} B;
	int I;
	unsigned int U;

} CBS_TRIG0_type;
#define CBS_TRIG0	(*( CBS_TRIG0_type *) 0xf0000500u)	/* Trigger to Host Register 0 */
#define CBS_TRIG1	(*( CBS_TRIG0_type *) 0xf0000504u)	/* Trigger to Host Register 1 */
#define CBS_TRIG2	(*( CBS_TRIG0_type *) 0xf0000508u)	/* Trigger to Host Register 2 */
#define CBS_TRIG3	(*( CBS_TRIG0_type *) 0xf000050cu)	/* Trigger to Host Register 3 */
#define CBS_TRIG4	(*( CBS_TRIG0_type *) 0xf0000510u)	/* Trigger to Host Register 4 */
#define CBS_TRIG5	(*( CBS_TRIG0_type *) 0xf0000514u)	/* Trigger to Host Register 5 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 TRGx_0         : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_1         : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_2         : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_3         : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_4         : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_5         : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_6         : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_7         : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_8         : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_9         : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_10        : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_11        : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_12        : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_13        : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_14        : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32 TRGx_15        : 1;	/* Request Bits of most important register TRIGx */
		/* const */ unsigned __sfrbit32                : 8;
		/* const */ unsigned __sfrbit32 x              : 8;	/* Index of most important register TRIGx */
	} B;
	int I;
	unsigned int U;

} CBS_TRIGC_type;
#define CBS_TRIGC	(*( CBS_TRIGC_type *) 0xf00004a4u)	/* Clear Trigger to Host Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 BITNUM         : 13;	/* Service Request Bit Number to Set */
		unsigned __sfrbit32                : 19;
	} B;
	int I;
	unsigned int U;

} CBS_TRIGS_type;
#define CBS_TRIGS	(*( CBS_TRIGS_type *) 0xf00004a0u)	/* Set Trigger to Host Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 4;
		unsigned __sfrbit32 BRKOUT         : 4;	/* MCDS break_out to Trigger Line Routing */
		unsigned __sfrbit32 SUSOUT         : 4;	/* MCDS suspend_out to Trigger Line Routing */
		unsigned __sfrbit32                : 8;
		unsigned __sfrbit32 BRKIN          : 4;	/* Trigger Line to MCDS break_in Routing */
		unsigned __sfrbit32                : 8;
	} B;
	int I;
	unsigned int U;

} CBS_TRMC_type;
#define CBS_TRMC	(*( CBS_TRMC_type *) 0xf000043cu)	/* TG Routing for MCDS Control */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TG0            : 4;	/* MCDS trig_out 0 to Trigger Line Routing */
		unsigned __sfrbit32 TG1            : 4;	/* MCDS trig_out 1 to Trigger Line Routing */
		unsigned __sfrbit32 TG2            : 4;	/* MCDS trig_out 2 to Trigger Line Routing */
		unsigned __sfrbit32 TG3            : 4;	/* MCDS trig_out 3 to Trigger Line Routing */
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} CBS_TRMT_type;
#define CBS_TRMT	(*( CBS_TRMT_type *) 0xf00004dcu)	/* TG Routing for MCDS Triggers */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TT             : 4;	/* Trigger Line to Cerberus? Triggered Transfer Routing */
		unsigned __sfrbit32                : 12;
		unsigned __sfrbit32 SRC0           : 4;	/* Trigger Line to SRC0 Interrupt Routing */
		unsigned __sfrbit32 SRC1           : 4;	/* Trigger Line to SRC1 Interrupt Routing */
		unsigned __sfrbit32                : 8;
	} B;
	int I;
	unsigned int U;

} CBS_TRSS_type;
#define CBS_TRSS	(*( CBS_TRSS_type *) 0xf0000460u)	/* TG Routing for Special Signals */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TG8            : 4;	/* OTGB0 Bit 8 to Trigger Line Routing */
		unsigned __sfrbit32 TG9            : 4;	/* OTGB0 Bit 9 to Trigger Line Routing */
		unsigned __sfrbit32 TG10           : 4;	/* OTGB0 Bit 10 to Trigger Line Routing */
		unsigned __sfrbit32 TG11           : 4;	/* OTGB0 Bit 11 to Trigger Line Routing */
		unsigned __sfrbit32 TG12           : 4;	/* OTGB0 Bit 12 to Trigger Line Routing */
		unsigned __sfrbit32 TG13           : 4;	/* OTGB0 Bit 13 to Trigger Line Routing */
		unsigned __sfrbit32 TG14           : 4;	/* OTGB0 Bit 14 to Trigger Line Routing */
		unsigned __sfrbit32 TG15           : 4;	/* OTGB0 Bit 15 to Trigger Line Routing */
	} B;
	int I;
	unsigned int U;

} CBS_TRTGB0H_type;
#define CBS_TRTGB0H	(*( CBS_TRTGB0H_type *) 0xf00004e4u)	/* TG Routing for OTGB0 Bits [15:8] */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TG0            : 4;	/* OTGB0 Bit 0 to Trigger Line Routing */
		unsigned __sfrbit32 TG1            : 4;	/* OTGB0 Bit 1 to Trigger Line Routing */
		unsigned __sfrbit32 TG2            : 4;	/* OTGB0 Bit 2 to Trigger Line Routing */
		unsigned __sfrbit32 TG3            : 4;	/* OTGB0 Bit 3 to Trigger Line Routing */
		unsigned __sfrbit32 TG4            : 4;	/* OTGB0 Bit 4 to Trigger Line Routing */
		unsigned __sfrbit32 TG5            : 4;	/* OTGB0 Bit 5 to Trigger Line Routing */
		unsigned __sfrbit32 TG6            : 4;	/* OTGB0 Bit 6 to Trigger Line Routing */
		unsigned __sfrbit32 TG7            : 4;	/* OTGB0 Bit 7 to Trigger Line Routing */
	} B;
	int I;
	unsigned int U;

} CBS_TRTGB0L_type;
#define CBS_TRTGB0L	(*( CBS_TRTGB0L_type *) 0xf00004e0u)	/* TG Routing for OTGB0 Bits [7:0] */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TG8            : 4;	/* OTGB1 Bit 8 to Trigger Line Routing */
		unsigned __sfrbit32 TG9            : 4;	/* OTGB1 Bit 9 to Trigger Line Routing */
		unsigned __sfrbit32 TG10           : 4;	/* OTGB1 Bit 10 to Trigger Line Routing */
		unsigned __sfrbit32 TG11           : 4;	/* OTGB1 Bit 11 to Trigger Line Routing */
		unsigned __sfrbit32 TG12           : 4;	/* OTGB1 Bit 12 to Trigger Line Routing */
		unsigned __sfrbit32 TG13           : 4;	/* OTGB1 Bit 13 to Trigger Line Routing */
		unsigned __sfrbit32 TG14           : 4;	/* OTGB1 Bit 14 to Trigger Line Routing */
		unsigned __sfrbit32 TG15           : 4;	/* OTGB1 Bit 15 to Trigger Line Routing */
	} B;
	int I;
	unsigned int U;

} CBS_TRTGB1H_type;
#define CBS_TRTGB1H	(*( CBS_TRTGB1H_type *) 0xf00004ecu)	/* TG Routing for OTGB1 Bits [15:8] */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 TG0            : 4;	/* OTGB1 Bit 0 to Trigger Line Routing */
		unsigned __sfrbit32 TG1            : 4;	/* OTGB1 Bit 1 to Trigger Line Routing */
		unsigned __sfrbit32 TG2            : 4;	/* OTGB1 Bit 2 to Trigger Line Routing */
		unsigned __sfrbit32 TG3            : 4;	/* OTGB1 Bit 3 to Trigger Line Routing */
		unsigned __sfrbit32 TG4            : 4;	/* OTGB1 Bit 4 to Trigger Line Routing */
		unsigned __sfrbit32 TG5            : 4;	/* OTGB1 Bit 5 to Trigger Line Routing */
		unsigned __sfrbit32 TG6            : 4;	/* OTGB1 Bit 6 to Trigger Line Routing */
		unsigned __sfrbit32 TG7            : 4;	/* OTGB1 Bit 7 to Trigger Line Routing */
	} B;
	int I;
	unsigned int U;

} CBS_TRTGB1L_type;
#define CBS_TRTGB1L	(*( CBS_TRTGB1L_type *) 0xf00004e8u)	/* TG Routing for OTGB1 Bits [7:0] */


/* FFT */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* FFT Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* FFT Disable Status Bit */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} FFT_CLC_type;
#define FFT_CLC	(*( FFT_CLC_type *) 0xf8700c00u)	/* FFT Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int START          : 1;	/* Start Transform */
		unsigned int                : 7;
		unsigned int LENGTH         : 4;	/* Length of Transform */
		unsigned int IFFT           : 1;	/* Inverse FFT */
		unsigned int WIN_BYP        : 1;	/* Window Bypass */
		unsigned int                : 2;
		unsigned int IN_FMT         : 2;	/* Input Format */
		unsigned int OUT_FMT        : 1;	/* Output Format */
		/* const */ unsigned int BUSY           : 1;	/* FFT Engine Busy */
		/* const */ unsigned int RFS            : 1;	/* Ready For Start */
		unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} FFT_CSR_type;
#define FFT_CSR	(*( FFT_CSR_type *) 0xf8700c40u)	/* FFT Control and Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 8;
		/* const */ unsigned int LENGTH         : 4;	/* Length of Transform */
		/* const */ unsigned int IFFT           : 1;	/* Inverse FFT */
		/* const */ unsigned int WIN_BYP        : 1;	/* Window Bypass */
		/* const */ unsigned int                : 2;
		/* const */ unsigned int IN_FMT         : 2;	/* Input Format */
		/* const */ unsigned int OUT_FMT        : 1;	/* Output Format */
		/* const */ unsigned int BUSY           : 1;	/* FFT Engine Busy */
		/* const */ unsigned int RFS            : 1;	/* Ready For Start */
		/* const */ unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} FFT_HISTORY0_type;
#define FFT_HISTORY0	(*( FFT_HISTORY0_type *) 0xf8700c60u)	/* FFT History0 Register */
#define FFT_HISTORY1	(*( FFT_HISTORY0_type *) 0xf8700c70u)	/* FFT History1 Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUMBER     : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} FFT_ID_type;
#define FFT_ID	(*( FFT_ID_type *) 0xf8700c08u)	/* FFT Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RST            : 1;	/* Kernel Reset */
		/* const */ unsigned __sfrbit32 RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned __sfrbit32                : 30;
	} B;
	int I;
	unsigned int U;

} FFT_KRST0_type;
#define FFT_KRST0	(*( FFT_KRST0_type *) 0xf8700cf4u)	/* FFT Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 RST            : 1;	/* Kernel Reset */
		unsigned __sfrbit32                : 31;
	} B;
	int I;
	unsigned int U;

} FFT_KRST1_type;
#define FFT_KRST1	(*( FFT_KRST1_type *) 0xf8700cf0u)	/* FFT Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned __sfrbit32                : 31;
	} B;
	int I;
	unsigned int U;

} FFT_KRSTCLR_type;
#define FFT_KRSTCLR	(*( FFT_KRSTCLR_type *) 0xf8700cecu)	/* FFT Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32                : 24;
		unsigned __sfrbit32 SUS            : 4;	/* OCDS Suspend Control */
		unsigned __sfrbit32 SUS_P          : 1;	/* SUS Write Protection */
		/* const */ unsigned __sfrbit32 SUSSTA         : 1;	/* Suspend State */
		unsigned __sfrbit32                : 2;
	} B;
	int I;
	unsigned int U;

} FFT_OCS_type;
#define FFT_OCS	(*( FFT_OCS_type *) 0xf8700ce8u)	/* FFT OCDS Control and Status */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DDREN          : 1;	/* Destructive Debug Read Enable */
		unsigned __sfrbit32 DRDIS          : 1;	/* Destructive Read Disable */
		unsigned __sfrbit32                : 30;
	} B;
	int I;
	unsigned int U;

} FFT_ODA_type;
#define FFT_ODA	(*( FFT_ODA_type *) 0xf8700ce4u)	/* FFT OCDS Debug Access Register */


/* EMEM */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Disable Status Bit */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} EMEM_CLC_type;
#define EMEM_CLC	(*( EMEM_CLC_type *) 0xf90e6000u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MOD_REV        : 8;	/* Module Revision Number */
		/* const */ unsigned int MOD_TYPE       : 8;	/* Module Type */
		/* const */ unsigned int MOD_NUM        : 16;	/* Module Number */
	} B;
	int I;
	unsigned int U;

} EMEM_ID_type;
#define EMEM_ID	(*( EMEM_ID_type *) 0xf90e6008u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STBLOCK        : 1;	/* Lock Flag */
		unsigned int STBULK         : 3;	/* Unlock Lock Flag */
		unsigned int STBSLK         : 4;	/* Set Lock Flag */
		unsigned int                : 4;
		unsigned int ACGEN          : 1;	/* Automatic Clock Gating Enabling */
		unsigned int                : 3;
		/* const */ unsigned int ACGST0         : 1;	/* Automatic Clock Gating Status of Tile 0 */
		/* const */ unsigned int ACGST1         : 1;	/* Automatic Clock Gating Status of Tile 1 */
		/* const */ unsigned int ACGST2         : 1;	/* Automatic Clock Gating Status of Tile 2 */
		/* const */ unsigned int ACGST3         : 1;	/* Automatic Clock Gating Status of Tile 3 */
		/* const */ unsigned int ACGST4         : 1;	/* Automatic Clock Gating Status of Tile 4 */
		/* const */ unsigned int ACGST5         : 1;	/* Automatic Clock Gating Status of Tile 5 */
		/* const */ unsigned int ACGST6         : 1;	/* Automatic Clock Gating Status of Tile 6 */
		/* const */ unsigned int ACGST7         : 1;	/* Automatic Clock Gating Status of Tile 7 */
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} EMEM_SBRCTR_type;
#define EMEM_SBRCTR	(*( EMEM_SBRCTR_type *) 0xf90e6034u)	/* Standby RAM Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int T0             : 2;	/* Tile 0 Allocation */
		unsigned int T1             : 2;	/* Tile 1 Allocation */
		unsigned int T2             : 2;	/* Tile 2 Allocation */
		unsigned int T3             : 2;	/* Tile 3 Allocation */
		unsigned int T4             : 2;	/* Tile 4 Allocation */
		unsigned int T5             : 2;	/* Tile 5 Allocation */
		unsigned int T6             : 2;	/* Tile 6 Allocation */
		unsigned int T7             : 2;	/* Tile 7 Allocation */
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} EMEM_TILECONFIG_type;
#define EMEM_TILECONFIG	(*( EMEM_TILECONFIG_type *) 0xf90e6020u)	/* Tile Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TILE0          : 2;	/* Usage of Tile 0 */
		/* const */ unsigned int TILE1          : 2;	/* Usage of Tile 1 */
		/* const */ unsigned int TILE2          : 2;	/* Usage of Tile 2 */
		/* const */ unsigned int TILE3          : 2;	/* Usage of Tile 3 */
		/* const */ unsigned int TILE4          : 2;	/* Usage of Tile 4 */
		/* const */ unsigned int TILE5          : 2;	/* Usage of Tile 5 */
		/* const */ unsigned int TILE6          : 2;	/* Usage of Tile 6 */
		/* const */ unsigned int TILE7          : 2;	/* Usage of Tile 7 */
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} EMEM_TILESTATE_type;
#define EMEM_TILESTATE	(*( EMEM_TILESTATE_type *) 0xf90e602cu)	/* Tile Status Register */


/* ETH */
typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;	/* Access Enable for Master TAG ID 0 */
		unsigned int EN1            : 1;	/* Access Enable for Master TAG ID 1 */
		unsigned int EN2            : 1;	/* Access Enable for Master TAG ID 2 */
		unsigned int EN3            : 1;	/* Access Enable for Master TAG ID 3 */
		unsigned int EN4            : 1;	/* Access Enable for Master TAG ID 4 */
		unsigned int EN5            : 1;	/* Access Enable for Master TAG ID 5 */
		unsigned int EN6            : 1;	/* Access Enable for Master TAG ID 6 */
		unsigned int EN7            : 1;	/* Access Enable for Master TAG ID 7 */
		unsigned int EN8            : 1;	/* Access Enable for Master TAG ID 8 */
		unsigned int EN9            : 1;	/* Access Enable for Master TAG ID 9 */
		unsigned int EN10           : 1;	/* Access Enable for Master TAG ID 10 */
		unsigned int EN11           : 1;	/* Access Enable for Master TAG ID 11 */
		unsigned int EN12           : 1;	/* Access Enable for Master TAG ID 12 */
		unsigned int EN13           : 1;	/* Access Enable for Master TAG ID 13 */
		unsigned int EN14           : 1;	/* Access Enable for Master TAG ID 14 */
		unsigned int EN15           : 1;	/* Access Enable for Master TAG ID 15 */
		unsigned int EN16           : 1;	/* Access Enable for Master TAG ID 16 */
		unsigned int EN17           : 1;	/* Access Enable for Master TAG ID 17 */
		unsigned int EN18           : 1;	/* Access Enable for Master TAG ID 18 */
		unsigned int EN19           : 1;	/* Access Enable for Master TAG ID 19 */
		unsigned int EN20           : 1;	/* Access Enable for Master TAG ID 20 */
		unsigned int EN21           : 1;	/* Access Enable for Master TAG ID 21 */
		unsigned int EN22           : 1;	/* Access Enable for Master TAG ID 22 */
		unsigned int EN23           : 1;	/* Access Enable for Master TAG ID 23 */
		unsigned int EN24           : 1;	/* Access Enable for Master TAG ID 24 */
		unsigned int EN25           : 1;	/* Access Enable for Master TAG ID 25 */
		unsigned int EN26           : 1;	/* Access Enable for Master TAG ID 26 */
		unsigned int EN27           : 1;	/* Access Enable for Master TAG ID 27 */
		unsigned int EN28           : 1;	/* Access Enable for Master TAG ID 28 */
		unsigned int EN29           : 1;	/* Access Enable for Master TAG ID 29 */
		unsigned int EN30           : 1;	/* Access Enable for Master TAG ID 30 */
		unsigned int EN31           : 1;	/* Access Enable for Master TAG ID 31 */
	} B;
	int I;
	unsigned int U;

} ETH_ACCEN0_type;
#define ETH_ACCEN0	(*( ETH_ACCEN0_type *) 0xf001d00cu)	/* Access Enable Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int Reserved       : 32;	/* Reserved */
	} B;
	int I;
	unsigned int U;

} ETH_ACCEN1_type;
#define ETH_ACCEN1	(*( ETH_ACCEN1_type *) 0xf001d010u)	/* Access Enable Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AXWHSTS        : 1;	/* AXI Master Write Channel or AHB Master Status */
		/* const */ unsigned int AXIRDSTS       : 1;	/* AXI Master Read Channel Status */
		/* const */ unsigned int RESERVED_31_2  : 30;	/* RESERVED_31_2 */
	} B;
	int I;
	unsigned int U;

} ETH_AHB_OR_AXI_STATUS_type;
#define ETH_AHB_OR_AXI_STATUS	(*( ETH_AHB_OR_AXI_STATUS_type *) 0xf001f02cu)	/* Register 11 - AHB or AXI Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SWR            : 1;	/* Software Reset */
		unsigned int DA             : 1;	/* DMA Arbitration Scheme */
		unsigned int DSL            : 5;	/* Descriptor Skip Length */
		unsigned int ATDS           : 1;	/* Alternate Descriptor Size */
		unsigned int PBL            : 6;	/* Programmable Burst Length */
		unsigned int PR             : 2;	/* Priority Ratio */
		unsigned int FB             : 1;	/* Fixed Burst */
		unsigned int RPBL           : 6;	/* Rx DMA PBL */
		unsigned int USP            : 1;	/* Use Seperate PBL */
		unsigned int PBLx8          : 1;	/* PBLx8 Mode */
		unsigned int AAL            : 1;	/* Address Aligned Beats */
		unsigned int MB             : 1;	/* Mixed Burst */
		unsigned int TXPR           : 1;	/* Transmit Priority */
		/* const */ unsigned int PRWG           : 2;	/* Channel Priority Weights */
		/* const */ unsigned int RESERVED_31_30 : 2;	/* RESERVED_31_30 */
	} B;
	int I;
	unsigned int U;

} ETH_BUS_MODE_type;
#define ETH_BUS_MODE	(*( ETH_BUS_MODE_type *) 0xf001f000u)	/* Register 0 - Bus Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;	/* Module Disable Request Bit */
		/* const */ unsigned int DISS           : 1;	/* Module Disable Status Bit */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} ETH_CLC_type;
#define ETH_CLC	(*( ETH_CLC_type *) 0xf001d000u)	/* Clock Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CURRBUFAPTR    : 32;	/* Host Receive Buffer Address Pointer */
	} B;
	int I;
	unsigned int U;

} ETH_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS_type;
#define ETH_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS	(*( ETH_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS_type *) 0xf001f054u)	/* Register 21 - Current Host Receive Buffer Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CURRDESAPTR    : 32;	/* Host Receive Descriptor Address Pointer */
	} B;
	int I;
	unsigned int U;

} ETH_CURRENT_HOST_RECEIVE_DESCRIPTOR_type;
#define ETH_CURRENT_HOST_RECEIVE_DESCRIPTOR	(*( ETH_CURRENT_HOST_RECEIVE_DESCRIPTOR_type *) 0xf001f04cu)	/* Register 19 - Current Host Receive Descriptor Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CURTBUFAPTR    : 32;	/* Host Transmit Buffer Address Pointer */
	} B;
	int I;
	unsigned int U;

} ETH_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS_type;
#define ETH_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS	(*( ETH_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS_type *) 0xf001f050u)	/* Register 20 - Current Host Transmit Buffer Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CURTDESAPTR    : 32;	/* Host Transmit Descriptor Address Pointer */
	} B;
	int I;
	unsigned int U;

} ETH_CURRENT_HOST_TRANSMIT_DESCRIPTOR_type;
#define ETH_CURRENT_HOST_TRANSMIT_DESCRIPTOR	(*( ETH_CURRENT_HOST_TRANSMIT_DESCRIPTOR_type *) 0xf001f048u)	/* Register 18 - Current Host Transmit Descriptor Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RPESTS         : 1;	/* MAC GMII or MII Receive Protocol Engine Status */
		/* const */ unsigned int RFCFCSTS       : 2;	/* MAC Receive Frame Controller FIFO Status */
		/* const */ unsigned int RESERVED_3     : 1;	/* RESERVED_3 */
		/* const */ unsigned int RWCSTS         : 1;	/* MTL Rx FIFO Write Controller Active Status */
		/* const */ unsigned int RRCSTS         : 2;	/* MTL Rx FIFO Read Controller State */
		/* const */ unsigned int RESERVED_7     : 1;	/* RESERVED_7 */
		/* const */ unsigned int RXFSTS         : 2;	/* MTL Rx FIFO Fill-level Status */
		/* const */ unsigned int RESERVED_15_10 : 6;	/* RESERVED_15_10 */
		/* const */ unsigned int TPESTS         : 1;	/* MAC GMII or MII Transmit Protocol Engine Status */
		/* const */ unsigned int TFCSTS         : 2;	/* MAC Transmit Frame Controller Status */
		/* const */ unsigned int TXPAUSED       : 1;	/* MAC transmitter in PAUSE */
		/* const */ unsigned int TRCSTS         : 2;	/* MTL Tx FIFO Read Controller Status */
		/* const */ unsigned int TWCSTS         : 1;	/* MTL Tx FIFO Write Controller Active Status */
		/* const */ unsigned int RESERVED_23    : 1;	/* RESERVED_23 */
		/* const */ unsigned int TXFSTS         : 1;	/* MTL Tx FIFO Not Empty Status */
		/* const */ unsigned int TXSTSFSTS      : 1;	/* MTL TxStatus FIFO Full Status */
		/* const */ unsigned int RESERVED_31_26 : 6;	/* RESERVED_31_26 */
	} B;
	int I;
	unsigned int U;

} ETH_DEBUG_type;
#define ETH_DEBUG	(*( ETH_DEBUG_type *) 0xf001e024u)	/* Register 9 - Debug Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FCA_BPA        : 1;	/* Flow Control Busy or Backpressure Activate */
		unsigned int TFE            : 1;	/* Transmit Flow Control Enable */
		unsigned int RFE            : 1;	/* Receive Flow Control Enable */
		unsigned int UP             : 1;	/* Unicast Pause Frame Detect */
		unsigned int PLT            : 2;	/* Pause Low Threshold */
		/* const */ unsigned int RESERVED_6     : 1;	/* RESERVED_6 */
		unsigned int DZPQ           : 1;	/* Disable Zero-Quanta Pause */
		/* const */ unsigned int RESERVED_15_8  : 8;	/* RESERVED_15_8 */
		unsigned int PT             : 16;	/* Pause Time */
	} B;
	int I;
	unsigned int U;

} ETH_FLOW_CONTROL_type;
#define ETH_FLOW_CONTROL	(*( ETH_FLOW_CONTROL_type *) 0xf001e018u)	/* Register 6 - Flow Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int GB             : 1;	/* GMII Busy */
		unsigned int GW             : 1;	/* GMII Write */
		unsigned int CR             : 4;	/* CSR Clock Range */
		unsigned int GR             : 5;	/* GMII Register */
		unsigned int PA             : 5;	/* Physical Layer Address */
		/* const */ unsigned int RESERVED_31_16 : 16;	/* RESERVED_31_16 */
	} B;
	int I;
	unsigned int U;

} ETH_GMII_ADDRESS_type;
#define ETH_GMII_ADDRESS	(*( ETH_GMII_ADDRESS_type *) 0xf001e010u)	/* Register 4 - GMII Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int GD             : 16;	/* GMII Data */
		/* const */ unsigned int RESERVED_31_16 : 16;	/* RESERVED_31_16 */
	} B;
	int I;
	unsigned int U;

} ETH_GMII_DATA_type;
#define ETH_GMII_DATA	(*( ETH_GMII_DATA_type *) 0xf001e014u)	/* Register 5 - GMII Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ALTI0          : 2;	/* Alternate Input Select */
		unsigned int ALTI1          : 2;	/* Alternate Input Select */
		unsigned int ALTI2          : 2;	/* Alternate Input Select */
		unsigned int ALTI3          : 2;	/* Alternate Input Select */
		unsigned int ALTI4          : 2;	/* Alternate Input Select */
		unsigned int ALTI5          : 2;	/* Alternate Input Select */
		unsigned int ALTI6          : 2;	/* Alternate Input Select */
		unsigned int ALTI7          : 2;	/* Alternate Input Select */
		unsigned int ALTI8          : 2;	/* Alternate Input Select */
		unsigned int ALTI9          : 2;	/* Alternate Input Select */
		unsigned int ALTI10         : 2;	/* Alternate Input Select */
		unsigned int                : 2;
		unsigned int EPR            : 1;	/* External Phy Interface RMMI Mode Bit */
		unsigned int DIV            : 1;	/* Module Clock Divider Request Bit */
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} ETH_GPCTL_type;
#define ETH_GPCTL	(*( ETH_GPCTL_type *) 0xf001d008u)	/* Input and Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int HTH            : 32;	/* Hash Table High */
	} B;
	int I;
	unsigned int U;

} ETH_HASH_TABLE_HIGH_type;
#define ETH_HASH_TABLE_HIGH	(*( ETH_HASH_TABLE_HIGH_type *) 0xf001e008u)	/* Register 2 - Hash Table High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int HTL            : 32;	/* Hash Table Low */
	} B;
	int I;
	unsigned int U;

} ETH_HASH_TABLE_LOW_type;
#define ETH_HASH_TABLE_LOW	(*( ETH_HASH_TABLE_LOW_type *) 0xf001e00cu)	/* Register 3 - Hash Table Low Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MIISEL         : 1;	/* MIISEL */
		/* const */ unsigned int GMIISEL        : 1;	/* GMIISEL */
		/* const */ unsigned int HDSEL          : 1;	/* HDSEL */
		/* const */ unsigned int EXTHASHEN      : 1;	/* EXTHASHEN */
		/* const */ unsigned int HASHSEL        : 1;	/* HASHSEL */
		/* const */ unsigned int ADDMACADRSEL   : 1;	/* ADDMACADRSEL */
		/* const */ unsigned int PCSSEL         : 1;	/* PCSSEL */
		/* const */ unsigned int L3L4FLTREN     : 1;	/* L3L4FLTREN */
		/* const */ unsigned int SMASEL         : 1;	/* SMASEL */
		/* const */ unsigned int RWKSEL         : 1;	/* RWKSEL */
		/* const */ unsigned int MGKSEL         : 1;	/* MGKSEL */
		/* const */ unsigned int MMCSEL         : 1;	/* MMCSEL */
		/* const */ unsigned int TSVER1SEL      : 1;	/* TSVER1SEL */
		/* const */ unsigned int TSVER2SEL      : 1;	/* TSVER2SEL */
		/* const */ unsigned int EEESEL         : 1;	/* EEESEL */
		/* const */ unsigned int AVSEL          : 1;	/* AVSEL */
		/* const */ unsigned int TXCOESEL       : 1;	/* TXCOESEL */
		/* const */ unsigned int RXTYP1COE      : 1;	/* RXTYP1COE */
		/* const */ unsigned int RXTYP2COE      : 1;	/* RXTYP2COE */
		unsigned int RXFIFOSIZE     : 1;	/* RXFIFOSIZE */
		/* const */ unsigned int RXCHCNT        : 2;	/* RXCHCNT */
		/* const */ unsigned int TXCHCNT        : 2;	/* TXCHCNT */
		/* const */ unsigned int ENHDESSEL      : 1;	/* ENHDESSEL */
		/* const */ unsigned int INTTSEN        : 1;	/* INTTSEN */
		/* const */ unsigned int FLEXIPPSEN     : 1;	/* FLEXIPPSEN */
		/* const */ unsigned int SAVLANINS      : 1;	/* SAVLANINS */
		/* const */ unsigned int ACTPHYIF       : 3;	/* Active or Selected PHY interface */
		/* const */ unsigned int RESERVED_31    : 1;	/* RESERVED_31 */
	} B;
	int I;
	unsigned int U;

} ETH_HW_FEATURE_type;
#define ETH_HW_FEATURE	(*( ETH_HW_FEATURE_type *) 0xf001f058u)	/* Register 22 - HW Feature Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MODREV         : 8;	/* Module Revision Number */
		/* const */ unsigned int MODTYPE        : 8;	/* Module Type */
		/* const */ unsigned int MODNUM         : 16;	/* Module Number Value */
	} B;
	int I;
	unsigned int U;

} ETH_ID_type;
#define ETH_ID	(*( ETH_ID_type *) 0xf001d004u)	/* Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TIE            : 1;	/* Transmit Interrupt Enable */
		unsigned int TSE            : 1;	/* Transmit Stopped Enable */
		unsigned int TUE            : 1;	/* Transmit Buffer Unvailable Enable */
		unsigned int TJE            : 1;	/* Transmit Jabber Timeout Enable */
		unsigned int OVE            : 1;	/* Overflow Interrupt Enable */
		unsigned int UNE            : 1;	/* Underflow Interrupt Enable */
		unsigned int RIE            : 1;	/* Receive Interrupt Enable */
		unsigned int RUE            : 1;	/* Receive Buffer Unavailable Enable */
		unsigned int RSE            : 1;	/* Receive Stopped Enable */
		unsigned int RWE            : 1;	/* Receive Watchdog Timeout Enable */
		unsigned int ETE            : 1;	/* Early Transmit Interrupt Enable */
		/* const */ unsigned int RESERVED_12_11 : 2;	/* RESERVED_12_11 */
		unsigned int FBE            : 1;	/* Fatal Bus Error Enable */
		unsigned int ERE            : 1;	/* Early Receive Interrupt Enable */
		unsigned int AIE            : 1;	/* Abnormal Interrupt Summary Enable */
		unsigned int NIE            : 1;	/* Normal Interrupt Summary Enable */
		/* const */ unsigned int RESERVED_31_17 : 15;	/* RESERVED_31_17 */
	} B;
	int I;
	unsigned int U;

} ETH_INTERRUPT_ENABLE_type;
#define ETH_INTERRUPT_ENABLE	(*( ETH_INTERRUPT_ENABLE_type *) 0xf001f01cu)	/* Register 7 - Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RGSMIIIM       : 1;	/* RGMII or SMII Interrupt Mask */
		/* const */ unsigned int PCSLCHGIM      : 1;	/* PCS Link Status Interrupt Mask */
		/* const */ unsigned int PCSANCIM       : 1;	/* PCS AN Completion Interrupt Mask */
		unsigned int PMTIM          : 1;	/* PMT Interrupt Mask */
		/* const */ unsigned int RESERVED_8_4   : 5;	/* RESERVED_8_4 */
		unsigned int TSIM           : 1;	/* Timestamp Interrupt Mask */
		/* const */ unsigned int LPIIM          : 1;	/* LPI Interrupt Mask */
		/* const */ unsigned int RESERVED_31_11 : 21;	/* RESERVED_31_11 */
	} B;
	int I;
	unsigned int U;

} ETH_INTERRUPT_MASK_type;
#define ETH_INTERRUPT_MASK	(*( ETH_INTERRUPT_MASK_type *) 0xf001e03cu)	/* Register 15 - Interrupt Mask Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RGSMIIIS       : 1;	/* RGMII or SMII Interrupt Status */
		/* const */ unsigned int PCSLCHGIS      : 1;	/* PCS Link Status Changed */
		/* const */ unsigned int PCSANCIS       : 1;	/* PCS Auto-Negotiation Complete */
		/* const */ unsigned int PMTIS          : 1;	/* PMT Interrupt Status */
		/* const */ unsigned int MMCIS          : 1;	/* MMC Interrupt Status */
		/* const */ unsigned int MMCRXIS        : 1;	/* MMC Receive Interrupt Status */
		/* const */ unsigned int MMCTXIS        : 1;	/* MMC Transmit Interrupt Status */
		/* const */ unsigned int MMCRXIPIS      : 1;	/* MMC Receive Checksum Offload Interrupt Status */
		/* const */ unsigned int RESERVED_8     : 1;	/* RESERVED_8 */
		/* const */ unsigned int TSIS           : 1;	/* Timestamp Interrupt Status */
		/* const */ unsigned int LPIIS          : 1;	/* LPI Interrupt Status */
		/* const */ unsigned int RESERVED_31_11 : 21;	/* RESERVED_31_11 */
	} B;
	int I;
	unsigned int U;

} ETH_INTERRUPT_STATUS_type;
#define ETH_INTERRUPT_STATUS	(*( ETH_INTERRUPT_STATUS_type *) 0xf001e038u)	/* Register 14 - Interrupt Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		/* const */ unsigned int RSTSTAT        : 1;	/* Kernel Reset Status */
		unsigned int                : 30;
	} B;
	int I;
	unsigned int U;

} ETH_KRST0_type;
#define ETH_KRST0	(*( ETH_KRST0_type *) 0xf001d014u)	/* Kernel Reset Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RST            : 1;	/* Kernel Reset */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ETH_KRST1_type;
#define ETH_KRST1	(*( ETH_KRST1_type *) 0xf001d018u)	/* Kernel Reset Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CLR            : 1;	/* Kernel Reset Status Clear */
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ETH_KRSTCLR_type;
#define ETH_KRSTCLR	(*( ETH_KRSTCLR_type *) 0xf001d01cu)	/* Kernel Reset Status Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address0 [47:32] */
		/* const */ unsigned int RESERVED_30_16 : 15;	/* RESERVED_30_16 */
		/* const */ unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS0_HIGH_type;
#define ETH_MAC_ADDRESS0_HIGH	(*( ETH_MAC_ADDRESS0_HIGH_type *) 0xf001e040u)	/* Register 16 - MAC Address0 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address0 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS0_LOW_type;
#define ETH_MAC_ADDRESS0_LOW	(*( ETH_MAC_ADDRESS0_LOW_type *) 0xf001e044u)	/* Register 17 - MAC Address0 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address10 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS10_HIGH_type;
#define ETH_MAC_ADDRESS10_HIGH	(*( ETH_MAC_ADDRESS10_HIGH_type *) 0xf001e090u)	/* Register 36 - MAC Address10 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address10 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS10_LOW_type;
#define ETH_MAC_ADDRESS10_LOW	(*( ETH_MAC_ADDRESS10_LOW_type *) 0xf001e094u)	/* Register 37 - MAC Address10 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address11 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS11_HIGH_type;
#define ETH_MAC_ADDRESS11_HIGH	(*( ETH_MAC_ADDRESS11_HIGH_type *) 0xf001e098u)	/* Register 38 - MAC Address11 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address11 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS11_LOW_type;
#define ETH_MAC_ADDRESS11_LOW	(*( ETH_MAC_ADDRESS11_LOW_type *) 0xf001e09cu)	/* Register 39 - MAC Address1 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address12 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS12_HIGH_type;
#define ETH_MAC_ADDRESS12_HIGH	(*( ETH_MAC_ADDRESS12_HIGH_type *) 0xf001e0a0u)	/* Register 40 - MAC Address12 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address12 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS12_LOW_type;
#define ETH_MAC_ADDRESS12_LOW	(*( ETH_MAC_ADDRESS12_LOW_type *) 0xf001e0a4u)	/* Register 41 - MAC Address12 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address13 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS13_HIGH_type;
#define ETH_MAC_ADDRESS13_HIGH	(*( ETH_MAC_ADDRESS13_HIGH_type *) 0xf001e0a8u)	/* Register 42 - MAC Address13 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address13 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS13_LOW_type;
#define ETH_MAC_ADDRESS13_LOW	(*( ETH_MAC_ADDRESS13_LOW_type *) 0xf001e0acu)	/* Register 43 - MAC Address13 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address14 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS14_HIGH_type;
#define ETH_MAC_ADDRESS14_HIGH	(*( ETH_MAC_ADDRESS14_HIGH_type *) 0xf001e0b0u)	/* Register 44 - MAC Address14 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address14 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS14_LOW_type;
#define ETH_MAC_ADDRESS14_LOW	(*( ETH_MAC_ADDRESS14_LOW_type *) 0xf001e0b4u)	/* Register 45 - MAC Address14 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* ADDRHI */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS15_HIGH_type;
#define ETH_MAC_ADDRESS15_HIGH	(*( ETH_MAC_ADDRESS15_HIGH_type *) 0xf001e0b8u)	/* Register 46 - MAC Address15 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address15 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS15_LOW_type;
#define ETH_MAC_ADDRESS15_LOW	(*( ETH_MAC_ADDRESS15_LOW_type *) 0xf001e0bcu)	/* Register 47 - MAC Address15 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address16 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS16_HIGH_type;
#define ETH_MAC_ADDRESS16_HIGH	(*( ETH_MAC_ADDRESS16_HIGH_type *) 0xf001e800u)	/* Register 512 - MAC Address16 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address16 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS16_LOW_type;
#define ETH_MAC_ADDRESS16_LOW	(*( ETH_MAC_ADDRESS16_LOW_type *) 0xf001e804u)	/* Register 513 - MAC Address16 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address18 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS17_HIGH_type;
#define ETH_MAC_ADDRESS17_HIGH	(*( ETH_MAC_ADDRESS17_HIGH_type *) 0xf001e808u)	/* Register 514 - MAC Address17 High Register */
#define ETH_MAC_ADDRESS18_HIGH	(*( ETH_MAC_ADDRESS17_HIGH_type *) 0xf001e810u)	/* Register 516 - MAC Address18 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address17 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS17_LOW_type;
#define ETH_MAC_ADDRESS17_LOW	(*( ETH_MAC_ADDRESS17_LOW_type *) 0xf001e80cu)	/* Register 515 - MAC Address17 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address18 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS18_LOW_type;
#define ETH_MAC_ADDRESS18_LOW	(*( ETH_MAC_ADDRESS18_LOW_type *) 0xf001e814u)	/* Register 517 - MAC Address18 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address19 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS19_HIGH_type;
#define ETH_MAC_ADDRESS19_HIGH	(*( ETH_MAC_ADDRESS19_HIGH_type *) 0xf001e818u)	/* Register 518 - MAC Address19 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address19 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS19_LOW_type;
#define ETH_MAC_ADDRESS19_LOW	(*( ETH_MAC_ADDRESS19_LOW_type *) 0xf001e81cu)	/* Register 519 - MAC Address19 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address1 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS1_HIGH_type;
#define ETH_MAC_ADDRESS1_HIGH	(*( ETH_MAC_ADDRESS1_HIGH_type *) 0xf001e048u)	/* Register 18 - MAC Address1 High Register */
#define ETH_MAC_ADDRESS24_HIGH	(*( ETH_MAC_ADDRESS1_HIGH_type *) 0xf001e840u)	/* Register 528 - MAC Address24 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address1 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS1_LOW_type;
#define ETH_MAC_ADDRESS1_LOW	(*( ETH_MAC_ADDRESS1_LOW_type *) 0xf001e04cu)	/* Register 19 - MAC Address1 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address20 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS20_HIGH_type;
#define ETH_MAC_ADDRESS20_HIGH	(*( ETH_MAC_ADDRESS20_HIGH_type *) 0xf001e820u)	/* Register 520 - MAC Address20 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address20 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS20_LOW_type;
#define ETH_MAC_ADDRESS20_LOW	(*( ETH_MAC_ADDRESS20_LOW_type *) 0xf001e824u)	/* Register 521 - MAC Address20 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address21 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS21_HIGH_type;
#define ETH_MAC_ADDRESS21_HIGH	(*( ETH_MAC_ADDRESS21_HIGH_type *) 0xf001e828u)	/* Register 522 - MAC Address21 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address21 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS21_LOW_type;
#define ETH_MAC_ADDRESS21_LOW	(*( ETH_MAC_ADDRESS21_LOW_type *) 0xf001e82cu)	/* Register 523 - MAC Address21 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address22 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS22_HIGH_type;
#define ETH_MAC_ADDRESS22_HIGH	(*( ETH_MAC_ADDRESS22_HIGH_type *) 0xf001e830u)	/* Register 524 - MAC Address22 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address22 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS22_LOW_type;
#define ETH_MAC_ADDRESS22_LOW	(*( ETH_MAC_ADDRESS22_LOW_type *) 0xf001e834u)	/* Register 525 - MAC Address22 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address23 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS23_HIGH_type;
#define ETH_MAC_ADDRESS23_HIGH	(*( ETH_MAC_ADDRESS23_HIGH_type *) 0xf001e838u)	/* Register 526 - */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address23 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS23_LOW_type;
#define ETH_MAC_ADDRESS23_LOW	(*( ETH_MAC_ADDRESS23_LOW_type *) 0xf001e83cu)	/* Register 527 - MAC Address23 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address24 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS24_LOW_type;
#define ETH_MAC_ADDRESS24_LOW	(*( ETH_MAC_ADDRESS24_LOW_type *) 0xf001e844u)	/* Register 529 - MAC Address24 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address25 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS25_HIGH_type;
#define ETH_MAC_ADDRESS25_HIGH	(*( ETH_MAC_ADDRESS25_HIGH_type *) 0xf001e848u)	/* Register 530 - MAC Address25 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address25 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS25_LOW_type;
#define ETH_MAC_ADDRESS25_LOW	(*( ETH_MAC_ADDRESS25_LOW_type *) 0xf001e84cu)	/* Register 531 - MAC Address25 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address26 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS26_HIGH_type;
#define ETH_MAC_ADDRESS26_HIGH	(*( ETH_MAC_ADDRESS26_HIGH_type *) 0xf001e850u)	/* Register 532 - MAC Address26 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address26 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS26_LOW_type;
#define ETH_MAC_ADDRESS26_LOW	(*( ETH_MAC_ADDRESS26_LOW_type *) 0xf001e854u)	/* Register 533 - MAC Address26 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address27 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS27_HIGH_type;
#define ETH_MAC_ADDRESS27_HIGH	(*( ETH_MAC_ADDRESS27_HIGH_type *) 0xf001e858u)	/* Register 534 - MAC Address27 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address27 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS27_LOW_type;
#define ETH_MAC_ADDRESS27_LOW	(*( ETH_MAC_ADDRESS27_LOW_type *) 0xf001e85cu)	/* Register 535 - MAC Address27 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address28 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS28_HIGH_type;
#define ETH_MAC_ADDRESS28_HIGH	(*( ETH_MAC_ADDRESS28_HIGH_type *) 0xf001e860u)	/* Register 536 - MAC Address28 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address28 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS28_LOW_type;
#define ETH_MAC_ADDRESS28_LOW	(*( ETH_MAC_ADDRESS28_LOW_type *) 0xf001e864u)	/* Register 537 - MAC Address28 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address29 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS29_HIGH_type;
#define ETH_MAC_ADDRESS29_HIGH	(*( ETH_MAC_ADDRESS29_HIGH_type *) 0xf001e868u)	/* Register 538 - MAC Address29 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address29 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS29_LOW_type;
#define ETH_MAC_ADDRESS29_LOW	(*( ETH_MAC_ADDRESS29_LOW_type *) 0xf001e86cu)	/* Register 539 - MAC Address29 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address2 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS2_HIGH_type;
#define ETH_MAC_ADDRESS2_HIGH	(*( ETH_MAC_ADDRESS2_HIGH_type *) 0xf001e050u)	/* Register 20 - MAC Address2 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address2 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS2_LOW_type;
#define ETH_MAC_ADDRESS2_LOW	(*( ETH_MAC_ADDRESS2_LOW_type *) 0xf001e054u)	/* Register 21 - MAC Address2 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address30 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS30_HIGH_type;
#define ETH_MAC_ADDRESS30_HIGH	(*( ETH_MAC_ADDRESS30_HIGH_type *) 0xf001e870u)	/* Register 540 - MAC Address30 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address30 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS30_LOW_type;
#define ETH_MAC_ADDRESS30_LOW	(*( ETH_MAC_ADDRESS30_LOW_type *) 0xf001e874u)	/* Register 541 - MAC Address30 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address31 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS31_HIGH_type;
#define ETH_MAC_ADDRESS31_HIGH	(*( ETH_MAC_ADDRESS31_HIGH_type *) 0xf001e878u)	/* Register 542 - MAC Address31 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address31 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS31_LOW_type;
#define ETH_MAC_ADDRESS31_LOW	(*( ETH_MAC_ADDRESS31_LOW_type *) 0xf001e87cu)	/* Register 543 - MAC Address31 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address3 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS3_HIGH_type;
#define ETH_MAC_ADDRESS3_HIGH	(*( ETH_MAC_ADDRESS3_HIGH_type *) 0xf001e058u)	/* Register 22 - MAC Address3 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address3 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS3_LOW_type;
#define ETH_MAC_ADDRESS3_LOW	(*( ETH_MAC_ADDRESS3_LOW_type *) 0xf001e05cu)	/* Register 23 - MAC Address3 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address4 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS4_HIGH_type;
#define ETH_MAC_ADDRESS4_HIGH	(*( ETH_MAC_ADDRESS4_HIGH_type *) 0xf001e060u)	/* Register 24 - MAC Address4 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address4 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS4_LOW_type;
#define ETH_MAC_ADDRESS4_LOW	(*( ETH_MAC_ADDRESS4_LOW_type *) 0xf001e064u)	/* Register 25 - MAC Address4 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address5 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS5_HIGH_type;
#define ETH_MAC_ADDRESS5_HIGH	(*( ETH_MAC_ADDRESS5_HIGH_type *) 0xf001e068u)	/* Register 26 - MAC Address5 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address5 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS5_LOW_type;
#define ETH_MAC_ADDRESS5_LOW	(*( ETH_MAC_ADDRESS5_LOW_type *) 0xf001e06cu)	/* Register 27 - MAC Address5 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address6 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS6_HIGH_type;
#define ETH_MAC_ADDRESS6_HIGH	(*( ETH_MAC_ADDRESS6_HIGH_type *) 0xf001e070u)	/* Register 28 - MAC Address6 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address6 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS6_LOW_type;
#define ETH_MAC_ADDRESS6_LOW	(*( ETH_MAC_ADDRESS6_LOW_type *) 0xf001e074u)	/* Register 29 - MAC Address6 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address7 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS7_HIGH_type;
#define ETH_MAC_ADDRESS7_HIGH	(*( ETH_MAC_ADDRESS7_HIGH_type *) 0xf001e078u)	/* Register 30 - MAC Address7 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address7 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS7_LOW_type;
#define ETH_MAC_ADDRESS7_LOW	(*( ETH_MAC_ADDRESS7_LOW_type *) 0xf001e07cu)	/* Register 31 - MAC Address7 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address8 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS8_HIGH_type;
#define ETH_MAC_ADDRESS8_HIGH	(*( ETH_MAC_ADDRESS8_HIGH_type *) 0xf001e080u)	/* Register 32 - MAC Address8 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address8 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS8_LOW_type;
#define ETH_MAC_ADDRESS8_LOW	(*( ETH_MAC_ADDRESS8_LOW_type *) 0xf001e084u)	/* Register 33 - MAC Address8 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRHI         : 16;	/* MAC Address9 [47:32] */
		/* const */ unsigned int RESERVED_23_16 : 8;	/* RESERVED_23_16 */
		unsigned int MBC            : 6;	/* Mask Byte Control */
		unsigned int SA             : 1;	/* Source Address */
		unsigned int AE             : 1;	/* Address Enable */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS9_HIGH_type;
#define ETH_MAC_ADDRESS9_HIGH	(*( ETH_MAC_ADDRESS9_HIGH_type *) 0xf001e088u)	/* Register 34 - MAC Address9 High Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDRLO         : 32;	/* MAC Address9 [31:0] */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_ADDRESS9_LOW_type;
#define ETH_MAC_ADDRESS9_LOW	(*( ETH_MAC_ADDRESS9_LOW_type *) 0xf001e08cu)	/* Register 35 - MAC Address9 Low Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PRELEN         : 2;	/* Preamble Length for Transmit Frames */
		unsigned int RE             : 1;	/* Receiver Enable */
		unsigned int TE             : 1;	/* Transmitter Enable */
		unsigned int DC             : 1;	/* Deferral Check */
		unsigned int BL             : 2;	/* Back-Off Limit */
		unsigned int ACS            : 1;	/* Automatic Pad or CRC Stripping */
		/* const */ unsigned int LUD            : 1;	/* Link Up or Down */
		unsigned int DR             : 1;	/* Disable Retry */
		unsigned int IPC            : 1;	/* Checksum Offload */
		unsigned int DM             : 1;	/* Duplex Mode */
		unsigned int LM             : 1;	/* Loopback Mode */
		unsigned int DO             : 1;	/* Disable Receive Own */
		unsigned int FES            : 1;	/* Speed */
		/* const */ unsigned int PS             : 1;	/* Port Select */
		unsigned int DCRS           : 1;	/* Disable Carrier Sense During Transmission */
		unsigned int IFG            : 3;	/* Inter-Frame Gap */
		unsigned int JE             : 1;	/* Jumbo Frame Enable */
		/* const */ unsigned int BE             : 1;	/* Frame Burst Enable */
		unsigned int JD             : 1;	/* Jabber Disable */
		unsigned int WD             : 1;	/* Watchdog Disable */
		/* const */ unsigned int TC             : 1;	/* Transmit Configuration in RGMII, SGMII, or SMII */
		unsigned int CST            : 1;	/* CRC Stripping of Type Frames */
		/* const */ unsigned int SFTERR         : 1;	/* SMII Force Transmit Error */
		unsigned int TWOKPE         : 1;	/* IEEE 802.3as support for 2K packets Enable */
		/* const */ unsigned int SARC           : 3;	/* Source Address Insertion or Replacement Control */
		/* const */ unsigned int RESERVED_31    : 1;	/* RESERVED_31 */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_CONFIGURATION_type;
#define ETH_MAC_CONFIGURATION	(*( ETH_MAC_CONFIGURATION_type *) 0xf001e000u)	/* Register 0 - MAC Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PR             : 1;	/* Promiscuous Mode */
		unsigned int HUC            : 1;	/* Hash Unicast */
		unsigned int HMC            : 1;	/* Hash Multicast */
		unsigned int DAIF           : 1;	/* DA Inverse Filtering */
		unsigned int PM             : 1;	/* Pass All Multicast */
		unsigned int DBF            : 1;	/* Disable Broadcast Frames */
		unsigned int PCF            : 2;	/* Pass Control Frames */
		unsigned int SAIF           : 1;	/* SA Inverse Filtering */
		unsigned int SAF            : 1;	/* Source Address Filter Enable */
		unsigned int HPF            : 1;	/* Hash or Perfect Filter */
		/* const */ unsigned int RESERVED_15_11 : 5;	/* RESERVED_15_11 */
		unsigned int VTFE           : 1;	/* VLAN Tag Filter Enable */
		/* const */ unsigned int RESERVED_19_17 : 3;	/* RESERVED_19_17 */
		/* const */ unsigned int IPFE           : 1;	/* Layer 3 and Layer 4 Filter Enable */
		/* const */ unsigned int DNTU           : 1;	/* Drop non-TCP/UDP over IP Frames */
		/* const */ unsigned int RESERVED_30_22 : 9;	/* RESERVED_30_22 */
		unsigned int RA             : 1;	/* Receive All */
	} B;
	int I;
	unsigned int U;

} ETH_MAC_FRAME_FILTER_type;
#define ETH_MAC_FRAME_FILTER	(*( ETH_MAC_FRAME_FILTER_type *) 0xf001e004u)	/* Register 1 - MAC Frame Filter */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int MISFRMCNT      : 16;	/* MISFRMCNT */
		/* const */ unsigned int MISCNTOVF      : 1;	/* MISCNTOVF */
		/* const */ unsigned int OVFFRMCNT      : 11;	/* OVFFRMCNT */
		/* const */ unsigned int OVFCNTOVF      : 1;	/* OVFCNTOVF */
		/* const */ unsigned int RESERVED_31_29 : 3;	/* RESERVED_31_29 */
	} B;
	int I;
	unsigned int U;

} ETH_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_type;
#define ETH_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER	(*( ETH_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_type *) 0xf001f020u)	/* Register 8 - Missed Frame and Buffer Overflow Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CNTRST         : 1;	/* Counters Reset */
		unsigned int CNTSTOPRO      : 1;	/* Counters Stop Rollover */
		unsigned int RSTONRD        : 1;	/* Reset on Read */
		unsigned int CNTFREEZ       : 1;	/* MMC Counter Freeze */
		unsigned int CNTPRST        : 1;	/* Counters Preset */
		unsigned int CNTPRSTLVL     : 1;	/* Full-Half Preset */
		/* const */ unsigned int RESERVED_7_6   : 2;	/* RESERVED_7_6 */
		unsigned int UCDBC          : 1;	/* Update MMC Counters for Dropped Broadcast Frames */
		/* const */ unsigned int RESERVED_31_9  : 23;	/* RESERVED_31_9 */
	} B;
	int I;
	unsigned int U;

} ETH_MMC_CONTROL_type;
#define ETH_MMC_CONTROL	(*( ETH_MMC_CONTROL_type *) 0xf001e100u)	/* Register 64 - MMC Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV4GFIS     : 1;	/* MMC Receive IPV4 Good Frame Counter Interrupt Status */
		/* const */ unsigned int RXIPV4HERFIS   : 1;	/* MMC Receive IPV4 Header Error Frame Counter Interrupt Status */
		/* const */ unsigned int RXIPV4NOPAYFIS : 1;	/* MMC Receive IPV4 No Payload Frame Counter Interrupt Status */
		/* const */ unsigned int RXIPV4FRAGFIS  : 1;	/* MMC Receive IPV4 Fragmented Frame Counter Interrupt Status */
		/* const */ unsigned int RXIPV4UDSBLFIS : 1;	/* MMC Receive IPV4 UDP Checksum Disabled Frame Counter Interrupt Status */
		/* const */ unsigned int RXIPV6GFIS     : 1;	/* MMC Receive IPV6 Good Frame Counter Interrupt Status */
		/* const */ unsigned int RXIPV6HERFIS   : 1;	/* MMC Receive IPV6 Header Error Frame Counter Interrupt Status */
		/* const */ unsigned int RXIPV6NOPAYFIS : 1;	/* MMC Receive IPV6 No Payload Frame Counter Interrupt Status */
		/* const */ unsigned int RXUDPGFIS      : 1;	/* MMC Receive UDP Good Frame Counter Interrupt Status */
		/* const */ unsigned int RXUDPERFIS     : 1;	/* MMC Receive UDP Error Frame Counter Interrupt Status */
		/* const */ unsigned int RXTCPGFIS      : 1;	/* MMC Receive TCP Good Frame Counter Interrupt Status */
		/* const */ unsigned int RXTCPERFIS     : 1;	/* MMC Receive TCP Error Frame Counter Interrupt Status */
		/* const */ unsigned int RXICMPGFIS     : 1;	/* MMC Receive ICMP Good Frame Counter Interrupt Status */
		/* const */ unsigned int RXICMPERFIS    : 1;	/* MMC Receive ICMP Error Frame Counter Interrupt Status */
		/* const */ unsigned int RESERVED_15_14 : 2;	/* RESERVED_15_14 */
		/* const */ unsigned int RXIPV4GOIS     : 1;	/* MMC Receive IPV4 Good Octet Counter Interrupt Status */
		/* const */ unsigned int RXIPV4HEROIS   : 1;	/* MMC Receive IPV4 Header Error Octet Counter Interrupt Status */
		/* const */ unsigned int RXIPV4NOPAYOIS : 1;	/* MMC Receive IPV4 No Payload Octet Counter Interrupt Status */
		/* const */ unsigned int RXIPV4FRAGOIS  : 1;	/* MMC Receive IPV4 Fragmented Octet Counter Interrupt Status */
		/* const */ unsigned int RXIPV4UDSBLOIS : 1;	/* MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Status */
		/* const */ unsigned int RXIPV6GOIS     : 1;	/* MMC Receive IPV6 Good Octet Counter Interrupt Status */
		/* const */ unsigned int RXIPV6HEROIS   : 1;	/* MMC Receive IPV6 Header Error Octet Counter Interrupt Status */
		/* const */ unsigned int RXIPV6NOPAYOIS : 1;	/* MMC Receive IPV6 No Payload Octet Counter Interrupt Status */
		/* const */ unsigned int RXUDPGOIS      : 1;	/* MMC Receive UDP Good Octet Counter Interrupt Status */
		/* const */ unsigned int RXUDPEROIS     : 1;	/* MMC Receive UDP Error Octet Counter Interrupt Status */
		/* const */ unsigned int RXTCPGOIS      : 1;	/* MMC Receive TCP Good Octet Counter Interrupt Status */
		/* const */ unsigned int RXTCPEROIS     : 1;	/* MMC Receive TCP Error Octet Counter Interrupt Status */
		/* const */ unsigned int RXICMPGOIS     : 1;	/* MMC Receive ICMP Good Octet Counter Interrupt Status */
		/* const */ unsigned int RXICMPEROIS    : 1;	/* MMC Receive ICMP Error Octet Counter Interrupt Status */
		/* const */ unsigned int RESERVED_31_30 : 2;	/* RESERVED_31_30 */
	} B;
	int I;
	unsigned int U;

} ETH_MMC_IPC_RECEIVE_INTERRUPT_type;
#define ETH_MMC_IPC_RECEIVE_INTERRUPT	(*( ETH_MMC_IPC_RECEIVE_INTERRUPT_type *) 0xf001e208u)	/* Register 130 - MMC Receive Checksum Offload Interrupt Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXIPV4GFIM     : 1;	/* MMC Receive IPV4 Good Frame Counter Interrupt Mask */
		unsigned int RXIPV4HERFIM   : 1;	/* MMC Receive IPV4 Header Error Frame Counter Interrupt Mask */
		unsigned int RXIPV4NOPAYFIM : 1;	/* MMC Receive IPV4 No Payload Frame Counter Interrupt Mask */
		unsigned int RXIPV4FRAGFIM  : 1;	/* MMC Receive IPV4 Fragmented Frame Counter Interrupt Mask */
		unsigned int RXIPV4UDSBLFIM : 1;	/* MMC Receive IPV4 UDP Checksum Disabled Frame Counter Interrupt Mask */
		unsigned int RXIPV6GFIM     : 1;	/* MMC Receive IPV6 Good Frame Counter Interrupt Mask */
		unsigned int RXIPV6HERFIM   : 1;	/* MMC Receive IPV6 Header Error Frame Counter Interrupt Mask */
		unsigned int RXIPV6NOPAYFIM : 1;	/* MMC Receive IPV6 No Payload Frame Counter Interrupt Mask */
		unsigned int RXUDPGFIM      : 1;	/* MMC Receive UDP Good Frame Counter Interrupt Mask */
		unsigned int RXUDPERFIM     : 1;	/* MMC Receive UDP Error Frame Counter Interrupt Mask */
		unsigned int RXTCPGFIM      : 1;	/* MMC Receive TCP Good Frame Counter Interrupt Mask */
		unsigned int RXTCPERFIM     : 1;	/* MMC Receive TCP Error Frame Counter Interrupt Mask */
		unsigned int RXICMPGFIM     : 1;	/* MMC Receive ICMP Good Frame Counter Interrupt Mask */
		unsigned int RXICMPERFIM    : 1;	/* MMC Receive ICMP Error Frame Counter Interrupt Mask */
		/* const */ unsigned int RESERVED_15_14 : 2;	/* RESERVED_15_14 */
		unsigned int RXIPV4GOIM     : 1;	/* MMC Receive IPV4 Good Octet Counter Interrupt Mask */
		unsigned int RXIPV4HEROIM   : 1;	/* MMC Receive IPV4 Header Error Octet Counter Interrupt Mask */
		unsigned int RXIPV4NOPAYOIM : 1;	/* MMC Receive IPV4 No Payload Octet Counter Interrupt Mask */
		unsigned int RXIPV4FRAGOIM  : 1;	/* MMC Receive IPV4 Fragmented Octet Counter Interrupt Mask */
		unsigned int RXIPV4UDSBLOIM : 1;	/* MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Mask */
		unsigned int RXIPV6GOIM     : 1;	/* MMC Receive IPV6 Good Octet Counter Interrupt Mask */
		unsigned int RXIPV6HEROIM   : 1;	/* MMC Receive IPV6 Header Error Octet Counter Interrupt Mask */
		unsigned int RXIPV6NOPAYOIM : 1;	/* MMC Receive IPV6 No Payload Octet Counter Interrupt Mask */
		unsigned int RXUDPGOIM      : 1;	/* MMC Receive UDP Good Octet Counter Interrupt Mask */
		unsigned int RXUDPEROIM     : 1;	/* MMC Receive UDP Error Octet Counter Interrupt Mask */
		unsigned int RXTCPGOIM      : 1;	/* MMC Receive TCP Good Octet Counter Interrupt Mask */
		unsigned int RXTCPEROIM     : 1;	/* MMC Receive TCP Error Octet Counter Interrupt Mask */
		unsigned int RXICMPGOIM     : 1;	/* MMC Receive ICMP Good Octet Counter Interrupt Mask */
		unsigned int RXICMPEROIM    : 1;	/* MMC Receive ICMP Error Octet Counter Interrupt Mask */
		/* const */ unsigned int RESERVED_31_30 : 2;	/* RESERVED_31_30 */
	} B;
	int I;
	unsigned int U;

} ETH_MMC_IPC_RECEIVE_INTERRUPT_MASK_type;
#define ETH_MMC_IPC_RECEIVE_INTERRUPT_MASK	(*( ETH_MMC_IPC_RECEIVE_INTERRUPT_MASK_type *) 0xf001e200u)	/* Register 128 - MMC Receive Checksum Offload Interrupt Mask Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXGBFRMIS      : 1;	/* MMC Receive Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int RXGBOCTIS      : 1;	/* MMC Receive Good Bad Octet Counter Interrupt Status */
		/* const */ unsigned int RXGOCTIS       : 1;	/* MMC Receive Good Octet Counter Interrupt Status. */
		/* const */ unsigned int RXBCGFIS       : 1;	/* MMC Receive Broadcast Good Frame Counter Interrupt Status. */
		/* const */ unsigned int RXMCGFIS       : 1;	/* MMC Receive Multicast Good Frame Counter Interrupt Status */
		/* const */ unsigned int RXCRCERFIS     : 1;	/* MMC Receive CRC Error Frame Counter Interrupt Status */
		/* const */ unsigned int RXALGNERFIS    : 1;	/* MMC Receive Alignment Error Frame Counter Interrupt Status */
		/* const */ unsigned int RXRUNTFIS      : 1;	/* MMC Receive Runt Frame Counter Interrupt Status */
		/* const */ unsigned int RXJABERFIS     : 1;	/* MMC Receive Jabber Error Frame Counter Interrupt Status */
		/* const */ unsigned int RXUSIZEGFIS    : 1;	/* MMC Receive Undersize Good Frame Counter Interrupt Status */
		/* const */ unsigned int RXOSIZEGFIS    : 1;	/* MMC Receive Oversize Good Frame Counter Interrupt Status */
		/* const */ unsigned int RX64OCTGBFIS   : 1;	/* MMC Receive 64 Octet Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int RX65T127OCTGBFIS: 1;	/* MMC Receive 65 to 127 Octet Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int RX128T255OCTGBFIS: 1;	/* MMC Receive 128 to 255 Octet Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int RX256T511OCTGBFIS: 1;	/* MMC Receive 256 to 511 Octet Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int RX512T1023OCTGBFIS: 1;	/* MMC Receive 512 to 1023 Octet Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int RX1024TMAXOCTGBFIS: 1;	/* MMC Receive 1024 to Maximum Octet Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int RXUCGFIS       : 1;	/* MMC Receive Unicast Good Frame Counter Interrupt Status */
		/* const */ unsigned int RXLENERFIS     : 1;	/* MMC Receive Length Error Frame Counter Interrupt Status */
		/* const */ unsigned int RXORANGEFIS    : 1;	/* MMC Receive Out Of Range Error Frame Counter Interrupt Status */
		/* const */ unsigned int RXPAUSFIS      : 1;	/* MMC Receive Pause Frame Counter Interrupt Status */
		/* const */ unsigned int RXFOVFIS       : 1;	/* MMC Receive FIFO Overflow Frame Counter Interrupt Status */
		/* const */ unsigned int RXVLANGBFIS    : 1;	/* MMC Receive VLAN Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int RXWDOGFIS      : 1;	/* MMC Receive Watchdog Error Frame Counter Interrupt Status */
		/* const */ unsigned int RXRCVERRFIS    : 1;	/* MMC Receive Error Frame Counter Interrupt Status */
		/* const */ unsigned int RXCTRLFIS      : 1;	/* MMC Receive Control Frame Counter Interrupt Status */
		/* const */ unsigned int RESERVED_31_26 : 6;	/* RESERVED_31_26 */
	} B;
	int I;
	unsigned int U;

} ETH_MMC_RECEIVE_INTERRUPT_type;
#define ETH_MMC_RECEIVE_INTERRUPT	(*( ETH_MMC_RECEIVE_INTERRUPT_type *) 0xf001e104u)	/* Register 65 - MMC Receive Interrupt Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RXGBFRMIM      : 1;	/* MMC Receive Good Bad Frame Counter Interrupt Mask */
		unsigned int RXGBOCTIM      : 1;	/* MMC Receive Good Bad Octet Counter Interrupt Mask */
		unsigned int RXGOCTIM       : 1;	/* MMC Receive Good Octet Counter Interrupt Mask */
		unsigned int RXBCGFIM       : 1;	/* MMC Receive Broadcast Good Frame Counter Interrupt Mask */
		unsigned int RXMCGFIM       : 1;	/* MMC Receive Multicast Good Frame Counter Interrupt Mask */
		unsigned int RXCRCERFIM     : 1;	/* MMC Receive CRC Error Frame Counter Interrupt Mask */
		unsigned int RXALGNERFIM    : 1;	/* MMC Receive Alignment Error Frame Counter Interrupt Mask */
		unsigned int RXRUNTFIM      : 1;	/* MMC Receive Runt Frame Counter Interrupt Mask */
		unsigned int RXJABERFIM     : 1;	/* MMC Receive Jabber Error Frame Counter Interrupt Mask */
		unsigned int RXUSIZEGFIM    : 1;	/* MMC Receive Undersize Good Frame Counter Interrupt Mask */
		unsigned int RXOSIZEGFIM    : 1;	/* MMC Receive Oversize Good Frame Counter Interrupt Mask */
		unsigned int RX64OCTGBFIM   : 1;	/* MMC Receive 64 Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int RX65T127OCTGBFIM: 1;	/* MMC Receive 65 to 127 Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int RX128T255OCTGBFIM: 1;	/* MMC Receive 128 to 255 Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int RX256T511OCTGBFIM: 1;	/* MMC Receive 256 to 511 Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int RX512T1023OCTGBFIM: 1;	/* MMC Receive 512 to 1023 Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int RX1024TMAXOCTGBFIM: 1;	/* MMC Receive 1024 to Maximum Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int RXUCGFIM       : 1;	/* MMC Receive Unicast Good Frame Counter Interrupt Mask */
		unsigned int RXLENERFIM     : 1;	/* MMC Receive Length Error Frame Counter Interrupt Mask */
		unsigned int RXORANGEFIM    : 1;	/* MMC Receive Out Of Range Error Frame Counter Interrupt Mask */
		unsigned int RXPAUSFIM      : 1;	/* MMC Receive Pause Frame Counter Interrupt Mask */
		unsigned int RXFOVFIM       : 1;	/* MMC Receive FIFO Overflow Frame Counter Interrupt Mask */
		unsigned int RXVLANGBFIM    : 1;	/* MMC Receive VLAN Good Bad Frame Counter Interrupt Mask */
		unsigned int RXWDOGFIM      : 1;	/* MMC Receive Watchdog Error Frame Counter Interrupt Mask */
		unsigned int RXRCVERRFIM    : 1;	/* MMC Receive Error Frame Counter Interrupt Mask */
		unsigned int RXCTRLFIM      : 1;	/* MMC Receive Control Frame Counter Interrupt Mask */
		/* const */ unsigned int RESERVED_31_26 : 6;	/* RESERVED_31_26 */
	} B;
	int I;
	unsigned int U;

} ETH_MMC_RECEIVE_INTERRUPT_MASK_type;
#define ETH_MMC_RECEIVE_INTERRUPT_MASK	(*( ETH_MMC_RECEIVE_INTERRUPT_MASK_type *) 0xf001e10cu)	/* - */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXGBOCTIS      : 1;	/* MMC Transmit Good Bad Octet Counter Interrupt Status */
		/* const */ unsigned int TXGBFRMIS      : 1;	/* MMC Transmit Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int TXBCGFIS       : 1;	/* MMC Transmit Broadcast Good Frame Counter Interrupt Status */
		/* const */ unsigned int TXMCGFIS       : 1;	/* MMC Transmit Multicast Good Frame Counter Interrupt Status */
		/* const */ unsigned int TX64OCTGBFIS   : 1;	/* MMC Transmit 64 Octet Good Bad Frame Counter Interrupt Status. */
		/* const */ unsigned int TX65T127OCTGBFIS: 1;	/* MMC Transmit 65 to 127 Octet Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int TX128T255OCTGBFIS: 1;	/* MMC Transmit 128 to 255 Octet Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int TX256T511OCTGBFIS: 1;	/* MMC Transmit 256 to 511 Octet Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int TX512T1023OCTGBFIS: 1;	/* MMC Transmit 512 to 1023 Octet Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int TX1024TMAXOCTGBFIS: 1;	/* MMC Transmit 1024 to Maximum Octet Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int TXUCGBFIS      : 1;	/* MMC Transmit Unicast Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int TXMCGBFIS      : 1;	/* MMC Transmit Multicast Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int TXBCGBFIS      : 1;	/* MMC Transmit Broadcast Good Bad Frame Counter Interrupt Status */
		/* const */ unsigned int TXUFLOWERFIS   : 1;	/* MMC Transmit Underflow Error Frame Counter Interrupt Status */
		/* const */ unsigned int TXSCOLGFIS     : 1;	/* MMC Transmit Single Collision Good Frame Counter Interrupt Status */
		/* const */ unsigned int TXMCOLGFIS     : 1;	/* MMC Transmit Multiple Collision Good Frame Counter Interrupt Status */
		/* const */ unsigned int TXDEFFIS       : 1;	/* MMC Transmit Deferred Frame Counter Interrupt Status */
		/* const */ unsigned int TXLATCOLFIS    : 1;	/* MMC Transmit Late Collision Frame Counter Interrupt Status */
		/* const */ unsigned int TXEXCOLFIS     : 1;	/* MMC Transmit Excessive Collision Frame Counter Interrupt Status */
		/* const */ unsigned int TXCARERFIS     : 1;	/* MMC Transmit Carrier Error Frame Counter Interrupt Status */
		/* const */ unsigned int TXGOCTIS       : 1;	/* MMC Transmit Good Octet Counter Interrupt Status */
		/* const */ unsigned int TXGFRMIS       : 1;	/* MMC Transmit Good Frame Counter Interrupt Status */
		/* const */ unsigned int TXEXDEFFIS     : 1;	/* MMC Transmit Excessive Deferral Frame Counter Interrupt Status */
		/* const */ unsigned int TXPAUSFIS      : 1;	/* MMC Transmit Pause Frame Counter Interrupt Status */
		/* const */ unsigned int TXVLANGFIS     : 1;	/* MMC Transmit VLAN Good Frame Counter Interrupt Status */
		/* const */ unsigned int TXOSIZEGFIS    : 1;	/* MMC Transmit Oversize Good Frame Counter Interrupt Status */
		/* const */ unsigned int RESERVED_31_26 : 6;	/* RESERVED_31_26 */
	} B;
	int I;
	unsigned int U;

} ETH_MMC_TRANSMIT_INTERRUPT_type;
#define ETH_MMC_TRANSMIT_INTERRUPT	(*( ETH_MMC_TRANSMIT_INTERRUPT_type *) 0xf001e108u)	/* Register 66 - MMC Transmit Interrupt Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TXGBOCTIM      : 1;	/* MMC Transmit Good Bad Octet Counter Interrupt Mask */
		unsigned int TXGBFRMIM      : 1;	/* MMC Transmit Good Bad Frame Counter Interrupt Mask */
		unsigned int TXBCGFIM       : 1;	/* MMC Transmit Broadcast Good Frame Counter Interrupt Mask */
		unsigned int TXMCGFIM       : 1;	/* MMC Transmit Multicast Good Frame Counter Interrupt Mask */
		unsigned int TX64OCTGBFIM   : 1;	/* MMC Transmit 64 Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int TX65T127OCTGBFIM: 1;	/* MMC Transmit 65 to 127 Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int TX128T255OCTGBFIM: 1;	/* MMC Transmit 128 to 255 Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int TX256T511OCTGBFIM: 1;	/* MMC Transmit 256 to 511 Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int TX512T1023OCTGBFIM: 1;	/* MMC Transmit 512 to 1023 Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int TX1024TMAXOCTGBFIM: 1;	/* MMC Transmit 1024 to Maximum Octet Good Bad Frame Counter Interrupt Mask */
		unsigned int TXUCGBFIM      : 1;	/* MMC Transmit Unicast Good Bad Frame Counter Interrupt Mask */
		unsigned int TXMCGBFIM      : 1;	/* MMC Transmit Multicast Good Bad Frame Counter Interrupt Mask */
		unsigned int TXBCGBFIM      : 1;	/* MMC Transmit Broadcast Good Bad Frame Counter Interrupt Mask */
		unsigned int TXUFLOWERFIM   : 1;	/* MMC Transmit Underflow Error Frame Counter Interrupt Mask */
		unsigned int TXSCOLGFIM     : 1;	/* MMC Transmit Single Collision Good Frame Counter Interrupt Mask */
		unsigned int TXMCOLGFIM     : 1;	/* MMC Transmit Multiple Collision Good Frame Counter Interrupt Mask */
		unsigned int TXDEFFIM       : 1;	/* MMC Transmit Deferred Frame Counter Interrupt Mask */
		unsigned int TXLATCOLFIM    : 1;	/* MMC Transmit Late Collision Frame Counter Interrupt Mask */
		unsigned int TXEXCOLFIM     : 1;	/* MMC Transmit Excessive Collision Frame Counter Interrupt Mask */
		unsigned int TXCARERFIM     : 1;	/* MMC Transmit Carrier Error Frame Counter Interrupt Mask */
		unsigned int TXGOCTIM       : 1;	/* MMC Transmit Good Octet Counter Interrupt Mask */
		unsigned int TXGFRMIM       : 1;	/* MMC Transmit Good Frame Counter Interrupt Mask */
		unsigned int TXEXDEFFIM     : 1;	/* MMC Transmit Excessive Deferral Frame Counter Interrupt Mask */
		unsigned int TXPAUSFIM      : 1;	/* MMC Transmit Pause Frame Counter Interrupt Mask */
		unsigned int TXVLANGFIM     : 1;	/* MMC Transmit VLAN Good Frame Counter Interrupt Mask */
		unsigned int TXOSIZEGFIM    : 1;	/* MMC Transmit Oversize Good Frame Counter Interrupt Mask */
		/* const */ unsigned int RESERVED_31_26 : 6;	/* RESERVED_31_26 */
	} B;
	int I;
	unsigned int U;

} ETH_MMC_TRANSMIT_INTERRUPT_MASK_type;
#define ETH_MMC_TRANSMIT_INTERRUPT_MASK	(*( ETH_MMC_TRANSMIT_INTERRUPT_MASK_type *) 0xf001e110u)	/* Register 68 - MMC Transmit Interrupt Mask Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESERVED_0     : 1;	/* RESERVED_0 */
		unsigned int SR             : 1;	/* Start or Stop Receive */
		unsigned int OSF            : 1;	/* Operate on Second Frame */
		unsigned int RTC            : 2;	/* Receive Threshold Control */
		/* const */ unsigned int RESERVED_5     : 1;	/* RESERVED_5 */
		unsigned int FUF            : 1;	/* Forward Undersized Good Frames */
		unsigned int FEF            : 1;	/* Forward Error Frames */
		unsigned int EFC            : 1;	/* Enable HW Flow Control */
		unsigned int RFA            : 2;	/* Threshold for Activating Flow Control (in half-duplex and full-duplex) */
		unsigned int RFD            : 2;	/* Threshold for Deactivating Flow Control (in half-duplex and full-duplex) */
		unsigned int ST             : 1;	/* Start or Stop Transmission Command */
		unsigned int TTC            : 3;	/* Transmit Threshold Control */
		/* const */ unsigned int RESERVED_19_17 : 3;	/* RESERVED_19_17 */
		unsigned int FTF            : 1;	/* Flush Transmit FIFO */
		unsigned int TSF            : 1;	/* Transmit Store and Forward */
		/* const */ unsigned int RFD_2          : 1;	/* MSB of Threshold for Deactivating Flow Control */
		/* const */ unsigned int RFA_2          : 1;	/* MSB of Threshold for Activating Flow Control */
		unsigned int DFF            : 1;	/* Disable Flushing of Received Frames */
		unsigned int RSF            : 1;	/* Receive Store and Forward */
		unsigned int DT             : 1;	/* Disable Dropping of TCP/IP Checksum Error Frames */
		/* const */ unsigned int RESERVED_31_27 : 5;	/* RESERVED_31_27 */
	} B;
	int I;
	unsigned int U;

} ETH_OPERATION_MODE_type;
#define ETH_OPERATION_MODE	(*( ETH_OPERATION_MODE_type *) 0xf001f018u)	/* Register 6 - Operation Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PWRDWN         : 1;	/* Power Down */
		unsigned int MGKPKTEN       : 1;	/* Magic Packet Enable */
		unsigned int RWKPKTEN       : 1;	/* Wake-Up Frame Enable */
		/* const */ unsigned int RESERVED_4_3   : 2;	/* RESERVED_4_3 */
		/* const */ unsigned int MGKPRCVD       : 1;	/* Magic Packet Received */
		/* const */ unsigned int RWKPRCVD       : 1;	/* Wake-Up Frame Received */
		/* const */ unsigned int RESERVED_8_7   : 2;	/* RESERVED_8_7 */
		unsigned int GLBLUCAST      : 1;	/* Global Unicast */
		/* const */ unsigned int RESERVED_30_10 : 21;	/* RESERVED_30_10 */
		unsigned int RWKFILTRST     : 1;	/* Wake-Up Frame Filter Register Pointer Reset */
	} B;
	int I;
	unsigned int U;

} ETH_PMT_CONTROL_STATUS_type;
#define ETH_PMT_CONTROL_STATUS	(*( ETH_PMT_CONTROL_STATUS_type *) 0xf001e02cu)	/* Register 11 - PMT Control and Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PPSCTRL_PPSCMD : 4;	/* PPSCTRL0 or PPSCMD0 */
		/* const */ unsigned int PPSEN0         : 1;	/* Flexible PPS Output Mode Enable */
		/* const */ unsigned int TRGTMODSEL0    : 2;	/* Target Time Register Mode for PPS0 Output */
		/* const */ unsigned int RESERVED_7     : 1;	/* RESERVED_7 */
		/* const */ unsigned int PPSCMD1        : 3;	/* Flexible PPS1 Output Control */
		/* const */ unsigned int RESERVED_12_11 : 2;	/* RESERVED_12_11 */
		/* const */ unsigned int TRGTMODSEL1    : 2;	/* Target Time Register Mode for PPS1 Output */
		/* const */ unsigned int RESERVED_15    : 1;	/* RESERVED_15 */
		/* const */ unsigned int PPSCMD2        : 3;	/* Flexible PPS2 Output Control */
		/* const */ unsigned int RESERVED_20_19 : 2;	/* RESERVED_20_19 */
		/* const */ unsigned int TRGTMODSEL2    : 2;	/* Target Time Register Mode for PPS2 Output */
		/* const */ unsigned int RESERVED_23    : 1;	/* RESERVED_23 */
		/* const */ unsigned int PPSCMD3        : 3;	/* Flexible PPS3 Output Control */
		/* const */ unsigned int RESERVED_28_27 : 2;	/* RESERVED_28_27 */
		/* const */ unsigned int TRGTMODSEL3    : 2;	/* Target Time Register Mode for PPS3 Output */
		/* const */ unsigned int RESERVED_31    : 1;	/* RESERVED_31 */
	} B;
	int I;
	unsigned int U;

} ETH_PPS_CONTROL_type;
#define ETH_PPS_CONTROL	(*( ETH_PPS_CONTROL_type *) 0xf001e72cu)	/* Register 459 - PPS Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESERVED_1_0   : 2;	/* RESERVED_1_0 */
		unsigned int RDESLA         : 30;	/* Start of Receive List */
	} B;
	int I;
	unsigned int U;

} ETH_RECEIVE_DESCRIPTOR_LIST_ADDRESS_type;
#define ETH_RECEIVE_DESCRIPTOR_LIST_ADDRESS	(*( ETH_RECEIVE_DESCRIPTOR_LIST_ADDRESS_type *) 0xf001f00cu)	/* Register 3 - Receive Descriptor List Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RIWT           : 8;	/* RI Watchdog Timer Count */
		/* const */ unsigned int RESERVED_31_8  : 24;	/* RESERVED_31_8 */
	} B;
	int I;
	unsigned int U;

} ETH_RECEIVE_INTERRUPT_WATCHDOG_TIMER_type;
#define ETH_RECEIVE_INTERRUPT_WATCHDOG_TIMER	(*( ETH_RECEIVE_INTERRUPT_WATCHDOG_TIMER_type *) 0xf001f024u)	/* Register 9 - Receive Interrupt Watchdog Timer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RPD            : 32;	/* Receive Poll Demand */
	} B;
	int I;
	unsigned int U;

} ETH_RECEIVE_POLL_DEMAND_type;
#define ETH_RECEIVE_POLL_DEMAND	(*( ETH_RECEIVE_POLL_DEMAND_type *) 0xf001f008u)	/* Register 2 - Receive Poll Demand Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WKUPFRMFTR     : 32;	/* WKUPFRMFTR */
	} B;
	int I;
	unsigned int U;

} ETH_REMOTE_WAKE_UP_FRAME_FILTER_type;
#define ETH_REMOTE_WAKE_UP_FRAME_FILTER	(*( ETH_REMOTE_WAKE_UP_FRAME_FILTER_type *) 0xf001e028u)	/* Register 10 - Remote Wake-Up Frame Filter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXICMPERRFRM   : 32;	/* RXICMPERRFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXICMP_ERROR_FRAMES_type;
#define ETH_RXICMP_ERROR_FRAMES	(*( ETH_RXICMP_ERROR_FRAMES_type *) 0xf001e244u)	/* Register 145 - Receive ICMP Error Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXICMPERROCT   : 32;	/* RXICMPERROCT */
	} B;
	int I;
	unsigned int U;

} ETH_RXICMP_ERROR_OCTETS_type;
#define ETH_RXICMP_ERROR_OCTETS	(*( ETH_RXICMP_ERROR_OCTETS_type *) 0xf001e284u)	/* Register 161 - Receive ICMP Error Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXICMPGDFRM    : 32;	/* RXICMPGDFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXICMP_GOOD_FRAMES_type;
#define ETH_RXICMP_GOOD_FRAMES	(*( ETH_RXICMP_GOOD_FRAMES_type *) 0xf001e240u)	/* Register 144 - Receive ICMP Good Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXICMPGDOCT    : 32;	/* RXICMPGDOCT */
	} B;
	int I;
	unsigned int U;

} ETH_RXICMP_GOOD_OCTETS_type;
#define ETH_RXICMP_GOOD_OCTETS	(*( ETH_RXICMP_GOOD_OCTETS_type *) 0xf001e280u)	/* Register 160 - Receive ICMP Good Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV4FRAGFRM  : 32;	/* RXIPV4FRAGFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV4_FRAGMENTED_FRAMES_type;
#define ETH_RXIPV4_FRAGMENTED_FRAMES	(*( ETH_RXIPV4_FRAGMENTED_FRAMES_type *) 0xf001e21cu)	/* Register 135 - Receive IPV4 Fragmented Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV4FRAGOCT  : 32;	/* This field indicates the number of bytes received in fragmented IPv4 datagrams. The value in the IPv4 headers Length field is used to update this counter. */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV4_FRAGMENTED_OCTETS_type;
#define ETH_RXIPV4_FRAGMENTED_OCTETS	(*( ETH_RXIPV4_FRAGMENTED_OCTETS_type *) 0xf001e25cu)	/* Register 151 - Receive IPV4 Fragmented Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV4GDFRM    : 32;	/* RXIPV4GDFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV4_GOOD_FRAMES_type;
#define ETH_RXIPV4_GOOD_FRAMES	(*( ETH_RXIPV4_GOOD_FRAMES_type *) 0xf001e210u)	/* Register 132 - Receive IPV4 Good Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV4GDOCT    : 32;	/* This field indicates the number of bytes received in good IPv4 datagrams encapsulating TCP, UDP, or ICMP data. The Ethernet header, FCS, pad, or IP pad */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV4_GOOD_OCTETS_type;
#define ETH_RXIPV4_GOOD_OCTETS	(*( ETH_RXIPV4_GOOD_OCTETS_type *) 0xf001e250u)	/* Register 148 - Receive IPV4 Good Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV4HDRERRFRM: 32;	/* RXIPV4HDRERRFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV4_HEADER_ERROR_FRAMES_type;
#define ETH_RXIPV4_HEADER_ERROR_FRAMES	(*( ETH_RXIPV4_HEADER_ERROR_FRAMES_type *) 0xf001e214u)	/* Register 133 - Receive IPV4 Header Error Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV4HDRERROCT: 32;	/* This field indicates the number of bytes received in the IPv4 datagrams with header errors (checksum, length, or version mismatch). The value in the Length field of IPv4 header is used to update this counter. */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV4_HEADER_ERROR_OCTETS_type;
#define ETH_RXIPV4_HEADER_ERROR_OCTETS	(*( ETH_RXIPV4_HEADER_ERROR_OCTETS_type *) 0xf001e254u)	/* Register 149 - Receive IPV4 Header Error Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV4NOPAYFRM : 32;	/* RXIPV4NOPAYFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV4_NO_PAYLOAD_FRAMES_type;
#define ETH_RXIPV4_NO_PAYLOAD_FRAMES	(*( ETH_RXIPV4_NO_PAYLOAD_FRAMES_type *) 0xf001e218u)	/* Register 134 - Receive IPV4 No Payload Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV4NOPAYOCT : 32;	/* This field indicates the number of bytes received in IPv4 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the IPv4 headers Length field is used to update this counter. */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV4_NO_PAYLOAD_OCTETS_type;
#define ETH_RXIPV4_NO_PAYLOAD_OCTETS	(*( ETH_RXIPV4_NO_PAYLOAD_OCTETS_type *) 0xf001e258u)	/* Register 150 - Receive IPV4 No Payload Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV4UDSBLFRM : 32;	/* RXIPV4UDSBLFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV4_UDP_CHECKSUM_DISABLED_FRAMES_type;
#define ETH_RXIPV4_UDP_CHECKSUM_DISABLED_FRAMES	(*( ETH_RXIPV4_UDP_CHECKSUM_DISABLED_FRAMES_type *) 0xf001e220u)	/* Register 136 - Receive IPV4 UDP Checksum Disabled Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV4UDSBLOCT : 32;	/* RXIPV4UDSBLOCT */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_type;
#define ETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS	(*( ETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_type *) 0xf001e260u)	/* Register 152 - Receive IPV4 Fragmented Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV6GDFRM    : 32;	/* RXIPV6GDFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV6_GOOD_FRAMES_type;
#define ETH_RXIPV6_GOOD_FRAMES	(*( ETH_RXIPV6_GOOD_FRAMES_type *) 0xf001e224u)	/* Register 137 - Receive IPV6 Good Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV6GDOCT    : 32;	/* Thsi field indicates the number of bytes received in good IPv6 datagrams encapsulating TCP, UDP or ICMPv6 data. */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV6_GOOD_OCTETS_type;
#define ETH_RXIPV6_GOOD_OCTETS	(*( ETH_RXIPV6_GOOD_OCTETS_type *) 0xf001e264u)	/* Register 153 - Receive IPV6 Good Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV6HDRERRFRM: 32;	/* RXIPV6HDRERRFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV6_HEADER_ERROR_FRAMES_type;
#define ETH_RXIPV6_HEADER_ERROR_FRAMES	(*( ETH_RXIPV6_HEADER_ERROR_FRAMES_type *) 0xf001e228u)	/* Register 138 - Receive IPV6 Header Error Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV6HDRERROCT: 32;	/* This field indicates the number of bytes received in IPv6 datagrams with header errors (length or version mismatch). The value in the IPv6 headers Length field is used to update this counter. */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV6_HEADER_ERROR_OCTETS_type;
#define ETH_RXIPV6_HEADER_ERROR_OCTETS	(*( ETH_RXIPV6_HEADER_ERROR_OCTETS_type *) 0xf001e268u)	/* Register 154 - Receive IPV6 Header Error Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV6NOPAYFRM : 32;	/* RXIPV6NOPAYFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV6_NO_PAYLOAD_FRAMES_type;
#define ETH_RXIPV6_NO_PAYLOAD_FRAMES	(*( ETH_RXIPV6_NO_PAYLOAD_FRAMES_type *) 0xf001e22cu)	/* Register 139 - Receive IPV6 No Payload Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXIPV6NOPAYOCT : 32;	/* This field indicates the number of bytes received in IPv6 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the IPv6 headers Length field is used to update this counter. */
	} B;
	int I;
	unsigned int U;

} ETH_RXIPV6_NO_PAYLOAD_OCTETS_type;
#define ETH_RXIPV6_NO_PAYLOAD_OCTETS	(*( ETH_RXIPV6_NO_PAYLOAD_OCTETS_type *) 0xf001e26cu)	/* Register 155 - Receive IPV6 No Payload Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXTCPERRFRM    : 32;	/* RXTCPERRFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXTCP_ERROR_FRAMES_type;
#define ETH_RXTCP_ERROR_FRAMES	(*( ETH_RXTCP_ERROR_FRAMES_type *) 0xf001e23cu)	/* Register 143 - Receive TCP Error Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXTCPERROCT    : 32;	/* RXTCPERROCT */
	} B;
	int I;
	unsigned int U;

} ETH_RXTCP_ERROR_OCTETS_type;
#define ETH_RXTCP_ERROR_OCTETS	(*( ETH_RXTCP_ERROR_OCTETS_type *) 0xf001e27cu)	/* Register 159 - Receive TCP Error Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXTCPGDFRM     : 32;	/* RXTCPGDFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXTCP_GOOD_FRAMES_type;
#define ETH_RXTCP_GOOD_FRAMES	(*( ETH_RXTCP_GOOD_FRAMES_type *) 0xf001e238u)	/* Register 142 - Receive TCP Good Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXTCPGDOCT     : 32;	/* RXTCPGDOCT */
	} B;
	int I;
	unsigned int U;

} ETH_RXTCP_GOOD_OCTETS_type;
#define ETH_RXTCP_GOOD_OCTETS	(*( ETH_RXTCP_GOOD_OCTETS_type *) 0xf001e278u)	/* Register 158 - Receive TCP Good Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXUDPERRFRM    : 32;	/* RXUDPERRFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXUDP_ERROR_FRAMES_type;
#define ETH_RXUDP_ERROR_FRAMES	(*( ETH_RXUDP_ERROR_FRAMES_type *) 0xf001e234u)	/* Register 141 - Receive UDP Error Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXUDPERROCT    : 32;	/* RXUDPERROCT */
	} B;
	int I;
	unsigned int U;

} ETH_RXUDP_ERROR_OCTETS_type;
#define ETH_RXUDP_ERROR_OCTETS	(*( ETH_RXUDP_ERROR_OCTETS_type *) 0xf001e274u)	/* Register 157 - Receive UDP Error Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXUDPGDFRM     : 32;	/* RXUDPGDFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RXUDP_GOOD_FRAMES_type;
#define ETH_RXUDP_GOOD_FRAMES	(*( ETH_RXUDP_GOOD_FRAMES_type *) 0xf001e230u)	/* Register 140 - Receive UDP Good Frame Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXUDPGDOCT     : 32;	/* RXUDPGDOCT */
	} B;
	int I;
	unsigned int U;

} ETH_RXUDP_GOOD_OCTETS_type;
#define ETH_RXUDP_GOOD_OCTETS	(*( ETH_RXUDP_GOOD_OCTETS_type *) 0xf001e270u)	/* Register 156 - Receive UDP Good Octet Counter Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RX1024_MAXOCTGB: 32;	/* RX1024_MAXOCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_RX_1024TOMAXOCTETS_FRAMES_GOOD_BAD_type;
#define ETH_RX_1024TOMAXOCTETS_FRAMES_GOOD_BAD	(*( ETH_RX_1024TOMAXOCTETS_FRAMES_GOOD_BAD_type *) 0xf001e1c0u)	/* Register 112 - Receive Frame Count for Good and Bad 1,024 to Maxsize Bytes Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RX128_255OCTGB : 32;	/* RX128_255OCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_RX_128TO255OCTETS_FRAMES_GOOD_BAD_type;
#define ETH_RX_128TO255OCTETS_FRAMES_GOOD_BAD	(*( ETH_RX_128TO255OCTETS_FRAMES_GOOD_BAD_type *) 0xf001e1b4u)	/* Register 109 - Receive Frame Count for Good and Bad 128 to 255 Bytes Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RX256_511OCTGB : 32;	/* RX256_511OCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_RX_256TO511OCTETS_FRAMES_GOOD_BAD_type;
#define ETH_RX_256TO511OCTETS_FRAMES_GOOD_BAD	(*( ETH_RX_256TO511OCTETS_FRAMES_GOOD_BAD_type *) 0xf001e1b8u)	/* Register 110 - Receive Frame Count for Good and Bad 256 to 511 Bytes Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RX512_1023OCTGB: 32;	/* RX512_1023OCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_RX_512TO1023OCTETS_FRAMES_GOOD_BAD_type;
#define ETH_RX_512TO1023OCTETS_FRAMES_GOOD_BAD	(*( ETH_RX_512TO1023OCTETS_FRAMES_GOOD_BAD_type *) 0xf001e1bcu)	/* Register 111 - Receive Frame Count for Good and Bad 512 to 1,023 Bytes Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RX64OCTGB      : 32;	/* RX64OCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_RX_64OCTETS_FRAMES_GOOD_BAD_type;
#define ETH_RX_64OCTETS_FRAMES_GOOD_BAD	(*( ETH_RX_64OCTETS_FRAMES_GOOD_BAD_type *) 0xf001e1acu)	/* Register 107 - Receive Frame Count for Good and Bad 64 Byte Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RX65_127OCTGB  : 32;	/* RX65_127OCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_RX_65TO127OCTETS_FRAMES_GOOD_BAD_type;
#define ETH_RX_65TO127OCTETS_FRAMES_GOOD_BAD	(*( ETH_RX_65TO127OCTETS_FRAMES_GOOD_BAD_type *) 0xf001e1b0u)	/* Register 108 - Receive Frame Count for Good and Bad 65 to 127 Bytes Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXALGNERR      : 32;	/* RXALGNERR */
	} B;
	int I;
	unsigned int U;

} ETH_RX_ALIGNMENT_ERROR_FRAMES_type;
#define ETH_RX_ALIGNMENT_ERROR_FRAMES	(*( ETH_RX_ALIGNMENT_ERROR_FRAMES_type *) 0xf001e198u)	/* Register 102 - Receive Frame Count for Alignment Error Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXBCASTG       : 32;	/* RXBCASTG */
	} B;
	int I;
	unsigned int U;

} ETH_RX_BROADCAST_FRAMES_GOOD_type;
#define ETH_RX_BROADCAST_FRAMES_GOOD	(*( ETH_RX_BROADCAST_FRAMES_GOOD_type *) 0xf001e18cu)	/* Register 99 - Receive Frame Count for Good Broadcast Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXCTRLG        : 32;	/* RXCTRLG */
	} B;
	int I;
	unsigned int U;

} ETH_RX_CONTROL_FRAMES_GOOD_type;
#define ETH_RX_CONTROL_FRAMES_GOOD	(*( ETH_RX_CONTROL_FRAMES_GOOD_type *) 0xf001e1e4u)	/* Register 121 - Receive Frame Count for Good Control Frames Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXCRCERR       : 32;	/* RXCRCERR */
	} B;
	int I;
	unsigned int U;

} ETH_RX_CRC_ERROR_FRAMES_type;
#define ETH_RX_CRC_ERROR_FRAMES	(*( ETH_RX_CRC_ERROR_FRAMES_type *) 0xf001e194u)	/* Register 101 - Receive Frame Count for CRC Error Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXFIFOOVFL     : 32;	/* RXFIFOOVFL */
	} B;
	int I;
	unsigned int U;

} ETH_RX_FIFO_OVERFLOW_FRAMES_type;
#define ETH_RX_FIFO_OVERFLOW_FRAMES	(*( ETH_RX_FIFO_OVERFLOW_FRAMES_type *) 0xf001e1d4u)	/* Register 117 - Receive Frame Count for FIFO Overflow Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXFRMGB        : 32;	/* RXFRMGB */
	} B;
	int I;
	unsigned int U;

} ETH_RX_FRAMES_COUNT_GOOD_BAD_type;
#define ETH_RX_FRAMES_COUNT_GOOD_BAD	(*( ETH_RX_FRAMES_COUNT_GOOD_BAD_type *) 0xf001e180u)	/* Register 96 - Receive Frame Count for Good and Bad Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXJABERR       : 32;	/* RXJABERR */
	} B;
	int I;
	unsigned int U;

} ETH_RX_JABBER_ERROR_FRAMES_type;
#define ETH_RX_JABBER_ERROR_FRAMES	(*( ETH_RX_JABBER_ERROR_FRAMES_type *) 0xf001e1a0u)	/* Register 104 - Receive Frame Count for Jabber Error Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXLENERR       : 32;	/* RXLENERR */
	} B;
	int I;
	unsigned int U;

} ETH_RX_LENGTH_ERROR_FRAMES_type;
#define ETH_RX_LENGTH_ERROR_FRAMES	(*( ETH_RX_LENGTH_ERROR_FRAMES_type *) 0xf001e1c8u)	/* Register 114 - Receive Frame Count for Length Error Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXMCASTG       : 32;	/* RXMCASTG */
	} B;
	int I;
	unsigned int U;

} ETH_RX_MULTICAST_FRAMES_GOOD_type;
#define ETH_RX_MULTICAST_FRAMES_GOOD	(*( ETH_RX_MULTICAST_FRAMES_GOOD_type *) 0xf001e190u)	/* Register 100 - Receive Frame Count for Good Multicast Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXOCTG         : 32;	/* RXOCTG */
	} B;
	int I;
	unsigned int U;

} ETH_RX_OCTET_COUNT_GOOD_type;
#define ETH_RX_OCTET_COUNT_GOOD	(*( ETH_RX_OCTET_COUNT_GOOD_type *) 0xf001e188u)	/* Register 98 - Receive Octet Count for Good Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXOCTGB        : 32;	/* RXOCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_RX_OCTET_COUNT_GOOD_BAD_type;
#define ETH_RX_OCTET_COUNT_GOOD_BAD	(*( ETH_RX_OCTET_COUNT_GOOD_BAD_type *) 0xf001e184u)	/* Register 97 - Receive Octet Count for Good and Bad Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXOUTOFRNG     : 32;	/* RXOUTOFRNG */
	} B;
	int I;
	unsigned int U;

} ETH_RX_OUT_OF_RANGE_TYPE_FRAMES_type;
#define ETH_RX_OUT_OF_RANGE_TYPE_FRAMES	(*( ETH_RX_OUT_OF_RANGE_TYPE_FRAMES_type *) 0xf001e1ccu)	/* Register 115 - Receive Frame Count for Out of Range Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXOVERSZG      : 32;	/* RXOVERSZG */
	} B;
	int I;
	unsigned int U;

} ETH_RX_OVERSIZE_FRAMES_GOOD_type;
#define ETH_RX_OVERSIZE_FRAMES_GOOD	(*( ETH_RX_OVERSIZE_FRAMES_GOOD_type *) 0xf001e1a8u)	/* Register 106 - Receive Frame Count for Oversize Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXPAUSEFRM     : 32;	/* RXPAUSEFRM */
	} B;
	int I;
	unsigned int U;

} ETH_RX_PAUSE_FRAMES_type;
#define ETH_RX_PAUSE_FRAMES	(*( ETH_RX_PAUSE_FRAMES_type *) 0xf001e1d0u)	/* Register 116 - Receive Frame Count for PAUSE Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXRCVERR       : 32;	/* RXRCVERR */
	} B;
	int I;
	unsigned int U;

} ETH_RX_RECEIVE_ERROR_FRAMES_type;
#define ETH_RX_RECEIVE_ERROR_FRAMES	(*( ETH_RX_RECEIVE_ERROR_FRAMES_type *) 0xf001e1e0u)	/* Register 120 - Receive Frame Count for Receive Error Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXRUNTERR      : 32;	/* RXRUNTERR */
	} B;
	int I;
	unsigned int U;

} ETH_RX_RUNT_ERROR_FRAMES_type;
#define ETH_RX_RUNT_ERROR_FRAMES	(*( ETH_RX_RUNT_ERROR_FRAMES_type *) 0xf001e19cu)	/* Register 103 - Receive Frame Count for Runt Error Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXUNDERSZG     : 32;	/* RXUNDERSZG */
	} B;
	int I;
	unsigned int U;

} ETH_RX_UNDERSIZE_FRAMES_GOOD_type;
#define ETH_RX_UNDERSIZE_FRAMES_GOOD	(*( ETH_RX_UNDERSIZE_FRAMES_GOOD_type *) 0xf001e1a4u)	/* Register 105 - Receive Frame Count for Undersize Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXUCASTG       : 32;	/* RXUCASTG */
	} B;
	int I;
	unsigned int U;

} ETH_RX_UNICAST_FRAMES_GOOD_type;
#define ETH_RX_UNICAST_FRAMES_GOOD	(*( ETH_RX_UNICAST_FRAMES_GOOD_type *) 0xf001e1c4u)	/* Register 113 - Receive Frame Count for Good Unicast Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXVLANFRGB     : 32;	/* RXVLANFRGB */
	} B;
	int I;
	unsigned int U;

} ETH_RX_VLAN_FRAMES_GOOD_BAD_type;
#define ETH_RX_VLAN_FRAMES_GOOD_BAD	(*( ETH_RX_VLAN_FRAMES_GOOD_BAD_type *) 0xf001e1d8u)	/* Register 118 - Receive Frame Count for Good and Bad VLAN Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RXWDGERR       : 32;	/* RXWDGERR */
	} B;
	int I;
	unsigned int U;

} ETH_RX_WATCHDOG_ERROR_FRAMES_type;
#define ETH_RX_WATCHDOG_ERROR_FRAMES	(*( ETH_RX_WATCHDOG_ERROR_FRAMES_type *) 0xf001e1dcu)	/* Register 119 - Receive Frame Count for Watchdog Error Frames */

typedef volatile union
{
	struct
	{ 
		unsigned int TI             : 1;	/* Transmit Interrupt */
		unsigned int TPS            : 1;	/* Transmit Process Stopped */
		unsigned int TU             : 1;	/* Transmit Buffer Unavailable */
		unsigned int TJT            : 1;	/* Transmit Jabber Timeout */
		unsigned int OVF            : 1;	/* Receive Overflow */
		unsigned int UNF            : 1;	/* Transmit Underflow */
		unsigned int RI             : 1;	/* Receive Interrupt */
		unsigned int RU             : 1;	/* Receive Buffer Unavailable */
		unsigned int RPS            : 1;	/* Receive Process Stopped */
		unsigned int RWT            : 1;	/* Receive Watchdog Timeout */
		unsigned int ETI            : 1;	/* Early Transmit Interrupt */
		/* const */ unsigned int RESERVED_12_11 : 2;	/* RESERVED_12_11 */
		unsigned int FBI            : 1;	/* Fatal Bus Error Interrupt */
		unsigned int ERI            : 1;	/* Early Receive Interrupt */
		unsigned int AIS            : 1;	/* Abnormal Interrupt Summary */
		unsigned int NIS            : 1;	/* Normal Interrupt Summary */
		/* const */ unsigned int RS             : 3;	/* Received Process State */
		/* const */ unsigned int TS             : 3;	/* Transmit Process State */
		/* const */ unsigned int EB             : 3;	/* Error Bits */
		/* const */ unsigned int GLI            : 1;	/* GMAC Line interface Interrupt */
		/* const */ unsigned int GMI            : 1;	/* GMAC MMC Interrupt */
		/* const */ unsigned int GPI            : 1;	/* GMAC PMT Interrupt */
		/* const */ unsigned int TTI            : 1;	/* Timestamp Trigger Interrupt */
		/* const */ unsigned int GLPII          : 1;	/* GMAC LPI Interrupt (for Channel 0) */
		/* const */ unsigned int RESERVED_31    : 1;	/* RESERVED_31 */
	} B;
	int I;
	unsigned int U;

} ETH_STATUS_type;
#define ETH_STATUS	(*( ETH_STATUS_type *) 0xf001f014u)	/* Register 5 - Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SSINC          : 8;	/* Sub-second Increment Value */
		/* const */ unsigned int RESERVED_31_8  : 24;	/* RESERVED_31_8 */
	} B;
	int I;
	unsigned int U;

} ETH_SUB_SECOND_INCREMENT_type;
#define ETH_SUB_SECOND_INCREMENT	(*( ETH_SUB_SECOND_INCREMENT_type *) 0xf001e704u)	/* Register 449 - Sub-Second Increment Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TSHWR          : 16;	/* Timestamp Higher Word Register */
		/* const */ unsigned int RESERVED_31_16 : 16;	/* RESERVED_31_16 */
	} B;
	int I;
	unsigned int U;

} ETH_SYSTEM_TIME_HIGHER_WORD_SECONDS_type;
#define ETH_SYSTEM_TIME_HIGHER_WORD_SECONDS	(*( ETH_SYSTEM_TIME_HIGHER_WORD_SECONDS_type *) 0xf001e724u)	/* Register 457 - System Time - Higher Word Seconds Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TSSS           : 31;	/* Timestamp Sub Seconds */
		/* const */ unsigned int RESERVED_31    : 1;	/* RESERVED_31 */
	} B;
	int I;
	unsigned int U;

} ETH_SYSTEM_TIME_NANOSECONDS_type;
#define ETH_SYSTEM_TIME_NANOSECONDS	(*( ETH_SYSTEM_TIME_NANOSECONDS_type *) 0xf001e70cu)	/* Register 451 - System Time - Nanoseconds Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TSSS           : 31;	/* Timestamp Sub Second */
		unsigned int ADDSUB         : 1;	/* Add or subtract time */
	} B;
	int I;
	unsigned int U;

} ETH_SYSTEM_TIME_NANOSECONDS_UPDATE_type;
#define ETH_SYSTEM_TIME_NANOSECONDS_UPDATE	(*( ETH_SYSTEM_TIME_NANOSECONDS_UPDATE_type *) 0xf001e714u)	/* Register 453 - System Time - Nanoseconds Update Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TSS            : 32;	/* Timestamp Second */
	} B;
	int I;
	unsigned int U;

} ETH_SYSTEM_TIME_SECONDS_type;
#define ETH_SYSTEM_TIME_SECONDS	(*( ETH_SYSTEM_TIME_SECONDS_type *) 0xf001e708u)	/* Register 450 - System Time - Seconds Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TSS            : 32;	/* Timestamp Second */
	} B;
	int I;
	unsigned int U;

} ETH_SYSTEM_TIME_SECONDS_UPDATE_type;
#define ETH_SYSTEM_TIME_SECONDS_UPDATE	(*( ETH_SYSTEM_TIME_SECONDS_UPDATE_type *) 0xf001e710u)	/* Register 452 - System Time - Seconds Update Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TTSLO          : 31;	/* Target Timestamp Low Register */
		/* const */ unsigned int TRGTBUSY       : 1;	/* Target Time Register Busy */
	} B;
	int I;
	unsigned int U;

} ETH_TARGET_TIME_NANOSECONDS_type;
#define ETH_TARGET_TIME_NANOSECONDS	(*( ETH_TARGET_TIME_NANOSECONDS_type *) 0xf001e720u)	/* Register 456 - Target Time Nanoseconds Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TSTR           : 32;	/* Target Time Seconds Register */
	} B;
	int I;
	unsigned int U;

} ETH_TARGET_TIME_SECONDS_type;
#define ETH_TARGET_TIME_SECONDS	(*( ETH_TARGET_TIME_SECONDS_type *) 0xf001e71cu)	/* Register 455 - Target Time Seconds Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TSAR           : 32;	/* Timestamp Addend Register */
	} B;
	int I;
	unsigned int U;

} ETH_TIMESTAMP_ADDEND_type;
#define ETH_TIMESTAMP_ADDEND	(*( ETH_TIMESTAMP_ADDEND_type *) 0xf001e718u)	/* Register 454 - Timestamp Addend Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TSENA          : 1;	/* Timestamp Enable */
		unsigned int TSCFUPDT       : 1;	/* Timestamp Fine or Coarse Update */
		unsigned int TSINIT         : 1;	/* Timestamp Initialize */
		unsigned int TSUPDT         : 1;	/* Timestamp Update */
		unsigned int TSTRIG         : 1;	/* Timestamp Interrupt Trigger Enable */
		unsigned int TSADDREG       : 1;	/* Addend Reg Update */
		/* const */ unsigned int RESERVED_7_6   : 2;	/* RESERVED_7_6 */
		unsigned int TSENALL        : 1;	/* Enable Timestamp for All Frames */
		unsigned int TSCTRLSSR      : 1;	/* Timestamp Digital or Binary Rollover Control */
		unsigned int TSVER2ENA      : 1;	/* Enable PTP packet Processing for Version 2 Format */
		unsigned int TSIPENA        : 1;	/* Enable Processing of PTP over Ethernet Frames */
		unsigned int TSIPV6ENA      : 1;	/* Enable Processing of PTP Frames Sent Over IPv6-UDP */
		unsigned int TSIPV4ENA      : 1;	/* Enable Processing of PTP Frames Sent over IPv4-UDP */
		unsigned int TSEVNTENA      : 1;	/* Enable Timestamp Snapshot for Event Messages */
		unsigned int TSMSTRENA      : 1;	/* Enable Snapshot for Messages Relevant to Master */
		unsigned int SNAPTYPSEL     : 2;	/* Select PTP packets for Taking Snapshots */
		unsigned int TSENMACADDR    : 1;	/* Enable MAC address for PTP Frame Filtering */
		/* const */ unsigned int RESERVED_23_19 : 5;	/* RESERVED_23_19 */
		/* const */ unsigned int ATSFC          : 1;	/* Auxiliary Snapshot FIFO Clear */
		/* const */ unsigned int ATSEN0         : 1;	/* Auxiliary Snapshot 0 Enable */
		/* const */ unsigned int ATSEN1         : 1;	/* Auxiliary Snapshot 1 Enable */
		/* const */ unsigned int ATSEN2         : 1;	/* Auxiliary Snapshot 2 Enable */
		/* const */ unsigned int ATSEN3         : 1;	/* Auxiliary Snapshot 3 Enable */
		/* const */ unsigned int RESERVED_31_29 : 3;	/* RESERVED_31_29 */
	} B;
	int I;
	unsigned int U;

} ETH_TIMESTAMP_CONTROL_type;
#define ETH_TIMESTAMP_CONTROL	(*( ETH_TIMESTAMP_CONTROL_type *) 0xf001e700u)	/* Register 448 - Timestamp Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TSSOVF         : 1;	/* Timestamp Seconds Overflow */
		/* const */ unsigned int TSTARGT        : 1;	/* Timestamp Target Time Reached */
		/* const */ unsigned int AUXTSTRIG      : 1;	/* Auxiliary Timestamp Trigger Snapshot */
		/* const */ unsigned int TSTRGTERR      : 1;	/* Timestamp Target Time Error */
		/* const */ unsigned int TSTARGT1       : 1;	/* Timestamp Target Time Reached for Target Time PPS1 */
		/* const */ unsigned int TSTRGTERR1     : 1;	/* Timestamp Target Time Error */
		/* const */ unsigned int TSTARGT2       : 1;	/* Timestamp Target Time Reached for Target Time PPS2 */
		/* const */ unsigned int TSTRGTERR2     : 1;	/* Timestamp Target Time Error */
		/* const */ unsigned int TSTARGT3       : 1;	/* Timestamp Target Time Reached for Target Time PPS3 */
		/* const */ unsigned int TSTRGTERR3     : 1;	/* Timestamp Target Time Error */
		/* const */ unsigned int RESERVED_15_10 : 6;	/* RESERVED_15_10 */
		/* const */ unsigned int ATSSTN         : 4;	/* Auxiliary Timestamp Snapshot Trigger Identifier */
		/* const */ unsigned int RESERVED_23_20 : 4;	/* RESERVED_23_20 */
		/* const */ unsigned int ATSSTM         : 1;	/* Auxiliary Timestamp Snapshot Trigger Missed */
		/* const */ unsigned int ATSNS          : 5;	/* Number of Auxiliary Timestamp Snapshots */
		/* const */ unsigned int RESERVED_31_30 : 2;	/* RESERVED_31_30 */
	} B;
	int I;
	unsigned int U;

} ETH_TIMESTAMP_STATUS_type;
#define ETH_TIMESTAMP_STATUS	(*( ETH_TIMESTAMP_STATUS_type *) 0xf001e728u)	/* Register 458 - Timestamp Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESERVED_1_0   : 2;	/* RESERVED_1_0 */
		unsigned int TDESLA         : 30;	/* Start of Transmit List */
	} B;
	int I;
	unsigned int U;

} ETH_TRANSMIT_DESCRIPTOR_LIST_ADDRESS_type;
#define ETH_TRANSMIT_DESCRIPTOR_LIST_ADDRESS	(*( ETH_TRANSMIT_DESCRIPTOR_LIST_ADDRESS_type *) 0xf001f010u)	/* Register 4 - Transmit Descriptor List Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TPD            : 32;	/* Transmit Poll Demand */
	} B;
	int I;
	unsigned int U;

} ETH_TRANSMIT_POLL_DEMAND_type;
#define ETH_TRANSMIT_POLL_DEMAND	(*( ETH_TRANSMIT_POLL_DEMAND_type *) 0xf001f004u)	/* Register 1 - Transmit Poll Demand Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TX1024_MAXOCTGB: 32;	/* TX1024_MAXOCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_TX_1024TOMAXOCTETS_FRAMES_GOOD_BAD_type;
#define ETH_TX_1024TOMAXOCTETS_FRAMES_GOOD_BAD	(*( ETH_TX_1024TOMAXOCTETS_FRAMES_GOOD_BAD_type *) 0xf001e138u)	/* Register 78 - Transmit Octet Count for Good and Bad 1024 to Maxsize Bytes Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TX128_255OCTGB : 32;	/* TX128_255OCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_TX_128TO255OCTETS_FRAMES_GOOD_BAD_type;
#define ETH_TX_128TO255OCTETS_FRAMES_GOOD_BAD	(*( ETH_TX_128TO255OCTETS_FRAMES_GOOD_BAD_type *) 0xf001e12cu)	/* Register 75 - Transmit Octet Count for Good and Bad 128 to 255 Bytes Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TX256_511OCTGB : 32;	/* TX256_511OCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_TX_256TO511OCTETS_FRAMES_GOOD_BAD_type;
#define ETH_TX_256TO511OCTETS_FRAMES_GOOD_BAD	(*( ETH_TX_256TO511OCTETS_FRAMES_GOOD_BAD_type *) 0xf001e130u)	/* Register 76 - Transmit Octet Count for Good and Bad 256 to 511 Bytes Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TX512_1023OCTGB: 32;	/* TX512_1023OCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_TX_512TO1023OCTETS_FRAMES_GOOD_BAD_type;
#define ETH_TX_512TO1023OCTETS_FRAMES_GOOD_BAD	(*( ETH_TX_512TO1023OCTETS_FRAMES_GOOD_BAD_type *) 0xf001e134u)	/* Register 77 - Transmit Octet Count for Good and Bad 512 to 1023 Bytes Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TX64OCTGB      : 32;	/* TX64OCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_TX_64OCTETS_FRAMES_GOOD_BAD_type;
#define ETH_TX_64OCTETS_FRAMES_GOOD_BAD	(*( ETH_TX_64OCTETS_FRAMES_GOOD_BAD_type *) 0xf001e124u)	/* Register 73 - Transmit Octet Count for Good and Bad 64 Byte Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TX65_127OCTGB  : 32;	/* TX65_127OCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_TX_65TO127OCTETS_FRAMES_GOOD_BAD_type;
#define ETH_TX_65TO127OCTETS_FRAMES_GOOD_BAD	(*( ETH_TX_65TO127OCTETS_FRAMES_GOOD_BAD_type *) 0xf001e128u)	/* Register 74 - Transmit Octet Count for Good and Bad 65 to 127 Bytes Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXBCASTG       : 32;	/* TXBCASTG */
	} B;
	int I;
	unsigned int U;

} ETH_TX_BROADCAST_FRAMES_GOOD_type;
#define ETH_TX_BROADCAST_FRAMES_GOOD	(*( ETH_TX_BROADCAST_FRAMES_GOOD_type *) 0xf001e11cu)	/* Register 71 - Transmit Frame Count for Good Broadcast Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXBCASTGB      : 32;	/* TXBCASTGB */
	} B;
	int I;
	unsigned int U;

} ETH_TX_BROADCAST_FRAMES_GOOD_BAD_type;
#define ETH_TX_BROADCAST_FRAMES_GOOD_BAD	(*( ETH_TX_BROADCAST_FRAMES_GOOD_BAD_type *) 0xf001e144u)	/* Register 81 - Transmit Frame Count for Good and Bad Broadcast Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXCARR         : 32;	/* TXCARR */
	} B;
	int I;
	unsigned int U;

} ETH_TX_CARRIER_ERROR_FRAMES_type;
#define ETH_TX_CARRIER_ERROR_FRAMES	(*( ETH_TX_CARRIER_ERROR_FRAMES_type *) 0xf001e160u)	/* Register 88 - Transmit Frame Count for Carrier Sense Error Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXDEFRD        : 32;	/* TXDEFRD */
	} B;
	int I;
	unsigned int U;

} ETH_TX_DEFERRED_FRAMES_type;
#define ETH_TX_DEFERRED_FRAMES	(*( ETH_TX_DEFERRED_FRAMES_type *) 0xf001e154u)	/* Register 85 - Transmit Frame Count for Deferred Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXEXSCOL       : 32;	/* TXEXSCOL */
	} B;
	int I;
	unsigned int U;

} ETH_TX_EXCESSIVE_COLLISION_FRAMES_type;
#define ETH_TX_EXCESSIVE_COLLISION_FRAMES	(*( ETH_TX_EXCESSIVE_COLLISION_FRAMES_type *) 0xf001e15cu)	/* Register 87 - Transmit Frame Count for Excessive Collision Error Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXEXSDEF       : 32;	/* TXEXSDEF */
	} B;
	int I;
	unsigned int U;

} ETH_TX_EXCESSIVE_DEFERRAL_ERROR_type;
#define ETH_TX_EXCESSIVE_DEFERRAL_ERROR	(*( ETH_TX_EXCESSIVE_DEFERRAL_ERROR_type *) 0xf001e16cu)	/* Register 91 - Transmit Frame Count for Excessive Deferral Error Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXFRMG         : 32;	/* TXFRMG */
	} B;
	int I;
	unsigned int U;

} ETH_TX_FRAME_COUNT_GOOD_type;
#define ETH_TX_FRAME_COUNT_GOOD	(*( ETH_TX_FRAME_COUNT_GOOD_type *) 0xf001e168u)	/* Register 90 - Transmit Frame Count for Good Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXFRMGB        : 32;	/* TXFRMGB */
	} B;
	int I;
	unsigned int U;

} ETH_TX_FRAME_COUNT_GOOD_BAD_type;
#define ETH_TX_FRAME_COUNT_GOOD_BAD	(*( ETH_TX_FRAME_COUNT_GOOD_BAD_type *) 0xf001e118u)	/* Register 70 - Transmit Frame Count for Good and Bad Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXLATECOL      : 32;	/* TXLATECOL */
	} B;
	int I;
	unsigned int U;

} ETH_TX_LATE_COLLISION_FRAMES_type;
#define ETH_TX_LATE_COLLISION_FRAMES	(*( ETH_TX_LATE_COLLISION_FRAMES_type *) 0xf001e158u)	/* Register 86 - Transmit Frame Count for Late Collision Error Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXMCASTG       : 32;	/* TXMCASTG */
	} B;
	int I;
	unsigned int U;

} ETH_TX_MULTICAST_FRAMES_GOOD_type;
#define ETH_TX_MULTICAST_FRAMES_GOOD	(*( ETH_TX_MULTICAST_FRAMES_GOOD_type *) 0xf001e120u)	/* Register 72 - Transmit Frame Count for Good Multicast Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXMCASTGB      : 32;	/* TXMCASTGB */
	} B;
	int I;
	unsigned int U;

} ETH_TX_MULTICAST_FRAMES_GOOD_BAD_type;
#define ETH_TX_MULTICAST_FRAMES_GOOD_BAD	(*( ETH_TX_MULTICAST_FRAMES_GOOD_BAD_type *) 0xf001e140u)	/* Register 80 - Transmit Frame Count for Good and Bad Multicast Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXMULTCOLG     : 32;	/* TXMULTCOLG */
	} B;
	int I;
	unsigned int U;

} ETH_TX_MULTIPLE_COLLISION_GOOD_FRAMES_type;
#define ETH_TX_MULTIPLE_COLLISION_GOOD_FRAMES	(*( ETH_TX_MULTIPLE_COLLISION_GOOD_FRAMES_type *) 0xf001e150u)	/* Register 84 - Transmit Frame Count for Frames Transmitted after Multiple Collision */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXOCTG         : 32;	/* TXOCTG */
	} B;
	int I;
	unsigned int U;

} ETH_TX_OCTET_COUNT_GOOD_type;
#define ETH_TX_OCTET_COUNT_GOOD	(*( ETH_TX_OCTET_COUNT_GOOD_type *) 0xf001e164u)	/* Register 89 - Transmit Octet Count for Good Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXOCTGB        : 32;	/* TXOCTGB */
	} B;
	int I;
	unsigned int U;

} ETH_TX_OCTET_COUNT_GOOD_BAD_type;
#define ETH_TX_OCTET_COUNT_GOOD_BAD	(*( ETH_TX_OCTET_COUNT_GOOD_BAD_type *) 0xf001e114u)	/* Register 69 - Transmit Octet Count for Good and Bad Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXOSIZG        : 32;	/* TXOSIZG */
	} B;
	int I;
	unsigned int U;

} ETH_TX_OSIZE_FRAMES_GOOD_type;
#define ETH_TX_OSIZE_FRAMES_GOOD	(*( ETH_TX_OSIZE_FRAMES_GOOD_type *) 0xf001e178u)	/* Register 94 - Transmit Frame Count for Good Oversize Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXPAUSE        : 32;	/* TXPAUSE */
	} B;
	int I;
	unsigned int U;

} ETH_TX_PAUSE_FRAMES_type;
#define ETH_TX_PAUSE_FRAMES	(*( ETH_TX_PAUSE_FRAMES_type *) 0xf001e170u)	/* Register 92 - Transmit Frame Count for Good PAUSE Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXSNGLCOLG     : 32;	/* TXSNGLCOLG */
	} B;
	int I;
	unsigned int U;

} ETH_TX_SINGLE_COLLISION_GOOD_FRAMES_type;
#define ETH_TX_SINGLE_COLLISION_GOOD_FRAMES	(*( ETH_TX_SINGLE_COLLISION_GOOD_FRAMES_type *) 0xf001e14cu)	/* Register 83 - Transmit Frame Count for Frames Transmitted after Single Collision */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXUNDRFLW      : 32;	/* TXUNDRFLW */
	} B;
	int I;
	unsigned int U;

} ETH_TX_UNDERFLOW_ERROR_FRAMES_type;
#define ETH_TX_UNDERFLOW_ERROR_FRAMES	(*( ETH_TX_UNDERFLOW_ERROR_FRAMES_type *) 0xf001e148u)	/* Register 82 - Transmit Frame Count for Underflow Error Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXUCASTGB      : 32;	/* TXUCASTGB */
	} B;
	int I;
	unsigned int U;

} ETH_TX_UNICAST_FRAMES_GOOD_BAD_type;
#define ETH_TX_UNICAST_FRAMES_GOOD_BAD	(*( ETH_TX_UNICAST_FRAMES_GOOD_BAD_type *) 0xf001e13cu)	/* Register 79 - Transmit Frame Count for Good and Bad Unicast Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TXVLANG        : 32;	/* TXVLANG */
	} B;
	int I;
	unsigned int U;

} ETH_TX_VLAN_FRAMES_GOOD_type;
#define ETH_TX_VLAN_FRAMES_GOOD	(*( ETH_TX_VLAN_FRAMES_GOOD_type *) 0xf001e174u)	/* Register 93 - Transmit Frame Count for Good VLAN Frames */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SNPSVER        : 8;	/* SNPSVER */
		/* const */ unsigned int USERVER        : 8;	/* USERVER */
		/* const */ unsigned int RESERVED_31_16 : 16;	/* RESERVED_31_16 */
	} B;
	int I;
	unsigned int U;

} ETH_VERSION_type;
#define ETH_VERSION	(*( ETH_VERSION_type *) 0xf001e020u)	/* Register 8 - Version Register */

typedef volatile union
{
	struct
	{ 
		unsigned int VL             : 16;	/* VLAN Tag Identifier for Receive Frames */
		unsigned int ETV            : 1;	/* Enable 12-Bit VLAN Tag Comparison */
		unsigned int VTIM           : 1;	/* VLAN Tag Inverse Match Enable */
		unsigned int ESVL           : 1;	/* Enable S-VLAN */
		/* const */ unsigned int VTHM           : 1;	/* VLAN Tag Hash Table Match Enable */
		/* const */ unsigned int RESERVED_31_20 : 12;	/* RESERVED_31_20 */
	} B;
	int I;
	unsigned int U;

} ETH_VLAN_TAG_type;
#define ETH_VLAN_TAG	(*( ETH_VLAN_TAG_type *) 0xf001e01cu)	/* Register 7 - VLAN Tag Register */

#endif /*_REGTC23X_ADAS_H*/
