commit 71a17331a37d7aecd5b3424c9103217d00cc2a6b
Author: Catena cyber <35799796+catenacyber@users.noreply.github.com>
Date:   Sun Apr 28 17:22:46 2019 +0200

    Aarch64 set operand in printSVERegOp (#1462)

diff --git a/arch/AArch64/AArch64InstPrinter.c b/arch/AArch64/AArch64InstPrinter.c
index 79aea1e1..9736b72b 100644
--- a/arch/AArch64/AArch64InstPrinter.c
+++ b/arch/AArch64/AArch64InstPrinter.c
@@ -1989,26 +1989,29 @@ static void printSVEPattern(MCInst *MI, unsigned OpNum, SStream *O)
 // default suffix = 0
 static void printSVERegOp(MCInst *MI, unsigned OpNum, SStream *O, char suffix)
 {
 	unsigned int Reg;
 
 #if 0
 	switch (suffix) {
 		case 0:
 		case 'b':
 		case 'h':
 		case 's':
 		case 'd':
 		case 'q':
 			break;
 		default:
 			// llvm_unreachable("Invalid kind specifier.");
 	}
 #endif
 
 	Reg = MCOperand_getReg(MCInst_getOperand(MI, OpNum));
+	MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].type = ARM64_OP_REG;
+	MI->flat_insn->detail->arm64.operands[MI->flat_insn->detail->arm64.op_count].reg = Reg;
+	MI->flat_insn->detail->arm64.op_count++;
 
 	SStream_concat0(O, getRegisterName(Reg, AArch64_NoRegAltName));
 
 	if (suffix != '\0')
 		SStream_concat(O, ".%c", suffix);
 }
