

================================================================
== Vivado HLS Report for 'pooling2d_large_cl_nopad_pad_me'
================================================================
* Date:           Wed Jun 15 23:31:01 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       91|     2764| 0.455 us | 13.820 us |   91|  2764|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                       |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                Instance                               |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       90|     2763| 10 ~ 307 |          -|          -|     9|    no    |
        | + Loop 1.1      |      296|      296|        37|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |       27|       27|         9|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|  18477|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|   16281|  13830|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    249|    -|
|Register         |        -|      -|   13537|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|   29818|  32556|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|      28|     61|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |                                Instance                               |                         Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s  |        0|      0|   513|   256|    0|
    |myproject_axi_lshr_1024ns_11ns_1024_6_1_U193                           |myproject_axi_lshr_1024ns_11ns_1024_6_1                |        0|      0|  3692|  3216|    0|
    |myproject_axi_lshr_1024ns_11ns_1024_6_1_U194                           |myproject_axi_lshr_1024ns_11ns_1024_6_1                |        0|      0|  3692|  3216|    0|
    |myproject_axi_lshr_1024ns_11ns_1024_6_1_U195                           |myproject_axi_lshr_1024ns_11ns_1024_6_1                |        0|      0|  3692|  3216|    0|
    |myproject_axi_lshr_1024ns_11ns_1024_6_1_U196                           |myproject_axi_lshr_1024ns_11ns_1024_6_1                |        0|      0|  3692|  3216|    0|
    |myproject_axi_lshr_128ns_8ns_128_6_1_U197                              |myproject_axi_lshr_128ns_8ns_128_6_1                   |        0|      0|  1000|   710|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                  |                                                       |        0|      0| 16281| 13830|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+------+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+------+------------+------------+
    |add_ln530_fu_554_p2         |     +    |      0|  0|    39|          32|           1|
    |add_ln532_fu_565_p2         |     +    |      0|  0|    39|          32|           1|
    |add_ln535_fu_514_p2         |     +    |      0|  0|    39|          32|           1|
    |add_ln537_fu_525_p2         |     +    |      0|  0|    39|          32|           1|
    |i1_fu_299_p2                |     +    |      0|  0|    13|           4|           1|
    |i_fu_932_p2                 |     +    |      0|  0|    12|           1|           3|
    |i_ih_fu_223_p2              |     +    |      0|  0|    13|           4|           1|
    |sub_ln1494_10_fu_926_p2     |     -    |      0|  0|    15|           7|           8|
    |sub_ln1494_9_fu_897_p2      |     -    |      0|  0|    15|           8|           8|
    |sub_ln1494_fu_885_p2        |     -    |      0|  0|    15|           8|           8|
    |sub_ln203_45_fu_359_p2      |     -    |      0|  0|    13|          11|          11|
    |sub_ln203_46_fu_389_p2      |     -    |      0|  0|    13|          10|          11|
    |sub_ln203_47_fu_618_p2      |     -    |      0|  0|    13|          11|          11|
    |sub_ln203_48_fu_630_p2      |     -    |      0|  0|    13|          11|          11|
    |sub_ln203_49_fu_658_p2      |     -    |      0|  0|    13|          10|          11|
    |sub_ln203_50_fu_451_p2      |     -    |      0|  0|    13|          11|          11|
    |sub_ln203_51_fu_463_p2      |     -    |      0|  0|    13|          11|          11|
    |sub_ln203_52_fu_493_p2      |     -    |      0|  0|    13|          10|          11|
    |sub_ln203_53_fu_694_p2      |     -    |      0|  0|    13|          11|          11|
    |sub_ln203_54_fu_706_p2      |     -    |      0|  0|    13|          11|          11|
    |sub_ln203_55_fu_734_p2      |     -    |      0|  0|    13|          10|          11|
    |sub_ln203_fu_347_p2         |     -    |      0|  0|    13|          11|          11|
    |and_ln1494_fu_955_p2        |    and   |      0|  0|   128|         128|         128|
    |and_ln203_13_fu_801_p2      |    and   |      0|  0|  1024|        1024|        1024|
    |and_ln203_14_fu_783_p2      |    and   |      0|  0|  1024|        1024|        1024|
    |and_ln203_15_fu_819_p2      |    and   |      0|  0|  1024|        1024|        1024|
    |and_ln203_fu_765_p2         |    and   |      0|  0|  1024|        1024|        1024|
    |and_ln498_3_fu_281_p2       |    and   |      0|  0|     2|           1|           1|
    |and_ln498_4_fu_287_p2       |    and   |      0|  0|     2|           1|           1|
    |and_ln498_fu_275_p2         |    and   |      0|  0|     2|           1|           1|
    |ap_block_state19            |    and   |      0|  0|     2|           1|           1|
    |ap_block_state2             |    and   |      0|  0|     2|           1|           1|
    |icmp_ln1494_5_fu_862_p2     |   icmp   |      0|  0|    11|           7|           7|
    |icmp_ln1494_fu_964_p2       |   icmp   |      0|  0|    18|          32|          32|
    |icmp_ln203_13_fu_604_p2     |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln203_14_fu_427_p2     |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln203_15_fu_680_p2     |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln203_fu_323_p2        |   icmp   |      0|  0|    11|           8|           8|
    |icmp_ln484_fu_217_p2        |   icmp   |      0|  0|     9|           4|           4|
    |icmp_ln498_4_fu_249_p2      |   icmp   |      0|  0|    18|          32|           1|
    |icmp_ln498_5_fu_259_p2      |   icmp   |      0|  0|    18|          32|           1|
    |icmp_ln498_6_fu_269_p2      |   icmp   |      0|  0|    18|          32|           1|
    |icmp_ln498_fu_239_p2        |   icmp   |      0|  0|    18|          32|           1|
    |icmp_ln500_fu_293_p2        |   icmp   |      0|  0|    11|           4|           5|
    |icmp_ln512_fu_838_p2        |   icmp   |      0|  0|     9|           3|           4|
    |icmp_ln522_fu_509_p2        |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln526_fu_549_p2        |   icmp   |      0|  0|    18|          32|           2|
    |lshr_ln1494_5_fu_949_p2     |   lshr   |      0|  0|   423|           2|         128|
    |lshr_ln203_29_fu_759_p2     |   lshr   |      0|  0|  2171|           2|        1024|
    |lshr_ln203_31_fu_795_p2     |   lshr   |      0|  0|  2171|           2|        1024|
    |lshr_ln203_33_fu_777_p2     |   lshr   |      0|  0|  2171|           2|        1024|
    |lshr_ln203_35_fu_813_p2     |   lshr   |      0|  0|  2171|           2|        1024|
    |ap_block_state1             |    or    |      0|  0|     2|           1|           1|
    |ap_condition_224            |    or    |      0|  0|     2|           1|           1|
    |ap_condition_235            |    or    |      0|  0|     2|           1|           1|
    |ap_condition_388            |    or    |      0|  0|     2|           1|           1|
    |ap_condition_395            |    or    |      0|  0|     2|           1|           1|
    |empty_134_fu_317_p2         |    or    |      0|  0|     8|           8|           5|
    |empty_135_fu_598_p2         |    or    |      0|  0|     9|           9|           5|
    |empty_136_fu_421_p2         |    or    |      0|  0|    10|          10|           5|
    |empty_140_fu_856_p2         |    or    |      0|  0|     7|           7|           5|
    |pool_res_V_5_fu_969_p3      |  select  |      0|  0|    32|           1|          32|
    |select_ln1494_10_fu_918_p3  |  select  |      0|  0|     8|           1|           8|
    |select_ln1494_9_fu_911_p3   |  select  |      0|  0|   128|           1|         128|
    |select_ln1494_fu_903_p3     |  select  |      0|  0|     8|           1|           8|
    |select_ln203_45_fu_373_p3   |  select  |      0|  0|  1024|           1|        1024|
    |select_ln203_46_fu_381_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln203_47_fu_636_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln203_48_fu_644_p3   |  select  |      0|  0|  1024|           1|        1024|
    |select_ln203_49_fu_650_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln203_50_fu_469_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln203_51_fu_477_p3   |  select  |      0|  0|  1024|           1|        1024|
    |select_ln203_52_fu_485_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln203_53_fu_712_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln203_54_fu_720_p3   |  select  |      0|  0|  1024|           1|        1024|
    |select_ln203_55_fu_726_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln203_fu_365_p3      |  select  |      0|  0|    11|           1|          11|
    |select_ln532_fu_570_p3      |  select  |      0|  0|    32|           1|           1|
    |select_ln537_fu_530_p3      |  select  |      0|  0|    32|           1|           1|
    |xor_ln1494_fu_891_p2        |    xor   |      0|  0|     8|           8|           7|
    |xor_ln203_17_fu_353_p2      |    xor   |      0|  0|    11|          11|          10|
    |xor_ln203_18_fu_624_p2      |    xor   |      0|  0|    11|          11|          10|
    |xor_ln203_19_fu_457_p2      |    xor   |      0|  0|    11|          11|          10|
    |xor_ln203_20_fu_700_p2      |    xor   |      0|  0|    11|          11|          10|
    |xor_ln203_fu_395_p2         |    xor   |      0|  0|     5|           4|           5|
    +----------------------------+----------+-------+---+------+------------+------------+
    |Total                       |          |      0|  0| 18477|        4918|       13153|
    +----------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  141|         31|    1|         31|
    |ap_done             |    9|          2|    1|          2|
    |data_V_V_blk_n      |    9|          2|    1|          2|
    |i1_0_reg_138        |    9|          2|    4|          8|
    |i_0_reg_160         |    9|          2|    3|          6|
    |i_ih_0_reg_127      |    9|          2|    4|          8|
    |pX_12               |    9|          2|   32|         64|
    |pY_12               |    9|          2|   32|         64|
    |real_start          |    9|          2|    1|          2|
    |res_V_V_blk_n       |    9|          2|    1|          2|
    |sX_12               |    9|          2|   32|         64|
    |storemerge_reg_171  |    9|          2|   32|         64|
    |tmp_V_93_reg_149    |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  249|         55|  176|        381|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+------+----+------+-----------+
    |              Name             |  FF  | LUT| Bits | Const Bits|
    +-------------------------------+------+----+------+-----------+
    |and_ln498_4_reg_1062           |     1|   0|     1|          0|
    |ap_CS_fsm                      |    30|   0|    30|          0|
    |ap_done_reg                    |     1|   0|     1|          0|
    |i1_0_reg_138                   |     4|   0|     4|          0|
    |i1_reg_1069                    |     4|   0|     4|          0|
    |i_0_reg_160                    |     3|   0|     3|          0|
    |i_ih_0_reg_127                 |     4|   0|     4|          0|
    |i_ih_reg_990                   |     4|   0|     4|          0|
    |i_reg_1247                     |     3|   0|     3|          0|
    |icmp_ln498_4_reg_1045          |     1|   0|     1|          0|
    |icmp_ln498_reg_1035            |     1|   0|     1|          0|
    |icmp_ln522_reg_1125            |     1|   0|     1|          0|
    |layer_in_V_24                  |  1024|   0|  1024|          0|
    |layer_in_V_24_load_1_reg_1074  |  1024|   0|  1024|          0|
    |lshr_ln1494_reg_1257           |   128|   0|   128|          0|
    |lshr_ln203_30_reg_1208         |  1024|   0|  1024|          0|
    |lshr_ln203_32_reg_1197         |  1024|   0|  1024|          0|
    |lshr_ln203_34_reg_1218         |  1024|   0|  1024|          0|
    |lshr_ln203_reg_1192            |  1024|   0|  1024|          0|
    |pX_12                          |    32|   0|    32|          0|
    |pX_12_load_reg_1056            |    32|   0|    32|          0|
    |pY_12                          |    32|   0|    32|          0|
    |pY_12_load_reg_1050            |    32|   0|    32|          0|
    |pool_V_reg_1223                |   128|   0|   128|          0|
    |pool_res_V_reg_1202            |    32|   0|    32|          0|
    |sX_12                          |    32|   0|    32|          0|
    |sX_12_load_reg_1030            |    32|   0|    32|          0|
    |sY_12                          |    32|   0|    32|          0|
    |sY_12_load_reg_1040            |    32|   0|    32|          0|
    |select_ln1494_10_reg_1237      |     8|   0|     8|          0|
    |select_ln1494_9_reg_1232       |   128|   0|   128|          0|
    |select_ln203_45_reg_1080       |  1024|   0|  1024|          0|
    |select_ln203_46_reg_1085       |    11|   0|    11|          0|
    |select_ln203_48_reg_1147       |  1024|   0|  1024|          0|
    |select_ln203_49_reg_1152       |    11|   0|    11|          0|
    |select_ln203_51_reg_1105       |  1024|   0|  1024|          0|
    |select_ln203_52_reg_1110       |    11|   0|    11|          0|
    |select_ln203_54_reg_1167       |  1024|   0|  1024|          0|
    |select_ln203_55_reg_1172       |    11|   0|    11|          0|
    |select_ln532_reg_1137          |    32|   0|    32|          0|
    |select_ln537_reg_1129          |    32|   0|    32|          0|
    |start_once_reg                 |     1|   0|     1|          0|
    |storemerge_reg_171             |    32|   0|    32|          0|
    |sub_ln1494_10_reg_1242         |     7|   0|     8|          1|
    |sub_ln203_46_reg_1090          |    10|   0|    11|          1|
    |sub_ln203_49_reg_1157          |    10|   0|    11|          1|
    |sub_ln203_52_reg_1115          |    10|   0|    11|          1|
    |sub_ln203_55_reg_1177          |    10|   0|    11|          1|
    |tmp_25_reg_1100                |  1024|   0|  1024|          0|
    |tmp_27_reg_1120                |  1024|   0|  1024|          0|
    |tmp_V_100_reg_1015             |    32|   0|    32|          0|
    |tmp_V_101_reg_1020             |    32|   0|    32|          0|
    |tmp_V_102_reg_1025             |    32|   0|    32|          0|
    |tmp_V_93_reg_149               |    32|   0|    32|          0|
    |tmp_V_97_reg_1000              |    32|   0|    32|          0|
    |tmp_V_98_reg_1005              |    32|   0|    32|          0|
    |tmp_V_99_reg_1010              |    32|   0|    32|          0|
    |tmp_V_reg_995                  |    32|   0|    32|          0|
    |trunc_ln1494_reg_1262          |    32|   0|    32|          0|
    |trunc_ln203_14_reg_1213        |    32|   0|    32|          0|
    |xor_ln203_reg_1095             |     4|   0|     4|          0|
    +-------------------------------+------+----+------+-----------+
    |Total                          | 13537|   0| 13542|          5|
    +-------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_start          |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_done           | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_idle           | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|ap_ready          | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|start_out         | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|start_write       | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |             data_V_V            |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |             data_V_V            |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |             data_V_V            |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |             res_V_V             |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |             res_V_V             |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |             res_V_V             |    pointer   |
+------------------+-----+-----+------------+---------------------------------+--------------+

