library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity IF_ID is port(
	instruction_in : in std_logic_vector ( 15 downto 0);
	pc_now_in : in std_logic_vector ( 15 downto 0);
	pc_next_in : in std_logic_vector ( 15 downto 0);
	
	instruction_out : out  std_logic_vector ( 15 downto 0);
	pc_now_out : out std_logic_vector ( 15 downto 0);
	pc_next_out : out std_logic_vector ( 15 downto 0);
	
	clk: in std_logic
	);
end;

architecture behav of IF_ID is
begin
		process(clk)
		begin
				if(clk'event and clk='1') then
						instruction_out <= instruction_in;
						pc_now_out <= pc_now_in;
						pc_next_out <= pc_next_in;
				end if;
		end process;
end behav;