<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\TangPrimer20K_LUT-Network\mega138K\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Git\TangPrimer20K_LUT-Network\mega138K\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Git\TangPrimer20K_LUT-Network\mega138K\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Mar 14 18:51:11 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>34252</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>29273</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>21</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6264</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>941</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>3</td>
<td>cmos_vsync</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>4</td>
<td>mem_clk</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>memory_clk </td>
</tr>
<tr>
<td>5</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>6</td>
<td>cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_8_16bit_m0/de_o_s0/Q </td>
</tr>
<tr>
<td>7</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>77.160</td>
<td>12.960
<td>0.000</td>
<td>38.580</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>8</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.698</td>
<td>175.500
<td>0.000</td>
<td>2.849</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>9</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>28.490</td>
<td>35.100
<td>0.000</td>
<td>14.245</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>10</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
<td>mem_clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>84.419(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>163.215(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>mem_clk</td>
<td>400.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>94.103(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td>115.490(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>12.960(MHz)</td>
<td>149.045(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>35.100(MHz)</td>
<td>67.836(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>110.124(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_vsync!</h4>
<h4>No timing paths to get frequency of Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-4.147</td>
<td>62</td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>25.191</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.782</td>
</tr>
<tr>
<td>2</td>
<td>25.290</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.009</td>
<td>11.693</td>
</tr>
<tr>
<td>3</td>
<td>25.876</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.009</td>
<td>11.106</td>
</tr>
<tr>
<td>4</td>
<td>25.937</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.036</td>
</tr>
<tr>
<td>5</td>
<td>26.077</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.009</td>
<td>10.905</td>
</tr>
<tr>
<td>6</td>
<td>26.256</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.019</td>
<td>10.736</td>
</tr>
<tr>
<td>7</td>
<td>26.453</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.003</td>
<td>10.524</td>
</tr>
<tr>
<td>8</td>
<td>26.919</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.019</td>
<td>10.073</td>
</tr>
<tr>
<td>9</td>
<td>29.363</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.009</td>
<td>7.373</td>
</tr>
<tr>
<td>10</td>
<td>29.903</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.009</td>
<td>7.080</td>
</tr>
<tr>
<td>11</td>
<td>30.114</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
<td>i2c_config_m0/lut_index_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.009</td>
<td>6.850</td>
</tr>
<tr>
<td>12</td>
<td>30.214</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
<td>i2c_config_m0/lut_index_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.019</td>
<td>6.740</td>
</tr>
<tr>
<td>13</td>
<td>30.345</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.021</td>
<td>6.360</td>
</tr>
<tr>
<td>14</td>
<td>30.447</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
<td>i2c_config_m0/lut_index_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.526</td>
</tr>
<tr>
<td>15</td>
<td>30.604</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.017</td>
<td>6.139</td>
</tr>
<tr>
<td>16</td>
<td>30.721</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.004</td>
<td>6.249</td>
</tr>
<tr>
<td>17</td>
<td>30.744</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.021</td>
<td>6.209</td>
</tr>
<tr>
<td>18</td>
<td>30.974</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.002</td>
<td>5.998</td>
</tr>
<tr>
<td>19</td>
<td>31.065</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
<td>i2c_config_m0/lut_index_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.009</td>
<td>5.899</td>
</tr>
<tr>
<td>20</td>
<td>31.234</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.010</td>
<td>5.730</td>
</tr>
<tr>
<td>21</td>
<td>31.352</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
<td>i2c_config_m0/lut_index_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.621</td>
</tr>
<tr>
<td>22</td>
<td>31.437</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.025</td>
<td>5.511</td>
</tr>
<tr>
<td>23</td>
<td>31.589</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.031</td>
<td>5.106</td>
</tr>
<tr>
<td>24</td>
<td>31.598</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.004</td>
<td>5.371</td>
</tr>
<tr>
<td>25</td>
<td>31.675</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.006</td>
<td>5.293</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>i2c_config_m0/lut_index_9_s2/Q</td>
<td>i2c_config_m0/lut_index_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.278</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>i2c_config_m0/lut_index_4_s2/Q</td>
<td>i2c_config_m0/lut_index_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/lut_index_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>i2c_config_m0/state_0_s0/Q</td>
<td>i2c_config_m0/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.281</td>
<td>i2c_config_m0/lut_index_0_s4/Q</td>
<td>i2c_config_m0/lut_index_0_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>19</td>
<td>0.281</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
<td>i2c_config_m0/lut_index_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>20</td>
<td>0.297</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.228</td>
</tr>
<tr>
<td>21</td>
<td>0.318</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.253</td>
</tr>
<tr>
<td>22</td>
<td>0.318</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.253</td>
</tr>
<tr>
<td>23</td>
<td>0.318</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.253</td>
</tr>
<tr>
<td>24</td>
<td>0.328</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>25</td>
<td>0.331</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.717</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.266</td>
<td>10.602</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.414</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.251</td>
<td>10.283</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.404</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.260</td>
<td>10.283</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.404</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.260</td>
<td>10.283</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.404</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.260</td>
<td>10.283</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.404</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.260</td>
<td>10.283</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.399</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.283</td>
<td>9.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.399</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.283</td>
<td>9.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.348</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.273</td>
<td>9.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.348</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.273</td>
<td>9.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.323</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.266</td>
<td>9.208</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.150</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.281</td>
<td>9.049</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.150</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.281</td>
<td>9.049</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.150</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.281</td>
<td>9.049</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.150</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.281</td>
<td>9.049</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.150</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.281</td>
<td>9.049</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-8.150</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.281</td>
<td>9.049</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-8.150</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.281</td>
<td>9.049</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-8.134</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.283</td>
<td>9.036</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-8.134</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.283</td>
<td>9.036</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-8.134</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.283</td>
<td>9.036</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-8.134</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.283</td>
<td>9.036</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-8.123</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.295</td>
<td>9.037</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-8.123</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.295</td>
<td>9.037</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-8.088</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-1.276</td>
<td>8.982</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.177</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.146</td>
<td>2.157</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.177</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.146</td>
<td>2.157</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.173</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.156</td>
<td>2.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.161</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.141</td>
<td>2.168</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.161</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.141</td>
<td>2.168</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.160</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.161</td>
<td>2.189</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.155</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.169</td>
<td>2.202</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.155</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.173</td>
<td>2.205</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.155</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.174</td>
<td>2.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.155</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.169</td>
<td>2.202</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.155</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.171</td>
<td>2.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.155</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.174</td>
<td>2.207</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.155</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.169</td>
<td>2.202</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.155</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.171</td>
<td>2.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.152</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.184</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.152</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.149</td>
<td>2.184</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.152</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.152</td>
<td>2.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.152</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.150</td>
<td>2.185</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.152</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.152</td>
<td>2.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.152</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.150</td>
<td>2.185</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.152</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.150</td>
<td>2.185</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.152</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.151</td>
<td>2.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.152</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.151</td>
<td>2.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.151</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.137</td>
<td>2.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.150</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.145</td>
<td>2.183</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.033</td>
<td>2.033</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
<tr>
<td>2</td>
<td>1.033</td>
<td>2.033</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td>3</td>
<td>1.033</td>
<td>2.033</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>1.033</td>
<td>2.033</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_3_s</td>
</tr>
<tr>
<td>5</td>
<td>1.039</td>
<td>2.039</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>1.039</td>
<td>2.039</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
<tr>
<td>7</td>
<td>1.039</td>
<td>2.039</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s</td>
</tr>
<tr>
<td>8</td>
<td>1.039</td>
<td>2.039</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
<tr>
<td>9</td>
<td>1.039</td>
<td>2.039</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>1.039</td>
<td>2.039</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>6.634</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R71C127[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>9.710</td>
<td>3.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s50/I1</td>
</tr>
<tr>
<td>10.278</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R69C141[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s50/F</td>
</tr>
<tr>
<td>12.908</td>
<td>2.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s102/I3</td>
</tr>
<tr>
<td>13.197</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s102/F</td>
</tr>
<tr>
<td>13.199</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s28/I1</td>
</tr>
<tr>
<td>13.778</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C131[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s28/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C138[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s32/I3</td>
</tr>
<tr>
<td>15.054</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C138[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s32/F</td>
</tr>
<tr>
<td>15.474</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s15/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R69C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s15/F</td>
</tr>
<tr>
<td>16.729</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C135[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s10/I1</td>
</tr>
<tr>
<td>17.297</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C135[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s10/F</td>
</tr>
<tr>
<td>17.469</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s6/I3</td>
</tr>
<tr>
<td>18.048</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C134[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>18.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.303</td>
<td>5.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>43.239</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C134[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.656, 31.034%; route: 7.758, 65.847%; tC2Q: 0.368, 3.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.583, 89.108%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>6.634</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R71C127[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>9.710</td>
<td>3.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s50/I1</td>
</tr>
<tr>
<td>10.278</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R69C141[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s50/F</td>
</tr>
<tr>
<td>12.908</td>
<td>2.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s102/I3</td>
</tr>
<tr>
<td>13.197</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s102/F</td>
</tr>
<tr>
<td>13.199</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s28/I1</td>
</tr>
<tr>
<td>13.778</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C131[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s28/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C138[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s32/I3</td>
</tr>
<tr>
<td>15.054</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C138[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s32/F</td>
</tr>
<tr>
<td>15.474</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s15/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R69C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s15/F</td>
</tr>
<tr>
<td>16.652</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C134[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s9/I0</td>
</tr>
<tr>
<td>17.219</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C134[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s9/F</td>
</tr>
<tr>
<td>17.392</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C134[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s6/I2</td>
</tr>
<tr>
<td>17.959</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C134[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s6/F</td>
</tr>
<tr>
<td>17.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C134[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.313</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C134[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>43.249</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C134[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.645, 31.173%; route: 7.680, 65.684%; tC2Q: 0.368, 3.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>6.634</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R71C127[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>9.491</td>
<td>2.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s36/I2</td>
</tr>
<tr>
<td>10.070</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R71C142[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s36/F</td>
</tr>
<tr>
<td>11.485</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C137[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s45/I2</td>
</tr>
<tr>
<td>12.064</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R67C137[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s45/F</td>
</tr>
<tr>
<td>13.255</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C132[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s30/I0</td>
</tr>
<tr>
<td>13.822</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C132[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s30/F</td>
</tr>
<tr>
<td>13.995</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s15/I3</td>
</tr>
<tr>
<td>14.286</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C131[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s15/F</td>
</tr>
<tr>
<td>15.087</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s18/I0</td>
</tr>
<tr>
<td>15.661</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C135[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s18/F</td>
</tr>
<tr>
<td>16.042</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C134[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s9/I2</td>
</tr>
<tr>
<td>16.621</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C134[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s9/F</td>
</tr>
<tr>
<td>16.794</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C134[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s6/I3</td>
</tr>
<tr>
<td>17.373</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C134[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s6/F</td>
</tr>
<tr>
<td>17.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C134[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.313</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C134[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>43.249</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C134[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.748, 33.742%; route: 6.991, 62.949%; tC2Q: 0.368, 3.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[1][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>6.649</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>112</td>
<td>R71C127[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>9.489</td>
<td>2.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C138[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s35/I1</td>
</tr>
<tr>
<td>10.068</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R66C138[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s35/F</td>
</tr>
<tr>
<td>12.204</td>
<td>2.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s105/I2</td>
</tr>
<tr>
<td>12.778</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C129[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s105/F</td>
</tr>
<tr>
<td>14.052</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s85/I3</td>
</tr>
<tr>
<td>14.559</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C133[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s85/F</td>
</tr>
<tr>
<td>14.732</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s53/I3</td>
</tr>
<tr>
<td>15.021</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C133[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s53/F</td>
</tr>
<tr>
<td>15.381</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C131[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s21/I3</td>
</tr>
<tr>
<td>15.954</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C131[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s21/F</td>
</tr>
<tr>
<td>16.336</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C128[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s10/I0</td>
</tr>
<tr>
<td>16.792</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C128[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s10/F</td>
</tr>
<tr>
<td>16.794</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C128[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s6/I3</td>
</tr>
<tr>
<td>17.302</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C128[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>17.302</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C128[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.303</td>
<td>5.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C128[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>43.239</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C128[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.486, 31.591%; route: 7.167, 64.943%; tC2Q: 0.382, 3.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.583, 89.108%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>6.634</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R71C127[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>9.710</td>
<td>3.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s50/I1</td>
</tr>
<tr>
<td>10.278</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R69C141[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s50/F</td>
</tr>
<tr>
<td>12.908</td>
<td>2.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C132[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s68/I3</td>
</tr>
<tr>
<td>13.197</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C132[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s68/F</td>
</tr>
<tr>
<td>13.619</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s74/I2</td>
</tr>
<tr>
<td>14.187</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s74/F</td>
</tr>
<tr>
<td>14.547</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C131[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s38/I2</td>
</tr>
<tr>
<td>15.094</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C131[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s38/F</td>
</tr>
<tr>
<td>15.475</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C132[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s17/I2</td>
</tr>
<tr>
<td>16.043</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C132[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s17/F</td>
</tr>
<tr>
<td>16.045</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C132[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s9/I2</td>
</tr>
<tr>
<td>16.502</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C132[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s9/F</td>
</tr>
<tr>
<td>16.883</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C130[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s6/I3</td>
</tr>
<tr>
<td>17.172</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C130[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s6/F</td>
</tr>
<tr>
<td>17.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C130[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.313</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C130[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>43.249</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C130[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.284, 30.111%; route: 7.254, 66.519%; tC2Q: 0.368, 3.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>6.634</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R71C127[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>9.474</td>
<td>2.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s18/I0</td>
</tr>
<tr>
<td>10.052</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R70C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s18/F</td>
</tr>
<tr>
<td>12.261</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s94/I0</td>
</tr>
<tr>
<td>12.550</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R67C129[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s94/F</td>
</tr>
<tr>
<td>13.546</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C134[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s54/I1</td>
</tr>
<tr>
<td>14.094</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C134[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s54/F</td>
</tr>
<tr>
<td>14.475</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C133[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s32/I3</td>
</tr>
<tr>
<td>14.982</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C133[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s32/F</td>
</tr>
<tr>
<td>14.985</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C133[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s14/I2</td>
</tr>
<tr>
<td>15.564</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C133[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s14/F</td>
</tr>
<tr>
<td>15.715</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C133[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s7/I3</td>
</tr>
<tr>
<td>16.262</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C133[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s7/F</td>
</tr>
<tr>
<td>16.435</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C133[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s6/I0</td>
</tr>
<tr>
<td>17.002</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C133[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s6/F</td>
</tr>
<tr>
<td>17.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C133[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.322</td>
<td>5.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C133[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
<tr>
<td>43.258</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C133[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.616, 33.683%; route: 6.753, 62.894%; tC2Q: 0.368, 3.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.859%; route: 5.602, 89.141%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>6.634</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R71C127[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>9.264</td>
<td>2.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s24/I3</td>
</tr>
<tr>
<td>9.842</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R71C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s24/F</td>
</tr>
<tr>
<td>11.559</td>
<td>1.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s113/I3</td>
</tr>
<tr>
<td>12.066</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C137[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s113/F</td>
</tr>
<tr>
<td>13.207</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C132[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s35/I1</td>
</tr>
<tr>
<td>13.715</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R68C132[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s35/F</td>
</tr>
<tr>
<td>14.286</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s25/I3</td>
</tr>
<tr>
<td>14.794</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C130[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s25/F</td>
</tr>
<tr>
<td>14.966</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s12/I1</td>
</tr>
<tr>
<td>15.540</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C130[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s12/F</td>
</tr>
<tr>
<td>15.542</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C130[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s7/I3</td>
</tr>
<tr>
<td>16.050</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C130[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s7/F</td>
</tr>
<tr>
<td>16.222</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s6/I0</td>
</tr>
<tr>
<td>16.790</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C129[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s6/F</td>
</tr>
<tr>
<td>16.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.306</td>
<td>5.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/CLK</td>
</tr>
<tr>
<td>43.243</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C129[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.750, 35.634%; route: 6.406, 60.874%; tC2Q: 0.368, 3.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.886%; route: 5.587, 89.114%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>6.634</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R71C127[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>9.710</td>
<td>3.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s50/I1</td>
</tr>
<tr>
<td>10.278</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R69C141[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s50/F</td>
</tr>
<tr>
<td>11.094</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C138[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s34/I1</td>
</tr>
<tr>
<td>11.661</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C138[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s34/F</td>
</tr>
<tr>
<td>12.980</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C130[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s48/I2</td>
</tr>
<tr>
<td>13.548</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R69C130[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s48/F</td>
</tr>
<tr>
<td>13.910</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C130[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s20/I2</td>
</tr>
<tr>
<td>14.199</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C130[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s20/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s10/I1</td>
</tr>
<tr>
<td>14.660</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C129[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s10/F</td>
</tr>
<tr>
<td>14.832</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s7/I0</td>
</tr>
<tr>
<td>15.400</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s7/F</td>
</tr>
<tr>
<td>15.760</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C129[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s6/I0</td>
</tr>
<tr>
<td>16.339</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C129[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s6/F</td>
</tr>
<tr>
<td>16.339</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C129[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.322</td>
<td>5.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C129[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>43.258</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C129[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.426, 34.016%; route: 6.279, 62.336%; tC2Q: 0.368, 3.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.859%; route: 5.602, 89.141%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>6.649</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R71C127[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>9.245</td>
<td>2.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C139[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s17/I3</td>
</tr>
<tr>
<td>9.701</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R71C139[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s17/F</td>
</tr>
<tr>
<td>11.056</td>
<td>1.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C128[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s9/I2</td>
</tr>
<tr>
<td>11.513</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R67C128[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>12.148</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[3][B]</td>
<td>i2c_config_m0/n124_s14/I1</td>
</tr>
<tr>
<td>12.695</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C127[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s14/F</td>
</tr>
<tr>
<td>12.700</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[2][A]</td>
<td>i2c_config_m0/i2c_write_req_s4/I0</td>
</tr>
<tr>
<td>13.279</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C127[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_write_req_s4/F</td>
</tr>
<tr>
<td>13.639</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C126[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.313</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C126[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>43.001</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C126[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.039, 27.653%; route: 4.951, 67.158%; tC2Q: 0.382, 5.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>6.649</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R71C127[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>9.245</td>
<td>2.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C139[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s17/I3</td>
</tr>
<tr>
<td>9.701</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R71C139[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s17/F</td>
</tr>
<tr>
<td>11.056</td>
<td>1.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C128[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s9/I2</td>
</tr>
<tr>
<td>11.513</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R67C128[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>12.148</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[3][B]</td>
<td>i2c_config_m0/n124_s14/I1</td>
</tr>
<tr>
<td>12.695</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C127[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s14/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C126[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.313</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C126[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>43.249</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C126[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.460, 20.621%; route: 5.238, 73.976%; tC2Q: 0.382, 5.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.276</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>6.643</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R71C128[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>8.394</td>
<td>1.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s16/I0</td>
</tr>
<tr>
<td>8.962</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R71C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s16/F</td>
</tr>
<tr>
<td>11.054</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C128[3][B]</td>
<td>i2c_config_m0/n74_s2/I3</td>
</tr>
<tr>
<td>11.628</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C128[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s2/F</td>
</tr>
<tr>
<td>12.618</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][A]</td>
<td>i2c_config_m0/n73_s1/I1</td>
</tr>
<tr>
<td>13.126</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n73_s1/F</td>
</tr>
<tr>
<td>13.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.303</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>43.239</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C127[0][A]</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.649, 24.069%; route: 4.834, 70.566%; tC2Q: 0.368, 5.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.276</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>6.643</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R71C128[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>8.394</td>
<td>1.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s16/I0</td>
</tr>
<tr>
<td>8.962</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R71C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s16/F</td>
</tr>
<tr>
<td>11.054</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C128[3][B]</td>
<td>i2c_config_m0/n74_s2/I3</td>
</tr>
<tr>
<td>11.628</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C128[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s2/F</td>
</tr>
<tr>
<td>12.049</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[3][A]</td>
<td>i2c_config_m0/n72_s2/I2</td>
</tr>
<tr>
<td>12.506</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C127[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n72_s2/F</td>
</tr>
<tr>
<td>12.508</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>i2c_config_m0/n72_s3/I0</td>
</tr>
<tr>
<td>13.016</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n72_s3/F</td>
</tr>
<tr>
<td>13.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.294</td>
<td>5.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>43.230</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.105, 31.231%; route: 4.267, 63.316%; tC2Q: 0.368, 5.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.909%; route: 5.574, 89.091%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.285</td>
<td>5.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C113[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>6.667</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R71C113[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
</tr>
<tr>
<td>7.270</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/I2</td>
</tr>
<tr>
<td>7.726</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R68C114[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/F</td>
</tr>
<tr>
<td>7.731</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/I3</td>
</tr>
<tr>
<td>8.188</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/F</td>
</tr>
<tr>
<td>8.365</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C114[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s4/I1</td>
</tr>
<tr>
<td>8.654</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C114[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s4/F</td>
</tr>
<tr>
<td>9.035</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s7/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R70C113[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s7/F</td>
</tr>
<tr>
<td>10.140</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s0/I3</td>
</tr>
<tr>
<td>10.596</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C115[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s0/F</td>
</tr>
<tr>
<td>11.189</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I0</td>
</tr>
<tr>
<td>11.696</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R70C113[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/I1</td>
</tr>
<tr>
<td>12.494</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C115[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/F</td>
</tr>
<tr>
<td>12.645</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.301</td>
<td>5.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>42.990</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.859%; route: 5.602, 89.141%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.251, 51.120%; route: 2.726, 42.866%; tC2Q: 0.382, 6.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.895%; route: 5.582, 89.105%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.276</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>6.643</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R71C128[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>8.394</td>
<td>1.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s16/I0</td>
</tr>
<tr>
<td>8.962</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R71C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s16/F</td>
</tr>
<tr>
<td>11.054</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C128[3][B]</td>
<td>i2c_config_m0/n74_s2/I3</td>
</tr>
<tr>
<td>11.628</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C128[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s2/F</td>
</tr>
<tr>
<td>12.223</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[2][A]</td>
<td>i2c_config_m0/n74_s3/I1</td>
</tr>
<tr>
<td>12.802</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C128[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s3/F</td>
</tr>
<tr>
<td>12.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.313</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[2][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>43.249</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C128[2][A]</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.720, 26.355%; route: 4.439, 68.014%; tC2Q: 0.368, 5.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/CLK</td>
</tr>
<tr>
<td>6.649</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R71C115[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/Q</td>
</tr>
<tr>
<td>7.189</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C115[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2/I3</td>
</tr>
<tr>
<td>7.736</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R69C115[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2/F</td>
</tr>
<tr>
<td>8.104</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s3/I3</td>
</tr>
<tr>
<td>8.651</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R69C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s3/F</td>
</tr>
<tr>
<td>8.656</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C114[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/I1</td>
</tr>
<tr>
<td>9.204</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C114[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/F</td>
</tr>
<tr>
<td>9.381</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s4/I3</td>
</tr>
<tr>
<td>9.955</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s4/F</td>
</tr>
<tr>
<td>10.106</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C114[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I3</td>
</tr>
<tr>
<td>10.674</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C114[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>10.887</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/I2</td>
</tr>
<tr>
<td>11.466</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R70C115[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/I2</td>
</tr>
<tr>
<td>12.254</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C113[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/F</td>
</tr>
<tr>
<td>12.405</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.320</td>
<td>5.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>43.009</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C113[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.936, 64.121%; route: 1.820, 29.648%; tC2Q: 0.382, 6.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.862%; route: 5.601, 89.138%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>6.649</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R71C127[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>9.245</td>
<td>2.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C139[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s17/I3</td>
</tr>
<tr>
<td>9.701</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R71C139[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s17/F</td>
</tr>
<tr>
<td>11.056</td>
<td>1.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C128[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s9/I2</td>
</tr>
<tr>
<td>11.513</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R67C128[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>11.936</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C127[0][A]</td>
<td>i2c_config_m0/n100_s8/I1</td>
</tr>
<tr>
<td>12.515</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C127[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n100_s8/F</td>
</tr>
<tr>
<td>12.515</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C127[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.299</td>
<td>5.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C127[0][A]</td>
<td>i2c_config_m0/state_0_s0/CLK</td>
</tr>
<tr>
<td>43.236</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C127[0][A]</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.491, 23.865%; route: 4.375, 70.014%; tC2Q: 0.382, 6.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.898%; route: 5.580, 89.102%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.285</td>
<td>5.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C113[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>6.667</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R71C113[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
</tr>
<tr>
<td>7.270</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/I2</td>
</tr>
<tr>
<td>7.726</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R68C114[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/F</td>
</tr>
<tr>
<td>7.731</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/I3</td>
</tr>
<tr>
<td>8.188</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/F</td>
</tr>
<tr>
<td>8.365</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C114[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s4/I1</td>
</tr>
<tr>
<td>8.654</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C114[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s4/F</td>
</tr>
<tr>
<td>9.035</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s7/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R70C113[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s7/F</td>
</tr>
<tr>
<td>10.140</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s0/I3</td>
</tr>
<tr>
<td>10.596</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C115[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s0/F</td>
</tr>
<tr>
<td>11.189</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I0</td>
</tr>
<tr>
<td>11.696</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R70C113[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/I0</td>
</tr>
<tr>
<td>12.494</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C115[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/F</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.301</td>
<td>5.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>43.238</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.859%; route: 5.602, 89.141%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.251, 52.366%; route: 2.575, 41.474%; tC2Q: 0.382, 6.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.895%; route: 5.582, 89.105%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.285</td>
<td>5.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C113[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>6.667</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R71C113[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
</tr>
<tr>
<td>7.270</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/I2</td>
</tr>
<tr>
<td>7.726</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R68C114[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/F</td>
</tr>
<tr>
<td>7.731</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/I3</td>
</tr>
<tr>
<td>8.188</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/F</td>
</tr>
<tr>
<td>8.365</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C114[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s4/I1</td>
</tr>
<tr>
<td>8.654</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C114[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s4/F</td>
</tr>
<tr>
<td>9.035</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s7/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R70C113[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s7/F</td>
</tr>
<tr>
<td>10.140</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s0/I3</td>
</tr>
<tr>
<td>10.596</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C115[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s0/F</td>
</tr>
<tr>
<td>11.189</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I0</td>
</tr>
<tr>
<td>11.696</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R70C113[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>11.704</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/I2</td>
</tr>
<tr>
<td>12.282</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C113[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/F</td>
</tr>
<tr>
<td>12.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.320</td>
<td>5.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C113[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>43.256</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C113[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.859%; route: 5.602, 89.141%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.251, 54.210%; route: 2.364, 39.412%; tC2Q: 0.382, 6.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.862%; route: 5.601, 89.138%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.276</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>6.643</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R71C128[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>8.394</td>
<td>1.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s16/I0</td>
</tr>
<tr>
<td>8.962</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R71C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s16/F</td>
</tr>
<tr>
<td>10.944</td>
<td>1.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[0][B]</td>
<td>i2c_config_m0/n76_s4/I2</td>
</tr>
<tr>
<td>11.452</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R71C128[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s4/F</td>
</tr>
<tr>
<td>11.667</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/n75_s1/I1</td>
</tr>
<tr>
<td>12.174</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n75_s1/F</td>
</tr>
<tr>
<td>12.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.303</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>43.239</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C127[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.582, 26.828%; route: 3.949, 66.942%; tC2Q: 0.368, 6.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/CLK</td>
</tr>
<tr>
<td>6.649</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R71C115[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/Q</td>
</tr>
<tr>
<td>7.189</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C115[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2/I3</td>
</tr>
<tr>
<td>7.736</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R69C115[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2/F</td>
</tr>
<tr>
<td>8.104</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s3/I3</td>
</tr>
<tr>
<td>8.651</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R69C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s3/F</td>
</tr>
<tr>
<td>8.656</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C114[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/I1</td>
</tr>
<tr>
<td>9.204</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C114[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/F</td>
</tr>
<tr>
<td>9.381</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s4/I3</td>
</tr>
<tr>
<td>9.955</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s4/F</td>
</tr>
<tr>
<td>10.106</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C114[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I3</td>
</tr>
<tr>
<td>10.674</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C114[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>11.417</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C115[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/I1</td>
</tr>
<tr>
<td>11.996</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C115[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/F</td>
</tr>
<tr>
<td>11.996</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C115[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.294</td>
<td>5.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C115[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/CLK</td>
</tr>
<tr>
<td>43.230</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C115[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.363, 58.682%; route: 1.985, 34.642%; tC2Q: 0.382, 6.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.909%; route: 5.574, 89.091%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.276</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>6.643</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R71C128[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>8.394</td>
<td>1.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s16/I0</td>
</tr>
<tr>
<td>8.962</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R71C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s16/F</td>
</tr>
<tr>
<td>10.944</td>
<td>1.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[0][B]</td>
<td>i2c_config_m0/n76_s4/I2</td>
</tr>
<tr>
<td>11.452</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R71C128[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s4/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[1][B]</td>
<td>i2c_config_m0/n76_s3/I1</td>
</tr>
<tr>
<td>11.897</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C128[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s3/F</td>
</tr>
<tr>
<td>11.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.313</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[1][B]</td>
<td>i2c_config_m0/lut_index_5_s2/CLK</td>
</tr>
<tr>
<td>43.249</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C128[1][B]</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.364, 24.261%; route: 3.890, 69.202%; tC2Q: 0.368, 6.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.875%; route: 5.593, 89.125%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.275</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C113[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.658</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R68C113[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.838</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C114[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>8.003</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>8.570</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C111[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>8.578</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>9.085</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C111[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>9.302</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C113[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C113[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>10.058</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>10.377</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R67C112[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>11.219</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C111[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/I0</td>
</tr>
<tr>
<td>11.787</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C111[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/F</td>
</tr>
<tr>
<td>11.787</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.288</td>
<td>5.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>43.224</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C111[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.876%; route: 5.593, 89.124%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.108, 56.385%; route: 2.021, 36.675%; tC2Q: 0.382, 6.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.919%; route: 5.568, 89.081%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.275</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C113[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.658</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R68C113[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.838</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C114[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>8.003</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>8.570</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C111[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>8.578</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>9.085</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C111[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>9.302</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C113[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C113[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>10.058</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>10.349</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R67C112[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>11.382</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C111[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.282</td>
<td>5.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C111[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/CLK</td>
</tr>
<tr>
<td>42.970</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C111[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.876%; route: 5.593, 89.124%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.513, 49.204%; route: 2.211, 43.305%; tC2Q: 0.382, 7.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.929%; route: 5.562, 89.071%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.266</td>
<td>5.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/CLK</td>
</tr>
<tr>
<td>6.649</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R71C115[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0/Q</td>
</tr>
<tr>
<td>7.189</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C115[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2/I3</td>
</tr>
<tr>
<td>7.736</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R69C115[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2/F</td>
</tr>
<tr>
<td>8.104</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s3/I3</td>
</tr>
<tr>
<td>8.651</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R69C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s3/F</td>
</tr>
<tr>
<td>8.831</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s2/I3</td>
</tr>
<tr>
<td>9.399</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C114[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s2/F</td>
</tr>
<tr>
<td>10.035</td>
<td>0.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C113[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/I3</td>
</tr>
<tr>
<td>10.324</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R71C113[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/F</td>
</tr>
<tr>
<td>11.070</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s1/I2</td>
</tr>
<tr>
<td>11.637</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C115[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s1/F</td>
</tr>
<tr>
<td>11.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C115[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.299</td>
<td>5.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0/CLK</td>
</tr>
<tr>
<td>43.236</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.892%; route: 5.584, 89.108%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 46.893%; route: 2.470, 45.986%; tC2Q: 0.382, 7.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.898%; route: 5.580, 89.102%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.275</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C113[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.658</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R68C113[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.838</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C114[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>8.003</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>8.570</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C111[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>8.578</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>9.085</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C111[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>9.302</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C113[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R67C113[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>10.058</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>10.377</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R67C112[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>11.000</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C113[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/I2</td>
</tr>
<tr>
<td>11.568</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R67C113[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/F</td>
</tr>
<tr>
<td>11.568</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C113[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.306</td>
<td>5.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C113[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>43.243</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C113[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.876%; route: 5.593, 89.124%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.108, 58.715%; route: 1.803, 34.058%; tC2Q: 0.382, 7.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.886%; route: 5.587, 89.114%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.908</td>
<td>2.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C111[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.049</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C111[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
</tr>
<tr>
<td>3.055</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C111[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/I0</td>
</tr>
<tr>
<td>3.207</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C111[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/F</td>
</tr>
<tr>
<td>3.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C111[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.908</td>
<td>2.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C111[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>2.933</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C111[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.233%; route: 2.232, 76.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.233%; route: 2.232, 76.767%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.915</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>3.056</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R68C127[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>i2c_config_m0/n72_s3/I1</td>
</tr>
<tr>
<td>3.215</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n72_s3/F</td>
</tr>
<tr>
<td>3.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.915</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>2.941</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.169%; route: 2.240, 76.831%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.169%; route: 2.240, 76.831%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.945</td>
<td>2.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C81[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.086</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R61C81[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C81[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n54_s3/I0</td>
</tr>
<tr>
<td>3.246</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C81[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n54_s3/F</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C81[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.945</td>
<td>2.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C81[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.970</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C81[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.933%; route: 2.270, 77.067%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.933%; route: 2.270, 77.067%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.941</td>
<td>2.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>3.082</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R61C82[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C82[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s3/I0</td>
</tr>
<tr>
<td>3.241</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C82[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s3/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C82[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.941</td>
<td>2.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C82[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.964%; route: 2.266, 77.036%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.964%; route: 2.266, 77.036%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.932</td>
<td>2.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C79[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>3.073</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R62C79[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C79[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n45_s3/I0</td>
</tr>
<tr>
<td>3.233</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C79[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n45_s3/F</td>
</tr>
<tr>
<td>3.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C79[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.932</td>
<td>2.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C79[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>2.957</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C79[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.035%; route: 2.257, 76.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.035%; route: 2.257, 76.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.940</td>
<td>2.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/CLK</td>
</tr>
<tr>
<td>3.081</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R62C81[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/Q</td>
</tr>
<tr>
<td>3.087</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12/I1</td>
</tr>
<tr>
<td>3.240</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12/F</td>
</tr>
<tr>
<td>3.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.940</td>
<td>2.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/CLK</td>
</tr>
<tr>
<td>2.965</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C81[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.972%; route: 2.265, 77.028%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.972%; route: 2.265, 77.028%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.919</td>
<td>2.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C110[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.060</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R68C110[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.066</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C110[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n157_s1/I1</td>
</tr>
<tr>
<td>3.220</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C110[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n157_s1/F</td>
</tr>
<tr>
<td>3.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C110[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.919</td>
<td>2.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C110[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.944</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C110[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.138%; route: 2.244, 76.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.138%; route: 2.244, 76.862%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.911</td>
<td>2.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.053</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R67C111[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C111[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/I1</td>
</tr>
<tr>
<td>3.212</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C111[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/F</td>
</tr>
<tr>
<td>3.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C111[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.911</td>
<td>2.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C111[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.937</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C111[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.201%; route: 2.236, 76.799%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.201%; route: 2.236, 76.799%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.911</td>
<td>2.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C115[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>3.053</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R67C115[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C115[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/I1</td>
</tr>
<tr>
<td>3.212</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C115[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>3.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C115[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.911</td>
<td>2.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C115[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>2.937</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C115[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.201%; route: 2.236, 76.799%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.201%; route: 2.236, 76.799%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.924</td>
<td>2.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C116[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/CLK</td>
</tr>
<tr>
<td>3.065</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R69C116[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/Q</td>
</tr>
<tr>
<td>3.071</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C116[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10/I1</td>
</tr>
<tr>
<td>3.224</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C116[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10/F</td>
</tr>
<tr>
<td>3.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C116[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.924</td>
<td>2.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C116[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/CLK</td>
</tr>
<tr>
<td>2.949</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C116[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.106%; route: 2.248, 76.894%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.106%; route: 2.248, 76.894%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.925</td>
<td>2.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C116[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>3.066</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R70C116[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/read_s5/Q</td>
</tr>
<tr>
<td>3.072</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C116[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n81_s7/I1</td>
</tr>
<tr>
<td>3.225</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C116[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n81_s7/F</td>
</tr>
<tr>
<td>3.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C116[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/read_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.925</td>
<td>2.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C116[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>2.950</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C116[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.096%; route: 2.249, 76.904%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.096%; route: 2.249, 76.904%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.922</td>
<td>2.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/CLK</td>
</tr>
<tr>
<td>3.063</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R71C115[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/Q</td>
</tr>
<tr>
<td>3.072</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s6/I1</td>
</tr>
<tr>
<td>3.225</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C115[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s6/F</td>
</tr>
<tr>
<td>3.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C115[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.922</td>
<td>2.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C115[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.118%; route: 2.247, 76.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.118%; route: 2.247, 76.882%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.922</td>
<td>2.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[1][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>3.063</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>119</td>
<td>R71C127[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/Q</td>
</tr>
<tr>
<td>3.072</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C127[1][A]</td>
<td>i2c_config_m0/n77_s1/I2</td>
</tr>
<tr>
<td>3.225</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C127[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n77_s1/F</td>
</tr>
<tr>
<td>3.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C127[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.922</td>
<td>2.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[1][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C127[1][A]</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.118%; route: 2.247, 76.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.118%; route: 2.247, 76.882%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.922</td>
<td>2.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>3.063</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R71C127[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>3.072</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C127[0][A]</td>
<td>i2c_config_m0/n73_s1/I2</td>
</tr>
<tr>
<td>3.225</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C127[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n73_s1/F</td>
</tr>
<tr>
<td>3.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C127[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.922</td>
<td>2.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C127[0][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>2.947</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C127[0][A]</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.118%; route: 2.247, 76.882%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.118%; route: 2.247, 76.882%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.919</td>
<td>2.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C127[0][A]</td>
<td>i2c_config_m0/state_0_s0/CLK</td>
</tr>
<tr>
<td>3.060</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R69C127[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/state_0_s0/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C127[0][A]</td>
<td>i2c_config_m0/n100_s8/I2</td>
</tr>
<tr>
<td>3.222</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C127[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n100_s8/F</td>
</tr>
<tr>
<td>3.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C127[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.919</td>
<td>2.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C127[0][A]</td>
<td>i2c_config_m0/state_0_s0/CLK</td>
</tr>
<tr>
<td>2.944</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C127[0][A]</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.138%; route: 2.244, 76.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.138%; route: 2.244, 76.862%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.936</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C82[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>3.077</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R62C82[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C82[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n50_s3/I0</td>
</tr>
<tr>
<td>3.240</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C82[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n50_s3/F</td>
</tr>
<tr>
<td>3.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C82[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.936</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C82[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>2.961</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C82[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.004%; route: 2.261, 76.996%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.004%; route: 2.261, 76.996%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.937</td>
<td>2.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C79[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>3.078</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R61C79[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/Q</td>
</tr>
<tr>
<td>3.087</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C79[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n46_s1/I2</td>
</tr>
<tr>
<td>3.240</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C79[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n46_s1/F</td>
</tr>
<tr>
<td>3.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C79[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.937</td>
<td>2.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C79[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>2.962</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C79[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.996%; route: 2.262, 77.004%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.996%; route: 2.262, 77.004%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[0][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>3.067</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>145</td>
<td>R71C128[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C128[0][A]</td>
<td>i2c_config_m0/n81_s5/I0</td>
</tr>
<tr>
<td>3.232</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C128[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n81_s5/F</td>
</tr>
<tr>
<td>3.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C128[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[0][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>2.951</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C128[0][A]</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.086%; route: 2.250, 76.914%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.086%; route: 2.250, 76.914%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>3.067</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>112</td>
<td>R71C128[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>3.079</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C128[1][A]</td>
<td>i2c_config_m0/n79_s3/I0</td>
</tr>
<tr>
<td>3.232</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C128[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n79_s3/F</td>
</tr>
<tr>
<td>3.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C128[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>2.951</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C128[1][A]</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.086%; route: 2.250, 76.914%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.086%; route: 2.250, 76.914%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C114[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R71C114[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_s0/Q</td>
</tr>
<tr>
<td>3.154</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C114[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C114[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0/CLK</td>
</tr>
<tr>
<td>2.857</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C114[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.086%; route: 2.250, 76.914%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 36.842%; tC2Q: 0.144, 63.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.086%; route: 2.250, 76.914%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.919</td>
<td>2.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>3.063</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R68C114[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
</tr>
<tr>
<td>3.172</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C113[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.924</td>
<td>2.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C113[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>2.855</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C113[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.138%; route: 2.244, 76.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.109, 43.083%; tC2Q: 0.144, 56.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.106%; route: 2.248, 76.894%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.919</td>
<td>2.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>3.063</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R68C114[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
</tr>
<tr>
<td>3.172</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C113[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.924</td>
<td>2.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C113[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>2.855</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C113[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.138%; route: 2.244, 76.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.109, 43.083%; tC2Q: 0.144, 56.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.106%; route: 2.248, 76.894%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.919</td>
<td>2.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C114[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>3.063</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R68C114[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
</tr>
<tr>
<td>3.172</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C113[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.924</td>
<td>2.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C113[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>2.855</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C113[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.138%; route: 2.244, 76.862%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.109, 43.083%; tC2Q: 0.144, 56.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.106%; route: 2.248, 76.894%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.941</td>
<td>2.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>3.082</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R61C82[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/Q</td>
</tr>
<tr>
<td>3.088</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C82[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n53_s3/I0</td>
</tr>
<tr>
<td>3.294</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C82[2][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n53_s3/F</td>
</tr>
<tr>
<td>3.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C82[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.941</td>
<td>2.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C82[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.964%; route: 2.266, 77.036%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.964%; route: 2.266, 77.036%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.936</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C82[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.077</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R62C82[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C82[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3/I0</td>
</tr>
<tr>
<td>3.293</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C82[2][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3/F</td>
</tr>
<tr>
<td>3.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C82[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.936</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C82[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.961</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C82[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.004%; route: 2.261, 76.996%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.004%; route: 2.261, 76.996%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1016.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1016.923</td>
<td>4.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C47[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.588</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C47[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1007.553</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td>1007.206</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C47[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 3.973%; route: 9.798, 92.419%; tC2Q: 0.382, 3.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1016.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1016.605</td>
<td>4.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C48[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.573</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C48[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1007.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td>1007.191</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C48[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.251</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.097%; route: 9.479, 92.184%; tC2Q: 0.382, 3.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1016.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1016.605</td>
<td>4.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C47[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.583</td>
<td>3.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1007.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td>1007.200</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C47[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.097%; route: 9.479, 92.184%; tC2Q: 0.382, 3.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.933, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1016.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1016.605</td>
<td>4.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C47[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.583</td>
<td>3.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>1007.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>1007.200</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C47[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.097%; route: 9.479, 92.184%; tC2Q: 0.382, 3.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.933, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1016.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1016.605</td>
<td>4.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C47[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.583</td>
<td>3.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1007.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td>1007.200</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C47[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.097%; route: 9.479, 92.184%; tC2Q: 0.382, 3.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.933, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1016.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1016.605</td>
<td>4.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C47[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.583</td>
<td>3.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>1007.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>1007.200</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C47[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.097%; route: 9.479, 92.184%; tC2Q: 0.382, 3.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.933, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.622</td>
<td>3.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C62[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.605</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C62[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1007.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td>1007.223</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C62[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.529%; route: 8.497, 91.358%; tC2Q: 0.382, 4.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.956, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.622</td>
<td>3.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C62[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.605</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C62[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1007.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td>1007.223</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C62[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.529%; route: 8.497, 91.358%; tC2Q: 0.382, 4.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.956, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.562</td>
<td>3.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C65[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.596</td>
<td>3.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C65[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1007.561</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td>1007.214</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C65[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.559%; route: 8.437, 91.302%; tC2Q: 0.382, 4.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.947, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.562</td>
<td>3.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C65[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.596</td>
<td>3.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C65[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1007.561</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td>1007.214</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C65[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.559%; route: 8.437, 91.302%; tC2Q: 0.382, 4.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.947, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.530</td>
<td>3.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C65[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.589</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C65[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>1007.554</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td>1007.206</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C65[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.575%; route: 8.404, 91.271%; tC2Q: 0.382, 4.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.371</td>
<td>3.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C65[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.603</td>
<td>3.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C65[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.568</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td>1007.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C65[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.655%; route: 8.246, 91.118%; tC2Q: 0.382, 4.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.954, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.371</td>
<td>3.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C65[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.603</td>
<td>3.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C65[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.568</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td>1007.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C65[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.655%; route: 8.246, 91.118%; tC2Q: 0.382, 4.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.954, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.371</td>
<td>3.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C65[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.603</td>
<td>3.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C65[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.568</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td>1007.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C65[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.655%; route: 8.246, 91.118%; tC2Q: 0.382, 4.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.954, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.371</td>
<td>3.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C65[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.603</td>
<td>3.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C65[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.568</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td>1007.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C65[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.655%; route: 8.246, 91.118%; tC2Q: 0.382, 4.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.954, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.371</td>
<td>3.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C65[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.603</td>
<td>3.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C65[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.568</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td>1007.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C65[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.655%; route: 8.246, 91.118%; tC2Q: 0.382, 4.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.954, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.371</td>
<td>3.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C65[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.603</td>
<td>3.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C65[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.568</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td>1007.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C65[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.655%; route: 8.246, 91.118%; tC2Q: 0.382, 4.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.954, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.371</td>
<td>3.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C65[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.603</td>
<td>3.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C65[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1007.568</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td>1007.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C65[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.655%; route: 8.246, 91.118%; tC2Q: 0.382, 4.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.954, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.357</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C65[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.606</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C65[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>1007.571</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td>1007.223</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C65[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.662%; route: 8.232, 91.105%; tC2Q: 0.382, 4.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.956, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.357</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C65[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.606</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C65[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1007.571</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td>1007.223</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C65[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.662%; route: 8.232, 91.105%; tC2Q: 0.382, 4.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.956, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.357</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C65[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.606</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C65[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1007.571</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td>1007.223</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C65[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.662%; route: 8.232, 91.105%; tC2Q: 0.382, 4.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.956, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.357</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C65[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.606</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C65[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>1007.571</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td>1007.223</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C65[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.662%; route: 8.232, 91.105%; tC2Q: 0.382, 4.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.956, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.358</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.617</td>
<td>3.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1007.583</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td>1007.235</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.661%; route: 8.233, 91.106%; tC2Q: 0.382, 4.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.968, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.358</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C60[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.617</td>
<td>3.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C60[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1007.583</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td>1007.235</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C60[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.661%; route: 8.233, 91.106%; tC2Q: 0.382, 4.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.968, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1015.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.321</td>
<td>5.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1006.704</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.772</td>
<td>5.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C68[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1012.193</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R41C68[3][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1015.303</td>
<td>3.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C64[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.598</td>
<td>3.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C64[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1007.563</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td>1007.216</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C64[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.795%; route: 5.640, 89.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.690%; route: 8.178, 91.051%; tC2Q: 0.382, 4.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.949, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.083</td>
<td>2.013</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.071</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>5.259</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 93.324%; tC2Q: 0.144, 6.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.083</td>
<td>2.013</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.071</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>5.259</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 93.324%; tC2Q: 0.144, 6.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.097</td>
<td>2.027</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.081</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td>5.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.027, 93.367%; tC2Q: 0.144, 6.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.254</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.066</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>5.101</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>5.254</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 93.358%; tC2Q: 0.144, 6.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.254</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>2.024</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.066</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.101</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>5.254</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.024, 93.358%; tC2Q: 0.144, 6.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.086</td>
<td>1.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.121</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>5.274</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.045, 93.422%; tC2Q: 0.144, 6.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.128</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL4[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.095</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.130</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>5.283</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 93.460%; tC2Q: 0.144, 6.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.131</td>
<td>2.061</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.098</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.133</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>5.286</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.061, 93.470%; tC2Q: 0.144, 6.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>2.063</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>5.288</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 93.475%; tC2Q: 0.144, 6.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.128</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.095</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.130</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>5.283</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 93.460%; tC2Q: 0.144, 6.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.129</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.097</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.132</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>5.285</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 93.465%; tC2Q: 0.144, 6.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.133</td>
<td>2.063</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>5.288</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 93.475%; tC2Q: 0.144, 6.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.128</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL40[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.095</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.130</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td>5.283</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL40[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 93.460%; tC2Q: 0.144, 6.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.129</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.097</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.132</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>5.285</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 93.465%; tC2Q: 0.144, 6.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.110</td>
<td>2.040</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL51[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.074</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.109</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
<tr>
<td>5.262</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL51[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.040, 93.407%; tC2Q: 0.144, 6.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.110</td>
<td>2.040</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.074</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.109</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>5.262</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.040, 93.407%; tC2Q: 0.144, 6.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.114</td>
<td>2.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL35[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.078</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.113</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td>5.266</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 93.419%; tC2Q: 0.144, 6.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.111</td>
<td>2.041</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.076</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>5.264</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL15[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.150</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.041, 93.411%; tC2Q: 0.144, 6.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.426, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.114</td>
<td>2.044</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.078</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.113</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>5.266</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.044, 93.419%; tC2Q: 0.144, 6.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.111</td>
<td>2.041</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.076</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td>5.264</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.150</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.041, 93.411%; tC2Q: 0.144, 6.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.426, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.111</td>
<td>2.041</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL51[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.076</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td>5.264</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL51[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.150</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.041, 93.411%; tC2Q: 0.144, 6.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.426, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>2.043</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.077</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.112</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td>5.265</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.043, 93.415%; tC2Q: 0.144, 6.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>2.043</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.077</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.112</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td>5.265</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.043, 93.415%; tC2Q: 0.144, 6.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.100</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.062</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.097</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td>5.250</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.030, 93.376%; tC2Q: 0.144, 6.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.926</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5183</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.109</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL49[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5819</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.070</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.105</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td>5.258</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL49[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.088%; route: 2.250, 76.912%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.039, 93.404%; tC2Q: 0.144, 6.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.255</td>
<td>5.255</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.255</td>
<td>5.255</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.255</td>
<td>5.255</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.255</td>
<td>5.255</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.245</td>
<td>5.245</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.284</td>
<td>2.284</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.245</td>
<td>5.245</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.284</td>
<td>2.284</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.245</td>
<td>5.245</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.284</td>
<td>2.284</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.245</td>
<td>5.245</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.284</td>
<td>2.284</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.245</td>
<td>5.245</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.284</td>
<td>2.284</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.245</td>
<td>5.245</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.284</td>
<td>2.284</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5819</td>
<td>dma_clk</td>
<td>-12.275</td>
<td>3.985</td>
</tr>
<tr>
<td>5183</td>
<td>ddr_rst</td>
<td>-9.717</td>
<td>5.068</td>
</tr>
<tr>
<td>940</td>
<td>cmos_16bit_clk</td>
<td>-0.057</td>
<td>5.637</td>
</tr>
<tr>
<td>798</td>
<td>cmos_xclk_d</td>
<td>-12.113</td>
<td>3.837</td>
</tr>
<tr>
<td>792</td>
<td>prev2_vsync</td>
<td>70.451</td>
<td>6.051</td>
</tr>
<tr>
<td>784</td>
<td>n7705_4</td>
<td>-12.113</td>
<td>4.334</td>
</tr>
<tr>
<td>399</td>
<td>dvi_y[4]</td>
<td>16.610</td>
<td>4.431</td>
</tr>
<tr>
<td>344</td>
<td>eye_calib_start_rr</td>
<td>5.410</td>
<td>3.880</td>
</tr>
<tr>
<td>336</td>
<td>ddr_init_internal_rr</td>
<td>5.044</td>
<td>4.001</td>
</tr>
<tr>
<td>293</td>
<td>dqsts1</td>
<td>4.476</td>
<td>4.589</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R51C127</td>
<td>77.78%</td>
</tr>
<tr>
<td>R62C81</td>
<td>76.39%</td>
</tr>
<tr>
<td>R48C130</td>
<td>76.39%</td>
</tr>
<tr>
<td>R48C124</td>
<td>75.00%</td>
</tr>
<tr>
<td>R48C125</td>
<td>75.00%</td>
</tr>
<tr>
<td>R50C125</td>
<td>73.61%</td>
</tr>
<tr>
<td>R43C125</td>
<td>73.61%</td>
</tr>
<tr>
<td>R49C122</td>
<td>72.22%</td>
</tr>
<tr>
<td>R50C124</td>
<td>72.22%</td>
</tr>
<tr>
<td>R50C129</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk       -period 37.037 [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 10 [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 1000 [get_ports {cmos_vsync}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mem_clk -period 2.5 -waveform {0 1.25} [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
