# E203 CPU
https://riscv.org/wp-content/uploads/2018/07/Shanghai-1110_HummingBirdE200forShanghaiDay_v1.pdf
https://doc.nucleisys.com/hbirdv2/overview/overview.html
https://doc.nucleisys.com/hbirdv2/
# Hardware design of the reconfigurable CNN-accelerated coprocessor
What the inprovement ?:
- Accelerator Structure Optimization: Comprises 4 configurable computing acceleration processing elements
- The accelerator include:
  - a source convolution kernel cache
  - Reconfigre Controller
  - 2 ping pong buffer blocks
  - 4 Processing Elements
- The coprocessor :
  - EAI controller, decoder, data fetcher
# Sofware design of the reconfigurable CNN-accelerated coprocessor
Establishment of Instruction Compiling Environment for Coprocessor
# The implementation of commonly used IoT algorithms on the coprocessor

# Simulation
- Design and programming of a coprocessor for a RISC-V architecture
https://webthesis.biblio.polito.it/6589/1/tesi.pdf
- Designing a RISC-V CPU, Part 1: Learning hardware design as a software engineer | Hannah McLaughlin : https://riscv.org/news/2021/07/designing-a-risc-v-cpu-part-1-learning-hardware-design-as-a-software-engineer-hannah-mclaughlin/
- https://medium.com/programmatic/how-to-design-a-risc-v-processor-12388e1163c