{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544043467872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544043467888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 15:57:47 2018 " "Processing started: Wed Dec 05 15:57:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544043467888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043467888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043467888 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1544043468372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-arch " "Found design unit 1: calculadora-arch" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477306 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_calc-behav " "Found design unit 1: vga_calc-behav" {  } { { "vga_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/vga_calc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477306 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_calc " "Found entity 1: vga_calc" {  } { { "vga_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/vga_calc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operaciones.vhd 1 0 " "Found 1 design units, including 0 entities, in source file operaciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operaciones " "Found design unit 1: operaciones" {  } { { "operaciones.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/operaciones.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teclado_calc-behav " "Found design unit 1: teclado_calc-behav" {  } { { "teclado_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""} { "Info" "ISGN_ENTITY_NAME" "1 teclado_calc " "Found entity 1: teclado_calc" {  } { { "teclado_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-estructura " "Found design unit 1: addsub-estructura" {  } { { "addsub.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/addsub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/addsub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_calc-behav " "Found design unit 1: fsm_calc-behav" {  } { { "fsm_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_calc " "Found entity 1: fsm_calc" {  } { { "fsm_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_calc_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_calc_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_calc_slave-behav " "Found design unit 1: fsm_calc_slave-behav" {  } { { "fsm_calc_slave.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc_slave.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_calc_slave " "Found entity 1: fsm_calc_slave" {  } { { "fsm_calc_slave.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc_slave.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-archi " "Found design unit 1: registro-archi" {  } { { "registro.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/registro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_des-arch " "Found design unit 1: reg_des-arch" {  } { { "reg_des.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/reg_des.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_des " "Found entity 1: reg_des" {  } { { "reg_des.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/reg_des.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-arch " "Found design unit 1: multiplicador-arch" {  } { { "multiplicador.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-archi " "Found design unit 1: ffd-archi" {  } { { "ffd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/ffd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cir_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cir_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cir_add_sub-arch " "Found design unit 1: cir_add_sub-arch" {  } { { "cir_add_sub.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/cir_add_sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""} { "Info" "ISGN_ENTITY_NAME" "1 cir_add_sub " "Found entity 1: cir_add_sub" {  } { { "cir_add_sub.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/cir_add_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-behav " "Found design unit 1: divider-behav" {  } { { "divider.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_op-arch " "Found design unit 1: controlador_op-arch" {  } { { "controlador_op.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_op " "Found entity 1: controlador_op" {  } { { "controlador_op.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "datapath.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/datapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-behav " "Found design unit 1: bin_bcd-behav" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa-arch2 " "Found design unit 1: hexa-arch2" {  } { { "hexa.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/hexa.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa " "Found entity 1: hexa" {  } { { "hexa.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/hexa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor500mil.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor500mil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor500mil-arch " "Found design unit 1: divisor500mil-arch" {  } { { "divisor500mil.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divisor500mil.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor500mil " "Found entity 1: divisor500mil" {  } { { "divisor500mil.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divisor500mil.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_binary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_binary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_binary-arch " "Found design unit 1: bcd_binary-arch" {  } { { "bcd_binary.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_binary " "Found entity 1: bcd_binary" {  } { { "bcd_binary.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043477337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544043477384 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "residuo calculadora.vhd(186) " "Verilog HDL or VHDL warning at calculadora.vhd(186): object \"residuo\" assigned a value but never read" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544043477384 "|calculadora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado_calc teclado_calc:tec_calc " "Elaborating entity \"teclado_calc\" for hierarchy \"teclado_calc:tec_calc\"" {  } { { "calculadora.vhd" "tec_calc" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub teclado_calc:tec_calc\|addsub:u " "Elaborating entity \"addsub\" for hierarchy \"teclado_calc:tec_calc\|addsub:u\"" {  } { { "teclado_calc.vhd" "u" { Text "D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder teclado_calc:tec_calc\|addsub:u\|fulladder:\\gen1:0:stage0 " "Elaborating entity \"fulladder\" for hierarchy \"teclado_calc:tec_calc\|addsub:u\|fulladder:\\gen1:0:stage0\"" {  } { { "addsub.vhd" "\\gen1:0:stage0" { Text "D:/Users/u_labelectro/Downloads/Calculadora/addsub.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub teclado_calc:tec_calc\|addsub:y " "Elaborating entity \"addsub\" for hierarchy \"teclado_calc:tec_calc\|addsub:y\"" {  } { { "teclado_calc.vhd" "y" { Text "D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_calc fsm_calc:fsm_calcu " "Elaborating entity \"fsm_calc\" for hierarchy \"fsm_calc:fsm_calcu\"" {  } { { "calculadora.vhd" "fsm_calcu" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477415 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q_reg_DF fsm_calc.vhd(23) " "VHDL Signal Declaration warning at fsm_calc.vhd(23): used implicit default value for signal \"q_reg_DF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544043477415 "|calculadora|fsm_calc:fsm_calcu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_reg_DF_mas_uno fsm_calc.vhd(59) " "Verilog HDL or VHDL warning at fsm_calc.vhd(59): object \"q_reg_DF_mas_uno\" assigned a value but never read" {  } { { "fsm_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544043477415 "|calculadora|fsm_calc:fsm_calcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub fsm_calc:fsm_calcu\|addsub:add1 " "Elaborating entity \"addsub\" for hierarchy \"fsm_calc:fsm_calcu\|addsub:add1\"" {  } { { "fsm_calc.vhd" "add1" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor500mil fsm_calc:fsm_calcu\|divisor500mil:DF " "Elaborating entity \"divisor500mil\" for hierarchy \"fsm_calc:fsm_calcu\|divisor500mil:DF\"" {  } { { "fsm_calc.vhd" "DF" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_calc_slave fsm_calc:fsm_calcu\|fsm_calc_slave:U " "Elaborating entity \"fsm_calc_slave\" for hierarchy \"fsm_calc:fsm_calcu\|fsm_calc_slave:U\"" {  } { { "fsm_calc.vhd" "U" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:enganche_display_B " "Elaborating entity \"ffd\" for hierarchy \"ffd:enganche_display_B\"" {  } { { "calculadora.vhd" "enganche_display_B" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_des reg_des:reg_desp_A " "Elaborating entity \"reg_des\" for hierarchy \"reg_des:reg_desp_A\"" {  } { { "calculadora.vhd" "reg_desp_A" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro reg_des:reg_desp_A\|registro:stage4 " "Elaborating entity \"registro\" for hierarchy \"reg_des:reg_desp_A\|registro:stage4\"" {  } { { "reg_des.vhd" "stage4" { Text "D:/Users/u_labelectro/Downloads/Calculadora/reg_des.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_binary bcd_binary:bcd_A " "Elaborating entity \"bcd_binary\" for hierarchy \"bcd_binary:bcd_A\"" {  } { { "calculadora.vhd" "bcd_A" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage1 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage1\"" {  } { { "bcd_binary.vhd" "stage1" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage2 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage2\"" {  } { { "bcd_binary.vhd" "stage2" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage3 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage3\"" {  } { { "bcd_binary.vhd" "stage3" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage4 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage4\"" {  } { { "bcd_binary.vhd" "stage4" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage5 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage5\"" {  } { { "bcd_binary.vhd" "stage5" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage6 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage6\"" {  } { { "bcd_binary.vhd" "stage6" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage7 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage7\"" {  } { { "bcd_binary.vhd" "stage7" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage8 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage8\"" {  } { { "bcd_binary.vhd" "stage8" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_op controlador_op:controlador " "Elaborating entity \"controlador_op\" for hierarchy \"controlador_op:controlador\"" {  } { { "calculadora.vhd" "controlador" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath controlador_op:controlador\|datapath:stage1 " "Elaborating entity \"datapath\" for hierarchy \"controlador_op:controlador\|datapath:stage1\"" {  } { { "controlador_op.vhd" "stage1" { Text "D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador multiplicador:multiplicacion " "Elaborating entity \"multiplicador\" for hierarchy \"multiplicador:multiplicacion\"" {  } { { "calculadora.vhd" "multiplicacion" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro multiplicador:multiplicacion\|registro:stagea " "Elaborating entity \"registro\" for hierarchy \"multiplicador:multiplicacion\|registro:stagea\"" {  } { { "multiplicador.vhd" "stagea" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub multiplicador:multiplicacion\|addsub:stageb " "Elaborating entity \"addsub\" for hierarchy \"multiplicador:multiplicacion\|addsub:stageb\"" {  } { { "multiplicador.vhd" "stageb" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro multiplicador:multiplicacion\|registro:stagec " "Elaborating entity \"registro\" for hierarchy \"multiplicador:multiplicacion\|registro:stagec\"" {  } { { "multiplicador.vhd" "stagec" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub multiplicador:multiplicacion\|addsub:staged " "Elaborating entity \"addsub\" for hierarchy \"multiplicador:multiplicacion\|addsub:staged\"" {  } { { "multiplicador.vhd" "staged" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cir_add_sub cir_add_sub:add_sub " "Elaborating entity \"cir_add_sub\" for hierarchy \"cir_add_sub:add_sub\"" {  } { { "calculadora.vhd" "add_sub" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:divisor " "Elaborating entity \"divider\" for hierarchy \"divider:divisor\"" {  } { { "calculadora.vhd" "divisor" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477540 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE divider.vhd(108) " "VHDL warning at divider.vhd(108): comparison between unequal length operands always returns FALSE" {  } { { "divider.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd" 108 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477540 "|calculadora|divider:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd bin_bcd:bintobcd " "Elaborating entity \"bin_bcd\" for hierarchy \"bin_bcd:bintobcd\"" {  } { { "calculadora.vhd" "bintobcd" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "st_next bin_bcd.vhd(174) " "VHDL Process Statement warning at bin_bcd.vhd(174): inferring latch(es) for signal or variable \"st_next\", which holds its previous value in one or more paths through the process" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st13 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st13\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st12 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st12\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st11 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st11\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st10 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st10\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st9 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st9\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st8 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st8\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st7 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st7\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st6 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st6\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st5 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st5\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st4 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st4\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st3 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st3\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st2 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st2\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st1 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st1\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st0 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st0\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bin_bcd:bintobcd\|addsub:U_contador " "Elaborating entity \"addsub\" for hierarchy \"bin_bcd:bintobcd\|addsub:U_contador\"" {  } { { "bin_bcd.vhd" "U_contador" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bin_bcd:bintobcd\|addsub:U1 " "Elaborating entity \"addsub\" for hierarchy \"bin_bcd:bintobcd\|addsub:U1\"" {  } { { "bin_bcd.vhd" "U1" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa hexa:display_4s " "Elaborating entity \"hexa\" for hierarchy \"hexa:display_4s\"" {  } { { "calculadora.vhd" "display_4s" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_calc vga_calc:Pantalla " "Elaborating entity \"vga_calc\" for hierarchy \"vga_calc:Pantalla\"" {  } { { "calculadora.vhd" "Pantalla" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043477556 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|calculadora\|bin_bcd:bintobcd\|st_reg " "State machine \"\|calculadora\|bin_bcd:bintobcd\|st_reg\" will be implemented as a safe state machine." {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 18 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1544043479349 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|calculadora\|divider:divisor\|st_reg " "State machine \"\|calculadora\|divider:divisor\|st_reg\" will be implemented as a safe state machine." {  } { { "divider.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd" 30 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1544043479349 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|calculadora\|cir_add_sub:add_sub\|state_reg " "State machine \"\|calculadora\|cir_add_sub:add_sub\|state_reg\" will be implemented as a safe state machine." {  } { { "cir_add_sub.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/cir_add_sub.vhd" 18 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1544043479349 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|calculadora\|multiplicador:multiplicacion\|state_reg " "State machine \"\|calculadora\|multiplicador:multiplicacion\|state_reg\" will be implemented as a safe state machine." {  } { { "multiplicador.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 18 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1544043479349 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|calculadora\|controlador_op:controlador\|state_reg " "State machine \"\|calculadora\|controlador_op:controlador\|state_reg\" will be implemented as a safe state machine." {  } { { "controlador_op.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1544043479349 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|calculadora\|fsm_calc:fsm_calcu\|fsm_calc_slave:U\|st_reg " "State machine \"\|calculadora\|fsm_calc:fsm_calcu\|fsm_calc_slave:U\|st_reg\" will be implemented as a safe state machine." {  } { { "fsm_calc_slave.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc_slave.vhd" 21 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1544043479365 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[0\] VCC " "Pin \"display5\[0\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043481799 "|calculadora|display5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[1\] VCC " "Pin \"display5\[1\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043481799 "|calculadora|display5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[2\] VCC " "Pin \"display5\[2\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043481799 "|calculadora|display5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[3\] VCC " "Pin \"display5\[3\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043481799 "|calculadora|display5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[4\] VCC " "Pin \"display5\[4\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043481799 "|calculadora|display5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[5\] VCC " "Pin \"display5\[5\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043481799 "|calculadora|display5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544043481799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544043481908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544043484201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043484201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1836 " "Implemented 1836 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544043484326 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544043484326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1770 " "Implemented 1770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544043484326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544043484326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544043484357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 15:58:04 2018 " "Processing ended: Wed Dec 05 15:58:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544043484357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544043484357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544043484357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043484357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544043488306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544043488306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 15:58:07 2018 " "Processing started: Wed Dec 05 15:58:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544043488306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544043488306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off calculadora -c calculadora " "Command: quartus_fit --read_settings_files=off --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544043488306 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544043488493 ""}
{ "Info" "0" "" "Project  = calculadora" {  } {  } 0 0 "Project  = calculadora" 0 0 "Fitter" 0 0 1544043488493 ""}
{ "Info" "0" "" "Revision = calculadora" {  } {  } 0 0 "Revision = calculadora" 0 0 "Fitter" 0 0 1544043488493 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1544043488587 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "calculadora 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"calculadora\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544043488602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544043488649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544043488649 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544043488852 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544043488852 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544043489055 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544043489055 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3752 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3754 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3756 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3758 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3760 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3762 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3764 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544043489055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3766 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544043489055 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544043489055 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544043489055 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544043489055 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544043489055 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544043489055 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544043489055 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1544043490227 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calculadora.sdc " "Synopsys Design Constraints File file not found: 'calculadora.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544043490227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544043490227 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544043490242 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544043490242 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544043490242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544043490351 ""}  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3741 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544043490351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_bcd:bintobcd\|st_reg.st12  " "Automatically promoted node bin_bcd:bintobcd\|st_reg.st12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544043490351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_bcd:bintobcd\|st_reg.st0~4 " "Destination node bin_bcd:bintobcd\|st_reg.st0~4" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3166 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544043490351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_bcd:bintobcd\|st_reg.st0~6 " "Destination node bin_bcd:bintobcd\|st_reg.st0~6" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3168 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544043490351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_bcd:bintobcd\|st_reg~45 " "Destination node bin_bcd:bintobcd\|st_reg~45" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 3307 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544043490351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544043490351 ""}  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 18 -1 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bin_bcd:bintobcd\|st_reg.st12" } } } } { "temporary_test_loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 0 { 0 ""} 0 1057 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544043490351 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544043491087 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544043491087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544043491087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544043491087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544043491087 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544043491087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544043491087 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544043491087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544043491149 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544043491149 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544043491149 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544043491793 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544043491793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544043493789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544043494413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544043494429 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544043498814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544043498814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544043499594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "D:/Users/u_labelectro/Downloads/Calculadora/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544043501809 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544043501809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544043505132 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544043505132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544043505147 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544043505178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544043505288 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1544043505288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544043507004 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544043507066 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1544043507066 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544043509063 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544043509921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/u_labelectro/Downloads/Calculadora/output_files/calculadora.fit.smsg " "Generated suppressed messages file D:/Users/u_labelectro/Downloads/Calculadora/output_files/calculadora.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544043510747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1221 " "Peak virtual memory: 1221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544043511340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 15:58:31 2018 " "Processing ended: Wed Dec 05 15:58:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544043511340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544043511340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544043511340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544043511340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544043515091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544043515091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 15:58:34 2018 " "Processing started: Wed Dec 05 15:58:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544043515091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544043515091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off calculadora -c calculadora " "Command: quartus_asm --read_settings_files=off --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544043515091 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544043517072 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544043517197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544043517946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 15:58:37 2018 " "Processing ended: Wed Dec 05 15:58:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544043517946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544043517946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544043517946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544043517946 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544043518632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544043521894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544043521894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 15:58:41 2018 " "Processing started: Wed Dec 05 15:58:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544043521894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043521894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta calculadora -c calculadora " "Command: quartus_sta calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043521894 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1544043522081 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522346 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calculadora.sdc " "Synopsys Design Constraints File file not found: 'calculadora.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522533 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544043522533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bin_bcd:bintobcd\|st_reg.st12 bin_bcd:bintobcd\|st_reg.st12 " "create_clock -period 1.000 -name bin_bcd:bintobcd\|st_reg.st12 bin_bcd:bintobcd\|st_reg.st12" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1544043522533 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522533 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522674 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1544043522674 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544043522674 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1544043522689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.565 " "Worst-case setup slack is -12.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.565           -2440.557 clock_50  " "  -12.565           -2440.557 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.026             -23.258 bin_bcd:bintobcd\|st_reg.st12  " "   -2.026             -23.258 bin_bcd:bintobcd\|st_reg.st12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clock_50  " "    0.323               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 bin_bcd:bintobcd\|st_reg.st12  " "    0.681               0.000 bin_bcd:bintobcd\|st_reg.st12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -651.186 clock_50  " "   -3.000            -651.186 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 bin_bcd:bintobcd\|st_reg.st12  " "    0.424               0.000 bin_bcd:bintobcd\|st_reg.st12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043522705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522705 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544043522721 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522721 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544043522721 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522752 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043522752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043524906 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525046 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.377 " "Worst-case setup slack is -11.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.377           -2215.022 clock_50  " "  -11.377           -2215.022 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.779             -20.483 bin_bcd:bintobcd\|st_reg.st12  " "   -1.779             -20.483 bin_bcd:bintobcd\|st_reg.st12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clock_50  " "    0.290               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 bin_bcd:bintobcd\|st_reg.st12  " "    0.637               0.000 bin_bcd:bintobcd\|st_reg.st12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -651.186 clock_50  " "   -3.000            -651.186 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 bin_bcd:bintobcd\|st_reg.st12  " "    0.487               0.000 bin_bcd:bintobcd\|st_reg.st12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525077 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544043525077 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525077 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544043525093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525264 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.804 " "Worst-case setup slack is -4.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.804            -833.335 clock_50  " "   -4.804            -833.335 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -2.404 bin_bcd:bintobcd\|st_reg.st12  " "   -0.280              -2.404 bin_bcd:bintobcd\|st_reg.st12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 clock_50  " "    0.092               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 bin_bcd:bintobcd\|st_reg.st12  " "    0.275               0.000 bin_bcd:bintobcd\|st_reg.st12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -482.580 clock_50  " "   -3.000            -482.580 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 bin_bcd:bintobcd\|st_reg.st12  " "    0.357               0.000 bin_bcd:bintobcd\|st_reg.st12 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544043525296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525296 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544043525296 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043525296 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043526108 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043526123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544043526186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 15:58:46 2018 " "Processing ended: Wed Dec 05 15:58:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544043526186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544043526186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544043526186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043526186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544043529845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544043529845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 15:58:49 2018 " "Processing started: Wed Dec 05 15:58:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544043529845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544043529845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off calculadora -c calculadora " "Command: quartus_eda --read_settings_files=off --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544043529845 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1544043530407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "calculadora.vho D:/Users/u_labelectro/Downloads/Calculadora/simulation/modelsim/ simulation " "Generated file calculadora.vho in folder \"D:/Users/u_labelectro/Downloads/Calculadora/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544043530734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544043530812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 15:58:50 2018 " "Processing ended: Wed Dec 05 15:58:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544043530812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544043530812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544043530812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544043530812 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544043531483 ""}
