Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct  5 15:56:01 2025
| Host         : DESKTOP-UM0HR61 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cerrojo_sistema_timing_summary_routed.rpt -pb cerrojo_sistema_timing_summary_routed.pb -rpx cerrojo_sistema_timing_summary_routed.rpx -warn_on_violation
| Design       : cerrojo_sistema
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.318        0.000                      0                   14        0.355        0.000                      0                   14        4.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.318        0.000                      0                   14        0.355        0.000                      0                   14        4.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.934ns (34.862%)  route 1.745ns (65.138%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          1.084     6.607    cerrojo_my/estadoActual[0]
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.152     6.759 r  cerrojo_my/FSM_sequential_estadoActual[1]_i_2/O
                         net (fo=1, routed)           0.661     7.420    cerrojo_my/FSM_sequential_estadoActual[1]_i_2_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.326     7.746 r  cerrojo_my/FSM_sequential_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.000     7.746    cerrojo_my/estadoSiguiente__0[1]
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430    14.771    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                         clock pessimism              0.296    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X28Y25         FDCE (Setup_fdce_C_D)        0.032    15.064    cerrojo_my/FSM_sequential_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.940ns (37.182%)  route 1.588ns (62.818%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          1.083     6.606    cerrojo_my/estadoActual[0]
    SLICE_X29Y25         LUT3 (Prop_lut3_I2_O)        0.152     6.758 r  cerrojo_my/FSM_sequential_estadoActual[0]_i_2/O
                         net (fo=1, routed)           0.505     7.263    cerrojo_my/FSM_sequential_estadoActual[0]_i_2_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.332     7.595 r  cerrojo_my/FSM_sequential_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     7.595    cerrojo_my/estadoSiguiente__0[0]
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430    14.771    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                         clock pessimism              0.296    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X28Y25         FDCE (Setup_fdce_C_D)        0.031    15.063    cerrojo_my/FSM_sequential_estadoActual_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.610ns (32.496%)  route 1.267ns (67.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.895     6.418    cerrojo_my/estadoActual[1]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.154     6.572 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     6.944    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430    14.771    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[0]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y24         FDCE (Setup_fdce_C_CE)      -0.408    14.588    cerrojo_my/clave_guardada_reg[0]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.610ns (32.496%)  route 1.267ns (67.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.895     6.418    cerrojo_my/estadoActual[1]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.154     6.572 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     6.944    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430    14.771    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[1]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y24         FDCE (Setup_fdce_C_CE)      -0.408    14.588    cerrojo_my/clave_guardada_reg[1]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.610ns (32.496%)  route 1.267ns (67.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.895     6.418    cerrojo_my/estadoActual[1]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.154     6.572 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     6.944    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430    14.771    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[2]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y24         FDCE (Setup_fdce_C_CE)      -0.408    14.588    cerrojo_my/clave_guardada_reg[2]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.610ns (32.496%)  route 1.267ns (67.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.895     6.418    cerrojo_my/estadoActual[1]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.154     6.572 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     6.944    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430    14.771    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[3]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y24         FDCE (Setup_fdce_C_CE)      -0.408    14.588    cerrojo_my/clave_guardada_reg[3]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.610ns (32.496%)  route 1.267ns (67.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.895     6.418    cerrojo_my/estadoActual[1]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.154     6.572 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     6.944    cerrojo_my/clave_guardada0
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430    14.771    cerrojo_my/CLK
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[4]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X28Y24         FDCE (Setup_fdce_C_CE)      -0.408    14.588    cerrojo_my/clave_guardada_reg[4]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.610ns (32.496%)  route 1.267ns (67.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.895     6.418    cerrojo_my/estadoActual[1]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.154     6.572 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     6.944    cerrojo_my/clave_guardada0
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430    14.771    cerrojo_my/CLK
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[5]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X28Y24         FDCE (Setup_fdce_C_CE)      -0.408    14.588    cerrojo_my/clave_guardada_reg[5]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.610ns (32.496%)  route 1.267ns (67.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.895     6.418    cerrojo_my/estadoActual[1]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.154     6.572 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     6.944    cerrojo_my/clave_guardada0
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430    14.771    cerrojo_my/CLK
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[6]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X28Y24         FDCE (Setup_fdce_C_CE)      -0.408    14.588    cerrojo_my/clave_guardada_reg[6]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.610ns (32.496%)  route 1.267ns (67.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.895     6.418    cerrojo_my/estadoActual[1]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.154     6.572 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     6.944    cerrojo_my/clave_guardada0
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430    14.771    cerrojo_my/CLK
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[7]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X28Y24         FDCE (Setup_fdce_C_CE)      -0.408    14.588    cerrojo_my/clave_guardada_reg[7]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  7.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 cerrojo_my/clave_guardada_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.122%)  route 0.249ns (51.878%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  cerrojo_my/clave_guardada_reg[0]/Q
                         net (fo=1, routed)           0.098     1.672    cerrojo_my/clave_guardada[0]
    SLICE_X28Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.717 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_6/O
                         net (fo=3, routed)           0.151     1.868    cerrojo_my/FSM_sequential_estadoActual[2]_i_6_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.913 r  cerrojo_my/FSM_sequential_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.913    cerrojo_my/estadoSiguiente__0[0]
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X28Y25         FDCE (Hold_fdce_C_D)         0.092     1.558    cerrojo_my/FSM_sequential_estadoActual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 cerrojo_my/clave_guardada_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.231ns (47.270%)  route 0.258ns (52.730%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  cerrojo_my/clave_guardada_reg[2]/Q
                         net (fo=1, routed)           0.058     1.633    cerrojo_my/clave_guardada[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.678 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_5/O
                         net (fo=3, routed)           0.199     1.877    cerrojo_my/FSM_sequential_estadoActual[2]_i_5_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.922 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_2/O
                         net (fo=1, routed)           0.000     1.922    cerrojo_my/estadoSiguiente__0[2]
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X28Y25         FDCE (Hold_fdce_C_D)         0.091     1.557    cerrojo_my/FSM_sequential_estadoActual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 cerrojo_my/boton_presionado_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.370%)  route 0.275ns (59.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X29Y25         FDCE                                         r  cerrojo_my/boton_presionado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  cerrojo_my/boton_presionado_reg/Q
                         net (fo=4, routed)           0.158     1.733    cerrojo_my/boton_presionado
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.778 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_1/O
                         net (fo=3, routed)           0.116     1.894    cerrojo_my/FSM_sequential_estadoActual[2]_i_1_n_0
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X28Y25         FDCE (Hold_fdce_C_CE)       -0.039     1.407    cerrojo_my/FSM_sequential_estadoActual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 cerrojo_my/boton_presionado_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.370%)  route 0.275ns (59.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X29Y25         FDCE                                         r  cerrojo_my/boton_presionado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  cerrojo_my/boton_presionado_reg/Q
                         net (fo=4, routed)           0.158     1.733    cerrojo_my/boton_presionado
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.778 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_1/O
                         net (fo=3, routed)           0.116     1.894    cerrojo_my/FSM_sequential_estadoActual[2]_i_1_n_0
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X28Y25         FDCE (Hold_fdce_C_CE)       -0.039     1.407    cerrojo_my/FSM_sequential_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 cerrojo_my/boton_presionado_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.370%)  route 0.275ns (59.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X29Y25         FDCE                                         r  cerrojo_my/boton_presionado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  cerrojo_my/boton_presionado_reg/Q
                         net (fo=4, routed)           0.158     1.733    cerrojo_my/boton_presionado
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.778 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_1/O
                         net (fo=3, routed)           0.116     1.894    cerrojo_my/FSM_sequential_estadoActual[2]_i_1_n_0
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X28Y25         FDCE (Hold_fdce_C_CE)       -0.039     1.407    cerrojo_my/FSM_sequential_estadoActual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 cerrojo_my/clave_guardada_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.231ns (37.566%)  route 0.384ns (62.434%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  cerrojo_my/clave_guardada_reg[2]/Q
                         net (fo=1, routed)           0.058     1.633    cerrojo_my/clave_guardada[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.678 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_5/O
                         net (fo=3, routed)           0.325     2.003    cerrojo_my/FSM_sequential_estadoActual[2]_i_5_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I3_O)        0.045     2.048 r  cerrojo_my/FSM_sequential_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.000     2.048    cerrojo_my/estadoSiguiente__0[1]
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X28Y25         FDCE (Hold_fdce_C_D)         0.092     1.558    cerrojo_my/FSM_sequential_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.167%)  route 0.314ns (62.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.162     1.736    cerrojo_my/estadoActual[0]
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.781 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.152     1.934    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[0]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X29Y24         FDCE (Hold_fdce_C_CE)       -0.104     1.362    cerrojo_my/clave_guardada_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.167%)  route 0.314ns (62.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.162     1.736    cerrojo_my/estadoActual[0]
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.781 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.152     1.934    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[1]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X29Y24         FDCE (Hold_fdce_C_CE)       -0.104     1.362    cerrojo_my/clave_guardada_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.167%)  route 0.314ns (62.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.162     1.736    cerrojo_my/estadoActual[0]
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.781 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.152     1.934    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[2]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X29Y24         FDCE (Hold_fdce_C_CE)       -0.104     1.362    cerrojo_my/clave_guardada_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/clave_guardada_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.167%)  route 0.314ns (62.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.162     1.736    cerrojo_my/estadoActual[0]
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.781 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.152     1.934    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[3]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X29Y24         FDCE (Hold_fdce_C_CE)       -0.104     1.362    cerrojo_my/clave_guardada_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.571    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y25   cerrojo_my/boton_presionado_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y24   cerrojo_my/clave_guardada_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y24   cerrojo_my/clave_guardada_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y24   cerrojo_my/clave_guardada_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y24   cerrojo_my/clave_guardada_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y24   cerrojo_my/clave_guardada_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y25   cerrojo_my/boton_presionado_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y25   cerrojo_my/boton_presionado_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y24   cerrojo_my/clave_guardada_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y24   cerrojo_my/clave_guardada_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y25   cerrojo_my/boton_presionado_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y25   cerrojo_my/boton_presionado_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y24   cerrojo_my/clave_guardada_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y24   cerrojo_my/clave_guardada_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.301ns  (logic 4.337ns (42.106%)  route 5.964ns (57.894%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.894     6.417    cerrojo_my/estadoActual[0]
    SLICE_X28Y25         LUT3 (Prop_lut3_I1_O)        0.152     6.569 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          5.070    11.639    bloqueado_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.729    15.368 r  bloqueado_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.368    bloqueado[15]
    L1                                                                r  bloqueado[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.898ns  (logic 4.334ns (43.786%)  route 5.564ns (56.214%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.894     6.417    cerrojo_my/estadoActual[0]
    SLICE_X28Y25         LUT3 (Prop_lut3_I1_O)        0.152     6.569 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          4.671    11.240    bloqueado_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.726    14.966 r  bloqueado_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.966    bloqueado[12]
    P3                                                                r  bloqueado[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.888ns  (logic 4.323ns (43.723%)  route 5.565ns (56.277%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.894     6.417    cerrojo_my/estadoActual[0]
    SLICE_X28Y25         LUT3 (Prop_lut3_I1_O)        0.152     6.569 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          4.671    11.240    bloqueado_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.715    14.955 r  bloqueado_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.955    bloqueado[13]
    N3                                                                r  bloqueado[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.337ns  (logic 4.322ns (46.292%)  route 5.015ns (53.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.894     6.417    cerrojo_my/estadoActual[0]
    SLICE_X28Y25         LUT3 (Prop_lut3_I1_O)        0.152     6.569 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          4.121    10.690    bloqueado_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.714    14.404 r  bloqueado_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.404    bloqueado[6]
    U14                                                               r  bloqueado[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.191ns  (logic 4.317ns (46.965%)  route 4.875ns (53.035%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.894     6.417    cerrojo_my/estadoActual[0]
    SLICE_X28Y25         LUT3 (Prop_lut3_I1_O)        0.152     6.569 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          3.981    10.550    bloqueado_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.709    14.259 r  bloqueado_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.259    bloqueado[7]
    V14                                                               r  bloqueado[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.153ns  (logic 4.331ns (47.323%)  route 4.821ns (52.677%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.894     6.417    cerrojo_my/estadoActual[0]
    SLICE_X28Y25         LUT3 (Prop_lut3_I1_O)        0.152     6.569 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          3.928    10.497    bloqueado_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.723    14.220 r  bloqueado_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.220    bloqueado[14]
    P1                                                                r  bloqueado[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.045ns  (logic 4.320ns (47.763%)  route 4.725ns (52.237%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.894     6.417    cerrojo_my/estadoActual[0]
    SLICE_X28Y25         LUT3 (Prop_lut3_I1_O)        0.152     6.569 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          3.831    10.400    bloqueado_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.712    14.112 r  bloqueado_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.112    bloqueado[8]
    V13                                                               r  bloqueado[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.896ns  (logic 4.321ns (48.572%)  route 4.575ns (51.428%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.894     6.417    cerrojo_my/estadoActual[0]
    SLICE_X28Y25         LUT3 (Prop_lut3_I1_O)        0.152     6.569 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          3.681    10.250    bloqueado_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.713    13.963 r  bloqueado_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.963    bloqueado[0]
    U16                                                               r  bloqueado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.881ns  (logic 4.346ns (48.935%)  route 4.535ns (51.065%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.894     6.417    cerrojo_my/estadoActual[0]
    SLICE_X28Y25         LUT3 (Prop_lut3_I1_O)        0.152     6.569 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          3.641    10.210    bloqueado_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.738    13.948 r  bloqueado_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.948    bloqueado[1]
    E19                                                               r  bloqueado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.755ns  (logic 4.330ns (49.461%)  route 4.425ns (50.539%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.546     5.067    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=11, routed)          0.894     6.417    cerrojo_my/estadoActual[0]
    SLICE_X28Y25         LUT3 (Prop_lut3_I1_O)        0.152     6.569 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          3.531    10.100    bloqueado_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         3.722    13.823 r  bloqueado_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.823    bloqueado[5]
    U15                                                               r  bloqueado[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.398ns (57.629%)  route 1.028ns (42.371%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          0.132     1.706    cerrojo_my/estadoActual[2]
    SLICE_X29Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.751 r  cerrojo_my/display_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.896     2.647    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.859 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.859    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.453ns (56.801%)  route 1.105ns (43.199%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          0.207     1.781    cerrojo_my/estadoActual[2]
    SLICE_X28Y25         LUT3 (Prop_lut3_I2_O)        0.043     1.824 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          0.898     2.722    bloqueado_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.269     3.991 r  bloqueado_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.991    bloqueado[2]
    U19                                                               r  bloqueado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.422ns (55.492%)  route 1.141ns (44.508%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          0.132     1.706    cerrojo_my/estadoActual[2]
    SLICE_X29Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.751 r  cerrojo_my/display_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.009     2.760    display_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.996 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.996    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.497ns (57.845%)  route 1.091ns (42.155%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          0.258     1.832    cerrojo_my/estadoActual[2]
    SLICE_X30Y25         LUT3 (Prop_lut3_I2_O)        0.047     1.879 r  cerrojo_my/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.833     2.712    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.309     4.021 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.021    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.456ns (55.793%)  route 1.154ns (44.207%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          0.207     1.781    cerrojo_my/estadoActual[2]
    SLICE_X28Y25         LUT3 (Prop_lut3_I2_O)        0.043     1.824 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          0.946     2.771    bloqueado_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         1.272     4.043 r  bloqueado_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.043    bloqueado[11]
    U3                                                                r  bloqueado[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.639ns  (logic 1.461ns (55.364%)  route 1.178ns (44.636%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          0.207     1.781    cerrojo_my/estadoActual[2]
    SLICE_X28Y25         LUT3 (Prop_lut3_I2_O)        0.043     1.824 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          0.971     2.795    bloqueado_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.277     4.072 r  bloqueado_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.072    bloqueado[3]
    V19                                                               r  bloqueado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.407ns (52.688%)  route 1.263ns (47.312%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          0.259     1.833    cerrojo_my/estadoActual[2]
    SLICE_X30Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  cerrojo_my/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.004     2.882    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.103 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.103    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.392ns (52.095%)  route 1.280ns (47.905%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          0.258     1.832    cerrojo_my/estadoActual[2]
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  cerrojo_my/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.022     2.899    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.104 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.104    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.461ns (54.266%)  route 1.231ns (45.734%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          0.207     1.781    cerrojo_my/estadoActual[2]
    SLICE_X28Y25         LUT3 (Prop_lut3_I2_O)        0.043     1.824 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          1.024     2.848    bloqueado_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.277     4.125 r  bloqueado_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.125    bloqueado[4]
    W18                                                               r  bloqueado[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.477ns (54.150%)  route 1.251ns (45.850%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.550     1.433    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          0.207     1.781    cerrojo_my/estadoActual[2]
    SLICE_X28Y25         LUT3 (Prop_lut3_I2_O)        0.043     1.824 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          1.044     2.868    bloqueado_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         1.293     4.161 r  bloqueado_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.161    bloqueado[10]
    W3                                                                r  bloqueado[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.707ns (31.580%)  route 3.698ns (68.420%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clave_IBUF[7]_inst/O
                         net (fo=2, routed)           2.844     4.302    cerrojo_my/D[7]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_7/O
                         net (fo=3, routed)           0.854     5.281    cerrojo_my/FSM_sequential_estadoActual[2]_i_7_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.405 r  cerrojo_my/FSM_sequential_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     5.405    cerrojo_my/estadoSiguiente__0[0]
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430     4.771    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C

Slack:                    inf
  Source:                 clave[2]
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.394ns  (logic 1.712ns (31.737%)  route 3.682ns (68.263%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  clave[2] (IN)
                         net (fo=0)                   0.000     0.000    clave[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clave_IBUF[2]_inst/O
                         net (fo=2, routed)           2.822     4.286    cerrojo_my/D[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I0_O)        0.124     4.410 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_5/O
                         net (fo=3, routed)           0.859     5.270    cerrojo_my/FSM_sequential_estadoActual[2]_i_5_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I3_O)        0.124     5.394 r  cerrojo_my/FSM_sequential_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.000     5.394    cerrojo_my/estadoSiguiente__0[1]
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430     4.771    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C

Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.387ns  (logic 1.707ns (31.687%)  route 3.680ns (68.313%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clave_IBUF[7]_inst/O
                         net (fo=2, routed)           2.844     4.302    cerrojo_my/D[7]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.124     4.426 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_7/O
                         net (fo=3, routed)           0.836     5.263    cerrojo_my/FSM_sequential_estadoActual[2]_i_7_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.387 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_2/O
                         net (fo=1, routed)           0.000     5.387    cerrojo_my/estadoSiguiente__0[2]
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430     4.771    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.607ns (37.772%)  route 2.647ns (62.228%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  boton_IBUF_inst/O
                         net (fo=2, routed)           2.275     3.728    cerrojo_my/boton_IBUF
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.153     3.881 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     4.254    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430     4.771    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[0]/C

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.607ns (37.772%)  route 2.647ns (62.228%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  boton_IBUF_inst/O
                         net (fo=2, routed)           2.275     3.728    cerrojo_my/boton_IBUF
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.153     3.881 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     4.254    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430     4.771    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[1]/C

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.607ns (37.772%)  route 2.647ns (62.228%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  boton_IBUF_inst/O
                         net (fo=2, routed)           2.275     3.728    cerrojo_my/boton_IBUF
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.153     3.881 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     4.254    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430     4.771    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[2]/C

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.607ns (37.772%)  route 2.647ns (62.228%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  boton_IBUF_inst/O
                         net (fo=2, routed)           2.275     3.728    cerrojo_my/boton_IBUF
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.153     3.881 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     4.254    cerrojo_my/clave_guardada0
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430     4.771    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[3]/C

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.607ns (37.772%)  route 2.647ns (62.228%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  boton_IBUF_inst/O
                         net (fo=2, routed)           2.275     3.728    cerrojo_my/boton_IBUF
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.153     3.881 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     4.254    cerrojo_my/clave_guardada0
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430     4.771    cerrojo_my/CLK
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[4]/C

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.607ns (37.772%)  route 2.647ns (62.228%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  boton_IBUF_inst/O
                         net (fo=2, routed)           2.275     3.728    cerrojo_my/boton_IBUF
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.153     3.881 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     4.254    cerrojo_my/clave_guardada0
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430     4.771    cerrojo_my/CLK
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[5]/C

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.607ns (37.772%)  route 2.647ns (62.228%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  boton_IBUF_inst/O
                         net (fo=2, routed)           2.275     3.728    cerrojo_my/boton_IBUF
    SLICE_X29Y25         LUT4 (Prop_lut4_I1_O)        0.153     3.881 r  cerrojo_my/clave_guardada[7]_i_1/O
                         net (fo=8, routed)           0.372     4.254    cerrojo_my/clave_guardada0
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.430     4.771    cerrojo_my/CLK
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[0]
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.221ns (20.226%)  route 0.872ns (79.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  clave[0] (IN)
                         net (fo=0)                   0.000     0.000    clave[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clave_IBUF[0]_inst/O
                         net (fo=2, routed)           0.872     1.092    cerrojo_my/D[0]
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojo_my/boton_presionado_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.210ns (17.487%)  route 0.989ns (82.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=12, routed)          0.989     1.198    cerrojo_my/AR[0]
    SLICE_X29Y25         FDCE                                         f  cerrojo_my/boton_presionado_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X29Y25         FDCE                                         r  cerrojo_my/boton_presionado_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.210ns (17.424%)  route 0.993ns (82.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=12, routed)          0.993     1.203    cerrojo_my/AR[0]
    SLICE_X28Y25         FDCE                                         f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.210ns (17.424%)  route 0.993ns (82.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=12, routed)          0.993     1.203    cerrojo_my/AR[0]
    SLICE_X28Y25         FDCE                                         f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.210ns (17.424%)  route 0.993ns (82.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=12, routed)          0.993     1.203    cerrojo_my/AR[0]
    SLICE_X28Y25         FDCE                                         f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X28Y25         FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C

Slack:                    inf
  Source:                 clave[6]
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.218ns (17.506%)  route 1.027ns (82.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  clave[6] (IN)
                         net (fo=0)                   0.000     0.000    clave[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clave_IBUF[6]_inst/O
                         net (fo=2, routed)           1.027     1.245    cerrojo_my/D[6]
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[6]/C

Slack:                    inf
  Source:                 clave[1]
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.229ns (17.864%)  route 1.055ns (82.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  clave[1] (IN)
                         net (fo=0)                   0.000     0.000    clave[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.055     1.284    cerrojo_my/D[1]
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[1]/C

Slack:                    inf
  Source:                 clave[4]
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.219ns (16.994%)  route 1.069ns (83.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  clave[4] (IN)
                         net (fo=0)                   0.000     0.000    clave[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clave_IBUF[4]_inst/O
                         net (fo=2, routed)           1.069     1.288    cerrojo_my/D[4]
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X28Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[4]/C

Slack:                    inf
  Source:                 clave[3]
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.217ns (16.428%)  route 1.102ns (83.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  clave[3] (IN)
                         net (fo=0)                   0.000     0.000    clave[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clave_IBUF[3]_inst/O
                         net (fo=2, routed)           1.102     1.319    cerrojo_my/D[3]
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.210ns (15.719%)  route 1.123ns (84.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=12, routed)          1.123     1.333    cerrojo_my/AR[0]
    SLICE_X29Y24         FDCE                                         f  cerrojo_my/clave_guardada_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.817     1.944    cerrojo_my/CLK
    SLICE_X29Y24         FDCE                                         r  cerrojo_my/clave_guardada_reg[0]/C





