GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\DOC\hardware_project\led_hard\src\gowin_empu\gowin_empu.v'
Analyzing Verilog file 'D:\DOC\hardware_project\led_hard\src\top_hdl.v'
Analyzing Verilog file 'D:\DOC\hardware_project\led_hard\src\gowin_pllvr\gowin_pllvr.v'
Compiling module 'top_hdl'("D:\DOC\hardware_project\led_hard\src\top_hdl.v":14)
Compiling module 'Gowin_PLLVR'("D:\DOC\hardware_project\led_hard\src\gowin_pllvr\gowin_pllvr.v":9)
Compiling module '**'("D:\DOC\hardware_project\led_hard\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\DOC\hardware_project\led_hard\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\DOC\hardware_project\led_hard\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\DOC\hardware_project\led_hard\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\DOC\hardware_project\led_hard\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\DOC\hardware_project\led_hard\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\DOC\hardware_project\led_hard\src\gowin_empu\gowin_empu.v":0)
NOTE  (EX0101) : Current top module is "top_hdl"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\DOC\hardware_project\led_hard\impl\gwsynthesis\led_hard.vg" completed
[100%] Generate report file "D:\DOC\hardware_project\led_hard\impl\gwsynthesis\led_hard_syn.rpt.html" completed
GowinSynthesis finish
