{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572026808958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572026808966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 14:06:48 2019 " "Processing started: Fri Oct 25 14:06:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572026808966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026808966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pingchirp -c pingchirp " "Command: quartus_map --read_settings_files=on --write_settings_files=off pingchirp -c pingchirp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026808966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572026809770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572026809770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsmd-arch " "Found design unit 1: fsmd-arch" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572026822772 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsmd " "Found entity 1: fsmd" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572026822772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmd_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmd_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsdm_top-arch " "Found design unit 1: fsdm_top-arch" {  } { { "fsmd_top.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572026822777 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsdm_top " "Found entity 1: fsdm_top" {  } { { "fsmd_top.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572026822777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsdm_top " "Elaborating entity \"fsdm_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572026822826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsmd fsmd:fsmd_unit " "Elaborating entity \"fsmd\" for hierarchy \"fsmd:fsmd_unit\"" {  } { { "fsmd_top.vhd" "fsmd_unit" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd_top.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572026822852 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_reg fsmd.vhd(40) " "VHDL Process Statement warning at fsmd.vhd(40): signal \"count_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572026822855 "|fsdm_top|fsmd:fsmd_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dvsr fsmd.vhd(40) " "VHDL Process Statement warning at fsmd.vhd(40): signal \"dvsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572026822855 "|fsdm_top|fsmd:fsmd_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_reg fsmd.vhd(44) " "VHDL Process Statement warning at fsmd.vhd(44): signal \"count_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572026822855 "|fsdm_top|fsmd:fsmd_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next fsmd.vhd(30) " "VHDL Process Statement warning at fsmd.vhd(30): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572026822855 "|fsdm_top|fsmd:fsmd_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_next fsmd.vhd(30) " "VHDL Process Statement warning at fsmd.vhd(30): inferring latch(es) for signal or variable \"count_next\", which holds its previous value in one or more paths through the process" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572026822855 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[0\] fsmd.vhd(30) " "Inferred latch for \"count_next\[0\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822855 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[1\] fsmd.vhd(30) " "Inferred latch for \"count_next\[1\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[2\] fsmd.vhd(30) " "Inferred latch for \"count_next\[2\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[3\] fsmd.vhd(30) " "Inferred latch for \"count_next\[3\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[4\] fsmd.vhd(30) " "Inferred latch for \"count_next\[4\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[5\] fsmd.vhd(30) " "Inferred latch for \"count_next\[5\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[6\] fsmd.vhd(30) " "Inferred latch for \"count_next\[6\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[7\] fsmd.vhd(30) " "Inferred latch for \"count_next\[7\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[8\] fsmd.vhd(30) " "Inferred latch for \"count_next\[8\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[9\] fsmd.vhd(30) " "Inferred latch for \"count_next\[9\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[10\] fsmd.vhd(30) " "Inferred latch for \"count_next\[10\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[11\] fsmd.vhd(30) " "Inferred latch for \"count_next\[11\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[12\] fsmd.vhd(30) " "Inferred latch for \"count_next\[12\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[13\] fsmd.vhd(30) " "Inferred latch for \"count_next\[13\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[14\] fsmd.vhd(30) " "Inferred latch for \"count_next\[14\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[15\] fsmd.vhd(30) " "Inferred latch for \"count_next\[15\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[16\] fsmd.vhd(30) " "Inferred latch for \"count_next\[16\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[17\] fsmd.vhd(30) " "Inferred latch for \"count_next\[17\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[18\] fsmd.vhd(30) " "Inferred latch for \"count_next\[18\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[19\] fsmd.vhd(30) " "Inferred latch for \"count_next\[19\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[20\] fsmd.vhd(30) " "Inferred latch for \"count_next\[20\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[21\] fsmd.vhd(30) " "Inferred latch for \"count_next\[21\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[22\] fsmd.vhd(30) " "Inferred latch for \"count_next\[22\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[23\] fsmd.vhd(30) " "Inferred latch for \"count_next\[23\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822856 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[24\] fsmd.vhd(30) " "Inferred latch for \"count_next\[24\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822857 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[25\] fsmd.vhd(30) " "Inferred latch for \"count_next\[25\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822857 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[26\] fsmd.vhd(30) " "Inferred latch for \"count_next\[26\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822857 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_next\[27\] fsmd.vhd(30) " "Inferred latch for \"count_next\[27\]\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822857 "|fsdm_top|fsmd:fsmd_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next fsmd.vhd(30) " "Inferred latch for \"state_next\" at fsmd.vhd(30)" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026822857 "|fsdm_top|fsmd:fsmd_unit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsmd:fsmd_unit\|state_next " "Latch fsmd:fsmd_unit\|state_next has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsmd:fsmd_unit\|state_reg " "Ports D and ENA on the latch are fed by the same signal fsmd:fsmd_unit\|state_reg" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572026823402 ""}  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572026823402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsmd:fsmd_unit\|count_next\[0\] " "Latch fsmd:fsmd_unit\|count_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsmd:fsmd_unit\|count_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal fsmd:fsmd_unit\|count_reg\[0\]" {  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572026823402 ""}  } { { "fsmd.vhd" "" { Text "C:/intelFPGA_lite/18.1/pingchirp/fsmd.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572026823402 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572026823496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572026824090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572026824090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572026824176 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572026824176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572026824176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572026824176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572026824224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 14:07:04 2019 " "Processing ended: Fri Oct 25 14:07:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572026824224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572026824224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572026824224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572026824224 ""}
