read_verilog ../top.v
synth
splice -sel_by_cell -sel_any_bit
tee -o result.log dump
