{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631250125914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631250125915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 02:02:05 2021 " "Processing started: Fri Sep 10 02:02:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631250125915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631250125915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_nrisc -c processador_nrisc " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_nrisc -c processador_nrisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631250125915 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631250126252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_de_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle " "Found entity 1: unidade_de_controle" {  } { { "unidade_de_controle.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/unidade_de_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631250126298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631250126298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631250126301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631250126301 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registers_bank.v(18) " "Verilog HDL information at registers_bank.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "registers_bank.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/registers_bank.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1631250126305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/registers_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631250126305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631250126305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631250126309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631250126309 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1631250126313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631250126313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631250126313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_of_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_of_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_of_instruction " "Found entity 1: memory_of_instruction" {  } { { "memory_of_instruction.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/memory_of_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631250126316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631250126316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_de_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_de_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "extensor_de_sinal.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/extensor_de_sinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631250126320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631250126320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data data_memory.v(6) " "Verilog HDL Declaration information at data_memory.v(6): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "data_memory.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/data_memory.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631250126323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631250126324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631250126324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_nrisc.v 1 1 " "Found 1 design units, including 1 entities, in source file processador_nrisc.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nrisc " "Found entity 1: processador_nrisc" {  } { { "processador_nrisc.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/processador_nrisc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631250126327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631250126327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_nrisc " "Elaborating entity \"processador_nrisc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631250126367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "processador_nrisc.v" "PC" { Text "C:/Users/darme/Desktop/processador_nrisc/processador_nrisc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631250126370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_of_instruction memory_of_instruction:MEM_OF_INSTRUCTION " "Elaborating entity \"memory_of_instruction\" for hierarchy \"memory_of_instruction:MEM_OF_INSTRUCTION\"" {  } { { "processador_nrisc.v" "MEM_OF_INSTRUCTION" { Text "C:/Users/darme/Desktop/processador_nrisc/processador_nrisc.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631250126373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_bank registers_bank:REG_BANK " "Elaborating entity \"registers_bank\" for hierarchy \"registers_bank:REG_BANK\"" {  } { { "processador_nrisc.v" "REG_BANK" { Text "C:/Users/darme/Desktop/processador_nrisc/processador_nrisc.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631250126376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:EXT_DE_SINAL " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:EXT_DE_SINAL\"" {  } { { "processador_nrisc.v" "EXT_DE_SINAL" { Text "C:/Users/darme/Desktop/processador_nrisc/processador_nrisc.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631250126378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUX_ULA " "Elaborating entity \"mux\" for hierarchy \"mux:MUX_ULA\"" {  } { { "processador_nrisc.v" "MUX_ULA" { Text "C:/Users/darme/Desktop/processador_nrisc/processador_nrisc.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631250126380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ULA " "Elaborating entity \"ula\" for hierarchy \"ula:ULA\"" {  } { { "processador_nrisc.v" "ULA" { Text "C:/Users/darme/Desktop/processador_nrisc/processador_nrisc.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631250126383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DATA_MEMORY " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DATA_MEMORY\"" {  } { { "processador_nrisc.v" "DATA_MEMORY" { Text "C:/Users/darme/Desktop/processador_nrisc/processador_nrisc.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631250126385 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data data_memory.v(10) " "Verilog HDL or VHDL warning at data_memory.v(10): object \"data\" assigned a value but never read" {  } { { "data_memory.v" "" { Text "C:/Users/darme/Desktop/processador_nrisc/data_memory.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631250126387 "|processador_nrisc|data_memory:DATA_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle unidade_de_controle:UNIDADE_DE_CONTROLE " "Elaborating entity \"unidade_de_controle\" for hierarchy \"unidade_de_controle:UNIDADE_DE_CONTROLE\"" {  } { { "processador_nrisc.v" "UNIDADE_DE_CONTROLE" { Text "C:/Users/darme/Desktop/processador_nrisc/processador_nrisc.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631250126390 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_of_instruction:MEM_OF_INSTRUCTION\|Memory " "RAM logic \"memory_of_instruction:MEM_OF_INSTRUCTION\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "memory_of_instruction.v" "Memory" { Text "C:/Users/darme/Desktop/processador_nrisc/memory_of_instruction.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1631250126532 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:DATA_MEMORY\|Memory " "RAM logic \"data_memory:DATA_MEMORY\|Memory\" is uninferred due to asynchronous read logic" {  } { { "data_memory.v" "Memory" { Text "C:/Users/darme/Desktop/processador_nrisc/data_memory.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1631250126532 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1631250126532 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1631250128947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/darme/Desktop/processador_nrisc/output_files/processador_nrisc.map.smsg " "Generated suppressed messages file C:/Users/darme/Desktop/processador_nrisc/output_files/processador_nrisc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1631250134253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631250134474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631250134474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3848 " "Implemented 3848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631250134735 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631250134735 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3838 " "Implemented 3838 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631250134735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631250134735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631250134756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 10 02:02:14 2021 " "Processing ended: Fri Sep 10 02:02:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631250134756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631250134756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631250134756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631250134756 ""}
