--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf UCF.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock btn0
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw4         |    2.459(R)|   -0.667(R)|btn0_IBUF         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock btn3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw1         |    4.037(R)|   -1.167(R)|btn3_IBUF         |   0.000|
sw2         |    3.977(R)|   -1.119(R)|btn3_IBUF         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw0         |    6.532(R)|    0.004(R)|clk_BUFGP         |   0.000|
sw4         |    8.388(R)|    0.895(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sw5
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw1         |    3.965(F)|    2.409(F)|sw5_IBUF          |   0.000|
sw2         |    4.231(F)|    2.247(F)|sw5_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock btn0 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a           |   16.330(R)|btn0_IBUF         |   0.000|
an<0>       |   10.280(R)|btn0_IBUF         |   0.000|
an<1>       |   10.808(R)|btn0_IBUF         |   0.000|
an<2>       |   10.650(R)|btn0_IBUF         |   0.000|
an<3>       |   11.184(R)|btn0_IBUF         |   0.000|
b           |   16.493(R)|btn0_IBUF         |   0.000|
c           |   16.266(R)|btn0_IBUF         |   0.000|
d           |   16.565(R)|btn0_IBUF         |   0.000|
e           |   16.580(R)|btn0_IBUF         |   0.000|
f           |   16.360(R)|btn0_IBUF         |   0.000|
g           |   16.365(R)|btn0_IBUF         |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a           |   16.519(R)|clk_BUFGP         |   0.000|
an<0>       |    8.993(R)|clk_BUFGP         |   0.000|
an<1>       |    9.488(R)|clk_BUFGP         |   0.000|
an<2>       |    9.567(R)|clk_BUFGP         |   0.000|
an<3>       |   10.101(R)|clk_BUFGP         |   0.000|
b           |   16.540(R)|clk_BUFGP         |   0.000|
c           |   16.290(R)|clk_BUFGP         |   0.000|
d           |   16.725(R)|clk_BUFGP         |   0.000|
e           |   16.768(R)|clk_BUFGP         |   0.000|
f           |   16.543(R)|clk_BUFGP         |   0.000|
g           |   16.553(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock btn0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn0           |    2.595|         |         |         |
sw5            |    0.946|    0.946|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn3           |    2.713|         |         |         |
sw5            |    2.643|    2.643|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn0           |    6.329|    5.105|         |         |
btn3           |    6.342|    2.808|         |         |
clk            |    5.677|         |         |         |
sw5            |    2.768|    2.768|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    8.088|         |
sw5            |         |         |         |    5.029|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw4            |an<0>          |    8.642|
sw4            |an<1>          |    9.045|
sw4            |an<2>          |    8.901|
sw4            |an<3>          |    9.435|
sw5            |a              |   16.101|
sw5            |an<0>          |    8.621|
sw5            |an<1>          |    9.149|
sw5            |an<2>          |    9.107|
sw5            |an<3>          |    9.641|
sw5            |b              |   16.264|
sw5            |c              |   16.037|
sw5            |d              |   16.336|
sw5            |e              |   16.351|
sw5            |f              |   16.131|
sw5            |g              |   16.136|
sw6            |a              |   13.720|
sw6            |b              |   13.674|
sw6            |c              |   13.447|
sw6            |d              |   13.960|
sw6            |e              |   14.124|
sw6            |f              |   13.909|
sw6            |g              |   13.909|
sw7            |a              |   12.501|
sw7            |an<0>          |    7.652|
sw7            |an<1>          |    8.153|
sw7            |an<2>          |    8.162|
sw7            |an<3>          |    8.696|
sw7            |b              |   12.363|
sw7            |c              |   12.163|
sw7            |d              |   12.741|
sw7            |e              |   12.905|
sw7            |f              |   12.690|
sw7            |g              |   12.690|
---------------+---------------+---------+


Analysis completed Tue Nov 17 14:16:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



