[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"chiselTests.BundleLiteralSpec$MyEnum",
    "definition":{
      "sA":0,
      "sB":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"BundleLiteralSpec_Anon.BundleLiteralSpec_Anon.r_c",
    "enumTypeName":"chiselTests.BundleLiteralSpec$MyEnum"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/Users/caizhongxuan/Chisel/1_code/chisel3/test_run_dir/BundleLiteralSpec_Anon/202203291516176962527982732571346"
  }
]