// Seed: 3249121152
module module_0;
endmodule
module module_1 (
    output tri0  id_0,
    input  wand  id_1,
    output tri0  id_2,
    input  tri1  id_3
    , id_14,
    input  wand  id_4,
    output tri0  id_5,
    input  wire  id_6,
    input  wand  id_7,
    input  tri   id_8,
    output wire  id_9,
    input  tri   id_10,
    input  tri0  id_11,
    input  uwire id_12
);
  always @(posedge 1 or posedge id_12);
  module_0();
endmodule
module module_2 (
    output tri id_0,
    input tri id_1,
    input tri1 id_2
    , id_15,
    output tri1 id_3,
    output uwire id_4,
    output tri id_5,
    output tri id_6,
    output tri1 id_7,
    output tri id_8,
    output tri0 id_9,
    input uwire id_10,
    input supply1 id_11,
    output wor id_12,
    input supply1 id_13
);
  assign id_7 = 1;
  module_0();
  assign id_5 = id_10;
  wire id_16, id_17;
endmodule
