question,A,B,C,D,E,answer,explanation
<p><p><b>Assertion (A):</b>  In a parallel in-serial out shift register data is loaded one bit-at a time</p><p><b>Reason (R):</b> A serial in-serial out shift register can be used to introduce a time delay.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,D,
"<p>In an 8085 microprocessor, the instruction CMP B has been executed while the content of the accumulator is less than that of register B, As a result.</p>",carry flag will be set but zero flag will be reset,carry flag will be reset but zero flag will be set,both carry flag and zero flag will be reset,both carry flag and zero flag will be set,,A,
"<p>Computers use thousands of flip-flops. To coordinate the overall action, a common signal is sent to all flip-flop known as</p>",debug signal,toggle signal,active signal,clock signal,,D,
"<p>In a D-type latch EN = 1, D = 1, the O/P is</p>",1,0,don't care,blocked,,A,
<p>Which has the highest power dissipation per gate?</p>,ECL,TTL,CMOS,PMOS,,A,
<p>A Schottky diode has</p>,no minority carriers and very low voltage drop in forward direction,no minority carriers and very high voltage drop in forward direction,large number of minority carriers and very high voltage drop in forward direction,large number of minority carriers and very low voltage drop in forward direction,,A,
<p>(FE35)<sub>16</sub> XOR (CB15)<sub>16</sub> is equal to</p>,(3320)<sub>16</sub>,(FE35)<sub>16</sub>,(FF50)<sub>16</sub>,(3520)<sub>l6</sub>,,D,
<p>Boolean algebra obeys</p>,commutative law,associative law,distributive law,"commutative, associative and distributive law",,D,
<p>The figure of merit for a logic family is</p>,gain band width product,(propagation delay time) (power dissipation),(fan out) (power dissipation),(noise margin) (power dissipation),,B,
<p>A universal register</p>,accepts serial input,accepts Parallel input,gives serial and Parallel output,all of the above,,D,
<p>(1001-10) is equal to</p>,7,(8)<sub>8</sub>,(7)<sub>4</sub>,(8)<sub>4</sub>,,A,
<p>A compiler is a software programme which</p>,change high level Programming language into low level machine language,change the program into binary form,assembles the program,executes the program,,A,
"<p>In 8085 microprocessor, what are the contents of register SP, after the interrupt has been started?<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/62-1087.png""/></p>",0210 H,0211 H,054 CH,054 EH,,C,
<p><p><b>Assertion (A):</b>  The resolution of a DAC depends on the number of bits </p><p><b>Reason (R):</b> Low resolution leads to fine control.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,B,
<p>(62)<sub>10</sub> in binary system is</p>,110000,111100,111110,111111,,C,
"<p>If noise margin is high, there is lesser chance of false operation.</p>",True,False,,,,A,
<p>Decimal 1932 when converted into 10's complement will become</p>,8868,8068,8608,8806,,B,
"<p>In 8085 microprocessor, what is the length of status Word?</p>",6 bits,8 bits,12 bits,16 bits,,D,
<p>While obtaining minimal SOP expression</p>,all do not care terms are ignored,all do not care terms are treated as 1,all do not care terms are treated as 0,only such do not care terms which aid minimization are treated as 1,,D,
"<p>In 8085 microprocessor, how many interrupt control lines are there?</p>",6,8,12,16,,B,
"<p>In 2's complement addition, the carry generated in the last stage is</p>",added to LSB,neglected,added to bit next to MSB,added to the bit next to LSB,,B,
<p>A is even or B is true. Negation of above statement is</p>,A is odd or B is false,A is odd and B is false,A is even or B is false,A is even and B is false,,B,
<p>The abbreviation DTL stands for</p>,Digital Timing Logic,Diode Transistor Logic,Dynamic Transient Logic,Delayed Tracking Logic,,B,
<p>Which one of the following is a D to A conversion technique?</p>,Successive approximation,Weighted resistor,Dual slope,Single slope,,B,
<p>What is the purpose of using ALE signal high?</p>,To latch low order address from bus to separate A<sub>0</sub> - A<sub>7</sub> lines,To latch data D<sub>0</sub> - D<sub>7</sub> from bus to separate data bus,To disable data bus latch,All of the above,,A,
"<p>To have the multiprocessing capabilities of the 8086 microprocessor, the pin connected to the ground is</p>","<span style=""text-decoration:overline;"">DEN</span>",ALE,INTER,"<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/42-618.png""/>",,D,
<p>An index register in digital computer is a register to be used for</p>,performing arithmetic and logic operations,temporary storage of result,counting number of times a program is executed,address modification purpose,,D,
<p>Assuming accumulator contain A 64 and the carry is set (1). What will register A and carry (CY) contain after ORA A?</p>,"A 6 H, 1","A 6 H, 0","00 H, 0","00 H, 1",,B,
<p>2's complement of a given 3 or more bit number of non-zero magnitude is the same as the original number if all bits except</p>,MSB are zero,LSB are zero,MSB are 1,LSB are 1,,A,
<p>A half adder adds __________ bits and a full adder adds __________ bits.</p>,"two, three","three, four","four, six","two, four",,A,
"<p>When a binary adder is used as BCD adder, the sum is</p>",correct when it is &lt; 9,correct when it is &gt; 9,correct when it is &lt; 16,none of these,,A,
"<p>A gate in which shift register is connected as shown in the figure below. How many clock pulse (after reset to '0') the contents of the shift register are '000' again?<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/49-789.png""/></p>",3,6,16,8,,B,
"<p>Out of SR and JK flip flops, which is susceptible to race condition?</p>",SR,JK,Both SR and JK,None of the above,,A,
<p>Which liquid crystal is used for LCD display?</p>,Mercury,Pneumatic fluid,Aqua regia,Liquid boron,,B,
"<p>If interrupt service request have been received from all of the following interrupts, then which one will be serviced last?</p>",RST 5.5,RST 6.5,RST 7.5,None of these,,A,
"<p>In order to enable TRAP interrupt, which of the following instructions are needed?</p>",El only,SIM only,El and SIM both,None,,D,
"<p>If modulus is less than 2<sup>N</sup>, some states of the counter are skipped by using NAND gates.</p>",True,False,,,,A,
<p>Two 16 : 1 and one 2 : 1 multiplexers can be connected to form a</p>,16 : 1 multiplexer,32 : 1 multiplexer,64 : 1 multiplexer,8 : 1 multiplexer,,B,
<p>What are the contents of the accumulator after the RIC has been executed?</p>,40 H,41 H,42 H,43 D,,D,
"<p><p><b>Assertion (A):</b>  In a magnitude comparator IC the cascading inputs provide a means to cascade the 4 bit comparators </p><p><b>Reason (R):</b> A magnitude comparator has three outputs, A = B, A &gt; B and A &lt; B</p></p>",Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,B,
"<p>For the K map of the given figure the simplified Boolean expression is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/28-375.png""/></p>","A<span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span>","A <span style=""text-decoration:overline;"">BC</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> C + AB <span style=""text-decoration:overline;"">C</span>","A<span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> + AC","A <span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> + AB",,A,
<p><p><b>Assertion (A):</b>  It is possible that a digital circuit gives the same output for different input voltages </p><p><b>Reason (R):</b> A digital circuit is also called logic circuit.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,B,
<p>In a ring counter for N clock pulses the scale for the counter is</p>,N : 1,N : 2,N : 10,N : 100,,A,
<p>Assuming accumulator contain A 64 and the carry is set (1). What will register A and (CY) contain after XRA A?</p>,"A 6 H, 1","A 6 H, 0","00 H, 0","00 H, 1",,C,
<p>2's complement of (-24) =</p>,11101000,01001000,01111111,00111111,,A,
"<p>Some of MOS families are PMOS, NMOS, CMOS. The family dominating the LSI field where low power consumption is necessary is</p>",NMOS,CMOS,PMOS,both NMOS and CMOS,,B,
<p>The ASCII code is</p>,5-bit code,7-bit code,9-bit code,11-bit code,,B,
<p>The binary addition 1 + 1 =</p>,11,10,111,100,,B,
<p>The Boolean function A + BC is a reduced form of</p>,AB + BC,(A + B) . (A + C),"<span style=""text-decoration:overline;"">A</span>B + A<span style=""text-decoration:overline;"">B</span>C",(A + C) . B,,C,
<p>Which of the following statements is not true in regard to storage time of a transistor?</p>,The transistor is in active region,Both junctions are forward-biased,The collector injects electrons or holes into the base region,It is the time taken by the carriers to leave the base region,,A,
