FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Hisilicon HiP04 clock driver
 *
 * Copyright (c) 2013-2014 Hisilicon Limited.
 * Copyright (c) 2013-2014 Linaro Limited.
 *
 * Author: Haojian Zhuang <haojian.zhuang@linaro.org>
 */

#include <linux/kernel.h>
#include <linux/clk-provider.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_device.h>
#include <linux/slab.h>

#include <dt-bindings/clock/hip04-clock.h>

/* bench 17924.0.0 c16aa8f47967 */
/* bench 17924.0.1 bf4b87569ef8 */
/* bench 17924.0.2 fe9abdc40e54 */
/* bench 17924.0.3 0397e8611256 */
/* bench 17924.0.4 26c549208232 */
/* fixed rate clocks */
static struct hisi_fixed_rate_clock hip04_fixed_rate_clks[] __initdata = {
	{ HIP04_OSC50M,   "osc50m",   NULL, 0, 50000000, },
	{ HIP04_CLK_50M,  "clk50m",   NULL, 0, 50000000, },
/* bench 16010.2.0 05038a65059d */
/* bench 16010.2.1 089ec1ab43bf */
/* bench 16010.2.2 2a8bfaf4f142 */
/* bench 16010.2.3 819ae0f99732 */
static void __init hip04_clk_init(struct device_node *np)
{
/* bench 23223.1.0 d70aa6a5e546 */
/* bench 23223.1.1 7dc73149d486 */
/* bench 23223.1.2 904b4fb10ba4 */
/* bench 23223.1.3 d1e431b6838f */
/* bench 23223.1.4 c08c5b258b04 */
/* bench 23223.1.5 86bc2f661237 */
/* bench 23223.1.6 7ccbf9131036 */
	struct hisi_clock_data *clk_data;

	clk_data = hisi_clk_init(np, HIP04_NR_CLKS);
	if (!clk_data)
		return;

	hisi_clk_register_fixed_rate(hip04_fixed_rate_clks,
				     ARRAY_SIZE(hip04_fixed_rate_clks),
				     clk_data);
}
/* bench 15298.1.0 48ae6218937b */
/* bench 15298.1.1 12e3b1ac3bd7 */
/* bench 15298.1.2 42103c18d689 */
