Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan 10 08:46:42 2022
| Host         : DESKTOP-RBSV6FU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                23          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  288         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 9           
SYNTH-10   Warning           Wide multiplier                                            46          
TIMING-16  Warning           Large setup violation                                      591         
TIMING-18  Warning           Missing input or output delay                              17          
TIMING-20  Warning           Non-clocked latch                                          4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: P_reg[3]_rep/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.623   -13959.009                    623                12712        0.056        0.000                      0                12712        3.750        0.000                       0                  2192  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -29.623   -13959.009                    623                12712        0.056        0.000                      0                12712        3.750        0.000                       0                  2192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          623  Failing Endpoints,  Worst Slack      -29.623ns,  Total Violation   -13959.009ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.623ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.562ns  (logic 21.757ns (54.995%)  route 17.805ns (45.005%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=4 LUT2=6 LUT3=3 LUT4=2 LUT5=6 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  ball_x_pos_reg[0]/Q
                         net (fo=1, routed)           0.402     6.022    vs0/r_region1__44_0[0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  vs0/r_region1__25_i_10/O
                         net (fo=1, routed)           0.000     6.146    vs0/r_region1__25_i_10_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.678 r  vs0/r_region1__25_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.678    vs0/r_region1__25_i_2_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  vs0/r_region1__25_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    vs0/r_region1__25_i_1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.105 r  vs0/r_region1__22_i_1/O[3]
                         net (fo=624, routed)         1.053     8.158    r_region2[84]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[16]_P[28])
                                                      4.023    12.181 r  r_region1__22/P[28]
                         net (fo=1, routed)           1.433    13.614    r_region1__22_n_77
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[28]_PCOUT[47])
                                                      2.016    15.630 r  r_region1__38/PCOUT[47]
                         net (fo=1, routed)           0.002    15.632    r_region1__38_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.345 r  r_region1__39/PCOUT[47]
                         net (fo=1, routed)           0.002    17.347    r_region1__39_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    18.865 r  r_region1__40/P[6]
                         net (fo=6, routed)           0.783    19.648    r_region1__40_n_99
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124    19.772 r  ball_x_pos[9]_i_995/O
                         net (fo=1, routed)           0.689    20.461    ball_x_pos[9]_i_995_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.968 r  ball_x_pos_reg[9]_i_886/CO[3]
                         net (fo=1, routed)           0.000    20.968    ball_x_pos_reg[9]_i_886_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  ball_x_pos_reg[9]_i_763/CO[3]
                         net (fo=1, routed)           0.000    21.082    ball_x_pos_reg[9]_i_763_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.196 r  ball_x_pos_reg[9]_i_762/CO[3]
                         net (fo=1, routed)           0.000    21.196    ball_x_pos_reg[9]_i_762_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.310 r  ball_x_pos_reg[9]_i_774/CO[3]
                         net (fo=1, routed)           0.000    21.310    ball_x_pos_reg[9]_i_774_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.424 r  ball_x_pos_reg[9]_i_768/CO[3]
                         net (fo=1, routed)           0.000    21.424    ball_x_pos_reg[9]_i_768_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.538 r  ball_x_pos_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    21.538    ball_x_pos_reg[9]_i_625_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.652 r  ball_x_pos_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.652    ball_x_pos_reg[9]_i_619_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  ball_x_pos_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.766    ball_x_pos_reg[9]_i_491_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.880 r  ball_x_pos_reg[9]_i_485/CO[3]
                         net (fo=1, routed)           0.000    21.880    ball_x_pos_reg[9]_i_485_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.994 r  ball_x_pos_reg[9]_i_389/CO[3]
                         net (fo=1, routed)           0.000    21.994    ball_x_pos_reg[9]_i_389_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.108 r  ball_x_pos_reg[9]_i_383/CO[3]
                         net (fo=1, routed)           0.000    22.108    ball_x_pos_reg[9]_i_383_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  ball_x_pos_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.222    ball_x_pos_reg[9]_i_382_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  ball_x_pos_reg[9]_i_409/O[3]
                         net (fo=2, routed)           0.738    23.273    ball_x_pos_reg[9]_i_409_n_4
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    23.579 r  ball_x_pos[9]_i_413/O
                         net (fo=1, routed)           0.000    23.579    ball_x_pos[9]_i_413_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.111 r  ball_x_pos_reg[9]_i_305/CO[3]
                         net (fo=1, routed)           0.000    24.111    ball_x_pos_reg[9]_i_305_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  ball_x_pos_reg[9]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.225    ball_x_pos_reg[9]_i_300_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.538 r  ball_x_pos_reg[9]_i_206/O[3]
                         net (fo=1, routed)           0.577    25.115    ball_x_pos_reg[9]_i_206_n_4
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.306    25.421 r  ball_x_pos[9]_i_114/O
                         net (fo=1, routed)           0.000    25.421    ball_x_pos[9]_i_114_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.971 r  ball_x_pos_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.971    ball_x_pos_reg[9]_i_54_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.284 r  ball_x_pos_reg[9]_i_49/O[3]
                         net (fo=2, routed)           0.474    26.758    ball_x_pos_reg[9]_i_49_n_4
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.306    27.064 r  ball_x_pos[9]_i_52/O
                         net (fo=1, routed)           0.000    27.064    ball_x_pos[9]_i_52_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.614 r  ball_x_pos_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.614    ball_x_pos_reg[9]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.948 f  ball_x_pos_reg[9]_i_21/O[1]
                         net (fo=1, routed)           0.788    28.736    r_region0[129]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.303    29.039 r  ball_x_pos[9]_i_11/O
                         net (fo=1, routed)           0.000    29.039    ball_x_pos[9]_i_11_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    29.577 r  ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=17, routed)          0.302    29.879    ball
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.310    30.189 r  ball_x_pos[9]_i_2/O
                         net (fo=837, routed)         1.266    31.455    score0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.124    31.579 r  snake_node[3]_i_2/O
                         net (fo=43, routed)          0.343    31.922    p_0_in[0]
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.124    32.046 r  snake_VPOS[2]_i_22/O
                         net (fo=1, routed)           0.629    32.675    A[2]
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    33.212 r  snake_VPOS_reg[2]_i_13/O[2]
                         net (fo=4, routed)           0.568    33.780    snake_VPOS6[4]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.302    34.082 r  snake_VPOS[2]_i_68/O
                         net (fo=31, routed)          0.271    34.353    snake_VPOS[2]_i_68_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124    34.477 r  snake_VPOS[2]_i_69/O
                         net (fo=142, routed)         0.990    35.467    snake_VPOS[2]_i_69_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.124    35.591 r  snake_pos[198]_i_152/O
                         net (fo=1, routed)           0.000    35.591    snake_pos[198]_i_152_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    35.832 r  snake_pos_reg[198]_i_110/O
                         net (fo=1, routed)           0.000    35.832    snake_pos_reg[198]_i_110_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    35.930 r  snake_pos_reg[198]_i_78/O
                         net (fo=3, routed)           0.670    36.600    snake_pos_reg[198]_i_78_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.319    36.919 r  snake_pos[198]_i_62/O
                         net (fo=8, routed)           1.107    38.026    snake_pos[198]_i_62_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  snake_pos[194]_i_29/O
                         net (fo=3, routed)           0.451    38.600    snake_pos[194]_i_29_n_0
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    38.724 r  snake_pos[199]_i_103/O
                         net (fo=1, routed)           0.000    38.724    snake_pos[199]_i_103_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.237 r  snake_pos_reg[199]_i_70/CO[3]
                         net (fo=1, routed)           0.000    39.237    snake_pos_reg[199]_i_70_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.466 f  snake_pos_reg[199]_i_68/CO[2]
                         net (fo=143, routed)         1.179    40.645    snake_pos_reg[199]_i_68_n_1
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.310    40.955 r  snake_pos[131]_i_20/O
                         net (fo=4, routed)           1.003    41.958    snake_pos[131]_i_20_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I1_O)        0.124    42.082 r  snake_pos[123]_i_15/O
                         net (fo=2, routed)           0.792    42.874    snake_pos[123]_i_15_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I3_O)        0.124    42.998 r  snake_pos[121]_i_13/O
                         net (fo=1, routed)           0.345    43.343    snake_pos19_in[121]
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.124    43.467 r  snake_pos[121]_i_9/O
                         net (fo=1, routed)           0.661    44.129    snake_pos[121]_i_9_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.124    44.253 r  snake_pos[121]_i_3/O
                         net (fo=1, routed)           0.287    44.540    snake_pos[121]_i_3_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I4_O)        0.124    44.664 r  snake_pos[121]_i_1/O
                         net (fo=1, routed)           0.000    44.664    snake_pos[121]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  snake_pos_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.488    14.859    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  snake_pos_reg[121]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X59Y74         FDRE (Setup_fdre_C_D)        0.029    15.041    snake_pos_reg[121]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -44.664    
  -------------------------------------------------------------------
                         slack                                -29.623    

Slack (VIOLATED) :        -29.611ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_VPOS_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.670ns  (logic 21.549ns (54.320%)  route 18.121ns (45.680%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=4 LUT2=5 LUT3=5 LUT5=7 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.555     5.106    clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  ball_y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.419     5.525 r  ball_y_pos_reg[3]/Q
                         net (fo=1, routed)           0.505     6.031    vs0/r_region1__21[3]
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.296     6.327 r  vs0/r_region1__2_i_7/O
                         net (fo=1, routed)           0.000     6.327    vs0/r_region1__2_i_7_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.703 r  vs0/r_region1__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.703    vs0/r_region1__2_i_2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.820 r  vs0/r_region1__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    vs0/r_region1__2_i_1_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.059 r  vs0/r_region1_i_1/O[2]
                         net (fo=638, routed)         0.959     8.018    vs0_n_90
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[46])
                                                      4.018    12.036 r  r_region1/P[46]
                         net (fo=1, routed)           1.068    13.104    r_region1_n_59
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[46]_PCOUT[47])
                                                      2.016    15.120 r  r_region1__15/PCOUT[47]
                         net (fo=1, routed)           0.002    15.122    r_region1__15_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.835 r  r_region1__16/PCOUT[47]
                         net (fo=1, routed)           0.002    16.837    r_region1__16_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    18.355 r  r_region1__17/P[6]
                         net (fo=6, routed)           0.994    19.349    r_region1__17_n_99
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.124    19.473 r  ball_x_pos[9]_i_1077/O
                         net (fo=1, routed)           0.671    20.144    ball_x_pos[9]_i_1077_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.664 r  ball_x_pos_reg[9]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    20.664    ball_x_pos_reg[9]_i_1001_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.781 r  ball_x_pos_reg[9]_i_918/CO[3]
                         net (fo=1, routed)           0.000    20.781    ball_x_pos_reg[9]_i_918_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.898 r  ball_x_pos_reg[9]_i_917/CO[3]
                         net (fo=1, routed)           0.000    20.898    ball_x_pos_reg[9]_i_917_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.015 r  ball_x_pos_reg[9]_i_940/CO[3]
                         net (fo=1, routed)           0.000    21.015    ball_x_pos_reg[9]_i_940_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.132 r  ball_x_pos_reg[9]_i_927/CO[3]
                         net (fo=1, routed)           0.000    21.132    ball_x_pos_reg[9]_i_927_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.249 r  ball_x_pos_reg[9]_i_801/CO[3]
                         net (fo=1, routed)           0.000    21.249    ball_x_pos_reg[9]_i_801_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.366 r  ball_x_pos_reg[9]_i_788/CO[3]
                         net (fo=1, routed)           0.000    21.366    ball_x_pos_reg[9]_i_788_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.483 r  ball_x_pos_reg[9]_i_654/CO[3]
                         net (fo=1, routed)           0.000    21.483    ball_x_pos_reg[9]_i_654_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.600 r  ball_x_pos_reg[9]_i_640/CO[3]
                         net (fo=1, routed)           0.000    21.600    ball_x_pos_reg[9]_i_640_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.717 r  ball_x_pos_reg[9]_i_525/CO[3]
                         net (fo=1, routed)           0.000    21.717    ball_x_pos_reg[9]_i_525_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.834 r  ball_x_pos_reg[9]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.834    ball_x_pos_reg[9]_i_511_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.951 r  ball_x_pos_reg[9]_i_510/CO[3]
                         net (fo=1, routed)           0.000    21.951    ball_x_pos_reg[9]_i_510_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.068 r  ball_x_pos_reg[9]_i_545/CO[3]
                         net (fo=1, routed)           0.000    22.068    ball_x_pos_reg[9]_i_545_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.383 r  ball_x_pos_reg[9]_i_426/O[3]
                         net (fo=2, routed)           0.867    23.250    ball_x_pos_reg[9]_i_426_n_4
    SLICE_X46Y66         LUT2 (Prop_lut2_I0_O)        0.307    23.557 r  ball_x_pos[9]_i_539/O
                         net (fo=1, routed)           0.000    23.557    ball_x_pos[9]_i_539_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.070 r  ball_x_pos_reg[9]_i_408/CO[3]
                         net (fo=1, routed)           0.000    24.070    ball_x_pos_reg[9]_i_408_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.385 r  ball_x_pos_reg[9]_i_326/O[3]
                         net (fo=1, routed)           0.599    24.984    ball_x_pos_reg[9]_i_326_n_4
    SLICE_X37Y68         LUT2 (Prop_lut2_I1_O)        0.307    25.291 r  ball_x_pos[9]_i_209/O
                         net (fo=1, routed)           0.000    25.291    ball_x_pos[9]_i_209_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.841 r  ball_x_pos_reg[9]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.841    ball_x_pos_reg[9]_i_116_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.080 r  ball_x_pos_reg[9]_i_111/O[2]
                         net (fo=1, routed)           0.743    26.823    ball_x_pos_reg[9]_i_111_n_5
    SLICE_X29Y69         LUT2 (Prop_lut2_I1_O)        0.302    27.125 r  ball_x_pos[9]_i_53/O
                         net (fo=1, routed)           0.000    27.125    ball_x_pos[9]_i_53_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.657 r  ball_x_pos_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.657    ball_x_pos_reg[9]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.991 f  ball_x_pos_reg[9]_i_21/O[1]
                         net (fo=1, routed)           0.788    28.779    r_region0[129]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.303    29.082 r  ball_x_pos[9]_i_11/O
                         net (fo=1, routed)           0.000    29.082    ball_x_pos[9]_i_11_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    29.620 r  ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=17, routed)          0.302    29.922    ball
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.310    30.232 r  ball_x_pos[9]_i_2/O
                         net (fo=837, routed)         1.266    31.498    score0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.124    31.622 r  snake_node[3]_i_2/O
                         net (fo=43, routed)          0.343    31.964    p_0_in[0]
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.124    32.088 r  snake_VPOS[2]_i_22/O
                         net (fo=1, routed)           0.629    32.718    A[2]
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    33.255 r  snake_VPOS_reg[2]_i_13/O[2]
                         net (fo=4, routed)           0.568    33.822    snake_VPOS6[4]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.302    34.124 r  snake_VPOS[2]_i_68/O
                         net (fo=31, routed)          0.271    34.396    snake_VPOS[2]_i_68_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124    34.520 r  snake_VPOS[2]_i_69/O
                         net (fo=142, routed)         1.216    35.736    snake_VPOS[2]_i_69_n_0
    SLICE_X40Y100        LUT5 (Prop_lut5_I1_O)        0.124    35.860 r  snake_VPOS[2]_i_54/O
                         net (fo=3, routed)           0.904    36.764    snake_VPOS[2]_i_54_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.124    36.888 r  snake_VPOS[2]_i_31/O
                         net (fo=1, routed)           0.647    37.535    snake_VPOS[2]_i_31_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.124    37.659 r  snake_VPOS[2]_i_15/O
                         net (fo=8, routed)           0.822    38.481    snake_VPOS[2]_i_15_n_0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    38.605 r  snake_VPOS[194]_i_29/O
                         net (fo=4, routed)           0.676    39.282    C[2]
    SLICE_X29Y105        LUT3 (Prop_lut3_I2_O)        0.124    39.406 r  snake_VPOS[5]_i_15/O
                         net (fo=1, routed)           0.000    39.406    snake_VPOS[5]_i_15_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.956 r  snake_VPOS_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.956    snake_VPOS_reg[5]_i_10_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.070 r  snake_VPOS_reg[199]_i_97/CO[3]
                         net (fo=1, routed)           0.000    40.070    snake_VPOS_reg[199]_i_97_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.298 f  snake_VPOS_reg[199]_i_68/CO[2]
                         net (fo=156, routed)         1.071    41.368    snake_VPOS_reg[199]_i_68_n_1
    SLICE_X25Y111        LUT6 (Prop_lut6_I4_O)        0.313    41.681 r  snake_VPOS[59]_i_16/O
                         net (fo=3, routed)           0.444    42.126    snake_VPOS[59]_i_16_n_0
    SLICE_X25Y111        LUT3 (Prop_lut3_I0_O)        0.124    42.250 r  snake_VPOS[71]_i_15/O
                         net (fo=2, routed)           0.793    43.042    snake_VPOS[71]_i_15_n_0
    SLICE_X24Y108        LUT6 (Prop_lut6_I5_O)        0.124    43.166 r  snake_VPOS[67]_i_13/O
                         net (fo=2, routed)           0.675    43.842    snake_VPOS[67]_i_13_n_0
    SLICE_X23Y100        LUT5 (Prop_lut5_I3_O)        0.124    43.966 r  snake_VPOS[67]_i_9/O
                         net (fo=1, routed)           0.000    43.966    snake_VPOS032_out[67]
    SLICE_X23Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    44.183 r  snake_VPOS_reg[67]_i_3/O
                         net (fo=1, routed)           0.295    44.478    snake_VPOS_reg[67]_i_3_n_0
    SLICE_X20Y100        LUT5 (Prop_lut5_I4_O)        0.299    44.777 r  snake_VPOS[67]_i_1/O
                         net (fo=1, routed)           0.000    44.777    snake_VPOS[67]_i_1_n_0
    SLICE_X20Y100        FDRE                                         r  snake_VPOS_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.611    14.982    clk_IBUF_BUFG
    SLICE_X20Y100        FDRE                                         r  snake_VPOS_reg[67]/C
                         clock pessimism              0.188    15.171    
                         clock uncertainty           -0.035    15.135    
    SLICE_X20Y100        FDRE (Setup_fdre_C_D)        0.031    15.166    snake_VPOS_reg[67]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -44.777    
  -------------------------------------------------------------------
                         slack                                -29.611    

Slack (VIOLATED) :        -29.607ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.488ns  (logic 21.881ns (55.412%)  route 17.607ns (44.588%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=4 LUT2=6 LUT3=4 LUT4=2 LUT5=6 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  ball_x_pos_reg[0]/Q
                         net (fo=1, routed)           0.402     6.022    vs0/r_region1__44_0[0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  vs0/r_region1__25_i_10/O
                         net (fo=1, routed)           0.000     6.146    vs0/r_region1__25_i_10_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.678 r  vs0/r_region1__25_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.678    vs0/r_region1__25_i_2_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  vs0/r_region1__25_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    vs0/r_region1__25_i_1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.105 r  vs0/r_region1__22_i_1/O[3]
                         net (fo=624, routed)         1.053     8.158    r_region2[84]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[16]_P[28])
                                                      4.023    12.181 r  r_region1__22/P[28]
                         net (fo=1, routed)           1.433    13.614    r_region1__22_n_77
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[28]_PCOUT[47])
                                                      2.016    15.630 r  r_region1__38/PCOUT[47]
                         net (fo=1, routed)           0.002    15.632    r_region1__38_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.345 r  r_region1__39/PCOUT[47]
                         net (fo=1, routed)           0.002    17.347    r_region1__39_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    18.865 r  r_region1__40/P[6]
                         net (fo=6, routed)           0.783    19.648    r_region1__40_n_99
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124    19.772 r  ball_x_pos[9]_i_995/O
                         net (fo=1, routed)           0.689    20.461    ball_x_pos[9]_i_995_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.968 r  ball_x_pos_reg[9]_i_886/CO[3]
                         net (fo=1, routed)           0.000    20.968    ball_x_pos_reg[9]_i_886_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  ball_x_pos_reg[9]_i_763/CO[3]
                         net (fo=1, routed)           0.000    21.082    ball_x_pos_reg[9]_i_763_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.196 r  ball_x_pos_reg[9]_i_762/CO[3]
                         net (fo=1, routed)           0.000    21.196    ball_x_pos_reg[9]_i_762_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.310 r  ball_x_pos_reg[9]_i_774/CO[3]
                         net (fo=1, routed)           0.000    21.310    ball_x_pos_reg[9]_i_774_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.424 r  ball_x_pos_reg[9]_i_768/CO[3]
                         net (fo=1, routed)           0.000    21.424    ball_x_pos_reg[9]_i_768_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.538 r  ball_x_pos_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    21.538    ball_x_pos_reg[9]_i_625_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.652 r  ball_x_pos_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.652    ball_x_pos_reg[9]_i_619_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  ball_x_pos_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.766    ball_x_pos_reg[9]_i_491_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.880 r  ball_x_pos_reg[9]_i_485/CO[3]
                         net (fo=1, routed)           0.000    21.880    ball_x_pos_reg[9]_i_485_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.994 r  ball_x_pos_reg[9]_i_389/CO[3]
                         net (fo=1, routed)           0.000    21.994    ball_x_pos_reg[9]_i_389_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.108 r  ball_x_pos_reg[9]_i_383/CO[3]
                         net (fo=1, routed)           0.000    22.108    ball_x_pos_reg[9]_i_383_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  ball_x_pos_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.222    ball_x_pos_reg[9]_i_382_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  ball_x_pos_reg[9]_i_409/O[3]
                         net (fo=2, routed)           0.738    23.273    ball_x_pos_reg[9]_i_409_n_4
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    23.579 r  ball_x_pos[9]_i_413/O
                         net (fo=1, routed)           0.000    23.579    ball_x_pos[9]_i_413_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.111 r  ball_x_pos_reg[9]_i_305/CO[3]
                         net (fo=1, routed)           0.000    24.111    ball_x_pos_reg[9]_i_305_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  ball_x_pos_reg[9]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.225    ball_x_pos_reg[9]_i_300_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.538 r  ball_x_pos_reg[9]_i_206/O[3]
                         net (fo=1, routed)           0.577    25.115    ball_x_pos_reg[9]_i_206_n_4
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.306    25.421 r  ball_x_pos[9]_i_114/O
                         net (fo=1, routed)           0.000    25.421    ball_x_pos[9]_i_114_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.971 r  ball_x_pos_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.971    ball_x_pos_reg[9]_i_54_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.284 r  ball_x_pos_reg[9]_i_49/O[3]
                         net (fo=2, routed)           0.474    26.758    ball_x_pos_reg[9]_i_49_n_4
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.306    27.064 r  ball_x_pos[9]_i_52/O
                         net (fo=1, routed)           0.000    27.064    ball_x_pos[9]_i_52_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.614 r  ball_x_pos_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.614    ball_x_pos_reg[9]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.948 f  ball_x_pos_reg[9]_i_21/O[1]
                         net (fo=1, routed)           0.788    28.736    r_region0[129]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.303    29.039 r  ball_x_pos[9]_i_11/O
                         net (fo=1, routed)           0.000    29.039    ball_x_pos[9]_i_11_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    29.577 r  ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=17, routed)          0.302    29.879    ball
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.310    30.189 r  ball_x_pos[9]_i_2/O
                         net (fo=837, routed)         1.266    31.455    score0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.124    31.579 r  snake_node[3]_i_2/O
                         net (fo=43, routed)          0.343    31.922    p_0_in[0]
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.124    32.046 r  snake_VPOS[2]_i_22/O
                         net (fo=1, routed)           0.629    32.675    A[2]
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    33.212 r  snake_VPOS_reg[2]_i_13/O[2]
                         net (fo=4, routed)           0.568    33.780    snake_VPOS6[4]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.302    34.082 r  snake_VPOS[2]_i_68/O
                         net (fo=31, routed)          0.271    34.353    snake_VPOS[2]_i_68_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124    34.477 r  snake_VPOS[2]_i_69/O
                         net (fo=142, routed)         0.990    35.467    snake_VPOS[2]_i_69_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.124    35.591 r  snake_pos[198]_i_152/O
                         net (fo=1, routed)           0.000    35.591    snake_pos[198]_i_152_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    35.832 r  snake_pos_reg[198]_i_110/O
                         net (fo=1, routed)           0.000    35.832    snake_pos_reg[198]_i_110_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    35.930 r  snake_pos_reg[198]_i_78/O
                         net (fo=3, routed)           0.670    36.600    snake_pos_reg[198]_i_78_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.319    36.919 r  snake_pos[198]_i_62/O
                         net (fo=8, routed)           1.107    38.026    snake_pos[198]_i_62_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  snake_pos[194]_i_29/O
                         net (fo=3, routed)           0.451    38.600    snake_pos[194]_i_29_n_0
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    38.724 r  snake_pos[199]_i_103/O
                         net (fo=1, routed)           0.000    38.724    snake_pos[199]_i_103_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.237 r  snake_pos_reg[199]_i_70/CO[3]
                         net (fo=1, routed)           0.000    39.237    snake_pos_reg[199]_i_70_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.466 f  snake_pos_reg[199]_i_68/CO[2]
                         net (fo=143, routed)         1.122    40.588    snake_pos_reg[199]_i_68_n_1
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.310    40.898 r  snake_pos[151]_i_17/O
                         net (fo=4, routed)           0.586    41.484    snake_pos[151]_i_17_n_0
    SLICE_X60Y85         LUT3 (Prop_lut3_I2_O)        0.124    41.608 r  snake_pos[139]_i_20/O
                         net (fo=1, routed)           0.498    42.106    snake_pos[139]_i_20_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    42.230 r  snake_pos[139]_i_18/O
                         net (fo=2, routed)           0.563    42.793    snake_pos[139]_i_18_n_0
    SLICE_X59Y81         LUT4 (Prop_lut4_I1_O)        0.124    42.917 r  snake_pos[139]_i_13/O
                         net (fo=1, routed)           0.634    43.551    snake_pos19_in[139]
    SLICE_X59Y78         LUT4 (Prop_lut4_I1_O)        0.124    43.675 r  snake_pos[139]_i_9/O
                         net (fo=1, routed)           0.517    44.193    snake_pos[139]_i_9_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I5_O)        0.124    44.317 r  snake_pos[139]_i_3/O
                         net (fo=1, routed)           0.149    44.465    snake_pos[139]_i_3_n_0
    SLICE_X57Y78         LUT5 (Prop_lut5_I4_O)        0.124    44.589 r  snake_pos[139]_i_1/O
                         net (fo=1, routed)           0.000    44.589    snake_pos[139]_i_1_n_0
    SLICE_X57Y78         FDRE                                         r  snake_pos_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.428    14.799    clk_IBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  snake_pos_reg[139]/C
                         clock pessimism              0.188    14.987    
                         clock uncertainty           -0.035    14.952    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)        0.031    14.983    snake_pos_reg[139]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -44.589    
  -------------------------------------------------------------------
                         slack                                -29.607    

Slack (VIOLATED) :        -29.586ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.464ns  (logic 21.757ns (55.131%)  route 17.707ns (44.869%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=4 LUT2=6 LUT3=3 LUT4=2 LUT5=7 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  ball_x_pos_reg[0]/Q
                         net (fo=1, routed)           0.402     6.022    vs0/r_region1__44_0[0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  vs0/r_region1__25_i_10/O
                         net (fo=1, routed)           0.000     6.146    vs0/r_region1__25_i_10_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.678 r  vs0/r_region1__25_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.678    vs0/r_region1__25_i_2_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  vs0/r_region1__25_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    vs0/r_region1__25_i_1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.105 r  vs0/r_region1__22_i_1/O[3]
                         net (fo=624, routed)         1.053     8.158    r_region2[84]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[16]_P[28])
                                                      4.023    12.181 r  r_region1__22/P[28]
                         net (fo=1, routed)           1.433    13.614    r_region1__22_n_77
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[28]_PCOUT[47])
                                                      2.016    15.630 r  r_region1__38/PCOUT[47]
                         net (fo=1, routed)           0.002    15.632    r_region1__38_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.345 r  r_region1__39/PCOUT[47]
                         net (fo=1, routed)           0.002    17.347    r_region1__39_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    18.865 r  r_region1__40/P[6]
                         net (fo=6, routed)           0.783    19.648    r_region1__40_n_99
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124    19.772 r  ball_x_pos[9]_i_995/O
                         net (fo=1, routed)           0.689    20.461    ball_x_pos[9]_i_995_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.968 r  ball_x_pos_reg[9]_i_886/CO[3]
                         net (fo=1, routed)           0.000    20.968    ball_x_pos_reg[9]_i_886_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  ball_x_pos_reg[9]_i_763/CO[3]
                         net (fo=1, routed)           0.000    21.082    ball_x_pos_reg[9]_i_763_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.196 r  ball_x_pos_reg[9]_i_762/CO[3]
                         net (fo=1, routed)           0.000    21.196    ball_x_pos_reg[9]_i_762_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.310 r  ball_x_pos_reg[9]_i_774/CO[3]
                         net (fo=1, routed)           0.000    21.310    ball_x_pos_reg[9]_i_774_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.424 r  ball_x_pos_reg[9]_i_768/CO[3]
                         net (fo=1, routed)           0.000    21.424    ball_x_pos_reg[9]_i_768_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.538 r  ball_x_pos_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    21.538    ball_x_pos_reg[9]_i_625_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.652 r  ball_x_pos_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.652    ball_x_pos_reg[9]_i_619_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  ball_x_pos_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.766    ball_x_pos_reg[9]_i_491_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.880 r  ball_x_pos_reg[9]_i_485/CO[3]
                         net (fo=1, routed)           0.000    21.880    ball_x_pos_reg[9]_i_485_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.994 r  ball_x_pos_reg[9]_i_389/CO[3]
                         net (fo=1, routed)           0.000    21.994    ball_x_pos_reg[9]_i_389_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.108 r  ball_x_pos_reg[9]_i_383/CO[3]
                         net (fo=1, routed)           0.000    22.108    ball_x_pos_reg[9]_i_383_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  ball_x_pos_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.222    ball_x_pos_reg[9]_i_382_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  ball_x_pos_reg[9]_i_409/O[3]
                         net (fo=2, routed)           0.738    23.273    ball_x_pos_reg[9]_i_409_n_4
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    23.579 r  ball_x_pos[9]_i_413/O
                         net (fo=1, routed)           0.000    23.579    ball_x_pos[9]_i_413_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.111 r  ball_x_pos_reg[9]_i_305/CO[3]
                         net (fo=1, routed)           0.000    24.111    ball_x_pos_reg[9]_i_305_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  ball_x_pos_reg[9]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.225    ball_x_pos_reg[9]_i_300_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.538 r  ball_x_pos_reg[9]_i_206/O[3]
                         net (fo=1, routed)           0.577    25.115    ball_x_pos_reg[9]_i_206_n_4
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.306    25.421 r  ball_x_pos[9]_i_114/O
                         net (fo=1, routed)           0.000    25.421    ball_x_pos[9]_i_114_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.971 r  ball_x_pos_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.971    ball_x_pos_reg[9]_i_54_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.284 r  ball_x_pos_reg[9]_i_49/O[3]
                         net (fo=2, routed)           0.474    26.758    ball_x_pos_reg[9]_i_49_n_4
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.306    27.064 r  ball_x_pos[9]_i_52/O
                         net (fo=1, routed)           0.000    27.064    ball_x_pos[9]_i_52_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.614 r  ball_x_pos_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.614    ball_x_pos_reg[9]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.948 f  ball_x_pos_reg[9]_i_21/O[1]
                         net (fo=1, routed)           0.788    28.736    r_region0[129]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.303    29.039 r  ball_x_pos[9]_i_11/O
                         net (fo=1, routed)           0.000    29.039    ball_x_pos[9]_i_11_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    29.577 r  ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=17, routed)          0.302    29.879    ball
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.310    30.189 r  ball_x_pos[9]_i_2/O
                         net (fo=837, routed)         1.266    31.455    score0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.124    31.579 r  snake_node[3]_i_2/O
                         net (fo=43, routed)          0.343    31.922    p_0_in[0]
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.124    32.046 r  snake_VPOS[2]_i_22/O
                         net (fo=1, routed)           0.629    32.675    A[2]
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    33.212 r  snake_VPOS_reg[2]_i_13/O[2]
                         net (fo=4, routed)           0.568    33.780    snake_VPOS6[4]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.302    34.082 r  snake_VPOS[2]_i_68/O
                         net (fo=31, routed)          0.271    34.353    snake_VPOS[2]_i_68_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124    34.477 r  snake_VPOS[2]_i_69/O
                         net (fo=142, routed)         0.990    35.467    snake_VPOS[2]_i_69_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.124    35.591 r  snake_pos[198]_i_152/O
                         net (fo=1, routed)           0.000    35.591    snake_pos[198]_i_152_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    35.832 r  snake_pos_reg[198]_i_110/O
                         net (fo=1, routed)           0.000    35.832    snake_pos_reg[198]_i_110_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    35.930 r  snake_pos_reg[198]_i_78/O
                         net (fo=3, routed)           0.670    36.600    snake_pos_reg[198]_i_78_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.319    36.919 r  snake_pos[198]_i_62/O
                         net (fo=8, routed)           1.107    38.026    snake_pos[198]_i_62_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  snake_pos[194]_i_29/O
                         net (fo=3, routed)           0.451    38.600    snake_pos[194]_i_29_n_0
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    38.724 r  snake_pos[199]_i_103/O
                         net (fo=1, routed)           0.000    38.724    snake_pos[199]_i_103_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.237 r  snake_pos_reg[199]_i_70/CO[3]
                         net (fo=1, routed)           0.000    39.237    snake_pos_reg[199]_i_70_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.466 f  snake_pos_reg[199]_i_68/CO[2]
                         net (fo=143, routed)         1.244    40.710    snake_pos_reg[199]_i_68_n_1
    SLICE_X56Y84         LUT6 (Prop_lut6_I4_O)        0.310    41.020 r  snake_pos[49]_i_17/O
                         net (fo=4, routed)           0.783    41.803    snake_pos[49]_i_17_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.124    41.927 r  snake_pos[49]_i_15/O
                         net (fo=2, routed)           0.662    42.590    snake_pos[49]_i_15_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I1_O)        0.124    42.714 r  snake_pos[49]_i_13/O
                         net (fo=1, routed)           0.507    43.221    snake_pos19_in[49]
    SLICE_X50Y77         LUT4 (Prop_lut4_I1_O)        0.124    43.345 r  snake_pos[49]_i_9/O
                         net (fo=1, routed)           0.680    44.025    snake_pos[49]_i_9_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124    44.149 r  snake_pos[49]_i_3/O
                         net (fo=1, routed)           0.292    44.442    snake_pos[49]_i_3_n_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.124    44.566 r  snake_pos[49]_i_1/O
                         net (fo=1, routed)           0.000    44.566    snake_pos[49]_i_1_n_0
    SLICE_X51Y77         FDRE                                         r  snake_pos_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.425    14.796    clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  snake_pos_reg[49]/C
                         clock pessimism              0.188    14.984    
                         clock uncertainty           -0.035    14.949    
    SLICE_X51Y77         FDRE (Setup_fdre_C_D)        0.031    14.980    snake_pos_reg[49]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -44.566    
  -------------------------------------------------------------------
                         slack                                -29.586    

Slack (VIOLATED) :        -29.583ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.533ns  (logic 21.757ns (55.034%)  route 17.776ns (44.966%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=4 LUT2=6 LUT3=3 LUT4=2 LUT5=6 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  ball_x_pos_reg[0]/Q
                         net (fo=1, routed)           0.402     6.022    vs0/r_region1__44_0[0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  vs0/r_region1__25_i_10/O
                         net (fo=1, routed)           0.000     6.146    vs0/r_region1__25_i_10_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.678 r  vs0/r_region1__25_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.678    vs0/r_region1__25_i_2_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  vs0/r_region1__25_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    vs0/r_region1__25_i_1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.105 r  vs0/r_region1__22_i_1/O[3]
                         net (fo=624, routed)         1.053     8.158    r_region2[84]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[16]_P[28])
                                                      4.023    12.181 r  r_region1__22/P[28]
                         net (fo=1, routed)           1.433    13.614    r_region1__22_n_77
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[28]_PCOUT[47])
                                                      2.016    15.630 r  r_region1__38/PCOUT[47]
                         net (fo=1, routed)           0.002    15.632    r_region1__38_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.345 r  r_region1__39/PCOUT[47]
                         net (fo=1, routed)           0.002    17.347    r_region1__39_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    18.865 r  r_region1__40/P[6]
                         net (fo=6, routed)           0.783    19.648    r_region1__40_n_99
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124    19.772 r  ball_x_pos[9]_i_995/O
                         net (fo=1, routed)           0.689    20.461    ball_x_pos[9]_i_995_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.968 r  ball_x_pos_reg[9]_i_886/CO[3]
                         net (fo=1, routed)           0.000    20.968    ball_x_pos_reg[9]_i_886_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  ball_x_pos_reg[9]_i_763/CO[3]
                         net (fo=1, routed)           0.000    21.082    ball_x_pos_reg[9]_i_763_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.196 r  ball_x_pos_reg[9]_i_762/CO[3]
                         net (fo=1, routed)           0.000    21.196    ball_x_pos_reg[9]_i_762_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.310 r  ball_x_pos_reg[9]_i_774/CO[3]
                         net (fo=1, routed)           0.000    21.310    ball_x_pos_reg[9]_i_774_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.424 r  ball_x_pos_reg[9]_i_768/CO[3]
                         net (fo=1, routed)           0.000    21.424    ball_x_pos_reg[9]_i_768_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.538 r  ball_x_pos_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    21.538    ball_x_pos_reg[9]_i_625_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.652 r  ball_x_pos_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.652    ball_x_pos_reg[9]_i_619_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  ball_x_pos_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.766    ball_x_pos_reg[9]_i_491_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.880 r  ball_x_pos_reg[9]_i_485/CO[3]
                         net (fo=1, routed)           0.000    21.880    ball_x_pos_reg[9]_i_485_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.994 r  ball_x_pos_reg[9]_i_389/CO[3]
                         net (fo=1, routed)           0.000    21.994    ball_x_pos_reg[9]_i_389_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.108 r  ball_x_pos_reg[9]_i_383/CO[3]
                         net (fo=1, routed)           0.000    22.108    ball_x_pos_reg[9]_i_383_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  ball_x_pos_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.222    ball_x_pos_reg[9]_i_382_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  ball_x_pos_reg[9]_i_409/O[3]
                         net (fo=2, routed)           0.738    23.273    ball_x_pos_reg[9]_i_409_n_4
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    23.579 r  ball_x_pos[9]_i_413/O
                         net (fo=1, routed)           0.000    23.579    ball_x_pos[9]_i_413_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.111 r  ball_x_pos_reg[9]_i_305/CO[3]
                         net (fo=1, routed)           0.000    24.111    ball_x_pos_reg[9]_i_305_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  ball_x_pos_reg[9]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.225    ball_x_pos_reg[9]_i_300_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.538 r  ball_x_pos_reg[9]_i_206/O[3]
                         net (fo=1, routed)           0.577    25.115    ball_x_pos_reg[9]_i_206_n_4
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.306    25.421 r  ball_x_pos[9]_i_114/O
                         net (fo=1, routed)           0.000    25.421    ball_x_pos[9]_i_114_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.971 r  ball_x_pos_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.971    ball_x_pos_reg[9]_i_54_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.284 r  ball_x_pos_reg[9]_i_49/O[3]
                         net (fo=2, routed)           0.474    26.758    ball_x_pos_reg[9]_i_49_n_4
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.306    27.064 r  ball_x_pos[9]_i_52/O
                         net (fo=1, routed)           0.000    27.064    ball_x_pos[9]_i_52_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.614 r  ball_x_pos_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.614    ball_x_pos_reg[9]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.948 f  ball_x_pos_reg[9]_i_21/O[1]
                         net (fo=1, routed)           0.788    28.736    r_region0[129]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.303    29.039 r  ball_x_pos[9]_i_11/O
                         net (fo=1, routed)           0.000    29.039    ball_x_pos[9]_i_11_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    29.577 r  ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=17, routed)          0.302    29.879    ball
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.310    30.189 r  ball_x_pos[9]_i_2/O
                         net (fo=837, routed)         1.266    31.455    score0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.124    31.579 r  snake_node[3]_i_2/O
                         net (fo=43, routed)          0.343    31.922    p_0_in[0]
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.124    32.046 r  snake_VPOS[2]_i_22/O
                         net (fo=1, routed)           0.629    32.675    A[2]
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    33.212 r  snake_VPOS_reg[2]_i_13/O[2]
                         net (fo=4, routed)           0.568    33.780    snake_VPOS6[4]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.302    34.082 r  snake_VPOS[2]_i_68/O
                         net (fo=31, routed)          0.271    34.353    snake_VPOS[2]_i_68_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124    34.477 r  snake_VPOS[2]_i_69/O
                         net (fo=142, routed)         0.990    35.467    snake_VPOS[2]_i_69_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.124    35.591 r  snake_pos[198]_i_152/O
                         net (fo=1, routed)           0.000    35.591    snake_pos[198]_i_152_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    35.832 r  snake_pos_reg[198]_i_110/O
                         net (fo=1, routed)           0.000    35.832    snake_pos_reg[198]_i_110_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    35.930 r  snake_pos_reg[198]_i_78/O
                         net (fo=3, routed)           0.670    36.600    snake_pos_reg[198]_i_78_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.319    36.919 r  snake_pos[198]_i_62/O
                         net (fo=8, routed)           1.107    38.026    snake_pos[198]_i_62_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  snake_pos[194]_i_29/O
                         net (fo=3, routed)           0.451    38.600    snake_pos[194]_i_29_n_0
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    38.724 r  snake_pos[199]_i_103/O
                         net (fo=1, routed)           0.000    38.724    snake_pos[199]_i_103_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.237 r  snake_pos_reg[199]_i_70/CO[3]
                         net (fo=1, routed)           0.000    39.237    snake_pos_reg[199]_i_70_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.466 f  snake_pos_reg[199]_i_68/CO[2]
                         net (fo=143, routed)         1.341    40.807    snake_pos_reg[199]_i_68_n_1
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.310    41.117 r  snake_pos[95]_i_17/O
                         net (fo=4, routed)           0.895    42.012    snake_pos[95]_i_17_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I3_O)        0.124    42.136 r  snake_pos[91]_i_15/O
                         net (fo=2, routed)           0.476    42.612    snake_pos[91]_i_15_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I3_O)        0.124    42.736 r  snake_pos[89]_i_13/O
                         net (fo=1, routed)           0.416    43.152    snake_pos19_in[89]
    SLICE_X62Y83         LUT4 (Prop_lut4_I1_O)        0.124    43.276 r  snake_pos[89]_i_9/O
                         net (fo=1, routed)           0.667    43.943    snake_pos[89]_i_9_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I5_O)        0.124    44.067 r  snake_pos[89]_i_3/O
                         net (fo=1, routed)           0.444    44.511    snake_pos[89]_i_3_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.124    44.635 r  snake_pos[89]_i_1/O
                         net (fo=1, routed)           0.000    44.635    snake_pos[89]_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  snake_pos_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.499    14.870    clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  snake_pos_reg[89]/C
                         clock pessimism              0.188    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X62Y83         FDRE (Setup_fdre_C_D)        0.029    15.052    snake_pos_reg[89]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -44.635    
  -------------------------------------------------------------------
                         slack                                -29.583    

Slack (VIOLATED) :        -29.571ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.451ns  (logic 21.757ns (55.150%)  route 17.694ns (44.850%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=4 LUT2=6 LUT3=3 LUT4=2 LUT5=7 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  ball_x_pos_reg[0]/Q
                         net (fo=1, routed)           0.402     6.022    vs0/r_region1__44_0[0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  vs0/r_region1__25_i_10/O
                         net (fo=1, routed)           0.000     6.146    vs0/r_region1__25_i_10_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.678 r  vs0/r_region1__25_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.678    vs0/r_region1__25_i_2_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  vs0/r_region1__25_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    vs0/r_region1__25_i_1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.105 r  vs0/r_region1__22_i_1/O[3]
                         net (fo=624, routed)         1.053     8.158    r_region2[84]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[16]_P[28])
                                                      4.023    12.181 r  r_region1__22/P[28]
                         net (fo=1, routed)           1.433    13.614    r_region1__22_n_77
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[28]_PCOUT[47])
                                                      2.016    15.630 r  r_region1__38/PCOUT[47]
                         net (fo=1, routed)           0.002    15.632    r_region1__38_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.345 r  r_region1__39/PCOUT[47]
                         net (fo=1, routed)           0.002    17.347    r_region1__39_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    18.865 r  r_region1__40/P[6]
                         net (fo=6, routed)           0.783    19.648    r_region1__40_n_99
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124    19.772 r  ball_x_pos[9]_i_995/O
                         net (fo=1, routed)           0.689    20.461    ball_x_pos[9]_i_995_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.968 r  ball_x_pos_reg[9]_i_886/CO[3]
                         net (fo=1, routed)           0.000    20.968    ball_x_pos_reg[9]_i_886_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  ball_x_pos_reg[9]_i_763/CO[3]
                         net (fo=1, routed)           0.000    21.082    ball_x_pos_reg[9]_i_763_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.196 r  ball_x_pos_reg[9]_i_762/CO[3]
                         net (fo=1, routed)           0.000    21.196    ball_x_pos_reg[9]_i_762_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.310 r  ball_x_pos_reg[9]_i_774/CO[3]
                         net (fo=1, routed)           0.000    21.310    ball_x_pos_reg[9]_i_774_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.424 r  ball_x_pos_reg[9]_i_768/CO[3]
                         net (fo=1, routed)           0.000    21.424    ball_x_pos_reg[9]_i_768_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.538 r  ball_x_pos_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    21.538    ball_x_pos_reg[9]_i_625_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.652 r  ball_x_pos_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.652    ball_x_pos_reg[9]_i_619_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  ball_x_pos_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.766    ball_x_pos_reg[9]_i_491_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.880 r  ball_x_pos_reg[9]_i_485/CO[3]
                         net (fo=1, routed)           0.000    21.880    ball_x_pos_reg[9]_i_485_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.994 r  ball_x_pos_reg[9]_i_389/CO[3]
                         net (fo=1, routed)           0.000    21.994    ball_x_pos_reg[9]_i_389_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.108 r  ball_x_pos_reg[9]_i_383/CO[3]
                         net (fo=1, routed)           0.000    22.108    ball_x_pos_reg[9]_i_383_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  ball_x_pos_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.222    ball_x_pos_reg[9]_i_382_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  ball_x_pos_reg[9]_i_409/O[3]
                         net (fo=2, routed)           0.738    23.273    ball_x_pos_reg[9]_i_409_n_4
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    23.579 r  ball_x_pos[9]_i_413/O
                         net (fo=1, routed)           0.000    23.579    ball_x_pos[9]_i_413_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.111 r  ball_x_pos_reg[9]_i_305/CO[3]
                         net (fo=1, routed)           0.000    24.111    ball_x_pos_reg[9]_i_305_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  ball_x_pos_reg[9]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.225    ball_x_pos_reg[9]_i_300_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.538 r  ball_x_pos_reg[9]_i_206/O[3]
                         net (fo=1, routed)           0.577    25.115    ball_x_pos_reg[9]_i_206_n_4
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.306    25.421 r  ball_x_pos[9]_i_114/O
                         net (fo=1, routed)           0.000    25.421    ball_x_pos[9]_i_114_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.971 r  ball_x_pos_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.971    ball_x_pos_reg[9]_i_54_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.284 r  ball_x_pos_reg[9]_i_49/O[3]
                         net (fo=2, routed)           0.474    26.758    ball_x_pos_reg[9]_i_49_n_4
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.306    27.064 r  ball_x_pos[9]_i_52/O
                         net (fo=1, routed)           0.000    27.064    ball_x_pos[9]_i_52_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.614 r  ball_x_pos_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.614    ball_x_pos_reg[9]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.948 f  ball_x_pos_reg[9]_i_21/O[1]
                         net (fo=1, routed)           0.788    28.736    r_region0[129]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.303    29.039 r  ball_x_pos[9]_i_11/O
                         net (fo=1, routed)           0.000    29.039    ball_x_pos[9]_i_11_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    29.577 r  ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=17, routed)          0.302    29.879    ball
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.310    30.189 r  ball_x_pos[9]_i_2/O
                         net (fo=837, routed)         1.266    31.455    score0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.124    31.579 r  snake_node[3]_i_2/O
                         net (fo=43, routed)          0.343    31.922    p_0_in[0]
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.124    32.046 r  snake_VPOS[2]_i_22/O
                         net (fo=1, routed)           0.629    32.675    A[2]
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    33.212 r  snake_VPOS_reg[2]_i_13/O[2]
                         net (fo=4, routed)           0.568    33.780    snake_VPOS6[4]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.302    34.082 r  snake_VPOS[2]_i_68/O
                         net (fo=31, routed)          0.271    34.353    snake_VPOS[2]_i_68_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124    34.477 r  snake_VPOS[2]_i_69/O
                         net (fo=142, routed)         0.990    35.467    snake_VPOS[2]_i_69_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.124    35.591 r  snake_pos[198]_i_152/O
                         net (fo=1, routed)           0.000    35.591    snake_pos[198]_i_152_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    35.832 r  snake_pos_reg[198]_i_110/O
                         net (fo=1, routed)           0.000    35.832    snake_pos_reg[198]_i_110_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    35.930 r  snake_pos_reg[198]_i_78/O
                         net (fo=3, routed)           0.670    36.600    snake_pos_reg[198]_i_78_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.319    36.919 r  snake_pos[198]_i_62/O
                         net (fo=8, routed)           1.107    38.026    snake_pos[198]_i_62_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  snake_pos[194]_i_29/O
                         net (fo=3, routed)           0.451    38.600    snake_pos[194]_i_29_n_0
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    38.724 r  snake_pos[199]_i_103/O
                         net (fo=1, routed)           0.000    38.724    snake_pos[199]_i_103_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.237 r  snake_pos_reg[199]_i_70/CO[3]
                         net (fo=1, routed)           0.000    39.237    snake_pos_reg[199]_i_70_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.466 f  snake_pos_reg[199]_i_68/CO[2]
                         net (fo=143, routed)         0.921    40.387    snake_pos_reg[199]_i_68_n_1
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.310    40.697 r  snake_pos[52]_i_17/O
                         net (fo=4, routed)           0.935    41.632    snake_pos[52]_i_17_n_0
    SLICE_X51Y88         LUT5 (Prop_lut5_I0_O)        0.124    41.756 r  snake_pos[52]_i_15/O
                         net (fo=2, routed)           0.991    42.747    snake_pos[52]_i_15_n_0
    SLICE_X39Y87         LUT4 (Prop_lut4_I1_O)        0.124    42.871 r  snake_pos[52]_i_13/O
                         net (fo=1, routed)           0.549    43.421    snake_pos19_in[52]
    SLICE_X39Y84         LUT4 (Prop_lut4_I1_O)        0.124    43.545 r  snake_pos[52]_i_9/O
                         net (fo=1, routed)           0.475    44.020    snake_pos[52]_i_9_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I5_O)        0.124    44.144 r  snake_pos[52]_i_3/O
                         net (fo=1, routed)           0.284    44.428    snake_pos[52]_i_3_n_0
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124    44.552 r  snake_pos[52]_i_1/O
                         net (fo=1, routed)           0.000    44.552    snake_pos[52]_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  snake_pos_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.426    14.797    clk_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  snake_pos_reg[52]/C
                         clock pessimism              0.188    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X37Y84         FDRE (Setup_fdre_C_D)        0.031    14.981    snake_pos_reg[52]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -44.552    
  -------------------------------------------------------------------
                         slack                                -29.571    

Slack (VIOLATED) :        -29.564ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.447ns  (logic 21.881ns (55.469%)  route 17.566ns (44.531%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=4 LUT2=6 LUT3=4 LUT4=2 LUT5=6 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  ball_x_pos_reg[0]/Q
                         net (fo=1, routed)           0.402     6.022    vs0/r_region1__44_0[0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  vs0/r_region1__25_i_10/O
                         net (fo=1, routed)           0.000     6.146    vs0/r_region1__25_i_10_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.678 r  vs0/r_region1__25_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.678    vs0/r_region1__25_i_2_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  vs0/r_region1__25_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    vs0/r_region1__25_i_1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.105 r  vs0/r_region1__22_i_1/O[3]
                         net (fo=624, routed)         1.053     8.158    r_region2[84]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[16]_P[28])
                                                      4.023    12.181 r  r_region1__22/P[28]
                         net (fo=1, routed)           1.433    13.614    r_region1__22_n_77
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[28]_PCOUT[47])
                                                      2.016    15.630 r  r_region1__38/PCOUT[47]
                         net (fo=1, routed)           0.002    15.632    r_region1__38_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.345 r  r_region1__39/PCOUT[47]
                         net (fo=1, routed)           0.002    17.347    r_region1__39_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    18.865 r  r_region1__40/P[6]
                         net (fo=6, routed)           0.783    19.648    r_region1__40_n_99
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124    19.772 r  ball_x_pos[9]_i_995/O
                         net (fo=1, routed)           0.689    20.461    ball_x_pos[9]_i_995_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.968 r  ball_x_pos_reg[9]_i_886/CO[3]
                         net (fo=1, routed)           0.000    20.968    ball_x_pos_reg[9]_i_886_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  ball_x_pos_reg[9]_i_763/CO[3]
                         net (fo=1, routed)           0.000    21.082    ball_x_pos_reg[9]_i_763_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.196 r  ball_x_pos_reg[9]_i_762/CO[3]
                         net (fo=1, routed)           0.000    21.196    ball_x_pos_reg[9]_i_762_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.310 r  ball_x_pos_reg[9]_i_774/CO[3]
                         net (fo=1, routed)           0.000    21.310    ball_x_pos_reg[9]_i_774_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.424 r  ball_x_pos_reg[9]_i_768/CO[3]
                         net (fo=1, routed)           0.000    21.424    ball_x_pos_reg[9]_i_768_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.538 r  ball_x_pos_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    21.538    ball_x_pos_reg[9]_i_625_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.652 r  ball_x_pos_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.652    ball_x_pos_reg[9]_i_619_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  ball_x_pos_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.766    ball_x_pos_reg[9]_i_491_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.880 r  ball_x_pos_reg[9]_i_485/CO[3]
                         net (fo=1, routed)           0.000    21.880    ball_x_pos_reg[9]_i_485_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.994 r  ball_x_pos_reg[9]_i_389/CO[3]
                         net (fo=1, routed)           0.000    21.994    ball_x_pos_reg[9]_i_389_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.108 r  ball_x_pos_reg[9]_i_383/CO[3]
                         net (fo=1, routed)           0.000    22.108    ball_x_pos_reg[9]_i_383_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  ball_x_pos_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.222    ball_x_pos_reg[9]_i_382_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  ball_x_pos_reg[9]_i_409/O[3]
                         net (fo=2, routed)           0.738    23.273    ball_x_pos_reg[9]_i_409_n_4
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    23.579 r  ball_x_pos[9]_i_413/O
                         net (fo=1, routed)           0.000    23.579    ball_x_pos[9]_i_413_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.111 r  ball_x_pos_reg[9]_i_305/CO[3]
                         net (fo=1, routed)           0.000    24.111    ball_x_pos_reg[9]_i_305_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  ball_x_pos_reg[9]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.225    ball_x_pos_reg[9]_i_300_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.538 r  ball_x_pos_reg[9]_i_206/O[3]
                         net (fo=1, routed)           0.577    25.115    ball_x_pos_reg[9]_i_206_n_4
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.306    25.421 r  ball_x_pos[9]_i_114/O
                         net (fo=1, routed)           0.000    25.421    ball_x_pos[9]_i_114_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.971 r  ball_x_pos_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.971    ball_x_pos_reg[9]_i_54_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.284 r  ball_x_pos_reg[9]_i_49/O[3]
                         net (fo=2, routed)           0.474    26.758    ball_x_pos_reg[9]_i_49_n_4
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.306    27.064 r  ball_x_pos[9]_i_52/O
                         net (fo=1, routed)           0.000    27.064    ball_x_pos[9]_i_52_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.614 r  ball_x_pos_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.614    ball_x_pos_reg[9]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.948 f  ball_x_pos_reg[9]_i_21/O[1]
                         net (fo=1, routed)           0.788    28.736    r_region0[129]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.303    29.039 r  ball_x_pos[9]_i_11/O
                         net (fo=1, routed)           0.000    29.039    ball_x_pos[9]_i_11_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    29.577 r  ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=17, routed)          0.302    29.879    ball
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.310    30.189 r  ball_x_pos[9]_i_2/O
                         net (fo=837, routed)         1.266    31.455    score0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.124    31.579 r  snake_node[3]_i_2/O
                         net (fo=43, routed)          0.343    31.922    p_0_in[0]
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.124    32.046 r  snake_VPOS[2]_i_22/O
                         net (fo=1, routed)           0.629    32.675    A[2]
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    33.212 r  snake_VPOS_reg[2]_i_13/O[2]
                         net (fo=4, routed)           0.568    33.780    snake_VPOS6[4]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.302    34.082 r  snake_VPOS[2]_i_68/O
                         net (fo=31, routed)          0.271    34.353    snake_VPOS[2]_i_68_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124    34.477 r  snake_VPOS[2]_i_69/O
                         net (fo=142, routed)         0.990    35.467    snake_VPOS[2]_i_69_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.124    35.591 r  snake_pos[198]_i_152/O
                         net (fo=1, routed)           0.000    35.591    snake_pos[198]_i_152_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    35.832 r  snake_pos_reg[198]_i_110/O
                         net (fo=1, routed)           0.000    35.832    snake_pos_reg[198]_i_110_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    35.930 r  snake_pos_reg[198]_i_78/O
                         net (fo=3, routed)           0.670    36.600    snake_pos_reg[198]_i_78_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.319    36.919 r  snake_pos[198]_i_62/O
                         net (fo=8, routed)           1.107    38.026    snake_pos[198]_i_62_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  snake_pos[194]_i_29/O
                         net (fo=3, routed)           0.451    38.600    snake_pos[194]_i_29_n_0
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    38.724 r  snake_pos[199]_i_103/O
                         net (fo=1, routed)           0.000    38.724    snake_pos[199]_i_103_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.237 r  snake_pos_reg[199]_i_70/CO[3]
                         net (fo=1, routed)           0.000    39.237    snake_pos_reg[199]_i_70_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.466 f  snake_pos_reg[199]_i_68/CO[2]
                         net (fo=143, routed)         0.730    40.196    snake_pos_reg[199]_i_68_n_1
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.310    40.506 r  snake_pos[38]_i_17/O
                         net (fo=2, routed)           0.424    40.930    snake_pos[38]_i_17_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I0_O)        0.124    41.054 r  snake_pos[38]_i_16/O
                         net (fo=2, routed)           0.775    41.829    snake_pos[38]_i_16_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I0_O)        0.124    41.953 r  snake_pos[38]_i_15/O
                         net (fo=2, routed)           0.634    42.587    snake_pos[38]_i_15_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I3_O)        0.124    42.711 r  snake_pos[36]_i_13/O
                         net (fo=1, routed)           0.502    43.213    snake_pos19_in[36]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124    43.337 r  snake_pos[36]_i_9/O
                         net (fo=1, routed)           0.306    43.643    snake_pos[36]_i_9_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.124    43.767 r  snake_pos[36]_i_3/O
                         net (fo=1, routed)           0.658    44.425    snake_pos[36]_i_3_n_0
    SLICE_X48Y82         LUT5 (Prop_lut5_I4_O)        0.124    44.549 r  snake_pos[36]_i_1/O
                         net (fo=1, routed)           0.000    44.549    snake_pos[36]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  snake_pos_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.430    14.801    clk_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  snake_pos_reg[36]/C
                         clock pessimism              0.188    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)        0.031    14.985    snake_pos_reg[36]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -44.549    
  -------------------------------------------------------------------
                         slack                                -29.564    

Slack (VIOLATED) :        -29.560ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.502ns  (logic 21.757ns (55.078%)  route 17.745ns (44.922%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=4 LUT2=6 LUT3=3 LUT4=2 LUT5=6 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  ball_x_pos_reg[0]/Q
                         net (fo=1, routed)           0.402     6.022    vs0/r_region1__44_0[0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  vs0/r_region1__25_i_10/O
                         net (fo=1, routed)           0.000     6.146    vs0/r_region1__25_i_10_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.678 r  vs0/r_region1__25_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.678    vs0/r_region1__25_i_2_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  vs0/r_region1__25_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    vs0/r_region1__25_i_1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.105 r  vs0/r_region1__22_i_1/O[3]
                         net (fo=624, routed)         1.053     8.158    r_region2[84]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[16]_P[28])
                                                      4.023    12.181 r  r_region1__22/P[28]
                         net (fo=1, routed)           1.433    13.614    r_region1__22_n_77
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[28]_PCOUT[47])
                                                      2.016    15.630 r  r_region1__38/PCOUT[47]
                         net (fo=1, routed)           0.002    15.632    r_region1__38_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.345 r  r_region1__39/PCOUT[47]
                         net (fo=1, routed)           0.002    17.347    r_region1__39_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    18.865 r  r_region1__40/P[6]
                         net (fo=6, routed)           0.783    19.648    r_region1__40_n_99
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124    19.772 r  ball_x_pos[9]_i_995/O
                         net (fo=1, routed)           0.689    20.461    ball_x_pos[9]_i_995_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.968 r  ball_x_pos_reg[9]_i_886/CO[3]
                         net (fo=1, routed)           0.000    20.968    ball_x_pos_reg[9]_i_886_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  ball_x_pos_reg[9]_i_763/CO[3]
                         net (fo=1, routed)           0.000    21.082    ball_x_pos_reg[9]_i_763_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.196 r  ball_x_pos_reg[9]_i_762/CO[3]
                         net (fo=1, routed)           0.000    21.196    ball_x_pos_reg[9]_i_762_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.310 r  ball_x_pos_reg[9]_i_774/CO[3]
                         net (fo=1, routed)           0.000    21.310    ball_x_pos_reg[9]_i_774_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.424 r  ball_x_pos_reg[9]_i_768/CO[3]
                         net (fo=1, routed)           0.000    21.424    ball_x_pos_reg[9]_i_768_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.538 r  ball_x_pos_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    21.538    ball_x_pos_reg[9]_i_625_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.652 r  ball_x_pos_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.652    ball_x_pos_reg[9]_i_619_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  ball_x_pos_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.766    ball_x_pos_reg[9]_i_491_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.880 r  ball_x_pos_reg[9]_i_485/CO[3]
                         net (fo=1, routed)           0.000    21.880    ball_x_pos_reg[9]_i_485_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.994 r  ball_x_pos_reg[9]_i_389/CO[3]
                         net (fo=1, routed)           0.000    21.994    ball_x_pos_reg[9]_i_389_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.108 r  ball_x_pos_reg[9]_i_383/CO[3]
                         net (fo=1, routed)           0.000    22.108    ball_x_pos_reg[9]_i_383_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  ball_x_pos_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.222    ball_x_pos_reg[9]_i_382_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  ball_x_pos_reg[9]_i_409/O[3]
                         net (fo=2, routed)           0.738    23.273    ball_x_pos_reg[9]_i_409_n_4
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    23.579 r  ball_x_pos[9]_i_413/O
                         net (fo=1, routed)           0.000    23.579    ball_x_pos[9]_i_413_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.111 r  ball_x_pos_reg[9]_i_305/CO[3]
                         net (fo=1, routed)           0.000    24.111    ball_x_pos_reg[9]_i_305_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  ball_x_pos_reg[9]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.225    ball_x_pos_reg[9]_i_300_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.538 r  ball_x_pos_reg[9]_i_206/O[3]
                         net (fo=1, routed)           0.577    25.115    ball_x_pos_reg[9]_i_206_n_4
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.306    25.421 r  ball_x_pos[9]_i_114/O
                         net (fo=1, routed)           0.000    25.421    ball_x_pos[9]_i_114_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.971 r  ball_x_pos_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.971    ball_x_pos_reg[9]_i_54_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.284 r  ball_x_pos_reg[9]_i_49/O[3]
                         net (fo=2, routed)           0.474    26.758    ball_x_pos_reg[9]_i_49_n_4
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.306    27.064 r  ball_x_pos[9]_i_52/O
                         net (fo=1, routed)           0.000    27.064    ball_x_pos[9]_i_52_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.614 r  ball_x_pos_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.614    ball_x_pos_reg[9]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.948 f  ball_x_pos_reg[9]_i_21/O[1]
                         net (fo=1, routed)           0.788    28.736    r_region0[129]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.303    29.039 r  ball_x_pos[9]_i_11/O
                         net (fo=1, routed)           0.000    29.039    ball_x_pos[9]_i_11_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    29.577 r  ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=17, routed)          0.302    29.879    ball
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.310    30.189 r  ball_x_pos[9]_i_2/O
                         net (fo=837, routed)         1.266    31.455    score0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.124    31.579 r  snake_node[3]_i_2/O
                         net (fo=43, routed)          0.343    31.922    p_0_in[0]
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.124    32.046 r  snake_VPOS[2]_i_22/O
                         net (fo=1, routed)           0.629    32.675    A[2]
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    33.212 r  snake_VPOS_reg[2]_i_13/O[2]
                         net (fo=4, routed)           0.568    33.780    snake_VPOS6[4]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.302    34.082 r  snake_VPOS[2]_i_68/O
                         net (fo=31, routed)          0.271    34.353    snake_VPOS[2]_i_68_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124    34.477 r  snake_VPOS[2]_i_69/O
                         net (fo=142, routed)         0.990    35.467    snake_VPOS[2]_i_69_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.124    35.591 r  snake_pos[198]_i_152/O
                         net (fo=1, routed)           0.000    35.591    snake_pos[198]_i_152_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    35.832 r  snake_pos_reg[198]_i_110/O
                         net (fo=1, routed)           0.000    35.832    snake_pos_reg[198]_i_110_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    35.930 r  snake_pos_reg[198]_i_78/O
                         net (fo=3, routed)           0.670    36.600    snake_pos_reg[198]_i_78_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.319    36.919 r  snake_pos[198]_i_62/O
                         net (fo=8, routed)           1.107    38.026    snake_pos[198]_i_62_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  snake_pos[194]_i_29/O
                         net (fo=3, routed)           0.451    38.600    snake_pos[194]_i_29_n_0
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    38.724 r  snake_pos[199]_i_103/O
                         net (fo=1, routed)           0.000    38.724    snake_pos[199]_i_103_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.237 r  snake_pos_reg[199]_i_70/CO[3]
                         net (fo=1, routed)           0.000    39.237    snake_pos_reg[199]_i_70_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.466 f  snake_pos_reg[199]_i_68/CO[2]
                         net (fo=143, routed)         0.923    40.389    snake_pos_reg[199]_i_68_n_1
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.310    40.699 r  snake_pos[147]_i_16/O
                         net (fo=4, routed)           0.986    41.685    snake_pos[147]_i_16_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I3_O)        0.124    41.809 r  snake_pos[143]_i_19/O
                         net (fo=2, routed)           0.811    42.620    snake_pos[143]_i_19_n_0
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.124    42.744 r  snake_pos[141]_i_13/O
                         net (fo=1, routed)           0.574    43.318    snake_pos19_in[141]
    SLICE_X59Y77         LUT4 (Prop_lut4_I1_O)        0.124    43.442 r  snake_pos[141]_i_9/O
                         net (fo=1, routed)           0.469    43.911    snake_pos[141]_i_9_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.124    44.035 r  snake_pos[141]_i_3/O
                         net (fo=1, routed)           0.444    44.479    snake_pos[141]_i_3_n_0
    SLICE_X58Y77         LUT5 (Prop_lut5_I4_O)        0.124    44.603 r  snake_pos[141]_i_1/O
                         net (fo=1, routed)           0.000    44.603    snake_pos[141]_i_1_n_0
    SLICE_X58Y77         FDRE                                         r  snake_pos_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.491    14.862    clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  snake_pos_reg[141]/C
                         clock pessimism              0.188    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X58Y77         FDRE (Setup_fdre_C_D)        0.029    15.044    snake_pos_reg[141]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -44.603    
  -------------------------------------------------------------------
                         slack                                -29.560    

Slack (VIOLATED) :        -29.556ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.508ns  (logic 21.881ns (55.384%)  route 17.627ns (44.616%))
  Logic Levels:           55  (CARRY4=27 DSP48E1=4 LUT2=6 LUT3=4 LUT4=2 LUT5=6 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  ball_x_pos_reg[0]/Q
                         net (fo=1, routed)           0.402     6.022    vs0/r_region1__44_0[0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  vs0/r_region1__25_i_10/O
                         net (fo=1, routed)           0.000     6.146    vs0/r_region1__25_i_10_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.678 r  vs0/r_region1__25_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.678    vs0/r_region1__25_i_2_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  vs0/r_region1__25_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    vs0/r_region1__25_i_1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.105 r  vs0/r_region1__22_i_1/O[3]
                         net (fo=624, routed)         1.053     8.158    r_region2[84]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[16]_P[28])
                                                      4.023    12.181 r  r_region1__22/P[28]
                         net (fo=1, routed)           1.433    13.614    r_region1__22_n_77
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[28]_PCOUT[47])
                                                      2.016    15.630 r  r_region1__38/PCOUT[47]
                         net (fo=1, routed)           0.002    15.632    r_region1__38_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.345 r  r_region1__39/PCOUT[47]
                         net (fo=1, routed)           0.002    17.347    r_region1__39_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    18.865 r  r_region1__40/P[6]
                         net (fo=6, routed)           0.783    19.648    r_region1__40_n_99
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124    19.772 r  ball_x_pos[9]_i_995/O
                         net (fo=1, routed)           0.689    20.461    ball_x_pos[9]_i_995_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.968 r  ball_x_pos_reg[9]_i_886/CO[3]
                         net (fo=1, routed)           0.000    20.968    ball_x_pos_reg[9]_i_886_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  ball_x_pos_reg[9]_i_763/CO[3]
                         net (fo=1, routed)           0.000    21.082    ball_x_pos_reg[9]_i_763_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.196 r  ball_x_pos_reg[9]_i_762/CO[3]
                         net (fo=1, routed)           0.000    21.196    ball_x_pos_reg[9]_i_762_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.310 r  ball_x_pos_reg[9]_i_774/CO[3]
                         net (fo=1, routed)           0.000    21.310    ball_x_pos_reg[9]_i_774_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.424 r  ball_x_pos_reg[9]_i_768/CO[3]
                         net (fo=1, routed)           0.000    21.424    ball_x_pos_reg[9]_i_768_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.538 r  ball_x_pos_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    21.538    ball_x_pos_reg[9]_i_625_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.652 r  ball_x_pos_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.652    ball_x_pos_reg[9]_i_619_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  ball_x_pos_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.766    ball_x_pos_reg[9]_i_491_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.880 r  ball_x_pos_reg[9]_i_485/CO[3]
                         net (fo=1, routed)           0.000    21.880    ball_x_pos_reg[9]_i_485_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.994 r  ball_x_pos_reg[9]_i_389/CO[3]
                         net (fo=1, routed)           0.000    21.994    ball_x_pos_reg[9]_i_389_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.108 r  ball_x_pos_reg[9]_i_383/CO[3]
                         net (fo=1, routed)           0.000    22.108    ball_x_pos_reg[9]_i_383_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  ball_x_pos_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.222    ball_x_pos_reg[9]_i_382_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  ball_x_pos_reg[9]_i_409/O[3]
                         net (fo=2, routed)           0.738    23.273    ball_x_pos_reg[9]_i_409_n_4
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    23.579 r  ball_x_pos[9]_i_413/O
                         net (fo=1, routed)           0.000    23.579    ball_x_pos[9]_i_413_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.111 r  ball_x_pos_reg[9]_i_305/CO[3]
                         net (fo=1, routed)           0.000    24.111    ball_x_pos_reg[9]_i_305_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  ball_x_pos_reg[9]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.225    ball_x_pos_reg[9]_i_300_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.538 r  ball_x_pos_reg[9]_i_206/O[3]
                         net (fo=1, routed)           0.577    25.115    ball_x_pos_reg[9]_i_206_n_4
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.306    25.421 r  ball_x_pos[9]_i_114/O
                         net (fo=1, routed)           0.000    25.421    ball_x_pos[9]_i_114_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.971 r  ball_x_pos_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.971    ball_x_pos_reg[9]_i_54_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.284 r  ball_x_pos_reg[9]_i_49/O[3]
                         net (fo=2, routed)           0.474    26.758    ball_x_pos_reg[9]_i_49_n_4
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.306    27.064 r  ball_x_pos[9]_i_52/O
                         net (fo=1, routed)           0.000    27.064    ball_x_pos[9]_i_52_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.614 r  ball_x_pos_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.614    ball_x_pos_reg[9]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.948 f  ball_x_pos_reg[9]_i_21/O[1]
                         net (fo=1, routed)           0.788    28.736    r_region0[129]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.303    29.039 r  ball_x_pos[9]_i_11/O
                         net (fo=1, routed)           0.000    29.039    ball_x_pos[9]_i_11_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    29.577 r  ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=17, routed)          0.302    29.879    ball
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.310    30.189 r  ball_x_pos[9]_i_2/O
                         net (fo=837, routed)         1.266    31.455    score0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.124    31.579 r  snake_node[3]_i_2/O
                         net (fo=43, routed)          0.343    31.922    p_0_in[0]
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.124    32.046 r  snake_VPOS[2]_i_22/O
                         net (fo=1, routed)           0.629    32.675    A[2]
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    33.212 r  snake_VPOS_reg[2]_i_13/O[2]
                         net (fo=4, routed)           0.568    33.780    snake_VPOS6[4]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.302    34.082 r  snake_VPOS[2]_i_68/O
                         net (fo=31, routed)          0.271    34.353    snake_VPOS[2]_i_68_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124    34.477 r  snake_VPOS[2]_i_69/O
                         net (fo=142, routed)         0.990    35.467    snake_VPOS[2]_i_69_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.124    35.591 r  snake_pos[198]_i_152/O
                         net (fo=1, routed)           0.000    35.591    snake_pos[198]_i_152_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    35.832 r  snake_pos_reg[198]_i_110/O
                         net (fo=1, routed)           0.000    35.832    snake_pos_reg[198]_i_110_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    35.930 r  snake_pos_reg[198]_i_78/O
                         net (fo=3, routed)           0.670    36.600    snake_pos_reg[198]_i_78_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.319    36.919 r  snake_pos[198]_i_62/O
                         net (fo=8, routed)           1.107    38.026    snake_pos[198]_i_62_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  snake_pos[194]_i_29/O
                         net (fo=3, routed)           0.451    38.600    snake_pos[194]_i_29_n_0
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    38.724 r  snake_pos[199]_i_103/O
                         net (fo=1, routed)           0.000    38.724    snake_pos[199]_i_103_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.237 r  snake_pos_reg[199]_i_70/CO[3]
                         net (fo=1, routed)           0.000    39.237    snake_pos_reg[199]_i_70_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.466 f  snake_pos_reg[199]_i_68/CO[2]
                         net (fo=143, routed)         1.230    40.696    snake_pos_reg[199]_i_68_n_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.310    41.006 r  snake_pos[143]_i_21/O
                         net (fo=3, routed)           0.328    41.334    snake_pos[143]_i_21_n_0
    SLICE_X60Y86         LUT3 (Prop_lut3_I2_O)        0.124    41.458 r  snake_pos[135]_i_19/O
                         net (fo=2, routed)           0.653    42.112    snake_pos[135]_i_19_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    42.236 r  snake_pos[131]_i_19/O
                         net (fo=2, routed)           0.464    42.700    snake_pos[131]_i_19_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124    42.824 r  snake_pos[129]_i_15/O
                         net (fo=1, routed)           0.492    43.315    snake_pos19_in[129]
    SLICE_X65Y85         LUT4 (Prop_lut4_I1_O)        0.124    43.439 r  snake_pos[129]_i_9/O
                         net (fo=1, routed)           0.485    43.924    snake_pos[129]_i_9_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I5_O)        0.124    44.048 r  snake_pos[129]_i_3/O
                         net (fo=1, routed)           0.437    44.485    snake_pos[129]_i_3_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.124    44.609 r  snake_pos[129]_i_1/O
                         net (fo=1, routed)           0.000    44.609    snake_pos[129]_i_1_n_0
    SLICE_X63Y83         FDRE                                         r  snake_pos_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.499    14.870    clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  snake_pos_reg[129]/C
                         clock pessimism              0.188    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.031    15.054    snake_pos_reg[129]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -44.609    
  -------------------------------------------------------------------
                         slack                                -29.556    

Slack (VIOLATED) :        -29.554ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_reg[181]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.435ns  (logic 21.757ns (55.172%)  route 17.678ns (44.828%))
  Logic Levels:           54  (CARRY4=27 DSP48E1=4 LUT2=6 LUT3=3 LUT4=2 LUT5=6 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  ball_x_pos_reg[0]/Q
                         net (fo=1, routed)           0.402     6.022    vs0/r_region1__44_0[0]
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  vs0/r_region1__25_i_10/O
                         net (fo=1, routed)           0.000     6.146    vs0/r_region1__25_i_10_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.678 r  vs0/r_region1__25_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.678    vs0/r_region1__25_i_2_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  vs0/r_region1__25_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.792    vs0/r_region1__25_i_1_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.105 r  vs0/r_region1__22_i_1/O[3]
                         net (fo=624, routed)         1.053     8.158    r_region2[84]
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[16]_P[28])
                                                      4.023    12.181 r  r_region1__22/P[28]
                         net (fo=1, routed)           1.433    13.614    r_region1__22_n_77
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[28]_PCOUT[47])
                                                      2.016    15.630 r  r_region1__38/PCOUT[47]
                         net (fo=1, routed)           0.002    15.632    r_region1__38_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.345 r  r_region1__39/PCOUT[47]
                         net (fo=1, routed)           0.002    17.347    r_region1__39_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    18.865 r  r_region1__40/P[6]
                         net (fo=6, routed)           0.783    19.648    r_region1__40_n_99
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124    19.772 r  ball_x_pos[9]_i_995/O
                         net (fo=1, routed)           0.689    20.461    ball_x_pos[9]_i_995_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.968 r  ball_x_pos_reg[9]_i_886/CO[3]
                         net (fo=1, routed)           0.000    20.968    ball_x_pos_reg[9]_i_886_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.082 r  ball_x_pos_reg[9]_i_763/CO[3]
                         net (fo=1, routed)           0.000    21.082    ball_x_pos_reg[9]_i_763_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.196 r  ball_x_pos_reg[9]_i_762/CO[3]
                         net (fo=1, routed)           0.000    21.196    ball_x_pos_reg[9]_i_762_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.310 r  ball_x_pos_reg[9]_i_774/CO[3]
                         net (fo=1, routed)           0.000    21.310    ball_x_pos_reg[9]_i_774_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.424 r  ball_x_pos_reg[9]_i_768/CO[3]
                         net (fo=1, routed)           0.000    21.424    ball_x_pos_reg[9]_i_768_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.538 r  ball_x_pos_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    21.538    ball_x_pos_reg[9]_i_625_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.652 r  ball_x_pos_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.652    ball_x_pos_reg[9]_i_619_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  ball_x_pos_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.766    ball_x_pos_reg[9]_i_491_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.880 r  ball_x_pos_reg[9]_i_485/CO[3]
                         net (fo=1, routed)           0.000    21.880    ball_x_pos_reg[9]_i_485_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.994 r  ball_x_pos_reg[9]_i_389/CO[3]
                         net (fo=1, routed)           0.000    21.994    ball_x_pos_reg[9]_i_389_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.108 r  ball_x_pos_reg[9]_i_383/CO[3]
                         net (fo=1, routed)           0.000    22.108    ball_x_pos_reg[9]_i_383_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.222 r  ball_x_pos_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    22.222    ball_x_pos_reg[9]_i_382_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.535 r  ball_x_pos_reg[9]_i_409/O[3]
                         net (fo=2, routed)           0.738    23.273    ball_x_pos_reg[9]_i_409_n_4
    SLICE_X15Y65         LUT2 (Prop_lut2_I0_O)        0.306    23.579 r  ball_x_pos[9]_i_413/O
                         net (fo=1, routed)           0.000    23.579    ball_x_pos[9]_i_413_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.111 r  ball_x_pos_reg[9]_i_305/CO[3]
                         net (fo=1, routed)           0.000    24.111    ball_x_pos_reg[9]_i_305_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.225 r  ball_x_pos_reg[9]_i_300/CO[3]
                         net (fo=1, routed)           0.000    24.225    ball_x_pos_reg[9]_i_300_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.538 r  ball_x_pos_reg[9]_i_206/O[3]
                         net (fo=1, routed)           0.577    25.115    ball_x_pos_reg[9]_i_206_n_4
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.306    25.421 r  ball_x_pos[9]_i_114/O
                         net (fo=1, routed)           0.000    25.421    ball_x_pos[9]_i_114_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.971 r  ball_x_pos_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.971    ball_x_pos_reg[9]_i_54_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.284 r  ball_x_pos_reg[9]_i_49/O[3]
                         net (fo=2, routed)           0.474    26.758    ball_x_pos_reg[9]_i_49_n_4
    SLICE_X29Y69         LUT2 (Prop_lut2_I0_O)        0.306    27.064 r  ball_x_pos[9]_i_52/O
                         net (fo=1, routed)           0.000    27.064    ball_x_pos[9]_i_52_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.614 r  ball_x_pos_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    27.614    ball_x_pos_reg[9]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.948 f  ball_x_pos_reg[9]_i_21/O[1]
                         net (fo=1, routed)           0.788    28.736    r_region0[129]
    SLICE_X30Y63         LUT2 (Prop_lut2_I1_O)        0.303    29.039 r  ball_x_pos[9]_i_11/O
                         net (fo=1, routed)           0.000    29.039    ball_x_pos[9]_i_11_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    29.577 r  ball_x_pos_reg[9]_i_4/CO[2]
                         net (fo=17, routed)          0.302    29.879    ball
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.310    30.189 r  ball_x_pos[9]_i_2/O
                         net (fo=837, routed)         1.266    31.455    score0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.124    31.579 r  snake_node[3]_i_2/O
                         net (fo=43, routed)          0.343    31.922    p_0_in[0]
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.124    32.046 r  snake_VPOS[2]_i_22/O
                         net (fo=1, routed)           0.629    32.675    A[2]
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    33.212 r  snake_VPOS_reg[2]_i_13/O[2]
                         net (fo=4, routed)           0.568    33.780    snake_VPOS6[4]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.302    34.082 r  snake_VPOS[2]_i_68/O
                         net (fo=31, routed)          0.271    34.353    snake_VPOS[2]_i_68_n_0
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.124    34.477 r  snake_VPOS[2]_i_69/O
                         net (fo=142, routed)         0.990    35.467    snake_VPOS[2]_i_69_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.124    35.591 r  snake_pos[198]_i_152/O
                         net (fo=1, routed)           0.000    35.591    snake_pos[198]_i_152_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    35.832 r  snake_pos_reg[198]_i_110/O
                         net (fo=1, routed)           0.000    35.832    snake_pos_reg[198]_i_110_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.098    35.930 r  snake_pos_reg[198]_i_78/O
                         net (fo=3, routed)           0.670    36.600    snake_pos_reg[198]_i_78_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.319    36.919 r  snake_pos[198]_i_62/O
                         net (fo=8, routed)           1.107    38.026    snake_pos[198]_i_62_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.124    38.150 r  snake_pos[194]_i_29/O
                         net (fo=3, routed)           0.451    38.600    snake_pos[194]_i_29_n_0
    SLICE_X54Y90         LUT2 (Prop_lut2_I0_O)        0.124    38.724 r  snake_pos[199]_i_103/O
                         net (fo=1, routed)           0.000    38.724    snake_pos[199]_i_103_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.237 r  snake_pos_reg[199]_i_70/CO[3]
                         net (fo=1, routed)           0.000    39.237    snake_pos_reg[199]_i_70_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.466 f  snake_pos_reg[199]_i_68/CO[2]
                         net (fo=143, routed)         1.177    40.643    snake_pos_reg[199]_i_68_n_1
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.310    40.953 r  snake_pos[191]_i_21/O
                         net (fo=4, routed)           0.735    41.688    snake_pos[191]_i_21_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.124    41.812 r  snake_pos[183]_i_19/O
                         net (fo=2, routed)           0.754    42.566    snake_pos[183]_i_19_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.124    42.690 r  snake_pos[181]_i_15/O
                         net (fo=1, routed)           0.601    43.291    snake_pos19_in[181]
    SLICE_X53Y80         LUT4 (Prop_lut4_I1_O)        0.124    43.415 r  snake_pos[181]_i_9/O
                         net (fo=1, routed)           0.475    43.890    snake_pos[181]_i_9_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I5_O)        0.124    44.014 r  snake_pos[181]_i_3/O
                         net (fo=1, routed)           0.398    44.412    snake_pos[181]_i_3_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.124    44.536 r  snake_pos[181]_i_1/O
                         net (fo=1, routed)           0.000    44.536    snake_pos[181]_i_1_n_0
    SLICE_X51Y80         FDRE                                         r  snake_pos_reg[181]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        1.428    14.799    clk_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  snake_pos_reg[181]/C
                         clock pessimism              0.188    14.987    
                         clock uncertainty           -0.035    14.952    
    SLICE_X51Y80         FDRE (Setup_fdre_C_D)        0.031    14.983    snake_pos_reg[181]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -44.536    
  -------------------------------------------------------------------
                         slack                                -29.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_h_reg[4]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_512_767_3_3/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.567     1.480    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  pixel_addr_h_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pixel_addr_h_reg[4]_rep__6/Q
                         net (fo=96, routed)          0.128     1.749    ram1/RAM_reg_512_767_3_3/A4
    SLICE_X50Y41         RAMS64E                                      r  ram1/RAM_reg_512_767_3_3/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.838     1.996    ram1/RAM_reg_512_767_3_3/WCLK
    SLICE_X50Y41         RAMS64E                                      r  ram1/RAM_reg_512_767_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.503     1.493    
    SLICE_X50Y41         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.693    ram1/RAM_reg_512_767_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_h_reg[4]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_512_767_3_3/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.567     1.480    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  pixel_addr_h_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pixel_addr_h_reg[4]_rep__6/Q
                         net (fo=96, routed)          0.128     1.749    ram1/RAM_reg_512_767_3_3/A4
    SLICE_X50Y41         RAMS64E                                      r  ram1/RAM_reg_512_767_3_3/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.838     1.996    ram1/RAM_reg_512_767_3_3/WCLK
    SLICE_X50Y41         RAMS64E                                      r  ram1/RAM_reg_512_767_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.503     1.493    
    SLICE_X50Y41         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.693    ram1/RAM_reg_512_767_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_h_reg[4]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_512_767_3_3/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.567     1.480    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  pixel_addr_h_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pixel_addr_h_reg[4]_rep__6/Q
                         net (fo=96, routed)          0.128     1.749    ram1/RAM_reg_512_767_3_3/A4
    SLICE_X50Y41         RAMS64E                                      r  ram1/RAM_reg_512_767_3_3/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.838     1.996    ram1/RAM_reg_512_767_3_3/WCLK
    SLICE_X50Y41         RAMS64E                                      r  ram1/RAM_reg_512_767_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.503     1.493    
    SLICE_X50Y41         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.693    ram1/RAM_reg_512_767_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_h_reg[4]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_512_767_3_3/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.567     1.480    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  pixel_addr_h_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pixel_addr_h_reg[4]_rep__6/Q
                         net (fo=96, routed)          0.128     1.749    ram1/RAM_reg_512_767_3_3/A4
    SLICE_X50Y41         RAMS64E                                      r  ram1/RAM_reg_512_767_3_3/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.838     1.996    ram1/RAM_reg_512_767_3_3/WCLK
    SLICE_X50Y41         RAMS64E                                      r  ram1/RAM_reg_512_767_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.503     1.493    
    SLICE_X50Y41         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.693    ram1/RAM_reg_512_767_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_h_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_3840_4095_10_10/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  pixel_addr_h_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr_h_reg[0]_rep/Q
                         net (fo=96, routed)          0.242     1.854    ram1/RAM_reg_3840_4095_10_10/A0
    SLICE_X50Y27         RAMS64E                                      r  ram1/RAM_reg_3840_4095_10_10/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.826     1.984    ram1/RAM_reg_3840_4095_10_10/WCLK
    SLICE_X50Y27         RAMS64E                                      r  ram1/RAM_reg_3840_4095_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X50Y27         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    ram1/RAM_reg_3840_4095_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_h_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_3840_4095_10_10/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  pixel_addr_h_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr_h_reg[0]_rep/Q
                         net (fo=96, routed)          0.242     1.854    ram1/RAM_reg_3840_4095_10_10/A0
    SLICE_X50Y27         RAMS64E                                      r  ram1/RAM_reg_3840_4095_10_10/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.826     1.984    ram1/RAM_reg_3840_4095_10_10/WCLK
    SLICE_X50Y27         RAMS64E                                      r  ram1/RAM_reg_3840_4095_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X50Y27         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    ram1/RAM_reg_3840_4095_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_h_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_3840_4095_10_10/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  pixel_addr_h_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr_h_reg[0]_rep/Q
                         net (fo=96, routed)          0.242     1.854    ram1/RAM_reg_3840_4095_10_10/A0
    SLICE_X50Y27         RAMS64E                                      r  ram1/RAM_reg_3840_4095_10_10/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.826     1.984    ram1/RAM_reg_3840_4095_10_10/WCLK
    SLICE_X50Y27         RAMS64E                                      r  ram1/RAM_reg_3840_4095_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X50Y27         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    ram1/RAM_reg_3840_4095_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_h_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_3840_4095_10_10/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  pixel_addr_h_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr_h_reg[0]_rep/Q
                         net (fo=96, routed)          0.242     1.854    ram1/RAM_reg_3840_4095_10_10/A0
    SLICE_X50Y27         RAMS64E                                      r  ram1/RAM_reg_3840_4095_10_10/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.826     1.984    ram1/RAM_reg_3840_4095_10_10/WCLK
    SLICE_X50Y27         RAMS64E                                      r  ram1/RAM_reg_3840_4095_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X50Y27         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    ram1/RAM_reg_3840_4095_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pixel_addr_h_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_4864_5119_10_10/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X51Y33         FDRE                                         r  pixel_addr_h_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_h_reg[4]_rep/Q
                         net (fo=96, routed)          0.154     1.771    ram1/RAM_reg_4864_5119_10_10/A4
    SLICE_X52Y32         RAMS64E                                      r  ram1/RAM_reg_4864_5119_10_10/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.831     1.989    ram1/RAM_reg_4864_5119_10_10/WCLK
    SLICE_X52Y32         RAMS64E                                      r  ram1/RAM_reg_4864_5119_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X52Y32         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.689    ram1/RAM_reg_4864_5119_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pixel_addr_h_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_4864_5119_10_10/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X51Y33         FDRE                                         r  pixel_addr_h_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_h_reg[4]_rep/Q
                         net (fo=96, routed)          0.154     1.771    ram1/RAM_reg_4864_5119_10_10/A4
    SLICE_X52Y32         RAMS64E                                      r  ram1/RAM_reg_4864_5119_10_10/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2191, routed)        0.831     1.989    ram1/RAM_reg_4864_5119_10_10/WCLK
    SLICE_X52Y32         RAMS64E                                      r  ram1/RAM_reg_4864_5119_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X52Y32         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.689    ram1/RAM_reg_4864_5119_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram0/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y32  ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y32  ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y16  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y32  ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y32  ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK



