******************************************************************************
 *
 *  CNS3XXX SPI controller driver (master mode only)
 *
 *  Copyright (c) 2008 Cavium Networks
 *  Copyright 2011 Gateworks Corporation
 *		   Chris Lang <clang@gateworks.com>
 *
 *  This file is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License, Version 2, as
 *  published by the Free Software Foundation.
 *
 *  This file is distributed in the hope that it will be useful,
 *  but AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
 *  NONINFRINGEMENT.  See the GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this file; if not, write to the Free Software
 *  Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA or
 *  visit http://www.gnu.org/licenses/.
 *
 *  This file may also be available under a different license from Cavium.
 *  Contact Cavium Networks for more information
 *
 *****************************************************************************
 * define access macros
  Structure for SPI controller of CNS3XXX SOCs  bitbang has to be first  data buffers  do nothing do nothing do nothing do nothing do nothing write new configration  8bits shift length  SPI mode  disable FIFO  SPI master mode  disable SPI loopback mode  clock phase  clock polarity  disable - SPI data swap  enable - 2IO Read mode  disable - SPI high speed read for system boot up  disable - SPI  Set SPI bit rate PCLK/2  Set SPI Tx channel 0  Set Tx FIFO Threshold, Tx FIFO has 2 words  Set Rx FIFO Threshold, Rx FIFO has 2 words  Disable all interrupt  Clear spurious interrupt sources  Enable SPI  Allocate master with space for cns3xxx_spi  setup the master state.  setup the state for the bitbang driver  SPI controller initializations  register SPI controller ******************************************************************************
 *
 *  CNS3XXX SPI controller driver (master mode only)
 *
 *  Copyright (c) 2008 Cavium Networks
 *  Copyright 2011 Gateworks Corporation
 *		   Chris Lang <clang@gateworks.com>
 *
 *  This file is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License, Version 2, as
 *  published by the Free Software Foundation.
 *
 *  This file is distributed in the hope that it will be useful,
 *  but AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
 *  NONINFRINGEMENT.  See the GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this file; if not, write to the Free Software
 *  Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA or
 *  visit http://www.gnu.org/licenses/.
 *
 *  This file may also be available under a different license from Cavium.
 *  Contact Cavium Networks for more information
 *
 *****************************************************************************
 * define access macros
  Structure for SPI controller of CNS3XXX SOCs  bitbang has to be first  data buffers  do nothing do nothing do nothing do nothing do nothing write new configration  8bits shift length  SPI mode  disable FIFO  SPI master mode  disable SPI loopback mode  clock phase  clock polarity  disable - SPI data swap  enable - 2IO Read mode  disable - SPI high speed read for system boot up  disable - SPI  Set SPI bit rate PCLK/2  Set SPI Tx channel 0  Set Tx FIFO Threshold, Tx FIFO has 2 words  Set Rx FIFO Threshold, Rx FIFO has 2 words  Disable all interrupt  Clear spurious interrupt sources  Enable SPI  Allocate master with space for cns3xxx_spi  setup the master state.  setup the state for the bitbang driver  SPI controller initializations  register SPI controller 