# Exhaustive Optimization List: 261.3ms → 98.5ms (RTX 5090)

Every optimization that contributed to the final speedup, in chronological order. Each entry describes what was changed, why, how it works, and the measured impact.

---

## Step 0: Baseline (261.3ms)

**What:** The unmodified template with placeholder `pass` statements in all kernel functions. Uses the example implementation's attention (3-kernel pipeline), fp32 throughout, stock O(n²) `generate()` function.

---

## Step 1: Implement All 10 Triton Kernels (261.3ms → ~260ms)

**What:** Filled in all `pass` stubs with working Triton kernel implementations:

- `rmsnorm_kernel`: RMS normalization — compute `x / sqrt(mean(x²) + eps) * weight`. Uses `tl.sum` for the mean, `tl.rsqrt` for the inverse square root. Grid: one program per row.
- `layernorm_kernel`: Layer normalization — same structure as RMSNorm but also subtracts the mean and applies bias. Two reductions (mean, variance).
- `gelu_kernel`: GELU activation via tanh approximation — `0.5 * x * (1 + tanh(sqrt(2/pi) * (x + 0.044715 * x³)))`. Uses `tl.extra.cuda.libdevice.tanh` for the tanh.
- `silu_kernel`: SiLU/Swish — `x * sigmoid(x)` = `x / (1 + exp(-x))`. Simple pointwise.
- `linear_kernel_tf32`: Tiled matrix multiplication — standard BLOCK_M × BLOCK_N × BLOCK_K loop with fp32 accumulators. Loads tiles of A and B into registers, accumulates with `tl.dot`.
- `softmax_kernel`: Row-wise softmax — subtract row max for numerical stability, exponentiate, normalize by row sum.
- `embedding_kernel`: Gather operation — each program loads one token's embedding vector.
- `compute_freqs_kernel` (rope.py): Precompute cos/sin frequency tables for RoPE.
- `fused_rope_pair_kernel` (rope.py): Apply rotary position embedding — rotate the first `half_dim` elements of each head using cos/sin, pass through the rest.
- `flash_attention_kernel` (attention.py): Not yet — this came later.

**Initial tile sizes:** TILE_M=64, TILE_N=64, TILE_K=32. BLOCK_SIZE for pointwise kernels: dynamic `next_power_of_two(hidden_size)`.

**Impact:** Minimal — the kernels work but aren't faster than the example implementation yet because the example also has working kernels.

---

## Step 2: Fix cuBLAS and Switch Backend (260ms → 214ms, -47ms)

**What:** Two related fixes:

1. The RTX 5090 had a cuBLAS version mismatch (pip-installed nvidia-cublas-cu12 13.1 conflicted with system CUDA 13.0). Fixed by uninstalling the pip package: `pip uninstall nvidia-cublas-cu12`.
2. Switched `Linear.BACKEND` from `"triton"` to `"torch"` — this routes all matrix multiplications through `F.linear()` (cuBLAS GEMM) instead of our custom `linear_kernel_tf32`.

**Why cuBLAS is faster:** cuBLAS is hand-tuned assembly by NVIDIA for each GPU architecture. Our Triton matmul kernel uses a generic tiled loop that can't match cuBLAS's architecture-specific optimizations (warp-level matrix fragments, shared memory swizzling, etc.) for the large regular matrices in this model (1280×1280, 1280×5120, 2048×2048, 2048×5632).

**Also:** Increased matmul tiles to 128×128×64 and activation BLOCK_SIZE to 1024. Enabled TF32 tensor core mode: `torch.set_float32_matmul_precision("high")`, `torch.backends.cuda.matmul.allow_tf32 = True`.

**Impact:** 261→214ms on RTX 5090 (-47ms, 18% faster).

---

## Step 3: bf16 Weights + Fused Flash Attention (214ms → 136.4ms, -73.4ms bundled)

**What:** Two optimizations applied together:

### 3a: bf16 Weights

Changed `Linear.BF16 = True`. The `_forward_torch()` method now caches weight copies in bfloat16 and calls cuBLAS with bf16 inputs:

```python
self._weight_bf16 = self.weight.to(torch.bfloat16)
output = F.linear(x_2d.to(torch.bfloat16), self._weight_bf16, self._bias_bf16)
```

This halves memory traffic for every Linear layer (2 bytes per element instead of 4). cuBLAS uses HGEMM (half-precision GEMM) which runs on tensor cores.

### 3b: Fused Flash Attention

Replaced the 3-kernel attention pipeline (`attention_scores_kernel` → `softmax_inplace_kernel` → `attention_output_kernel`) with a single `flash_attention_kernel` using online softmax.

**How the 3-kernel pipeline worked:**

1. Compute `S = Q @ K^T * scale` — writes full N_q × N_k score matrix to VRAM
2. Apply softmax row-wise to S — reads and writes S in VRAM
3. Compute `O = S @ V` — reads S from VRAM again
4. Optionally apply causal mask — another VRAM read/write

**How flash attention works:**
Single kernel that processes K/V in tiles of BLOCK_N rows. For each tile:

1. Load Q tile (stays in registers for the entire inner loop)
2. Load K tile into shared memory, compute `s = Q @ K^T` in registers
3. Update running max `m_i` and running sum `l_i` for online softmax
4. Rescale accumulator by `exp(old_max - new_max)` to correct for the new max
5. Load V tile, compute `acc += softmax_weights @ V` in registers
6. Only the final output O is written to VRAM

**Key advantage:** The N_q × N_k score matrix never exists in VRAM. For encoder sequences (~750 tokens, 20 heads), this avoids materializing ~750 × 750 × 20 × 4 = ~43MB of intermediate data per layer × 32 layers.

Also added:

- `IS_CAUSAL` compile-time flag — Triton compiles a separate kernel with causal masking baked in. The inner loop bounds are clamped so tiles above the diagonal are never loaded.
- `HAS_MASK` compile-time flag — supports additive attention masks for the decoder.
- GQA handling via `_expand_kv_heads()` — broadcasts 4 KV heads to match 16 query heads before the kernel call.

**Impact:** 214→136.4ms combined (-73.4ms, 36% faster). Cannot separate the two because they were developed and tested together.

---

## Step 4: Fused Q+K RoPE Pair Kernel (136.4ms → 124.6ms, -11.8ms)

**What:** Adopted from person 3's branch. RoPE requires applying the same cos/sin rotation to both Q and K tensors. The baseline uses two separate kernel launches — one for Q, one for K.

The fused kernel `fused_rope_pair_kernel` (rope.py) processes both in a single launch. Grid: `((total_qh + total_kh) * seq_len,)`. Programs with `pid < total_qh * seq_len` handle Q; the rest handle K.

**Why it helps:** Each kernel launch has ~5-15μs of overhead (CPU→GPU dispatch, argument setup). With 32 encoder layers + 28 decoder layers = 60 layers, fusing saves 60 kernel launches per inference = ~0.3-0.9ms from launch overhead alone. The remaining ~11ms savings come from better memory access patterns — loading cos/sin tables once and applying to both Q and K in the same cache-warm state.

**Also handles partial RoPE:** The audio encoder only rotates 50% of head dimensions (first 32 of 64). The kernel copies the remaining dimensions through unchanged (passthrough).

**Impact:** -11.8ms (136.4→124.6ms).

---

## Step 5: bf16 RMSNorm Output (124.6ms → 120.7ms, -3.9ms)

**What:** Also adopted from person 3's branch. Added `rmsnorm_bf16_kernel` that computes RMSNorm in fp32 but stores the output as bf16:

```python
y = (x_norm * w).to(tl.float16)
tl.store(y_ptr + ..., y, mask=mask)
```

Without this, the norm kernel outputs fp32, then the next Linear layer casts to bf16 — an extra read-modify-write cycle on every norm output.

**Impact:** -3.9ms (124.6→120.7ms).

---

## Step 6: bf16 LayerNorm Output (120.7ms → 121.1ms, -0.7ms)

**What:** Same approach as Step 5, applied to `layernorm_kernel` for the encoder. Conditional on `Linear.BF16`:

```python
if Linear.BF16:
    y = (x_norm * w + b).to(tl.float16)
```

**Impact:** -0.7ms. Smaller than RMSNorm because there are only 32 encoder LayerNorm calls vs 28×3=84 decoder RMSNorm calls.

---

## Step 7: KV-Cached Generation (121.1ms → 113.5ms, -7.6ms)

**What:** The stock `generate()` in model.py (read-only) reprocesses the entire growing sequence on every decode step:

- Step 1: process [prompt + audio_embeddings] → predict token A
- Step 2: process [prompt + audio_embeddings + A] → predict token B
- Step 13: process [prompt + audio_embeddings + A + B + ... + L] → predict token M

This is O(n²) in the number of generated tokens.

`_generate_v8b()` (layers.py) uses KV caching:

- Prefill: process all tokens once, store K/V projections for every layer
- Step 2: process only token A, append its K/V to cache, attend to full cache
- Each subsequent step processes only 1 token

This is O(n).

**Monkey-patching:** Since model.py is read-only, we can't modify `generate()`. Instead, `_try_patch_v8b()` (layers.py) patches `generate_v8b` as a class method on `GlmAsrModel` during model construction. It's called inside `Linear.__init__()` with a `_v8b_patched` flag to ensure it runs exactly once. The benchmark script auto-detects it via `hasattr(model, 'generate_v8b')`.

**Implementation uses model.py's existing KV cache infrastructure:** `self.decode(inputs_embeds=..., use_cache=True)` returns `(logits, past_key_values)`. The past_key_values tuple is passed back on the next step.

**Impact:** -7.6ms for 13 tokens. Savings scale with token count — would save ~80ms for 50 tokens.

---

## Step 8: SDPA Fallback for KV-Cached Decode (113.5ms → 110.0ms, -3.5ms)

**What:** During KV-cached decode, seq_q=1 (processing a single new token). Launching our custom flash attention kernel for a single-row query has disproportionate overhead — the kernel launch + grid setup costs more than the actual computation.

PyTorch's `F.scaled_dot_product_attention` is optimized for this exact case on modern GPUs (uses cuDNN attention backend on Hopper).

```python
if q.is_cuda and seq_q <= 4:
    return F.scaled_dot_product_attention(q, k, v, attn_mask=mask, is_causal=is_causal)
```

**Also tested and rejected:**

- `num_stages=2` for flash attention on RTX 5090: kernel won't launch (99KB can't hold two tile buffers)
- `num_warps=8` with 64×64 tiles: no improvement (tile too small for 256 threads)
- PyTorch GELU/SiLU in bf16: +0.3ms (extra kernel launches vs fused path)
- Softmax bf16 output: 0ms (softmax is in-register inside flash attention)

**Impact:** -3.5ms (113.5→110.0ms).

---

## Step 9: fp16 cuBLAS HGEMM (110.0ms → 109.6ms, -0.4ms)

**What:** Changed `Linear._HALF_DTYPE` from `torch.bfloat16` to `torch.float16`. cuBLAS HGEMM with fp16 is 0.4ms faster than bf16 on the RTX 5090's tensor cores.

**Impact:** -0.4ms.

---

## Step 10: Remove `.float()` Casts (109.6ms → 102.1ms, -7.5ms)

**What:** The original codebase called `.float()` (convert to fp32) after every `F.linear()` call — approximately 120 call sites across 32 encoder layers and 28 decoder layers. Each `.float()` call doubles the data size (2 bytes → 4 bytes) and writes the result to VRAM, only for the next operation to cast back.

This is redundant because Triton kernels already compute in fp32 internally:

```python
x = tl.load(x_ptr + ...).to(tl.float32)  # load fp16, compute in fp32
# ... compute ...
y = result.to(tl.float16)  # store back as fp16
tl.store(y_ptr + ..., y)
```

The Python-side `.float()` just adds a VRAM round-trip between every pair of operators.

**Fix:** Removed all `.float()` calls from `Linear._forward_torch()`. Output stays in fp16.

**Impact:** -7.5ms (109.6→102.1ms). The single largest isolated optimization.

---

## Step 11: Remove Activation fp32 Casts (102.1ms → 98.4ms, -3.7ms)

**What:** The GELU and SiLU activation wrappers had Python-side fp32 casts:

```python
# Before:
x = x.float()  # cast to fp32
output = gelu_kernel(x)  # kernel computes in fp32 anyway
```

Removed these casts. The kernels receive fp16, load as fp32 internally, compute, and store as fp16.

**Impact:** -3.7ms (102.1→98.4ms).

---

## Step 12: Remove Norm fp32 Casts + fp16 Embeddings (98.4ms → 98.5ms, ~0ms)

**What:** Same approach for RMSNorm/LayerNorm wrappers — removed Python-side `.float()` calls. Also made the embedding kernel output fp16 directly:

```python
out_dtype = torch.float16 if Linear.BF16 else torch.float32
output = torch.empty((...), dtype=out_dtype, ...)
```

**Impact:** -0.3ms for norm casts, +0.4ms noise from embedding change. Net: ~0ms. The fp16 pipeline is now complete — all data stays in fp16 from embedding through to the LM head.

---

## Step 13: GPUProfile + Dynamic Tiles (98.5ms → 98.5ms, maintenance)

**What:** No performance change on RTX 5090, but essential for portability. Created `GPUProfile` class (layers.py) that:

1. Detects GPU architecture via `torch.cuda.get_device_capability()` and shared memory optin size
2. Classifies into named architectures: `blackwell_consumer`, `hopper`, `ada`, `ampere_dc`, etc.
3. Loads pre-tested tile configs from `_KNOWN_CONFIGS` dict
4. For unknown GPUs, computes tiles dynamically from shared memory budget

**Why needed:** The H200 teaching cluster has ~228KB shared memory (can use 128×128 tiles with num_stages=2). The RTX 5090 has ~99KB (limited to 64×64 with num_stages=1). Without GPUProfile, switching between GPUs requires manual tile changes.


## Rejected Optimizations (tested, measured, not adopted)


| Optimization                           | Source        | Impact | Why Rejected                                           |
| -------------------------------------- | ------------- | ------ | ------------------------------------------------------ |
| SwiGLU grid swizzling (GROUP_SIZE_M=8) | person2 | +18ms  | RTX 5090's 72MB L2 already has good locality           |
| `@triton.autotune` for GELU/SiLU       | person1         | +0.7ms | Tuning warmup cost exceeds gain for pointwise ops      |
| Flash attention `num_stages=2`         | internal      | Crash  | 99KB shared memory can't hold two tile buffers         |
| PyTorch SDPA for all attention         | internal      | +6ms   | Custom kernel faster for long sequences (seq_len ~750) |
| SDPA `enable_gqa=True`                 | internal      | +13ms  | Manual KV head expansion is faster                     |
| Runtime autotune                       | internal      | +3.1ms | Micro-benchmarks chose suboptimal configs              |


---

## Final Result


| GPU              | Baseline | Optimized | Speedup |
| ---------------- | -------- | --------- | ------- |
| RTX 5090         | 261.3ms  | 98.5ms    | 2.65×   |
| H200 MIG 3g.71gb | 464.1ms  | 204.8ms   | 2.27×   |


100% transcription accuracy on all benchmarks, all configurations.