ISA                      RISC-V
Core                     OoO
Branch_Predictor         StatisticalB
Branch_Predictor_Config  90:1 # accuracy:prediction_cycles
I_Cache                  StatisticalC
I_Cache_Config           98:2:10:98:2:10 # load_hit_rate:load_hit_cycles:load_miss_cycles:store_hit_rate:store_hit_cycles:store_miss_cycles
D_Cache                  RealC
D_Cache_Config           32768:4:524288:16:1:13:100:1:10:50 # l1_size:l1_associativity:l2_size:l2_associativity:l1_load_hit_cycles:l2_load_hit_cycles:l2_load_miss_cycles:l1_store_hit_cycles:l2_store_hit_cycles:l2_store_miss_cycles
Instr_Buffer_Size        192
Instr_Queue_Size         64
Fetch_Bandwidth          32
Dispatch_Bandwidth       8
Issue_Bandwidth          8
Commit_Bandwidth         8
Decode_Cycles            1
Dispatch_Cycles          3
Execute_To_Commit_Cycles 1
Prediction_Cycles        0
Misprediction_Penalty    2
Mem_Issue_Bandwidth      8
Mem_Commit_Bandwidth     8
Int_ALU_Count            6
Int_Mul_Div_Count        2
FP_ALU_Count             4
FP_Mul_Div_Count         2
LSU_Count                4
LQ_Size                  32
SQ_Size                  32
