{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462137389010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462137389020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 14:16:28 2016 " "Processing started: Sun May 01 14:16:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462137389020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1462137389020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_integration_test -c alu_integration_test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_integration_test -c alu_integration_test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1462137389020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1462137389325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/xor_dataflow/xor_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/xor_dataflow/xor_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_32_Data " "Found entity 1: XOR_32_Data" {  } { { "../alu_dataflow/xor_dataflow/XOR_32_Data.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/xor_dataflow/XOR_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/or_dataflow/or_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/or_dataflow/or_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_32_Data " "Found entity 1: OR_32_Data" {  } { { "../alu_dataflow/or_dataflow/OR_32_Data.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/or_dataflow/OR_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/and_dataflow/and_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/and_dataflow/and_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_32_Data " "Found entity 1: AND_32_Data" {  } { { "../alu_dataflow/and_dataflow/AND_32_Data.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/and_dataflow/AND_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/adder_gate/full_adder_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/adder_gate/full_adder_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../alu_gate/adder_gate/full_adder_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/adder_gate/full_adder_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/file_register/file_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /git/ee469/lab3/verilog/file_register/file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397072 ""} { "Info" "ISGN_ENTITY_NAME" "2 file_register_low " "Found entity 2: file_register_low" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_gate " "Found entity 1: subtract_gate" {  } { { "../alu_gate/subtract_gate/subtract_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_complement " "Found entity 1: one_complement" {  } { { "../alu_gate/subtract_gate/one_complement.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/subtract_gate/one_complement.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "valid_less_than VALID_LESS_THAN slt_gate.v(22) " "Verilog HDL Declaration information at slt_gate.v(22): object \"valid_less_than\" differs only in case from object \"VALID_LESS_THAN\" in the same scope" {  } { { "../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462137397082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt_gate " "Found entity 1: slt_gate" {  } { { "../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_gate " "Found entity 1: sll_gate" {  } { { "../alu_gate/sll_gate/sll_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/sll_gate/sll_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/shared_modules/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/shared_modules/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../alu_gate/shared_modules/mux_2to1.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dataflow " "Found entity 1: alu_dataflow" {  } { { "../alu_dataflow/alu_dataflow.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_gate " "Found entity 1: adder_gate" {  } { { "../alu_gate/adder_gate/adder_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/adder_gate/adder_gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/git/EE469/Lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v C:/git/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v " "File \"C:/git/EE469/Lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v\" is a duplicate of already analyzed file \"C:/git/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1462137397082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v 0 0 " "Found 0 design units, including 0 entities, in source file /git/ee469/lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../file_register/register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/file_register/register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/file_register/register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../file_register/register_32bit/register_32bit.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/file_register/decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/file_register/decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "../file_register/decoder_5bit/decoder_5bit.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397092 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1462137397092 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1462137397092 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1462137397092 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1462137397092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_integration_test.v 2 2 " "Found 2 design units, including 2 entities, in source file alu_integration_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_integration_test " "Found entity 1: alu_integration_test" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397092 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462137397092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1462137397092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_fr file_register.v(54) " "Verilog HDL Implicit Net warning at file_register.v(54): created implicit net for \"read_fr\"" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1462137397092 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sys_clk alu_integration_test.v(51) " "Verilog HDL Implicit Net warning at alu_integration_test.v(51): created implicit net for \"sys_clk\"" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1462137397092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_integration_test " "Elaborating entity \"alu_integration_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1462137397122 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sm_state alu_integration_test.v(31) " "Verilog HDL warning at alu_integration_test.v(31): object sm_state used but never assigned" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state alu_integration_test.v(45) " "Verilog HDL or VHDL warning at alu_integration_test.v(45): object \"next_state\" assigned a value but never read" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_state alu_integration_test.v(46) " "Verilog HDL or VHDL warning at alu_integration_test.v(46): object \"reset_state\" assigned a value but never read" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "alu_integration_test.v(51) " "Verilog HDL or VHDL warning at the alu_integration_test.v(51): index expression is not wide enough to address all of the elements in the array" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 51 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 alu_integration_test.v(73) " "Verilog HDL assignment warning at alu_integration_test.v(73): truncated value with size 3 to match size of target (2)" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 alu_integration_test.v(77) " "Verilog HDL assignment warning at alu_integration_test.v(77): truncated value with size 3 to match size of target (2)" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 alu_integration_test.v(81) " "Verilog HDL assignment warning at alu_integration_test.v(81): truncated value with size 3 to match size of target (2)" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 alu_integration_test.v(85) " "Verilog HDL assignment warning at alu_integration_test.v(85): truncated value with size 3 to match size of target (2)" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sm_state.SM_IDLE 0 alu_integration_test.v(31) " "Net \"sm_state.SM_IDLE\" at alu_integration_test.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sm_state.SM_LOAD_SRAM 0 alu_integration_test.v(31) " "Net \"sm_state.SM_LOAD_SRAM\" at alu_integration_test.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sm_state.SM_ALU_OP 0 alu_integration_test.v(31) " "Net \"sm_state.SM_ALU_OP\" at alu_integration_test.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 alu_integration_test.v(20) " "Output port \"HEX0\" at alu_integration_test.v(20) has no driver" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 alu_integration_test.v(20) " "Output port \"HEX1\" at alu_integration_test.v(20) has no driver" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 alu_integration_test.v(20) " "Output port \"HEX2\" at alu_integration_test.v(20) has no driver" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 alu_integration_test.v(20) " "Output port \"HEX3\" at alu_integration_test.v(20) has no driver" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 alu_integration_test.v(20) " "Output port \"HEX4\" at alu_integration_test.v(20) has no driver" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 alu_integration_test.v(20) " "Output port \"HEX5\" at alu_integration_test.v(20) has no driver" {  } { { "alu_integration_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "alu_integration_test.v" "clock_divider" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137397122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:alu_sram " "Elaborating entity \"sram\" for hierarchy \"sram:alu_sram\"" {  } { { "alu_integration_test.v" "alu_sram" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137397122 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mar sram.v(34) " "Verilog HDL Always Construct warning at sram.v(34): inferring latch(es) for variable \"mar\", which holds its previous value in one or more paths through the always construct" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr sram.v(34) " "Verilog HDL Always Construct warning at sram.v(34): inferring latch(es) for variable \"mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[0\] sram.v(50) " "Inferred latch for \"mdr\[0\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[1\] sram.v(50) " "Inferred latch for \"mdr\[1\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[2\] sram.v(50) " "Inferred latch for \"mdr\[2\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[3\] sram.v(50) " "Inferred latch for \"mdr\[3\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[4\] sram.v(50) " "Inferred latch for \"mdr\[4\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[5\] sram.v(50) " "Inferred latch for \"mdr\[5\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[6\] sram.v(50) " "Inferred latch for \"mdr\[6\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[7\] sram.v(50) " "Inferred latch for \"mdr\[7\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[8\] sram.v(50) " "Inferred latch for \"mdr\[8\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[9\] sram.v(50) " "Inferred latch for \"mdr\[9\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[10\] sram.v(50) " "Inferred latch for \"mdr\[10\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[11\] sram.v(50) " "Inferred latch for \"mdr\[11\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[12\] sram.v(50) " "Inferred latch for \"mdr\[12\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[13\] sram.v(50) " "Inferred latch for \"mdr\[13\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[14\] sram.v(50) " "Inferred latch for \"mdr\[14\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[15\] sram.v(50) " "Inferred latch for \"mdr\[15\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[0\] sram.v(50) " "Inferred latch for \"mar\[0\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[1\] sram.v(50) " "Inferred latch for \"mar\[1\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[2\] sram.v(50) " "Inferred latch for \"mar\[2\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[3\] sram.v(50) " "Inferred latch for \"mar\[3\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[4\] sram.v(50) " "Inferred latch for \"mar\[4\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[5\] sram.v(50) " "Inferred latch for \"mar\[5\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[6\] sram.v(50) " "Inferred latch for \"mar\[6\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[7\] sram.v(50) " "Inferred latch for \"mar\[7\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[8\] sram.v(50) " "Inferred latch for \"mar\[8\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[9\] sram.v(50) " "Inferred latch for \"mar\[9\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[10\] sram.v(50) " "Inferred latch for \"mar\[10\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462137397122 "|alu_integration_test|sram:alu_sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register file_register:alu_fr " "Elaborating entity \"file_register\" for hierarchy \"file_register:alu_fr\"" {  } { { "alu_integration_test.v" "alu_fr" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137397122 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[0\].read_fr 0 file_register.v(54) " "Net \"READ\[0\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[1\].read_fr 0 file_register.v(54) " "Net \"READ\[1\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[2\].read_fr 0 file_register.v(54) " "Net \"READ\[2\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[3\].read_fr 0 file_register.v(54) " "Net \"READ\[3\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[4\].read_fr 0 file_register.v(54) " "Net \"READ\[4\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[5\].read_fr 0 file_register.v(54) " "Net \"READ\[5\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[6\].read_fr 0 file_register.v(54) " "Net \"READ\[6\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[7\].read_fr 0 file_register.v(54) " "Net \"READ\[7\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[8\].read_fr 0 file_register.v(54) " "Net \"READ\[8\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[9\].read_fr 0 file_register.v(54) " "Net \"READ\[9\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[10\].read_fr 0 file_register.v(54) " "Net \"READ\[10\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[11\].read_fr 0 file_register.v(54) " "Net \"READ\[11\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[12\].read_fr 0 file_register.v(54) " "Net \"READ\[12\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[13\].read_fr 0 file_register.v(54) " "Net \"READ\[13\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[14\].read_fr 0 file_register.v(54) " "Net \"READ\[14\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[15\].read_fr 0 file_register.v(54) " "Net \"READ\[15\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[16\].read_fr 0 file_register.v(54) " "Net \"READ\[16\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[17\].read_fr 0 file_register.v(54) " "Net \"READ\[17\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[18\].read_fr 0 file_register.v(54) " "Net \"READ\[18\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[19\].read_fr 0 file_register.v(54) " "Net \"READ\[19\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[20\].read_fr 0 file_register.v(54) " "Net \"READ\[20\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[21\].read_fr 0 file_register.v(54) " "Net \"READ\[21\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[22\].read_fr 0 file_register.v(54) " "Net \"READ\[22\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[23\].read_fr 0 file_register.v(54) " "Net \"READ\[23\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[24\].read_fr 0 file_register.v(54) " "Net \"READ\[24\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[25\].read_fr 0 file_register.v(54) " "Net \"READ\[25\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[26\].read_fr 0 file_register.v(54) " "Net \"READ\[26\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[27\].read_fr 0 file_register.v(54) " "Net \"READ\[27\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[28\].read_fr 0 file_register.v(54) " "Net \"READ\[28\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[29\].read_fr 0 file_register.v(54) " "Net \"READ\[29\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[30\].read_fr 0 file_register.v(54) " "Net \"READ\[30\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "READ\[31\].read_fr 0 file_register.v(54) " "Net \"READ\[31\].read_fr\" at file_register.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1462137397122 "|alu_integration_test|file_register:alu_fr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 file_register:alu_fr\|mux_2to1:WRITE\[0\].write_direct_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"file_register:alu_fr\|mux_2to1:WRITE\[0\].write_direct_mux\"" {  } { { "../file_register/file_register.v" "WRITE\[0\].write_direct_mux" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137397142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register_low file_register:alu_fr\|file_register_low:FILE_REG_HW " "Elaborating entity \"file_register_low\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\"" {  } { { "../file_register/file_register.v" "FILE_REG_HW" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137397152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5bit file_register:alu_fr\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder " "Elaborating entity \"decoder_5bit\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder\"" {  } { { "../file_register/file_register.v" "write_decoder" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137397198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG " "Elaborating entity \"register_32bit\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\"" {  } { { "../file_register/file_register.v" "FILE_REGISTER\[0\].F_REG" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137397258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF " "Elaborating entity \"d_flipflop\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\"" {  } { { "../file_register/register_32bit/register_32bit.v" "REGISTER\[0\].FF" { Text "C:/git/EE469/Lab3/verilog/file_register/register_32bit/register_32bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137397268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dataflow alu_dataflow:alu " "Elaborating entity \"alu_dataflow\" for hierarchy \"alu_dataflow:alu\"" {  } { { "alu_integration_test.v" "alu" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137398128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_gate alu_dataflow:alu\|adder_gate:adder_module " "Elaborating entity \"adder_gate\" for hierarchy \"alu_dataflow:alu\|adder_gate:adder_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "adder_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137398128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu_dataflow:alu\|adder_gate:adder_module\|full_adder:bit0_summation " "Elaborating entity \"full_adder\" for hierarchy \"alu_dataflow:alu\|adder_gate:adder_module\|full_adder:bit0_summation\"" {  } { { "../alu_gate/adder_gate/adder_gate.v" "bit0_summation" { Text "C:/git/EE469/Lab3/verilog/alu_gate/adder_gate/adder_gate.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137398128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract_gate alu_dataflow:alu\|subtract_gate:subtract_module " "Elaborating entity \"subtract_gate\" for hierarchy \"alu_dataflow:alu\|subtract_gate:subtract_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "subtract_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137398138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_complement alu_dataflow:alu\|subtract_gate:subtract_module\|one_complement:negate_value " "Elaborating entity \"one_complement\" for hierarchy \"alu_dataflow:alu\|subtract_gate:subtract_module\|one_complement:negate_value\"" {  } { { "../alu_gate/subtract_gate/subtract_gate.v" "negate_value" { Text "C:/git/EE469/Lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137398138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_32_Data alu_dataflow:alu\|AND_32_Data:and_module " "Elaborating entity \"AND_32_Data\" for hierarchy \"alu_dataflow:alu\|AND_32_Data:and_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "and_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137398158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_32_Data alu_dataflow:alu\|OR_32_Data:or_module " "Elaborating entity \"OR_32_Data\" for hierarchy \"alu_dataflow:alu\|OR_32_Data:or_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "or_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137398158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_32_Data alu_dataflow:alu\|XOR_32_Data:xor_module " "Elaborating entity \"XOR_32_Data\" for hierarchy \"alu_dataflow:alu\|XOR_32_Data:xor_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "xor_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137398158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_gate alu_dataflow:alu\|slt_gate:slt_module " "Elaborating entity \"slt_gate\" for hierarchy \"alu_dataflow:alu\|slt_gate:slt_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "slt_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137398158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_gate alu_dataflow:alu\|sll_gate:sll_module " "Elaborating entity \"sll_gate\" for hierarchy \"alu_dataflow:alu\|sll_gate:sll_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "sll_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1462137398158 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1462137398894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/git/EE469/Lab3/verilog/alu_integration_test/output_files/alu_integration_test.map.smsg " "Generated suppressed messages file C:/git/EE469/Lab3/verilog/alu_integration_test/output_files/alu_integration_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1462137398934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462137398964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 14:16:38 2016 " "Processing ended: Sun May 01 14:16:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462137398964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462137398964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462137398964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1462137398964 ""}
