.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH timing_enable_genclk_source_path_register_limit  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBtiming_enable_genclk_source_path_register_limit\fR
.SH Syntax \fBtiming_enable_genclk_source_path_register_limit\fR  {true | false}
.P Default: false
.P Limits the generated clock source latency path to traverse across one register only.
.P When set to false, the software allows master clock latency path to traverse across any number of sequential devices to reach the generated clock target pin.
.P When set to true, the software restricts the master clock latency path for a generated clock to traverse exactly one sequential device.
.P To set this global variable, use the set command.
.P
