{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 20:29:31 2016 " "Info: Processing started: Mon Nov 14 20:29:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_spi_de0 -c test_spi_de0 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_spi_de0 -c test_spi_de0 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex27seg.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file hex27seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pk_hex27seg " "Info: Found design unit 1: pk_hex27seg" {  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hex27seg-synth " "Info: Found design unit 2: hex27seg-synth" {  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hex27seg " "Info: Found entity 1: hex27seg" {  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_pulso.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file gen_pulso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PK_GEN_PULSO " "Info: Found design unit 1: PK_GEN_PULSO" {  } { { "gen_pulso.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/gen_pulso.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GEN_PULSO-BEHAV " "Info: Found design unit 2: GEN_PULSO-BEHAV" {  } { { "gen_pulso.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/gen_pulso.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GEN_PULSO " "Info: Found entity 1: GEN_PULSO" {  } { { "gen_pulso.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/gen_pulso.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_spi_de0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_spi_de0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_spi_de0-synth " "Info: Found design unit 1: test_spi_de0-synth" {  } { { "test_spi_de0.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_spi_de0 " "Info: Found entity 1: test_spi_de0" {  } { { "test_spi_de0.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_spi_side.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_spi_side.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_spi_side-synth " "Info: Found design unit 1: test_spi_side-synth" {  } { { "test_spi_side.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_side.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_spi_side " "Info: Found entity 1: test_spi_side" {  } { { "test_spi_side.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_side.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_spi_slaves.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_spi_slaves.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_spi_slaves-synth " "Info: Found design unit 1: test_spi_slaves-synth" {  } { { "test_spi_slaves.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_slaves.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_spi_slaves " "Info: Found entity 1: test_spi_slaves" {  } { { "test_spi_slaves.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_slaves.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../src/spi_master_slave/spi_master.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../src/spi_master_slave/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Info: Found design unit 1: spi_master-rtl" {  } { { "../../src/spi_master_slave/spi_master.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/spi_master_slave/spi_master.vhd" 215 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Info: Found entity 1: spi_master" {  } { { "../../src/spi_master_slave/spi_master.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/spi_master_slave/spi_master.vhd" 173 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../src/spi_master_slave/spi_slave.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../src/spi_master_slave/spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-rtl " "Info: Found design unit 1: spi_slave-rtl" {  } { { "../../src/spi_master_slave/spi_slave.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/spi_master_slave/spi_slave.vhd" 182 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Info: Found entity 1: spi_slave" {  } { { "../../src/spi_master_slave/spi_slave.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/spi_master_slave/spi_slave.vhd" 143 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../src/maquina_control/Maquina_de_control.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ../../src/maquina_control/Maquina_de_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pk_Maquina_de_Control " "Info: Found design unit 1: pk_Maquina_de_Control" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Maquina_de_Control-func " "Info: Found design unit 2: Maquina_de_Control-func" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Maquina_de_Control " "Info: Found entity 1: Maquina_de_Control" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../src/interconnect/interconnect.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../src/interconnect/interconnect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interconnect-behav " "Info: Found design unit 1: interconnect-behav" {  } { { "../../src/interconnect/interconnect.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/interconnect/interconnect.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 interconnect " "Info: Found entity 1: interconnect" {  } { { "../../src/interconnect/interconnect.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/interconnect/interconnect.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_test_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo_test_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_test_1-SYN " "Info: Found design unit 1: fifo_test_1-SYN" {  } { { "fifo_test_1.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/fifo_test_1.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo_test_1 " "Info: Found entity 1: fifo_test_1" {  } { { "fifo_test_1.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/fifo_test_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_spi_de0 " "Info: Elaborating entity \"test_spi_de0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sg_mc_do_2_o test_spi_de0.vhd(176) " "Warning (10541): VHDL Signal Declaration warning at test_spi_de0.vhd(176): used implicit default value for signal \"sg_mc_do_2_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_spi_de0.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sg_mc_wren_2_o test_spi_de0.vhd(177) " "Warning (10541): VHDL Signal Declaration warning at test_spi_de0.vhd(177): used implicit default value for signal \"sg_mc_wren_2_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_spi_de0.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.vhd" 177 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_spi_side test_spi_side:T_spi " "Info: Elaborating entity \"test_spi_side\" for hierarchy \"test_spi_side:T_spi\"" {  } { { "test_spi_de0.vhd" "T_spi" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.vhd" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconnect test_spi_side:T_spi\|interconnect:U0 " "Info: Elaborating entity \"interconnect\" for hierarchy \"test_spi_side:T_spi\|interconnect:U0\"" {  } { { "test_spi_side.vhd" "U0" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_side.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master test_spi_side:T_spi\|spi_master:SPI_1 " "Info: Elaborating entity \"spi_master\" for hierarchy \"test_spi_side:T_spi\|spi_master:SPI_1\"" {  } { { "test_spi_side.vhd" "SPI_1" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_side.vhd" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maquina_de_Control Maquina_de_Control:MC " "Info: Elaborating entity \"Maquina_de_Control\" for hierarchy \"Maquina_de_Control:MC\"" {  } { { "test_spi_de0.vhd" "MC" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.vhd" 227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_spi_slaves test_spi_slaves:T_slaves " "Info: Elaborating entity \"test_spi_slaves\" for hierarchy \"test_spi_slaves:T_slaves\"" {  } { { "test_spi_de0.vhd" "T_slaves" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.vhd" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave test_spi_slaves:T_slaves\|spi_slave:SLAVE_1 " "Info: Elaborating entity \"spi_slave\" for hierarchy \"test_spi_slaves:T_slaves\|spi_slave:SLAVE_1\"" {  } { { "test_spi_slaves.vhd" "SLAVE_1" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_slaves.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEN_PULSO GEN_PULSO:gen_pul " "Info: Elaborating entity \"GEN_PULSO\" for hierarchy \"GEN_PULSO:gen_pul\"" {  } { { "test_spi_de0.vhd" "gen_pul" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.vhd" 258 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_test_1 fifo_test_1:fifo_test_1_inst " "Info: Elaborating entity \"fifo_test_1\" for hierarchy \"fifo_test_1:fifo_test_1_inst\"" {  } { { "test_spi_de0.vhd" "fifo_test_1_inst" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.vhd" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\"" {  } { { "fifo_test_1.vhd" "scfifo_component" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/fifo_test_1.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\"" {  } { { "fifo_test_1.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/fifo_test_1.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component " "Info: Instantiated megafunction \"fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo_test_1.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/fifo_test_1.vhd" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tf71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_tf71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tf71 " "Info: Found entity 1: scfifo_tf71" {  } { { "db/scfifo_tf71.tdf" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/scfifo_tf71.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tf71 fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated " "Info: Elaborating entity \"scfifo_tf71\" for hierarchy \"fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4m71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_4m71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4m71 " "Info: Found entity 1: a_dpfifo_4m71" {  } { { "db/a_dpfifo_4m71.tdf" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/a_dpfifo_4m71.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4m71 fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo " "Info: Elaborating entity \"a_dpfifo_4m71\" for hierarchy \"fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\"" {  } { { "db/scfifo_tf71.tdf" "dpfifo" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/scfifo_tf71.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9pf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pf1 " "Info: Found entity 1: altsyncram_9pf1" {  } { { "db/altsyncram_9pf1.tdf" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/altsyncram_9pf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pf1 fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|altsyncram_9pf1:FIFOram " "Info: Elaborating entity \"altsyncram_9pf1\" for hierarchy \"fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|altsyncram_9pf1:FIFOram\"" {  } { { "db/a_dpfifo_4m71.tdf" "FIFOram" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/a_dpfifo_4m71.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9r8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9r8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9r8 " "Info: Found entity 1: cmpr_9r8" {  } { { "db/cmpr_9r8.tdf" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/cmpr_9r8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9r8 fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|cmpr_9r8:almost_full_comparer " "Info: Elaborating entity \"cmpr_9r8\" for hierarchy \"fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|cmpr_9r8:almost_full_comparer\"" {  } { { "db/a_dpfifo_4m71.tdf" "almost_full_comparer" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/a_dpfifo_4m71.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9r8 fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|cmpr_9r8:three_comparison " "Info: Elaborating entity \"cmpr_9r8\" for hierarchy \"fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|cmpr_9r8:three_comparison\"" {  } { { "db/a_dpfifo_4m71.tdf" "three_comparison" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/a_dpfifo_4m71.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k8b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_k8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k8b " "Info: Found entity 1: cntr_k8b" {  } { { "db/cntr_k8b.tdf" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/cntr_k8b.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k8b fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|cntr_k8b:rd_ptr_msb " "Info: Elaborating entity \"cntr_k8b\" for hierarchy \"fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|cntr_k8b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4m71.tdf" "rd_ptr_msb" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/a_dpfifo_4m71.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_197.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_197.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_197 " "Info: Found entity 1: cntr_197" {  } { { "db/cntr_197.tdf" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/cntr_197.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_197 fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|cntr_197:usedw_counter " "Info: Elaborating entity \"cntr_197\" for hierarchy \"fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|cntr_197:usedw_counter\"" {  } { { "db/a_dpfifo_4m71.tdf" "usedw_counter" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/a_dpfifo_4m71.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l8b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_l8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l8b " "Info: Found entity 1: cntr_l8b" {  } { { "db/cntr_l8b.tdf" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/cntr_l8b.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l8b fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|cntr_l8b:wr_ptr " "Info: Elaborating entity \"cntr_l8b\" for hierarchy \"fifo_test_1:fifo_test_1_inst\|scfifo:scfifo_component\|scfifo_tf71:auto_generated\|a_dpfifo_4m71:dpfifo\|cntr_l8b:wr_ptr\"" {  } { { "db/a_dpfifo_4m71.tdf" "wr_ptr" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/a_dpfifo_4m71.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex27seg hex27seg:hex0 " "Info: Elaborating entity \"hex27seg\" for hierarchy \"hex27seg:hex0\"" {  } { { "test_spi_de0.vhd" "hex0" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/test_spi_de0.vhd" 276 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "34 " "Info: Inferred 34 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex3\|Mux0\"" {  } { { "hex27seg.vhd" "Mux0" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex3\|Mux1\"" {  } { { "hex27seg.vhd" "Mux1" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex3\|Mux2\"" {  } { { "hex27seg.vhd" "Mux2" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex3\|Mux3\"" {  } { { "hex27seg.vhd" "Mux3" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex3\|Mux4\"" {  } { { "hex27seg.vhd" "Mux4" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex3\|Mux5\"" {  } { { "hex27seg.vhd" "Mux5" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex3\|Mux6\"" {  } { { "hex27seg.vhd" "Mux6" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex2\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex2\|Mux0\"" {  } { { "hex27seg.vhd" "Mux0" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex2\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex2\|Mux1\"" {  } { { "hex27seg.vhd" "Mux1" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex2\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex2\|Mux2\"" {  } { { "hex27seg.vhd" "Mux2" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex2\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex2\|Mux3\"" {  } { { "hex27seg.vhd" "Mux3" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex2\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex2\|Mux4\"" {  } { { "hex27seg.vhd" "Mux4" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex2\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex2\|Mux5\"" {  } { { "hex27seg.vhd" "Mux5" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex2\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex2\|Mux6\"" {  } { { "hex27seg.vhd" "Mux6" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex1\|Mux0\"" {  } { { "hex27seg.vhd" "Mux0" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex1\|Mux1\"" {  } { { "hex27seg.vhd" "Mux1" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex1\|Mux2\"" {  } { { "hex27seg.vhd" "Mux2" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex1\|Mux3\"" {  } { { "hex27seg.vhd" "Mux3" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex1\|Mux4\"" {  } { { "hex27seg.vhd" "Mux4" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex1\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex1\|Mux5\"" {  } { { "hex27seg.vhd" "Mux5" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex1\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex1\|Mux6\"" {  } { { "hex27seg.vhd" "Mux6" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex0\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex0\|Mux0\"" {  } { { "hex27seg.vhd" "Mux0" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex0\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex0\|Mux1\"" {  } { { "hex27seg.vhd" "Mux1" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex0\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex0\|Mux2\"" {  } { { "hex27seg.vhd" "Mux2" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex0\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex0\|Mux3\"" {  } { { "hex27seg.vhd" "Mux3" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex0\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex0\|Mux4\"" {  } { { "hex27seg.vhd" "Mux4" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex0\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex0\|Mux5\"" {  } { { "hex27seg.vhd" "Mux5" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex27seg:hex0\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex27seg:hex0\|Mux6\"" {  } { { "hex27seg.vhd" "Mux6" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Maquina_de_Control:MC\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Maquina_de_Control:MC\|Mux0\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "Mux0" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Maquina_de_Control:MC\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Maquina_de_Control:MC\|Mux1\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "Mux1" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Maquina_de_Control:MC\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Maquina_de_Control:MC\|Mux2\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "Mux2" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Maquina_de_Control:MC\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Maquina_de_Control:MC\|Mux3\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "Mux3" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Maquina_de_Control:MC\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Maquina_de_Control:MC\|Mux4\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "Mux4" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Maquina_de_Control:MC\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Maquina_de_Control:MC\|Mux5\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "Mux5" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex27seg:hex3\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"hex27seg:hex3\|lpm_mux:Mux0\"" {  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex27seg:hex3\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"hex27seg:hex3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_src.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_src.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Info: Found entity 1: mux_src" {  } { { "db/mux_src.tdf" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/mux_src.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex27seg:hex3\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"hex27seg:hex3\|lpm_mux:Mux1\"" {  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex27seg:hex3\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"hex27seg:hex3\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex27seg:hex3\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"hex27seg:hex3\|lpm_mux:Mux2\"" {  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex27seg:hex3\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"hex27seg:hex3\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex27seg:hex3\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"hex27seg:hex3\|lpm_mux:Mux3\"" {  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex27seg:hex3\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"hex27seg:hex3\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex27seg:hex3\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"hex27seg:hex3\|lpm_mux:Mux4\"" {  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex27seg:hex3\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"hex27seg:hex3\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex27seg:hex3\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"hex27seg:hex3\|lpm_mux:Mux5\"" {  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex27seg:hex3\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"hex27seg:hex3\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex27seg:hex3\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"hex27seg:hex3\|lpm_mux:Mux6\"" {  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex27seg:hex3\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"hex27seg:hex3\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "hex27seg.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/hex27seg.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Maquina_de_Control:MC\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Maquina_de_Control:MC\|lpm_mux:Mux0\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Maquina_de_Control:MC\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Maquina_de_Control:MC\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mtc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_mtc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mtc " "Info: Found entity 1: mux_mtc" {  } { { "db/mux_mtc.tdf" "" { Text "E:/RHD2132_FPGA.git/trunk/quartus/test_spi_de0/db/mux_mtc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Maquina_de_Control:MC\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"Maquina_de_Control:MC\|lpm_mux:Mux1\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Maquina_de_Control:MC\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"Maquina_de_Control:MC\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Maquina_de_Control:MC\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"Maquina_de_Control:MC\|lpm_mux:Mux2\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Maquina_de_Control:MC\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"Maquina_de_Control:MC\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Maquina_de_Control:MC\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"Maquina_de_Control:MC\|lpm_mux:Mux3\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Maquina_de_Control:MC\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"Maquina_de_Control:MC\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Maquina_de_Control:MC\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"Maquina_de_Control:MC\|lpm_mux:Mux4\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Maquina_de_Control:MC\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"Maquina_de_Control:MC\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Maquina_de_Control:MC\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"Maquina_de_Control:MC\|lpm_mux:Mux5\"" {  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Maquina_de_Control:MC\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"Maquina_de_Control:MC\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../src/maquina_control/Maquina_de_control.vhd" "" { Text "E:/RHD2132_FPGA.git/trunk/src/maquina_control/Maquina_de_control.vhd" 100 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 20:29:34 2016 " "Info: Processing ended: Mon Nov 14 20:29:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
