
Warning-[MXIR-W] VCS-MX build is required
  Please make sure that vlogan is from the intended build.

Command: vlogan -full64 -work lab_rtl +v2k -f /mnt/hgfs/Lab1/03_verif/verif/script/rtl.f \
-l /mnt/hgfs/Lab1/03_verif/sim_result/rtl_vlog.log +define+VCS
                         Chronologic VCS (TM)
       Version M-2017.03-SP2_Full64 -- Fri Mar 29 06:04:13 2024
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/mnt/hgfs/Lab1/02_rtl/adder_1bit.sv'
Parsing design file '/mnt/hgfs/Lab1/02_rtl/adder_4bit.sv'

Error-[SVS] System Verilog construct
/mnt/hgfs/Lab1/02_rtl/adder_4bit.sv, 12
create_adder
  Single-value unpacked dimension specifiers are only supported in System 
  Verilog.
  You must use SystemVerilog mode to enable support for this feature.

1 error
CPU time: .183 seconds to compile
