static struct V_1 *\r\nF_1 (\r\nstruct V_2 * log )\r\n{\r\nstruct V_1 * V_3 ;\r\nV_3 = F_2 ( log , 0 , 1 , V_4 , 0 ,\r\nV_5 | V_6 ) ;\r\nV_3 -> V_7 = 0 ;\r\nreturn V_3 ;\r\n}\r\nvoid\r\nF_3 (\r\nstruct V_2 * log )\r\n{\r\nlog -> V_8 -> V_9 -> V_10 = F_1 ( log ) ;\r\nlog -> V_8 -> V_9 -> V_11 = 1 ;\r\n}\r\nstatic inline int\r\nF_4 (\r\nT_1 V_12 )\r\n{\r\nreturn F_5 ( ( sizeof( struct V_13 ) +\r\nV_12 * sizeof( struct V_14 ) ) ,\r\nsizeof( V_15 ) ) ;\r\n}\r\nstatic void\r\nF_6 (\r\nstruct V_2 * log ,\r\nstruct V_16 * V_17 )\r\n{\r\nstruct V_18 * V_19 ;\r\nF_7 (lidp, &tp->t_items, lid_trans) {\r\nstruct V_20 * V_21 = V_19 -> V_22 ;\r\nstruct V_13 * V_23 ;\r\nint V_12 = 0 ;\r\nint V_24 = 0 ;\r\nint V_25 ;\r\nbool V_26 = false ;\r\nif ( ! ( V_19 -> V_27 & V_28 ) )\r\ncontinue;\r\nV_21 -> V_29 -> V_30 ( V_21 , & V_12 , & V_24 ) ;\r\nif ( V_12 == V_31 ) {\r\nV_26 = true ;\r\nV_12 = 0 ;\r\nV_24 = 0 ;\r\n}\r\nV_24 += V_12 * sizeof( V_15 ) ;\r\nV_24 = F_5 ( V_24 , sizeof( V_15 ) ) ;\r\nV_25 = V_24 + F_4 ( V_12 ) ;\r\nif ( ! V_21 -> V_32 ||\r\nV_25 > V_21 -> V_32 -> V_33 ) {\r\nF_8 ( V_21 -> V_32 ) ;\r\nV_23 = F_9 ( V_25 , V_5 | V_6 ) ;\r\nmemset ( V_23 , 0 , F_4 ( V_12 ) ) ;\r\nV_23 -> V_34 = V_21 ;\r\nV_23 -> V_33 = V_25 ;\r\nif ( V_26 )\r\nV_23 -> V_35 = V_31 ;\r\nelse\r\nV_23 -> V_36 = (struct V_14 * ) & V_23 [ 1 ] ;\r\nV_21 -> V_32 = V_23 ;\r\n} else {\r\nV_23 = V_21 -> V_32 ;\r\nif ( V_26 )\r\nV_23 -> V_35 = V_31 ;\r\nelse\r\nV_23 -> V_35 = 0 ;\r\nV_23 -> V_37 = 0 ;\r\nV_23 -> V_38 = NULL ;\r\n}\r\nV_23 -> V_39 = V_12 ;\r\nV_23 -> V_40 = ( char * ) V_23 + F_4 ( V_12 ) ;\r\n}\r\n}\r\nSTATIC void\r\nF_10 (\r\nstruct V_2 * log ,\r\nstruct V_13 * V_23 ,\r\nstruct V_13 * V_41 ,\r\nint * V_42 ,\r\nint * V_43 )\r\n{\r\nif ( V_23 -> V_35 != V_31 ) {\r\n* V_42 += V_23 -> V_37 ;\r\n* V_43 += V_23 -> V_39 ;\r\n}\r\nif ( ! V_41 ) {\r\nV_23 -> V_34 -> V_29 -> V_44 ( V_23 -> V_34 ) ;\r\nV_23 -> V_34 -> V_32 = NULL ;\r\n} else if ( V_41 != V_23 ) {\r\nASSERT ( V_23 -> V_35 != V_31 ) ;\r\n* V_42 -= V_41 -> V_37 ;\r\n* V_43 -= V_41 -> V_39 ;\r\nV_23 -> V_34 -> V_32 = V_41 ;\r\n}\r\nV_23 -> V_34 -> V_45 = V_23 ;\r\nif ( ! V_23 -> V_34 -> V_46 )\r\nV_23 -> V_34 -> V_46 = log -> V_8 -> V_9 -> V_11 ;\r\n}\r\nstatic void\r\nF_11 (\r\nstruct V_2 * log ,\r\nstruct V_16 * V_17 ,\r\nint * V_42 ,\r\nint * V_43 )\r\n{\r\nstruct V_18 * V_19 ;\r\nif ( F_12 ( & V_17 -> V_47 ) ) {\r\nASSERT ( 0 ) ;\r\nreturn;\r\n}\r\nF_7 (lidp, &tp->t_items, lid_trans) {\r\nstruct V_20 * V_21 = V_19 -> V_22 ;\r\nstruct V_13 * V_23 ;\r\nstruct V_13 * V_41 = NULL ;\r\nstruct V_13 * V_48 ;\r\nbool V_26 = false ;\r\nif ( ! ( V_19 -> V_27 & V_28 ) )\r\ncontinue;\r\nV_48 = V_21 -> V_32 ;\r\nif ( V_48 -> V_35 == V_31 )\r\nV_26 = true ;\r\nif ( ! V_48 -> V_39 && ! V_26 )\r\ncontinue;\r\nV_41 = V_21 -> V_45 ;\r\nif ( V_21 -> V_45 && V_48 -> V_33 <= V_21 -> V_45 -> V_33 ) {\r\nV_23 = V_21 -> V_45 ;\r\nV_23 -> V_38 = NULL ;\r\nif ( V_26 )\r\ngoto V_49;\r\n* V_43 -= V_23 -> V_39 ;\r\n* V_42 -= V_23 -> V_37 ;\r\nV_23 -> V_39 = V_48 -> V_39 ;\r\nV_23 -> V_35 = 0 ;\r\nV_23 -> V_37 = 0 ;\r\nV_23 -> V_40 = ( char * ) V_23 +\r\nF_4 ( V_23 -> V_39 ) ;\r\n} else {\r\nV_23 = V_48 ;\r\nV_23 -> V_34 = V_21 ;\r\nif ( V_26 ) {\r\nASSERT ( V_21 -> V_45 == NULL ) ;\r\ngoto V_49;\r\n}\r\n}\r\nASSERT ( F_13 ( ( unsigned long ) V_23 -> V_40 , sizeof( V_15 ) ) ) ;\r\nV_21 -> V_29 -> V_50 ( V_21 , V_23 ) ;\r\nV_49:\r\nF_10 ( log , V_23 , V_41 , V_42 , V_43 ) ;\r\n}\r\n}\r\nstatic void\r\nF_14 (\r\nstruct V_2 * log ,\r\nstruct V_16 * V_17 )\r\n{\r\nstruct V_51 * V_52 = log -> V_8 ;\r\nstruct V_53 * V_54 = V_52 -> V_9 ;\r\nstruct V_18 * V_19 ;\r\nint V_55 = 0 ;\r\nint V_43 = 0 ;\r\nint V_56 ;\r\nASSERT ( V_17 ) ;\r\nF_11 ( log , V_17 , & V_55 , & V_43 ) ;\r\nF_15 ( & V_52 -> V_57 ) ;\r\nF_7 (lidp, &tp->t_items, lid_trans) {\r\nstruct V_20 * V_21 = V_19 -> V_22 ;\r\nif ( ! ( V_19 -> V_27 & V_28 ) )\r\ncontinue;\r\nif ( ! F_16 ( & V_21 -> V_58 , & V_52 -> V_59 ) )\r\nF_17 ( & V_21 -> V_58 , & V_52 -> V_59 ) ;\r\n}\r\nV_55 += V_43 * sizeof( V_60 ) ;\r\nV_54 -> V_61 += V_43 ;\r\nif ( ! F_12 ( & V_17 -> V_62 ) )\r\nF_18 ( & V_17 -> V_62 , & V_54 -> V_63 ) ;\r\nif ( V_54 -> V_10 -> V_7 == 0 ) {\r\nV_54 -> V_10 -> V_7 = V_54 -> V_10 -> V_64 ;\r\nV_17 -> V_65 -> V_7 -= V_54 -> V_10 -> V_64 ;\r\n}\r\nV_56 = log -> V_66 - log -> V_67 ;\r\nif ( V_55 > 0 && ( V_54 -> V_68 / V_56 !=\r\n( V_54 -> V_68 + V_55 ) / V_56 ) ) {\r\nint V_69 ;\r\nV_69 = ( V_55 + V_56 - 1 ) / V_56 ;\r\nV_69 *= log -> V_67 + sizeof( struct V_70 ) ;\r\nV_54 -> V_10 -> V_64 += V_69 ;\r\nV_54 -> V_10 -> V_7 += V_69 ;\r\nV_17 -> V_65 -> V_7 -= V_69 ;\r\nASSERT ( V_17 -> V_65 -> V_7 >= V_55 ) ;\r\n}\r\nV_17 -> V_65 -> V_7 -= V_55 ;\r\nV_54 -> V_68 += V_55 ;\r\nF_19 ( & V_52 -> V_57 ) ;\r\n}\r\nstatic void\r\nF_20 (\r\nstruct V_13 * V_71 )\r\n{\r\nstruct V_13 * V_23 ;\r\nfor ( V_23 = V_71 ; V_23 ; ) {\r\nstruct V_13 * V_72 = V_23 -> V_38 ;\r\nF_8 ( V_23 ) ;\r\nV_23 = V_72 ;\r\n}\r\n}\r\nstatic void\r\nF_21 (\r\nvoid * args ,\r\nint abort )\r\n{\r\nstruct V_53 * V_54 = args ;\r\nstruct V_73 * V_74 = V_54 -> V_52 -> V_75 -> V_76 ;\r\nF_22 ( V_54 -> V_52 -> V_75 -> V_77 , V_54 -> V_78 ,\r\nV_54 -> V_79 , abort ) ;\r\nF_23 ( & V_54 -> V_63 ) ;\r\nF_24 ( V_74 , & V_54 -> V_63 ,\r\n( V_74 -> V_80 & V_81 ) && ! abort ) ;\r\nF_15 ( & V_54 -> V_52 -> V_82 ) ;\r\nif ( abort )\r\nF_25 ( & V_54 -> V_52 -> V_83 ) ;\r\nF_26 ( & V_54 -> V_84 ) ;\r\nF_19 ( & V_54 -> V_52 -> V_82 ) ;\r\nF_20 ( V_54 -> V_78 ) ;\r\nif ( ! F_12 ( & V_54 -> V_63 ) ) {\r\nASSERT ( V_74 -> V_80 & V_81 ) ;\r\nF_27 ( V_74 , & V_54 -> V_63 ) ;\r\nF_24 ( V_74 , & V_54 -> V_63 , false ) ;\r\n}\r\nF_8 ( V_54 ) ;\r\n}\r\nSTATIC int\r\nF_28 (\r\nstruct V_2 * log )\r\n{\r\nstruct V_51 * V_52 = log -> V_8 ;\r\nstruct V_13 * V_23 ;\r\nstruct V_53 * V_54 ;\r\nstruct V_53 * V_85 ;\r\nstruct V_86 * V_87 ;\r\nstruct V_1 * V_3 ;\r\nint V_88 ;\r\nint error = 0 ;\r\nstruct V_89 V_90 ;\r\nstruct V_14 V_91 ;\r\nstruct V_13 V_92 = { NULL } ;\r\nT_2 V_93 ;\r\nT_2 V_94 ;\r\nif ( ! V_52 )\r\nreturn 0 ;\r\nV_85 = F_29 ( sizeof( * V_85 ) , V_5 | V_6 ) ;\r\nV_85 -> V_10 = F_1 ( log ) ;\r\nF_30 ( & V_52 -> V_95 ) ;\r\nV_54 = V_52 -> V_9 ;\r\nF_15 ( & V_52 -> V_82 ) ;\r\nV_94 = V_52 -> V_96 ;\r\nASSERT ( V_94 <= V_54 -> V_11 ) ;\r\nif ( F_12 ( & V_52 -> V_59 ) ) {\r\nV_52 -> V_96 = 0 ;\r\nF_19 ( & V_52 -> V_82 ) ;\r\ngoto V_97;\r\n}\r\nif ( V_94 < V_52 -> V_9 -> V_11 ) {\r\nF_19 ( & V_52 -> V_82 ) ;\r\ngoto V_97;\r\n}\r\nF_31 ( & V_54 -> V_84 , & V_52 -> V_98 ) ;\r\nF_19 ( & V_52 -> V_82 ) ;\r\nV_23 = NULL ;\r\nV_88 = 0 ;\r\nwhile ( ! F_12 ( & V_52 -> V_59 ) ) {\r\nstruct V_20 * V_99 ;\r\nV_99 = F_32 ( & V_52 -> V_59 ,\r\nstruct V_20 , V_58 ) ;\r\nF_33 ( & V_99 -> V_58 ) ;\r\nif ( ! V_54 -> V_78 )\r\nV_54 -> V_78 = V_99 -> V_45 ;\r\nelse\r\nV_23 -> V_38 = V_99 -> V_45 ;\r\nV_23 = V_99 -> V_45 ;\r\nV_99 -> V_45 = NULL ;\r\nV_88 += V_23 -> V_39 ;\r\n}\r\nF_34 ( & V_85 -> V_84 ) ;\r\nF_34 ( & V_85 -> V_63 ) ;\r\nV_85 -> V_11 = V_54 -> V_11 + 1 ;\r\nV_85 -> V_52 = V_52 ;\r\nV_52 -> V_9 = V_85 ;\r\nF_15 ( & V_52 -> V_82 ) ;\r\nV_52 -> V_100 = V_85 -> V_11 ;\r\nF_19 ( & V_52 -> V_82 ) ;\r\nF_35 ( & V_52 -> V_95 ) ;\r\nV_3 = V_54 -> V_10 ;\r\nV_90 . V_101 = V_102 ;\r\nV_90 . V_103 = V_104 ;\r\nV_90 . V_105 = V_3 -> V_106 ;\r\nV_90 . V_107 = V_88 ;\r\nV_91 . V_108 = & V_90 ;\r\nV_91 . V_109 = sizeof( V_110 ) ;\r\nV_91 . V_111 = V_112 ;\r\nV_3 -> V_7 -= V_91 . V_109 + sizeof( V_60 ) ;\r\nV_92 . V_39 = 1 ;\r\nV_92 . V_36 = & V_91 ;\r\nV_92 . V_38 = V_54 -> V_78 ;\r\nerror = F_36 ( log , & V_92 , V_3 , & V_54 -> V_79 , NULL , 0 ) ;\r\nif ( error )\r\ngoto V_113;\r\nV_114:\r\nF_15 ( & V_52 -> V_82 ) ;\r\nF_7 (new_ctx, &cil->xc_committing, committing) {\r\nif ( F_37 ( log ) ) {\r\nF_19 ( & V_52 -> V_82 ) ;\r\ngoto V_113;\r\n}\r\nif ( V_85 -> V_11 >= V_54 -> V_11 )\r\ncontinue;\r\nif ( ! V_85 -> V_93 ) {\r\nF_38 ( & V_52 -> V_83 , & V_52 -> V_82 ) ;\r\ngoto V_114;\r\n}\r\n}\r\nF_19 ( & V_52 -> V_82 ) ;\r\nV_93 = F_39 ( log -> V_76 , V_3 , & V_87 , false ) ;\r\nif ( V_93 == - 1 )\r\ngoto V_115;\r\nV_54 -> V_116 . V_117 = F_21 ;\r\nV_54 -> V_116 . V_118 = V_54 ;\r\nerror = F_40 ( log -> V_76 , V_87 , & V_54 -> V_116 ) ;\r\nif ( error )\r\ngoto V_115;\r\nF_15 ( & V_52 -> V_82 ) ;\r\nV_54 -> V_93 = V_93 ;\r\nF_25 ( & V_52 -> V_83 ) ;\r\nF_19 ( & V_52 -> V_82 ) ;\r\nreturn F_41 ( log -> V_76 , V_87 ) ;\r\nV_97:\r\nF_35 ( & V_52 -> V_95 ) ;\r\nF_42 ( V_85 -> V_10 ) ;\r\nF_8 ( V_85 ) ;\r\nreturn 0 ;\r\nV_113:\r\nF_42 ( V_3 ) ;\r\nV_115:\r\nF_21 ( V_54 , V_119 ) ;\r\nreturn - V_120 ;\r\n}\r\nstatic void\r\nF_43 (\r\nstruct V_121 * V_122 )\r\n{\r\nstruct V_51 * V_52 = F_44 ( V_122 , struct V_51 ,\r\nV_123 ) ;\r\nF_28 ( V_52 -> V_75 ) ;\r\n}\r\nstatic void\r\nF_45 (\r\nstruct V_2 * log )\r\n{\r\nstruct V_51 * V_52 = log -> V_8 ;\r\nASSERT ( ! F_12 ( & V_52 -> V_59 ) ) ;\r\nif ( V_52 -> V_9 -> V_68 < F_46 ( log ) )\r\nreturn;\r\nF_15 ( & V_52 -> V_82 ) ;\r\nif ( V_52 -> V_96 < V_52 -> V_100 ) {\r\nV_52 -> V_96 = V_52 -> V_100 ;\r\nF_47 ( log -> V_76 -> V_124 , & V_52 -> V_123 ) ;\r\n}\r\nF_19 ( & V_52 -> V_82 ) ;\r\n}\r\nstatic void\r\nF_48 (\r\nstruct V_2 * log ,\r\nT_2 V_94 )\r\n{\r\nstruct V_51 * V_52 = log -> V_8 ;\r\nif ( ! V_52 )\r\nreturn;\r\nASSERT ( V_94 && V_94 <= V_52 -> V_100 ) ;\r\nF_49 ( & V_52 -> V_123 ) ;\r\nF_15 ( & V_52 -> V_82 ) ;\r\nif ( F_12 ( & V_52 -> V_59 ) || V_94 <= V_52 -> V_96 ) {\r\nF_19 ( & V_52 -> V_82 ) ;\r\nreturn;\r\n}\r\nV_52 -> V_96 = V_94 ;\r\nF_47 ( log -> V_76 -> V_124 , & V_52 -> V_123 ) ;\r\nF_19 ( & V_52 -> V_82 ) ;\r\n}\r\nbool\r\nF_50 (\r\nstruct V_2 * log )\r\n{\r\nstruct V_51 * V_52 = log -> V_8 ;\r\nbool V_125 = false ;\r\nF_15 ( & V_52 -> V_82 ) ;\r\nif ( F_12 ( & V_52 -> V_59 ) )\r\nV_125 = true ;\r\nF_19 ( & V_52 -> V_82 ) ;\r\nreturn V_125 ;\r\n}\r\nvoid\r\nF_51 (\r\nstruct V_73 * V_74 ,\r\nstruct V_16 * V_17 ,\r\nT_2 * V_93 ,\r\nbool V_126 )\r\n{\r\nstruct V_2 * log = V_74 -> V_127 ;\r\nstruct V_51 * V_52 = log -> V_8 ;\r\nF_6 ( log , V_17 ) ;\r\nF_52 ( & V_52 -> V_95 ) ;\r\nF_14 ( log , V_17 ) ;\r\nif ( V_17 -> V_65 -> V_7 < 0 )\r\nF_53 ( V_74 , V_17 -> V_65 ) ;\r\nV_17 -> V_128 = V_52 -> V_9 -> V_11 ;\r\nif ( V_93 )\r\n* V_93 = V_17 -> V_128 ;\r\nF_39 ( V_74 , V_17 -> V_65 , NULL , V_126 ) ;\r\nF_54 ( V_17 ) ;\r\nF_55 ( V_17 , V_17 -> V_128 , false ) ;\r\nF_45 ( log ) ;\r\nF_56 ( & V_52 -> V_95 ) ;\r\n}\r\nT_2\r\nF_57 (\r\nstruct V_2 * log ,\r\nT_2 V_11 )\r\n{\r\nstruct V_51 * V_52 = log -> V_8 ;\r\nstruct V_53 * V_54 ;\r\nT_2 V_93 = V_129 ;\r\nASSERT ( V_11 <= V_52 -> V_100 ) ;\r\nV_114:\r\nF_48 ( log , V_11 ) ;\r\nF_15 ( & V_52 -> V_82 ) ;\r\nF_7 (ctx, &cil->xc_committing, committing) {\r\nif ( F_37 ( log ) )\r\ngoto V_130;\r\nif ( V_54 -> V_11 > V_11 )\r\ncontinue;\r\nif ( ! V_54 -> V_93 ) {\r\nF_38 ( & V_52 -> V_83 , & V_52 -> V_82 ) ;\r\ngoto V_114;\r\n}\r\nif ( V_54 -> V_11 != V_11 )\r\ncontinue;\r\nV_93 = V_54 -> V_93 ;\r\n}\r\nif ( V_11 == V_52 -> V_100 &&\r\n! F_12 ( & V_52 -> V_59 ) ) {\r\nF_19 ( & V_52 -> V_82 ) ;\r\ngoto V_114;\r\n}\r\nF_19 ( & V_52 -> V_82 ) ;\r\nreturn V_93 ;\r\nV_130:\r\nF_19 ( & V_52 -> V_82 ) ;\r\nreturn 0 ;\r\n}\r\nbool\r\nF_58 (\r\nstruct V_20 * V_21 )\r\n{\r\nstruct V_53 * V_54 ;\r\nif ( F_12 ( & V_21 -> V_58 ) )\r\nreturn false ;\r\nV_54 = V_21 -> V_131 -> V_127 -> V_8 -> V_9 ;\r\nif ( F_59 ( V_21 -> V_46 , V_54 -> V_11 ) != 0 )\r\nreturn false ;\r\nreturn true ;\r\n}\r\nint\r\nF_60 (\r\nstruct V_2 * log )\r\n{\r\nstruct V_51 * V_52 ;\r\nstruct V_53 * V_54 ;\r\nV_52 = F_29 ( sizeof( * V_52 ) , V_5 | V_132 ) ;\r\nif ( ! V_52 )\r\nreturn - V_133 ;\r\nV_54 = F_29 ( sizeof( * V_54 ) , V_5 | V_132 ) ;\r\nif ( ! V_54 ) {\r\nF_8 ( V_52 ) ;\r\nreturn - V_133 ;\r\n}\r\nF_61 ( & V_52 -> V_123 , F_43 ) ;\r\nF_34 ( & V_52 -> V_59 ) ;\r\nF_34 ( & V_52 -> V_98 ) ;\r\nF_62 ( & V_52 -> V_57 ) ;\r\nF_62 ( & V_52 -> V_82 ) ;\r\nF_63 ( & V_52 -> V_95 ) ;\r\nF_64 ( & V_52 -> V_83 ) ;\r\nF_34 ( & V_54 -> V_84 ) ;\r\nF_34 ( & V_54 -> V_63 ) ;\r\nV_54 -> V_11 = 1 ;\r\nV_54 -> V_52 = V_52 ;\r\nV_52 -> V_9 = V_54 ;\r\nV_52 -> V_100 = V_54 -> V_11 ;\r\nV_52 -> V_75 = log ;\r\nlog -> V_8 = V_52 ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_65 (\r\nstruct V_2 * log )\r\n{\r\nif ( log -> V_8 -> V_9 ) {\r\nif ( log -> V_8 -> V_9 -> V_10 )\r\nF_42 ( log -> V_8 -> V_9 -> V_10 ) ;\r\nF_8 ( log -> V_8 -> V_9 ) ;\r\n}\r\nASSERT ( F_12 ( & log -> V_8 -> V_59 ) ) ;\r\nF_8 ( log -> V_8 ) ;\r\n}
