{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552090129892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552090129896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 19:08:49 2019 " "Processing started: Fri Mar 08 19:08:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552090129896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090129896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HelloWorld -c HelloWorld " "Command: quartus_map --read_settings_files=on --write_settings_files=off HelloWorld -c HelloWorld" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090129896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552090130469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552090130469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddisplayinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file leddisplayinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 LedDisplayInterface " "Found entity 1: LedDisplayInterface" {  } { { "LedDisplayInterface.v" "" { Text "C:/Projects/FPGA/HelloWorld/LedDisplayInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552090137801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090137801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplayinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplayinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayInterface " "Found entity 1: SevenSegmentDisplayInterface" {  } { { "SevenSegmentDisplayInterface.v" "" { Text "C:/Projects/FPGA/HelloWorld/SevenSegmentDisplayInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552090137806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090137806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "SevenSegmentDisplay.v" "" { Text "C:/Projects/FPGA/HelloWorld/SevenSegmentDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552090137810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090137810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld " "Found entity 1: HelloWorld" {  } { { "HelloWorld.v" "" { Text "C:/Projects/FPGA/HelloWorld/HelloWorld.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552090137814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090137814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 2 2 " "Found 2 design units, including 2 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "C:/Projects/FPGA/HelloWorld/Clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552090137819 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_testbench " "Found entity 2: clock_testbench" {  } { { "Clock.v" "" { Text "C:/Projects/FPGA/HelloWorld/Clock.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552090137819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090137819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file controlinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlInterface " "Found entity 1: ControlInterface" {  } { { "ControlInterface.v" "" { Text "C:/Projects/FPGA/HelloWorld/ControlInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552090137823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090137823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.v 1 1 " "Found 1 design units, including 1 entities, in source file time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time " "Found entity 1: Time" {  } { { "Time.v" "" { Text "C:/Projects/FPGA/HelloWorld/Time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552090137827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090137827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file timecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeController " "Found entity 1: TimeController" {  } { { "TimeController.v" "" { Text "C:/Projects/FPGA/HelloWorld/TimeController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552090137831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090137831 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "TimeComponent.v(78) " "Verilog HDL literal error at TimeComponent.v(78): a sized number cannot have zero size" {  } { { "TimeComponent.v" "" { Text "C:/Projects/FPGA/HelloWorld/TimeComponent.v" 78 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Analysis & Synthesis" 0 -1 1552090137835 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "TimeComponent.v(79) " "Verilog HDL literal error at TimeComponent.v(79): a sized number cannot have zero size" {  } { { "TimeComponent.v" "" { Text "C:/Projects/FPGA/HelloWorld/TimeComponent.v" 79 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Analysis & Synthesis" 0 -1 1552090137835 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "TimeComponent.v(80) " "Verilog HDL literal error at TimeComponent.v(80): a sized number cannot have zero size" {  } { { "TimeComponent.v" "" { Text "C:/Projects/FPGA/HelloWorld/TimeComponent.v" 80 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Analysis & Synthesis" 0 -1 1552090137835 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "TimeComponent.v(82) " "Verilog HDL literal error at TimeComponent.v(82): a sized number cannot have zero size" {  } { { "TimeComponent.v" "" { Text "C:/Projects/FPGA/HelloWorld/TimeComponent.v" 82 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Analysis & Synthesis" 0 -1 1552090137835 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TimeComponent_TB TimeComponent.v(64) " "Ignored design unit \"TimeComponent_TB\" at TimeComponent.v(64) due to previous errors" {  } { { "TimeComponent.v" "" { Text "C:/Projects/FPGA/HelloWorld/TimeComponent.v" 64 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1552090137836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecomponent.v 0 0 " "Found 0 design units, including 0 entities, in source file timecomponent.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090137836 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552090137916 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 08 19:08:57 2019 " "Processing ended: Fri Mar 08 19:08:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552090137916 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552090137916 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552090137916 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552090137916 ""}
