#Auto generated by Edalize
cmake_minimum_required(VERSION 3.14.0)
project({{ name }})

add_subdirectory({{ doblink_source_dir }} {{ doblink_build_dir }})

{% for item in user_files %}
add_file_target(FILE {{ item }})
{% endfor %}
{% for item in sources %}
add_file_target(FILE {{ item }} SCANNER_TYPE verilog)
{% endfor %}

set_target_properties(
	{{ arch }}
	PROPERTIES
		YOSYS_SYNTH_SCRIPT ${doblink_SOURCE_DIR}/do_blink/symbiflow_benchmark/common/synth.tcl
		VPR_ARCH_ARGS "{{ vpr_options }}"
)
add_fpga_target(
  NAME          {{ name }}
  BOARD         {{ board }}-{{ device_name}}
  SOURCES       
				{% for item in sources %}
				{{ item }}
				{% endfor %}
  INPUT_IO_FILE ${doblink_BINARY_DIR}/do_blink/rrgraphs/xc/xc7/archs/{{ arch }}/devices/{{ device_family }}-{{ device_name }}-roi-virt/top.pcf
  EXPLICIT_ADD_FILE_TARGET
)