{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713482294402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713482294403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 19:18:14 2024 " "Processing started: Thu Apr 18 19:18:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713482294403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1713482294403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off expt4_1 -c des " "Command: quartus_pow --read_settings_files=off --write_settings_files=off expt4_1 -c des" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1713482294403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1713482294703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1713482294706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1713482294706 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713482295114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713482295114 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1713482295114 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1713482295114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "des.sdc " "Synopsys Design Constraints File file not found: 'des.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1713482295117 ""}
{ "Warning" "WSTA_SCC_LOOP" "70 " "Found combinational loop of 70 nodes" { { "Warning" "WSTA_SCC_NODE" "U1\|Equal1~1\|combout " "Node \"U1\|Equal1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux33~0\|datad " "Node \"U1\|u1\|Mux33~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux33~0\|combout " "Node \"U1\|u1\|Mux33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[34\]\|datad " "Node \"U1\|u0\|X\[34\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[34\]\|combout " "Node \"U1\|u0\|X\[34\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~0\|datab " "Node \"U1\|u0\|u5\|Ram0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~0\|combout " "Node \"U1\|u0\|u5\|Ram0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~3\|dataa " "Node \"U1\|u0\|u5\|Ram0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~3\|combout " "Node \"U1\|u0\|u5\|Ram0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~4\|dataa " "Node \"U1\|u0\|u5\|Ram0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~4\|combout " "Node \"U1\|u0\|u5\|Ram0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal1~1\|dataa " "Node \"U1\|Equal1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~2\|dataa " "Node \"U1\|u0\|u5\|Ram0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~2\|combout " "Node \"U1\|u0\|u5\|Ram0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~4\|datac " "Node \"U1\|u0\|u5\|Ram0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~1\|datab " "Node \"U1\|u0\|u5\|Ram0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~1\|combout " "Node \"U1\|u0\|u5\|Ram0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~3\|datac " "Node \"U1\|u0\|u5\|Ram0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~2\|datac " "Node \"U1\|u0\|u5\|Ram0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~0\|datad " "Node \"U1\|u1\|Mux28~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~0\|combout " "Node \"U1\|u1\|Mux28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~2\|datad " "Node \"U1\|u1\|Mux28~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~2\|combout " "Node \"U1\|u1\|Mux28~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[29\]\|datad " "Node \"U1\|u0\|X\[29\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[29\]\|combout " "Node \"U1\|u0\|X\[29\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~11\|datac " "Node \"U1\|u0\|u4\|Ram0~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~11\|combout " "Node \"U1\|u0\|u4\|Ram0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|Equal1~1\|datad " "Node \"U1\|Equal1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~9\|datac " "Node \"U1\|u0\|u4\|Ram0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~9\|combout " "Node \"U1\|u0\|u4\|Ram0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~11\|datad " "Node \"U1\|u0\|u4\|Ram0~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[31\]~9\|datad " "Node \"U1\|u0\|X\[31\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[31\]~9\|combout " "Node \"U1\|u0\|X\[31\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[31\]\|datad " "Node \"U1\|u0\|X\[31\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[31\]\|combout " "Node \"U1\|u0\|X\[31\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~0\|datad " "Node \"U1\|u0\|u5\|Ram0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~1\|datad " "Node \"U1\|u0\|u5\|Ram0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~7\|datad " "Node \"U1\|u0\|X\[32\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~7\|combout " "Node \"U1\|u0\|X\[32\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~8\|datad " "Node \"U1\|u0\|X\[32\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~8\|combout " "Node \"U1\|u0\|X\[32\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~13\|datad " "Node \"U1\|u0\|X\[32\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[32\]~13\|combout " "Node \"U1\|u0\|X\[32\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~4\|datad " "Node \"U1\|u0\|u5\|Ram0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~3\|datad " "Node \"U1\|u1\|Mux28~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux28~3\|combout " "Node \"U1\|u1\|Mux28~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux29~1\|datad " "Node \"U1\|u1\|Mux29~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux29~1\|combout " "Node \"U1\|u1\|Mux29~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[30\]\|datad " "Node \"U1\|u0\|X\[30\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[30\]\|combout " "Node \"U1\|u0\|X\[30\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~6\|datac " "Node \"U1\|u0\|u4\|Ram0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~6\|combout " "Node \"U1\|u0\|u4\|Ram0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~11\|dataa " "Node \"U1\|u0\|u4\|Ram0~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~10\|datad " "Node \"U1\|u0\|u4\|Ram0~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~10\|combout " "Node \"U1\|u0\|u4\|Ram0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~11\|datab " "Node \"U1\|u0\|u4\|Ram0~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~8\|datad " "Node \"U1\|u0\|u4\|Ram0~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~8\|combout " "Node \"U1\|u0\|u4\|Ram0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~9\|dataa " "Node \"U1\|u0\|u4\|Ram0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~7\|datad " "Node \"U1\|u0\|u4\|Ram0~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~7\|combout " "Node \"U1\|u0\|u4\|Ram0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u4\|Ram0~9\|datad " "Node \"U1\|u0\|u4\|Ram0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux32~4\|datad " "Node \"U1\|u1\|Mux32~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux32~4\|combout " "Node \"U1\|u1\|Mux32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux32~5\|datad " "Node \"U1\|u1\|Mux32~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u1\|Mux32~5\|combout " "Node \"U1\|u1\|Mux32~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[33\]\|datad " "Node \"U1\|u0\|X\[33\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|X\[33\]\|combout " "Node \"U1\|u0\|X\[33\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~3\|datad " "Node \"U1\|u0\|u5\|Ram0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""} { "Warning" "WSTA_SCC_NODE" "U1\|u0\|u5\|Ram0~2\|datad " "Node \"U1\|u0\|u5\|Ram0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713482295119 ""}  } { { "code/des.v" "" { Text "C:/Users/ecslogon/Desktop/code/code/des.v" 128 -1 0 } } { "code/key_sel.v" "" { Text "C:/Users/ecslogon/Desktop/code/code/key_sel.v" 60 -1 0 } } { "code/crp.v" "" { Text "C:/Users/ecslogon/Desktop/code/code/crp.v" 41 -1 0 } } { "code/sbox6.v" "" { Text "C:/Users/ecslogon/Desktop/code/code/sbox6.v" 41 -1 0 } } { "code/sbox5.v" "" { Text "C:/Users/ecslogon/Desktop/code/code/sbox5.v" 41 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1713482295119 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "divi:Uclk\|clkout " "Node: divi:Uclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram1:U2\|altsyncram:altsyncram_component\|altsyncram_qng1:auto_generated\|altsyncram_uu62:altsyncram1\|ram_block3a0~porta_datain_reg0 divi:Uclk\|clkout " "Register ram1:U2\|altsyncram:altsyncram_component\|altsyncram_qng1:auto_generated\|altsyncram_uu62:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by divi:Uclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713482295224 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1713482295224 "|des|divi:Uclk|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register divi:Uclk\|clkout clk_in " "Register divi:Uclk\|clkout is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713482295224 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1713482295224 "|des|clk_in"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713482295225 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1713482295225 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713482295228 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713482295228 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1713482295228 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1713482295240 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1713482295242 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1713482295252 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1713482295430 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1713482295436 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1713482295480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1713482295982 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.545 millions of transitions / sec " "Average toggle rate for this design is 0.545 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1713482296246 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "252.35 mW " "Total thermal power estimate for the design is 252.35 mW" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/22.1std/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1713482296375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 80 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713482296584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 19:18:16 2024 " "Processing ended: Thu Apr 18 19:18:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713482296584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713482296584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713482296584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1713482296584 ""}
