// Seed: 3698127402
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  always_comb id_2 = 1;
  assign module_1.id_4 = 0;
  wire id_4;
  id_5(
      .id_0(id_4)
  );
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output wand id_2
    , id_10,
    output tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input supply0 id_8
);
  uwire id_11;
  supply0 id_12 = 1;
  wor id_13;
  always id_11 = 1;
  wire id_14;
  assign id_13 = id_4;
  wire id_15, id_16, id_17, id_18;
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_10
  );
  wire id_20;
endmodule
