Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 28 13:56:01 2021
| Host         : LAPTOP-C5U9VH29 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dsed_audio_control_sets_placed.rpt
| Design       : dsed_audio
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           12 |
| No           | No                    | Yes                    |              84 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              31 |           12 |
| Yes          | No                    | Yes                    |             516 |          185 |
| Yes          | Yes                   | No                     |               6 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------------------+------------------------------+------------------+----------------+
|       Clock Signal      |                  Enable Signal                  |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------------------------+------------------------------+------------------+----------------+
|  CLK_WIZ/inst/clk_12Mhz | filter_select0                                  |                              |                1 |              1 |
|  CLK_WIZ/inst/clk_12Mhz | DELAYING/level[4]_i_1__0_n_0                    |                              |                3 |              5 |
|  CLK_WIZ/inst/clk_12Mhz | VOLUME/level                                    | reset_IBUF                   |                2 |              5 |
|  CLK_WIZ/inst/clk_12Mhz | AUDIO_INTER/PWM_CONVERTER/additive_reg[7][0]    | DELAYING/additive[7]_i_1_n_0 |                6 |              6 |
|  CLK_WIZ/inst/clk_12Mhz | SEVEN_SEG_MANAGER/rotating_count[5]_i_1_n_0     | reset_IBUF                   |                1 |              6 |
|  CLK_WIZ/inst/clk_12Mhz | AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig      | reset_IBUF                   |                7 |              8 |
|  CLK_WIZ/inst/clk_12Mhz | AUDIO_INTER/PWM_CONVERTER/next_sample           | reset_IBUF                   |                2 |              8 |
|  CLK_WIZ/inst/clk_12Mhz | AUDIO_INTER/PWM_CONVERTER/LED_output_reg[7][0]  | reset_IBUF                   |                3 |              8 |
|  CLK_WIZ/inst/clk_12Mhz | AUDIO_INTER/PWM_CONVERTER/sample_reg[7]_0[0]    | reset_IBUF                   |                2 |              8 |
|  CLK_WIZ/inst/clk_12Mhz | AUDIO_INTER/EN_GENERATOR/Q[0]                   | reset_IBUF                   |                4 |              9 |
|  CLK_WIZ/inst/clk_12Mhz | SECS_LEFT/count[0]_i_1__1_n_0                   | reset_IBUF                   |                4 |             14 |
|  CLK_WIZ/inst/clk_12Mhz | SEVEN_SEG_MANAGER/iterator[7]_i_1_n_0           | reset_IBUF                   |                7 |             14 |
|  CLK_WIZ/inst/clk_12Mhz |                                                 |                              |               12 |             15 |
|  CLK_WIZ/inst/clk_12Mhz | next_final_address                              | reset_IBUF                   |                6 |             19 |
|  CLK_WIZ/inst/clk_12Mhz | AUDIO_INTER/PWM_CONVERTER/act_address_reg[0][0] | reset_IBUF                   |               19 |             19 |
|  CLK_WIZ/inst/clk_12Mhz | DELAYING/p_4_in                                 |                              |                8 |             25 |
|  CLK_WIZ/inst/clk_12Mhz | FILTER/FILTERING_PROCESS/x4                     | reset_IBUF                   |                7 |             40 |
|  CLK_WIZ/inst/clk_12Mhz | SEVEN_SEG_MANAGER/rotating_info[5]_i_1_n_0      | reset_IBUF                   |               18 |             45 |
|  CLK_WIZ/inst/clk_12Mhz | AUDIO_INTER/EN_GENERATOR/enable_4_cycles0_out   | reset_IBUF                   |               27 |             51 |
|  CLK_WIZ/inst/clk_12Mhz |                                                 | reset_IBUF                   |               28 |             84 |
|  CLK_WIZ/inst/clk_12Mhz | AUDIO_INTER/PWM_CONVERTER/E[0]                  | reset_IBUF                   |               76 |            262 |
+-------------------------+-------------------------------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     2 |
| 6      |                     2 |
| 8      |                     4 |
| 9      |                     1 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


