/* Copyright Statement:
 *
 * (C) 2020  Airoha Technology Corp. All rights reserved.
 *
 * This software/firmware and related documentation ("Airoha Software") are
 * protected under relevant copyright laws. The information contained herein
 * is confidential and proprietary to Airoha Technology Corp. ("Airoha") and/or its licensors.
 * Without the prior written permission of Airoha and/or its licensors,
 * any reproduction, modification, use or disclosure of Airoha Software,
 * and information contained herein, in whole or in part, shall be strictly prohibited.
 * You may only use, reproduce, modify, or distribute (as applicable) Airoha Software
 * if you have agreed to and been bound by the applicable license agreement with
 * Airoha ("License Agreement") and been granted explicit permission to do so within
 * the License Agreement ("Permitted User").  If you are not a Permitted User,
 * please cease any access or use of Airoha Software immediately.
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT AIROHA SOFTWARE RECEIVED FROM AIROHA AND/OR ITS REPRESENTATIVES
 * ARE PROVIDED TO RECEIVER ON AN "AS-IS" BASIS ONLY. AIROHA EXPRESSLY DISCLAIMS ANY AND ALL
 * WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
 * NEITHER DOES AIROHA PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
 * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
 * SUPPLIED WITH AIROHA SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
 * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
 * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
 * CONTAINED IN AIROHA SOFTWARE. AIROHA SHALL ALSO NOT BE RESPONSIBLE FOR ANY AIROHA
 * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND AIROHA'S ENTIRE AND
 * CUMULATIVE LIABILITY WITH RESPECT TO AIROHA SOFTWARE RELEASED HEREUNDER WILL BE,
 * AT AIROHA'S OPTION, TO REVISE OR REPLACE AIROHA SOFTWARE AT ISSUE,
 * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
 * AIROHA FOR SUCH AIROHA SOFTWARE AT ISSUE.
 */

#ifndef __HAL_PMU_PLATFORM_H__
#define __HAL_PMU_PLATFORM_H__
#ifdef HAL_PMU_MODULE_ENABLED

#define PMU_REG_BASE (0x0000)
#define IO_CFG0                      (PMU_REG_BASE+0x000)
#define IO_CFG1                      (PMU_REG_BASE+0x002)
#define IO_CFG2                      (PMU_REG_BASE+0x004)
#define IO_CFG3                      (PMU_REG_BASE+0x006)
#define IO_CFG4                      (PMU_REG_BASE+0x008)
#define IO_CFG5                      (PMU_REG_BASE+0x00A)
#define PMU_IVGEN0                   (PMU_REG_BASE+0x00C)
#define PMU_IVGEN1                   (PMU_REG_BASE+0x00E)
#define PWRCTRL_CON0                 (PMU_REG_BASE+0x010)
#define UART_PSW_CON0                (PMU_REG_BASE+0x012)
#define PMU_PG0                      (PMU_REG_BASE+0x014)
#define PMU_PG1                      (PMU_REG_BASE+0x016)
#define CFG_RESERVE                  (PMU_REG_BASE+0x018)

#define PMU_CON0                     (PMU_REG_BASE+0x080)
#define PMU_CON1                     (PMU_REG_BASE+0x082)
#define PMU_CON2                     (PMU_REG_BASE+0x084)
#define PMU_CON3                     (PMU_REG_BASE+0x086)
#define PMU_CON4                     (PMU_REG_BASE+0x088)
#define RST_PAT_CON0                 (PMU_REG_BASE+0x08A)
#define RST_PAT_CON1                 (PMU_REG_BASE+0x08C)
#define RST_PAT_CON2                 (PMU_REG_BASE+0x08E)
#define RST_PAT_CON3                 (PMU_REG_BASE+0x090)
#define PMU_IRQ_STATUS               (PMU_REG_BASE+0x092)
#define PMU_IRQ_CON0                 (PMU_REG_BASE+0x094)
#define PMU_IRQ_CON1                 (PMU_REG_BASE+0x096)
#define PMU_STATE0                   (PMU_REG_BASE+0x098)
#define PMU_STATE1                   (PMU_REG_BASE+0x09A)
#define PMU_RESET_SEL                (PMU_REG_BASE+0x09C)
#define PMU_PROT0                    (PMU_REG_BASE+0x09E)
#define PMU_PROT1                    (PMU_REG_BASE+0x0A0)
#define PMU_RESET                    (PMU_REG_BASE+0x0A2)
#define SPARE_REG                    (PMU_REG_BASE+0x0A4)

#define BUCK_VCORE_RSV               (PMU_REG_BASE+0x100)
#define BUCK_VCORE_TRIM0             (PMU_REG_BASE+0x102)
#define BUCK_VCORE_TRIM1             (PMU_REG_BASE+0x104)
#define BUCK_VCORE_ANA_CON0          (PMU_REG_BASE+0x106)
#define BUCK_VCORE_ANA_CON1          (PMU_REG_BASE+0x108)
#define BUCK_VCORE_CON0              (PMU_REG_BASE+0x10A)
#define BUCK_VCORE_CON1              (PMU_REG_BASE+0x10C)
#define BLANK                        (PMU_REG_BASE+0x10E)
#define BUCK_VIO18_RSV               (PMU_REG_BASE+0x110)
#define BUCK_VIO18_TRIM0             (PMU_REG_BASE+0x112)
#define BUCK_VIO18_TRIM1             (PMU_REG_BASE+0x114)
#define BUCK_VIO18_ANA_CON0          (PMU_REG_BASE+0x116)
#define BUCK_VIO18_ANA_CON1          (PMU_REG_BASE+0x118)
#define BUCK_VIO18_CON0              (PMU_REG_BASE+0x11A)
#define BUCK_VIO18_CON1              (PMU_REG_BASE+0x11C)
#define BUCK_STATE                   (PMU_REG_BASE+0x11E)

#define SIDO_VRF_RSV                 (PMU_REG_BASE+0x180)
#define SIDO_VRF_TRIM0               (PMU_REG_BASE+0x182)
#define SIDO_VRF_TRIM1               (PMU_REG_BASE+0x184)
#define SIDO_VRF_ANA_CON0            (PMU_REG_BASE+0x186)
#define SIDO_VRF_ANA_CON1            (PMU_REG_BASE+0x188)
#define SIDO_VRF_CON0                (PMU_REG_BASE+0x18A)
#define SIDO_VRF_CON1                (PMU_REG_BASE+0x18C)
#define SIDO_VRF_CON2                (PMU_REG_BASE+0x18E)
#define SIDO_VAUD18_TRIM0            (PMU_REG_BASE+0x190)
#define SIDO_VAUD18_ANA_CON0         (PMU_REG_BASE+0x192)
#define SIDO_VAUD18_ANA_CON1         (PMU_REG_BASE+0x194)
#define SIDO_VAUD18_CON0             (PMU_REG_BASE+0x196)
#define SIDO_VAUD18_CON1             (PMU_REG_BASE+0x198)
#define SIDO_VAUD18_CON2             (PMU_REG_BASE+0x19A)
#define SIDO_VAUD18_CON3             (PMU_REG_BASE+0x19C)
#define SIDO_CON0                    (PMU_REG_BASE+0x19E)
#define SIDO_STATE                   (PMU_REG_BASE+0x1A0)

#define LDO_CON0                     (PMU_REG_BASE+0x200)
#define LDO_CON1                     (PMU_REG_BASE+0x202)
#define LDO_CON2                     (PMU_REG_BASE+0x204)
#define LDO_CON6                     (PMU_REG_BASE+0x206)
#define LDO_CON7                     (PMU_REG_BASE+0x208)
#define LDO_VSRAM_ANA_CON0           (PMU_REG_BASE+0x20A)
#define LDO_VSRAM_ANA_CON1           (PMU_REG_BASE+0x20C)
#define LDO_VSRAM_CON0               (PMU_REG_BASE+0x20E)
#define LDO_VSRAM_CON1               (PMU_REG_BASE+0x210)
#define LDO_VSRAM_CON2               (PMU_REG_BASE+0x212)
#define LDO_VSRAM_CON3               (PMU_REG_BASE+0x214)
#define VSRAM_SPW_CON0               (PMU_REG_BASE+0x216)
#define LDO_MICBIAS_CON0             (PMU_REG_BASE+0x218)
#define LDO_MICBIAS_CON1             (PMU_REG_BASE+0x21A)
#define LDO_MICBIAS_CON2             (PMU_REG_BASE+0x21C)
#define LDO_MICBIAS_CON3             (PMU_REG_BASE+0x21E)

#define CHARGER_TH0                  (PMU_REG_BASE+0x300)
#define CHARGER_TH1                  (PMU_REG_BASE+0x302)
#define CHARGER_TH2                  (PMU_REG_BASE+0x304)
#define CHARGER_TH3                  (PMU_REG_BASE+0x306)
#define CHARGER_TH4                  (PMU_REG_BASE+0x308)
#define CHARGER_TH5                  (PMU_REG_BASE+0x30A)
#define CHARGER_TH6                  (PMU_REG_BASE+0x30C)
#define CHARGER_TH7                  (PMU_REG_BASE+0x30E)
#define CHARGER_DAC0                 (PMU_REG_BASE+0x310)
#define CHARGER_DAC1                 (PMU_REG_BASE+0x312)
#define CHARGER_DAC2                 (PMU_REG_BASE+0x314)
#define CHARGER_DAC3                 (PMU_REG_BASE+0x316)
#define CHARGER_RSEL0                (PMU_REG_BASE+0x318)
#define CHARGER_RSEL1                (PMU_REG_BASE+0x31A)
#define CHARGER_RSEL2                (PMU_REG_BASE+0x31C)
#define CHARGER_RSEL3                (PMU_REG_BASE+0x31E)
#define CHARGER_CON0                 (PMU_REG_BASE+0x320)
#define CHARGER_CON1                 (PMU_REG_BASE+0x322)
#define CHARGER_CON2                 (PMU_REG_BASE+0x324)
#define CHARGER_CON3                 (PMU_REG_BASE+0x326)
#define CHARGER_CON4                 (PMU_REG_BASE+0x328)
#define CHARGER_CON5                 (PMU_REG_BASE+0x32A)
#define CHARGER_CON6                 (PMU_REG_BASE+0x32C)

#define ADC_CON0                     (PMU_REG_BASE+0x400)
#define ADC_CON1                     (PMU_REG_BASE+0x402)
#define ADC_CON2                     (PMU_REG_BASE+0x404)
#define ADC_CON3                     (PMU_REG_BASE+0x406)
#define ADC_CON4                     (PMU_REG_BASE+0x408)
#define ADC_CON5                     (PMU_REG_BASE+0x40A)
#define ADC_DATA0                    (PMU_REG_BASE+0x40C)
#define ADC_DATA1                    (PMU_REG_BASE+0x40E)
#define ADC_DATA2                    (PMU_REG_BASE+0x410)
#define ADC_DATA3                    (PMU_REG_BASE+0x412)
#define ADC_DATA4                    (PMU_REG_BASE+0x414)
#define ADC_DATA5                    (PMU_REG_BASE+0x416)
#define ADC_SW_RSTB                  (PMU_REG_BASE+0x418)
#define ADC_STATE0                   (PMU_REG_BASE+0x41A)

#define LED_EN_CTRL                  (PMU_REG_BASE+0x500)
#define LED0_CON0                    (PMU_REG_BASE+0x502)
#define LED0_UNIT                    (PMU_REG_BASE+0x504)
#define LED0_PERIOD0                 (PMU_REG_BASE+0x506)
#define LED0_PERIOD1                 (PMU_REG_BASE+0x508)
#define LED0_PWM0                    (PMU_REG_BASE+0x50A)
#define LED0_PWM1                    (PMU_REG_BASE+0x50C)
#define LED0_PWM2                    (PMU_REG_BASE+0x50E)
#define LED1_CON0                    (PMU_REG_BASE+0x510)
#define LED1_UNIT                    (PMU_REG_BASE+0x512)
#define LED1_PERIOD0                 (PMU_REG_BASE+0x514)
#define LED1_PERIOD1                 (PMU_REG_BASE+0x516)
#define LED1_PWM0                    (PMU_REG_BASE+0x518)
#define LED1_PWM1                    (PMU_REG_BASE+0x51A)
#define LED1_PWM2                    (PMU_REG_BASE+0x51C)

#define PMU_TEST0                    (PMU_REG_BASE+0x600)
#define PMU_TEST1                    (PMU_REG_BASE+0x602)
#define PMU_TEST2                    (PMU_REG_BASE+0x604)
#define PMU_TEST3                    (PMU_REG_BASE+0x606)
#define PMU_TEST4                    (PMU_REG_BASE+0x608)
#define PMU_TEST5                    (PMU_REG_BASE+0x60A)
#define PMU_TEST6                    (PMU_REG_BASE+0x60C)


//mask is HEX;  shift is Integer

#define VIO18_TDSEL_ADDR  0x000
#define VIO18_TDSEL_MASK  0x1
#define VIO18_TDSEL_SHIFT  3
#define VIO18_RDSEL_ADDR  0x000
#define VIO18_RDSEL_MASK  0x1
#define VIO18_RDSEL_SHIFT  2
#define VDIG18_TDSEL_ADDR  0x000
#define VDIG18_TDSEL_MASK  0x1
#define VDIG18_TDSEL_SHIFT  1
#define VDIG18_RDSEL_ADDR  0x000
#define VDIG18_RDSEL_MASK  0x1
#define VDIG18_RDSEL_SHIFT  0
#define I2C_DATA_OC_ADDR  0x002
#define I2C_DATA_OC_MASK  0x7
#define I2C_DATA_OC_SHIFT  0
#define SRCLK_EN_IC_ADDR  0x004
#define SRCLK_EN_IC_MASK  0x7
#define SRCLK_EN_IC_SHIFT  12
#define WDT_RSTB_IC_ADDR  0x004
#define WDT_RSTB_IC_MASK  0x7
#define WDT_RSTB_IC_SHIFT  8
#define I2C_CLK_IC_ADDR  0x004
#define I2C_CLK_IC_MASK  0x7
#define I2C_CLK_IC_SHIFT  4
#define I2C_DATA_IC_ADDR  0x004
#define I2C_DATA_IC_MASK  0x7
#define I2C_DATA_IC_SHIFT  0
#define VAUD18DRV_VOSEL1_IC_ADDR  0x006
#define VAUD18DRV_VOSEL1_IC_MASK  0x7
#define VAUD18DRV_VOSEL1_IC_SHIFT  12
#define VAUD18DRV_VOSEL0_IC_ADDR  0x006
#define VAUD18DRV_VOSEL0_IC_MASK  0x7
#define VAUD18DRV_VOSEL0_IC_SHIFT  8
#define CAP_LPSD_IC_ADDR  0x006
#define CAP_LPSD_IC_MASK  0x7
#define CAP_LPSD_IC_SHIFT  4
#define RTC_ALARM_IC_ADDR  0x006
#define RTC_ALARM_IC_MASK  0x7
#define RTC_ALARM_IC_SHIFT  0
#define VAUD18DRV_VOSEL1_FILTER_ADDR  0x008
#define VAUD18DRV_VOSEL1_FILTER_MASK  0x1
#define VAUD18DRV_VOSEL1_FILTER_SHIFT  7
#define VAUD18DRV_VOSEL0_FILTER_ADDR  0x008
#define VAUD18DRV_VOSEL0_FILTER_MASK  0x1
#define VAUD18DRV_VOSEL0_FILTER_SHIFT  6
#define CAP_LPSD_FILTER_ADDR  0x008
#define CAP_LPSD_FILTER_MASK  0x1
#define CAP_LPSD_FILTER_SHIFT  5
#define RTC_ALARM_FILTER_ADDR  0x008
#define RTC_ALARM_FILTER_MASK  0x1
#define RTC_ALARM_FILTER_SHIFT  4
#define SRCLK_EN_FILTER_ADDR  0x008
#define SRCLK_EN_FILTER_MASK  0x1
#define SRCLK_EN_FILTER_SHIFT  3
#define WDT_RSTB_FILTER_ADDR  0x008
#define WDT_RSTB_FILTER_MASK  0x1
#define WDT_RSTB_FILTER_SHIFT  2
#define I2C_CLK_FILTER_ADDR  0x008
#define I2C_CLK_FILTER_MASK  0x1
#define I2C_CLK_FILTER_SHIFT  1
#define I2C_DATA_FILTER_ADDR  0x008
#define I2C_DATA_FILTER_MASK  0x1
#define I2C_DATA_FILTER_SHIFT  0
#define VAUD18DRV_VOSEL1_RCSEL_ADDR  0x00A
#define VAUD18DRV_VOSEL1_RCSEL_MASK  0x1
#define VAUD18DRV_VOSEL1_RCSEL_SHIFT  7
#define VAUD18DRV_VOSEL0_RCSEL_ADDR  0x00A
#define VAUD18DRV_VOSEL0_RCSEL_MASK  0x1
#define VAUD18DRV_VOSEL0_RCSEL_SHIFT  6
#define CAP_LPSD_RCSEL_ADDR  0x00A
#define CAP_LPSD_RCSEL_MASK  0x1
#define CAP_LPSD_RCSEL_SHIFT  5
#define RTC_ALARM_RCSEL_ADDR  0x00A
#define RTC_ALARM_RCSEL_MASK  0x1
#define RTC_ALARM_RCSEL_SHIFT  4
#define SRCLK_EN_RCSEL_ADDR  0x00A
#define SRCLK_EN_RCSEL_MASK  0x1
#define SRCLK_EN_RCSEL_SHIFT  3
#define WDT_RSTB_RCSEL_ADDR  0x00A
#define WDT_RSTB_RCSEL_MASK  0x1
#define WDT_RSTB_RCSEL_SHIFT  2
#define I2C_CLK_RCSEL_ADDR  0x00A
#define I2C_CLK_RCSEL_MASK  0x1
#define I2C_CLK_RCSEL_SHIFT  1
#define I2C_DATA_RCSEL_ADDR  0x00A
#define I2C_DATA_RCSEL_MASK  0x1
#define I2C_DATA_RCSEL_SHIFT  0
#define BGHP_MODE_EN_OFF_ADDR  0x00C
#define BGHP_MODE_EN_OFF_MASK  0x1
#define BGHP_MODE_EN_OFF_SHIFT  15
#define BGHP_MODE_EN_RTC_ADDR  0x00C
#define BGHP_MODE_EN_RTC_MASK  0x1
#define BGHP_MODE_EN_RTC_SHIFT  14
#define BGHP_MODE_EN_SLEEP_ADDR  0x00C
#define BGHP_MODE_EN_SLEEP_MASK  0x1
#define BGHP_MODE_EN_SLEEP_SHIFT  13
#define BGHP_MODE_EN_NORM_ADDR  0x00C
#define BGHP_MODE_EN_NORM_MASK  0x1
#define BGHP_MODE_EN_NORM_SHIFT  12
#define RG_BGHP_SEL_ADDR  0x00C
#define RG_BGHP_SEL_MASK  0xF
#define RG_BGHP_SEL_SHIFT  1
#define RG_BGHP_ENB_ADDR  0x00C
#define RG_BGHP_ENB_MASK  0x1
#define RG_BGHP_ENB_SHIFT  0
#define RG_BGR_TRIM_ADDR  0x00E
#define RG_BGR_TRIM_MASK  0x1F
#define RG_BGR_TRIM_SHIFT  9
#define RG_BGR_TRIM_ENB_ADDR  0x00E
#define RG_BGR_TRIM_ENB_MASK  0x1
#define RG_BGR_TRIM_ENB_SHIFT  8
#define RG_RETLDO_IBIAS_ADDR  0x00E
#define RG_RETLDO_IBIAS_MASK  0x7
#define RG_RETLDO_IBIAS_SHIFT  5
#define RG_BGLP_SEL_ADDR  0x00E
#define RG_BGLP_SEL_MASK  0x3
#define RG_BGLP_SEL_SHIFT  3
#define RG_FAST_BUFFER_ENB_ADDR  0x00E
#define RG_FAST_BUFFER_ENB_MASK  0x1
#define RG_FAST_BUFFER_ENB_SHIFT  2
#define RG_BYPASS_R_EN_ADDR  0x00E
#define RG_BYPASS_R_EN_MASK  0x1
#define RG_BYPASS_R_EN_SHIFT  1
#define RG_BGSW_ADDR  0x00E
#define RG_BGSW_MASK  0x1
#define RG_BGSW_SHIFT  0
#define RG_STRONGPULL_EN_ADDR  0x010
#define RG_STRONGPULL_EN_MASK  0x1
#define RG_STRONGPULL_EN_SHIFT  13
#define RG_SEVER_REGEN_ADDR  0x010
#define RG_SEVER_REGEN_MASK  0x1
#define RG_SEVER_REGEN_SHIFT  12
#define KEY_RST_SW_MODE_ADDR  0x010
#define KEY_RST_SW_MODE_MASK  0x1
#define KEY_RST_SW_MODE_SHIFT  5
#define KEY_RST_SW_ADDR  0x010
#define KEY_RST_SW_MASK  0x1
#define KEY_RST_SW_SHIFT  4
#define PMU_LDO_EN_SW_MODE_ADDR  0x010
#define PMU_LDO_EN_SW_MODE_MASK  0x1
#define PMU_LDO_EN_SW_MODE_SHIFT  1
#define PMU_LDO_EN_SW_ADDR  0x010
#define PMU_LDO_EN_SW_MASK  0x1
#define PMU_LDO_EN_SW_SHIFT  0
#define RG_UART_LVSH_RSEL_ADDR  0x012
#define RG_UART_LVSH_RSEL_MASK  0x3
#define RG_UART_LVSH_RSEL_SHIFT  9
#define RG_UART_LVSH_S2VDD33_FORCE_ADDR  0x012
#define RG_UART_LVSH_S2VDD33_FORCE_MASK  0x1
#define RG_UART_LVSH_S2VDD33_FORCE_SHIFT  8
#define RG_UART_LVSH_G2VDD33_FORCE_ADDR  0x012
#define RG_UART_LVSH_G2VDD33_FORCE_MASK  0x1
#define RG_UART_LVSH_G2VDD33_FORCE_SHIFT  7
#define RG_VBUSCLAMP3DIO_ADDR  0x012
#define RG_VBUSCLAMP3DIO_MASK  0x1
#define RG_VBUSCLAMP3DIO_SHIFT  6
#define RG_UART_LVSH_S2VDIG18_FORCE_ADDR  0x012
#define RG_UART_LVSH_S2VDIG18_FORCE_MASK  0x1
#define RG_UART_LVSH_S2VDIG18_FORCE_SHIFT  5
#define RG_UART_LVSH_G2VDIG18_FORCE_ADDR  0x012
#define RG_UART_LVSH_G2VDIG18_FORCE_MASK  0x1
#define RG_UART_LVSH_G2VDIG18_FORCE_SHIFT  4
#define RG_UART_LVSH_FORCEDIS_ADDR  0x012
#define RG_UART_LVSH_FORCEDIS_MASK  0x1
#define RG_UART_LVSH_FORCEDIS_SHIFT  3
#define RG_UARTPSW_CLEN_ADDR  0x012
#define RG_UARTPSW_CLEN_MASK  0x1
#define RG_UARTPSW_CLEN_SHIFT  2
#define RG_VBUSCLAMP2DIO_ADDR  0x012
#define RG_VBUSCLAMP2DIO_MASK  0x1
#define RG_VBUSCLAMP2DIO_SHIFT  1
#define RG_UARTPSW_ENB_ADDR  0x012
#define RG_UARTPSW_ENB_MASK  0x1
#define RG_UARTPSW_ENB_SHIFT  0
#define BUCK_VCORE_POR_EN_OFF_ADDR  0x014
#define BUCK_VCORE_POR_EN_OFF_MASK  0x1
#define BUCK_VCORE_POR_EN_OFF_SHIFT  15
#define BUCK_VCORE_POR_EN_RTC_ADDR  0x014
#define BUCK_VCORE_POR_EN_RTC_MASK  0x1
#define BUCK_VCORE_POR_EN_RTC_SHIFT  14
#define BUCK_VCORE_POR_EN_SLEEP_ADDR  0x014
#define BUCK_VCORE_POR_EN_SLEEP_MASK  0x1
#define BUCK_VCORE_POR_EN_SLEEP_SHIFT  13
#define BUCK_VCORE_POR_EN_NORM_ADDR  0x014
#define BUCK_VCORE_POR_EN_NORM_MASK  0x1
#define BUCK_VCORE_POR_EN_NORM_SHIFT  12
#define BUCK_VIO_POR_EN_OFF_ADDR  0x014
#define BUCK_VIO_POR_EN_OFF_MASK  0x1
#define BUCK_VIO_POR_EN_OFF_SHIFT  11
#define BUCK_VIO_POR_EN_RTC_ADDR  0x014
#define BUCK_VIO_POR_EN_RTC_MASK  0x1
#define BUCK_VIO_POR_EN_RTC_SHIFT  10
#define BUCK_VIO_POR_EN_SLEEP_ADDR  0x014
#define BUCK_VIO_POR_EN_SLEEP_MASK  0x1
#define BUCK_VIO_POR_EN_SLEEP_SHIFT  9
#define BUCK_VIO_POR_EN_NORM_ADDR  0x014
#define BUCK_VIO_POR_EN_NORM_MASK  0x1
#define BUCK_VIO_POR_EN_NORM_SHIFT  8
#define COMP_BIAS_SEL_OFF_ADDR  0x014
#define COMP_BIAS_SEL_OFF_MASK  0x1
#define COMP_BIAS_SEL_OFF_SHIFT  7
#define COMP_BIAS_SEL_RTC_ADDR  0x014
#define COMP_BIAS_SEL_RTC_MASK  0x1
#define COMP_BIAS_SEL_RTC_SHIFT  6
#define COMP_BIAS_SEL_SLEEP_ADDR  0x014
#define COMP_BIAS_SEL_SLEEP_MASK  0x1
#define COMP_BIAS_SEL_SLEEP_SHIFT  5
#define COMP_BIAS_SEL_NORM_ADDR  0x014
#define COMP_BIAS_SEL_NORM_MASK  0x1
#define COMP_BIAS_SEL_NORM_SHIFT  4
#define COMP_CHG_ENB_FORCE_ADDR  0x014
#define COMP_CHG_ENB_FORCE_MASK  0x1
#define COMP_CHG_ENB_FORCE_SHIFT  0
#define SIDO_VRF_POR_EN_OFF_ADDR  0x016
#define SIDO_VRF_POR_EN_OFF_MASK  0x1
#define SIDO_VRF_POR_EN_OFF_SHIFT  7
#define SIDO_VRF_POR_EN_RTC_ADDR  0x016
#define SIDO_VRF_POR_EN_RTC_MASK  0x1
#define SIDO_VRF_POR_EN_RTC_SHIFT  6
#define SIDO_VRF_POR_EN_SLEEP_ADDR  0x016
#define SIDO_VRF_POR_EN_SLEEP_MASK  0x1
#define SIDO_VRF_POR_EN_SLEEP_SHIFT  5
#define SIDO_VRF_POR_EN_NORM_ADDR  0x016
#define SIDO_VRF_POR_EN_NORM_MASK  0x1
#define SIDO_VRF_POR_EN_NORM_SHIFT  4
#define SIDO_VAUD18_POR_EN_OFF_ADDR  0x016
#define SIDO_VAUD18_POR_EN_OFF_MASK  0x1
#define SIDO_VAUD18_POR_EN_OFF_SHIFT  3
#define SIDO_VAUD18_POR_EN_RTC_ADDR  0x016
#define SIDO_VAUD18_POR_EN_RTC_MASK  0x1
#define SIDO_VAUD18_POR_EN_RTC_SHIFT  2
#define SIDO_VAUD18_POR_EN_SLEEP_ADDR  0x016
#define SIDO_VAUD18_POR_EN_SLEEP_MASK  0x1
#define SIDO_VAUD18_POR_EN_SLEEP_SHIFT  1
#define SIDO_VAUD18_POR_EN_NORM_ADDR  0x016
#define SIDO_VAUD18_POR_EN_NORM_MASK  0x1
#define SIDO_VAUD18_POR_EN_NORM_SHIFT  0
#define RESERVE_ADDR  0x018
#define RESERVE_MASK  0xFF
#define RESERVE_SHIFT  0


#define RG_CLK32K_OUT_TEST_EN_ADDR  0x080
#define RG_CLK32K_OUT_TEST_EN_MASK  0x1
#define RG_CLK32K_OUT_TEST_EN_SHIFT  9
#define I2C_DRV_SEL_ADDR  0x080
#define I2C_DRV_SEL_MASK  0x1
#define I2C_DRV_SEL_SHIFT  8
#define CLK_REG_LP_EN_ADDR  0x080
#define CLK_REG_LP_EN_MASK  0x1
#define CLK_REG_LP_EN_SHIFT  7
#define CLK_LED_LP_EN_ADDR  0x080
#define CLK_LED_LP_EN_MASK  0x1
#define CLK_LED_LP_EN_SHIFT  6
#define CLK_CHG_LP_EN_ADDR  0x080
#define CLK_CHG_LP_EN_MASK  0x1
#define CLK_CHG_LP_EN_SHIFT  5
#define CLK_ADC_LP_EN_ADDR  0x080
#define CLK_ADC_LP_EN_MASK  0x1
#define CLK_ADC_LP_EN_SHIFT  4
#define OSC_EN_RTC_ADDR  0x080
#define OSC_EN_RTC_MASK  0x1
#define OSC_EN_RTC_SHIFT  2
#define OSC_EN_SLEEP_ADDR  0x080
#define OSC_EN_SLEEP_MASK  0x1
#define OSC_EN_SLEEP_SHIFT  1
#define OSC_EN_NORM_ADDR  0x080
#define OSC_EN_NORM_MASK  0x1
#define OSC_EN_NORM_SHIFT  0
#define CAP_LPSD_DEB_SEL_ADDR  0x082
#define CAP_LPSD_DEB_SEL_MASK  0x3
#define CAP_LPSD_DEB_SEL_SHIFT  14
#define REGEN_LPSD_DEB_SEL_ADDR  0x082
#define REGEN_LPSD_DEB_SEL_MASK  0x3
#define REGEN_LPSD_DEB_SEL_SHIFT  12
#define RSTPAT_EN_ADDR  0x082
#define RSTPAT_EN_MASK  0x1
#define RSTPAT_EN_SHIFT  7
#define WD_RST_EN_ADDR  0x082
#define WD_RST_EN_MASK  0x1
#define WD_RST_EN_SHIFT  6
#define SYS_RST_EN_ADDR  0x082
#define SYS_RST_EN_MASK  0x1
#define SYS_RST_EN_SHIFT  5
#define REGEN_LPSD_EN_ADDR  0x082
#define REGEN_LPSD_EN_MASK  0x1
#define REGEN_LPSD_EN_SHIFT  4
#define CAP_LPSD_EN_ADDR  0x082
#define CAP_LPSD_EN_MASK  0x1
#define CAP_LPSD_EN_SHIFT  3
#define REGEN_ALARM_EN_ADDR  0x082
#define REGEN_ALARM_EN_MASK  0x1
#define REGEN_ALARM_EN_SHIFT  2
#define RTC_ALARM_EN_ADDR  0x082
#define RTC_ALARM_EN_MASK  0x1
#define RTC_ALARM_EN_SHIFT  1
#define CHG_ALARM_EN_ADDR  0x082
#define CHG_ALARM_EN_MASK  0x1
#define CHG_ALARM_EN_SHIFT  0
#define OFF2IDLE_FLAG_ADDR  0x084
#define OFF2IDLE_FLAG_MASK  0x1
#define OFF2IDLE_FLAG_SHIFT  15
#define VBUS_PAT_RST_FLAG_ADDR  0x084
#define VBUS_PAT_RST_FLAG_MASK  0x1
#define VBUS_PAT_RST_FLAG_SHIFT  10
#define WD_RST_FLAG_ADDR  0x084
#define WD_RST_FLAG_MASK  0x1
#define WD_RST_FLAG_SHIFT  9
#define SYS_RST_FLAG_ADDR  0x084
#define SYS_RST_FLAG_MASK  0x1
#define SYS_RST_FLAG_SHIFT  8
#define REGEN_LPSD_FLAG_ADDR  0x084
#define REGEN_LPSD_FLAG_MASK  0x1
#define REGEN_LPSD_FLAG_SHIFT  7
#define CAP_LPSD_FLAG_ADDR  0x084
#define CAP_LPSD_FLAG_MASK  0x1
#define CAP_LPSD_FLAG_SHIFT  6
#define RTC_MODE_FLAG_ADDR  0x084
#define RTC_MODE_FLAG_MASK  0x1
#define RTC_MODE_FLAG_SHIFT  5
#define REGEN_ALARM_FLAG_ADDR  0x084
#define REGEN_ALARM_FLAG_MASK  0x1
#define REGEN_ALARM_FLAG_SHIFT  4
#define CHG_ALARM_FLAG_ADDR  0x084
#define CHG_ALARM_FLAG_MASK  0x1
#define CHG_ALARM_FLAG_SHIFT  3
#define RTC_ALARM_FLAG_ADDR  0x084
#define RTC_ALARM_FLAG_MASK  0x1
#define RTC_ALARM_FLAG_SHIFT  2
#define REGEN_PON_FLAG_ADDR  0x084
#define REGEN_PON_FLAG_MASK  0x1
#define REGEN_PON_FLAG_SHIFT  1
#define CHG_PON_FLAG_ADDR  0x084
#define CHG_PON_FLAG_MASK  0x1
#define CHG_PON_FLAG_SHIFT  0
#define RTC_MODE_ADDR  0x086
#define RTC_MODE_MASK  0x1
#define RTC_MODE_SHIFT  1
#define PWR_OFF_ADDR  0x086
#define PWR_OFF_MASK  0x1
#define PWR_OFF_SHIFT  0
#define CLK32K_TRIM_DONE_ADDR  0x088
#define CLK32K_TRIM_DONE_MASK  0x1
#define CLK32K_TRIM_DONE_SHIFT  10
#define RG_LPO32_FTUNE_ADDR  0x088
#define RG_LPO32_FTUNE_MASK  0x3F
#define RG_LPO32_FTUNE_SHIFT  4
#define RG_LPO32_CTUNE_ADDR  0x088
#define RG_LPO32_CTUNE_MASK  0xF
#define RG_LPO32_CTUNE_SHIFT  0
#define PAT_30MS_LL_LOW_ADDR  0x08A
#define PAT_30MS_LL_LOW_MASK  0x3F
#define PAT_30MS_LL_LOW_SHIFT  8
#define PAT_30MS_LL_HGH_ADDR  0x08A
#define PAT_30MS_LL_HGH_MASK  0x3F
#define PAT_30MS_LL_HGH_SHIFT  0
#define PAT_30MS_HH_LOW_ADDR  0x08C
#define PAT_30MS_HH_LOW_MASK  0x3F
#define PAT_30MS_HH_LOW_SHIFT  8
#define PAT_30MS_HH_HGH_ADDR  0x08C
#define PAT_30MS_HH_HGH_MASK  0x3F
#define PAT_30MS_HH_HGH_SHIFT  0
#define RST_PAT_EN_SW_MODE_ADDR  0x08E
#define RST_PAT_EN_SW_MODE_MASK  0x1
#define RST_PAT_EN_SW_MODE_SHIFT  8
#define RST_PAT_EN_SW_ADDR  0x08E
#define RST_PAT_EN_SW_MASK  0x1
#define RST_PAT_EN_SW_SHIFT  0
#define RST_PAT_STATE_ADDR  0x090
#define RST_PAT_STATE_MASK  0x3FF
#define RST_PAT_STATE_SHIFT  0
#define REGEN_IRQ_FALL_FLAG_ADDR  0x092
#define REGEN_IRQ_FALL_FLAG_MASK  0x1
#define REGEN_IRQ_FALL_FLAG_SHIFT  8
#define REGEN_IRQ_RISE_FLAG_ADDR  0x092
#define REGEN_IRQ_RISE_FLAG_MASK  0x1
#define REGEN_IRQ_RISE_FLAG_SHIFT  7
#define CHG_RECHG_INT_FLAG_ADDR  0x092
#define CHG_RECHG_INT_FLAG_MASK  0x1
#define CHG_RECHG_INT_FLAG_SHIFT  6
#define CHG_COMPLETE_INT_FLAG_ADDR  0x092
#define CHG_COMPLETE_INT_FLAG_MASK  0x1
#define CHG_COMPLETE_INT_FLAG_SHIFT  5
#define CHG_PRE_COMPLETE_INT_FLAG_ADDR  0x092
#define CHG_PRE_COMPLETE_INT_FLAG_MASK  0x1
#define CHG_PRE_COMPLETE_INT_FLAG_SHIFT  4
#define CHG_OUT_INT_FLAG_ADDR  0x092
#define CHG_OUT_INT_FLAG_MASK  0x1
#define CHG_OUT_INT_FLAG_SHIFT  3
#define CHG_IN_INT_FLAG_ADDR  0x092
#define CHG_IN_INT_FLAG_MASK  0x1
#define CHG_IN_INT_FLAG_SHIFT  2
#define ADC_HW_TRIG_FLAG_ADDR  0x092
#define ADC_HW_TRIG_FLAG_MASK  0x1
#define ADC_HW_TRIG_FLAG_SHIFT  1
#define ADC_SW_TRIG_FLAG_ADDR  0x092
#define ADC_SW_TRIG_FLAG_MASK  0x1
#define ADC_SW_TRIG_FLAG_SHIFT  0
#define REGEN_IRQ_TIME_SEL_ADDR  0x094
#define REGEN_IRQ_TIME_SEL_MASK  0x3
#define REGEN_IRQ_TIME_SEL_SHIFT  4
#define REGEN_IRQ_FALL_EN_ADDR  0x094
#define REGEN_IRQ_FALL_EN_MASK  0x1
#define REGEN_IRQ_FALL_EN_SHIFT  3
#define REGEN_IRQ_RISE_EN_ADDR  0x094
#define REGEN_IRQ_RISE_EN_MASK  0x1
#define REGEN_IRQ_RISE_EN_SHIFT  2
#define ADC_HW_IRQ_EN_ADDR  0x094
#define ADC_HW_IRQ_EN_MASK  0x1
#define ADC_HW_IRQ_EN_SHIFT  1
#define ADC_SW_IRQ_EN_ADDR  0x094
#define ADC_SW_IRQ_EN_MASK  0x1
#define ADC_SW_IRQ_EN_SHIFT  0
#define CHG_OUT_DEB_SEL_ADDR  0x096
#define CHG_OUT_DEB_SEL_MASK  0x3
#define CHG_OUT_DEB_SEL_SHIFT  10
#define CHG_IN_DEB_SEL_ADDR  0x096
#define CHG_IN_DEB_SEL_MASK  0x3
#define CHG_IN_DEB_SEL_SHIFT  8
#define CHG_RECHG_INT_EN_ADDR  0x096
#define CHG_RECHG_INT_EN_MASK  0x1
#define CHG_RECHG_INT_EN_SHIFT  4
#define CHG_COMPLETE_INT_EN_ADDR  0x096
#define CHG_COMPLETE_INT_EN_MASK  0x1
#define CHG_COMPLETE_INT_EN_SHIFT  3
#define CHG_PRE_COMPLETE_INT_EN_ADDR  0x096
#define CHG_PRE_COMPLETE_INT_EN_MASK  0x1
#define CHG_PRE_COMPLETE_INT_EN_SHIFT  2
#define CHG_OUT_INT_EN_ADDR  0x096
#define CHG_OUT_INT_EN_MASK  0x1
#define CHG_OUT_INT_EN_SHIFT  1
#define CHG_IN_INT_EN_ADDR  0x096
#define CHG_IN_INT_EN_MASK  0x1
#define CHG_IN_INT_EN_SHIFT  0
#define PWR_STATE_ADDR  0x098
#define PWR_STATE_MASK  0x1F
#define PWR_STATE_SHIFT  7
#define SLEEP_SEQ_STATE_ADDR  0x098
#define SLEEP_SEQ_STATE_MASK  0x3F
#define SLEEP_SEQ_STATE_SHIFT  0
#define PWR_SEQ_STATE_ADDR  0x09A
#define PWR_SEQ_STATE_MASK  0x3FFF
#define PWR_SEQ_STATE_SHIFT  0
#define VSRAM_STATE_RST2NORM_ADDR  0x09C
#define VSRAM_STATE_RST2NORM_MASK  0x1
#define VSRAM_STATE_RST2NORM_SHIFT  7
#define VRF_STATE_RST2NORM_ADDR  0x09C
#define VRF_STATE_RST2NORM_MASK  0x1
#define VRF_STATE_RST2NORM_SHIFT  6
#define VDD33_STATE_RST2NORM_ADDR  0x09C
#define VDD33_STATE_RST2NORM_MASK  0x1
#define VDD33_STATE_RST2NORM_SHIFT  5
#define VIO18_STATE_RST2NORM_ADDR  0x09C
#define VIO18_STATE_RST2NORM_MASK  0x1
#define VIO18_STATE_RST2NORM_SHIFT  4
#define VCORE_STATE_RST2NORM_ADDR  0x09C
#define VCORE_STATE_RST2NORM_MASK  0x1
#define VCORE_STATE_RST2NORM_SHIFT  3
#define SLEEP_SEQ_STATE_RST2NORM_ADDR  0x09C
#define SLEEP_SEQ_STATE_RST2NORM_MASK  0x1
#define SLEEP_SEQ_STATE_RST2NORM_SHIFT  2
#define PWR_SEQ_STATE_RST2NORM_ADDR  0x09C
#define PWR_SEQ_STATE_RST2NORM_MASK  0x1
#define PWR_SEQ_STATE_RST2NORM_SHIFT  1
#define PWR_STATE_RST2NORM_ADDR  0x09C
#define PWR_STATE_RST2NORM_MASK  0x1
#define PWR_STATE_RST2NORM_SHIFT  0
#define OC_PROT_DEB_TIME_ADDR  0x09E
#define OC_PROT_DEB_TIME_MASK  0x1F
#define OC_PROT_DEB_TIME_SHIFT  4
#define PMU_REG_AUTOREST_DIS_ADDR  0x09E
#define PMU_REG_AUTOREST_DIS_MASK  0x1
#define PMU_REG_AUTOREST_DIS_SHIFT  3
#define OFF2IDLE_RG_RESET_EN_ADDR  0x09E
#define OFF2IDLE_RG_RESET_EN_MASK  0x1
#define OFF2IDLE_RG_RESET_EN_SHIFT  2
#define OFF_PROT_EN_CHGFLO_B_ADDR  0x09E
#define OFF_PROT_EN_CHGFLO_B_MASK  0x1
#define OFF_PROT_EN_CHGFLO_B_SHIFT  1
#define OFF_PROT_EN_CHG_PLUG_ADDR  0x09E
#define OFF_PROT_EN_CHG_PLUG_MASK  0x1
#define OFF_PROT_EN_CHG_PLUG_SHIFT  0
#define UVSD_VAUD_FLAG_ADDR  0x0A0
#define UVSD_VAUD_FLAG_MASK  0x1
#define UVSD_VAUD_FLAG_SHIFT  9
#define UVSD_VRF_FLAG_ADDR  0x0A0
#define UVSD_VRF_FLAG_MASK  0x1
#define UVSD_VRF_FLAG_SHIFT  8
#define UVSD_VCORE_FLAG_ADDR  0x0A0
#define UVSD_VCORE_FLAG_MASK  0x1
#define UVSD_VCORE_FLAG_SHIFT  7
#define UVSD_VIO_FLAG_ADDR  0x0A0
#define UVSD_VIO_FLAG_MASK  0x1
#define UVSD_VIO_FLAG_SHIFT  6
#define OC_FLAG_ADDR  0x0A0
#define OC_FLAG_MASK  0x1
#define OC_FLAG_SHIFT  5
#define UVSD_VAUD_EN_ADDR  0x0A0
#define UVSD_VAUD_EN_MASK  0x1
#define UVSD_VAUD_EN_SHIFT  4
#define UVSD_VRF_EN_ADDR  0x0A0
#define UVSD_VRF_EN_MASK  0x1
#define UVSD_VRF_EN_SHIFT  3
#define UVSD_VCORE_EN_ADDR  0x0A0
#define UVSD_VCORE_EN_MASK  0x1
#define UVSD_VCORE_EN_SHIFT  2
#define UVSD_VIO_EN_ADDR  0x0A0
#define UVSD_VIO_EN_MASK  0x1
#define UVSD_VIO_EN_SHIFT  1
#define OC_PROT_EN_ADDR  0x0A0
#define OC_PROT_EN_MASK  0x1
#define OC_PROT_EN_SHIFT  0
#define ALL_PWR_STATE_RST2NORM_ADDR  0x0A2
#define ALL_PWR_STATE_RST2NORM_MASK  0x1
#define ALL_PWR_STATE_RST2NORM_SHIFT  2
#define PMU_FLANCTER_RST_ADDR  0x0A2
#define PMU_FLANCTER_RST_MASK  0x1
#define PMU_FLANCTER_RST_SHIFT  1
#define PMU_RG_RST_ADDR  0x0A2
#define PMU_RG_RST_MASK  0x1
#define PMU_RG_RST_SHIFT  0
#define SPARE_REG_ADDR  0x0A4
#define SPARE_REG_MASK  0xFFFF
#define SPARE_REG_SHIFT  0


#define RG_VCORE_RVD2_ADDR  0x100
#define RG_VCORE_RVD2_MASK  0xFF
#define RG_VCORE_RVD2_SHIFT  8
#define RG_VCORE_RVD_ADDR  0x100
#define RG_VCORE_RVD_MASK  0xFF
#define RG_VCORE_RVD_SHIFT  0
#define RG_VCORE_LPM_TRIM_ADDR  0x102
#define RG_VCORE_LPM_TRIM_MASK  0x1F
#define RG_VCORE_LPM_TRIM_SHIFT  11
#define RG_VCORE_ZXOS_TRIM_LV_ADDR  0x102
#define RG_VCORE_ZXOS_TRIM_LV_MASK  0x3F
#define RG_VCORE_ZXOS_TRIM_LV_SHIFT  5
#define RG_VCORE_IPEAK_TRIM_ADDR  0x102
#define RG_VCORE_IPEAK_TRIM_MASK  0x1F
#define RG_VCORE_IPEAK_TRIM_SHIFT  0
#define VCORE_IS_TRIMMED_ADDR  0x104
#define VCORE_IS_TRIMMED_MASK  0x1
#define VCORE_IS_TRIMMED_SHIFT  5
#define RG_VCORE_NM_TRIM_ADDR  0x104
#define RG_VCORE_NM_TRIM_MASK  0x1F
#define RG_VCORE_NM_TRIM_SHIFT  0
#define RG_VCORE_ISENTEST_EN_ADDR  0x106
#define RG_VCORE_ISENTEST_EN_MASK  0x1
#define RG_VCORE_ISENTEST_EN_SHIFT  11
#define RG_VCORE_ISENTEST_TRIGGER_ADDR  0x106
#define RG_VCORE_ISENTEST_TRIGGER_MASK  0x1
#define RG_VCORE_ISENTEST_TRIGGER_SHIFT  10
#define RG_VCORE_ZXTRIM_EN_ADDR  0x106
#define RG_VCORE_ZXTRIM_EN_MASK  0x1
#define RG_VCORE_ZXTRIM_EN_SHIFT  9
#define RG_VCORE_VREF_SEL_ADDR  0x106
#define RG_VCORE_VREF_SEL_MASK  0x1
#define RG_VCORE_VREF_SEL_SHIFT  8
#define RG_VCORE_DYNAMIC_IPEAK_ADDR  0x106
#define RG_VCORE_DYNAMIC_IPEAK_MASK  0xFF
#define RG_VCORE_DYNAMIC_IPEAK_SHIFT  0
#define RG_VCORE_COT_EN_ADDR  0x108
#define RG_VCORE_COT_EN_MASK  0x1
#define RG_VCORE_COT_EN_SHIFT  5
#define RG_VCORE_ZX_LOWIQ_EN_ADDR  0x108
#define RG_VCORE_ZX_LOWIQ_EN_MASK  0x1
#define RG_VCORE_ZX_LOWIQ_EN_SHIFT  4
#define RG_VCORE_ZX_SEL_ADDR  0x108
#define RG_VCORE_ZX_SEL_MASK  0x1
#define RG_VCORE_ZX_SEL_SHIFT  3
#define RG_VCORE_SS_EN_ADDR  0x108
#define RG_VCORE_SS_EN_MASK  0x1
#define RG_VCORE_SS_EN_SHIFT  2
#define RG_VCORE_PG_EN_ADDR  0x108
#define RG_VCORE_PG_EN_MASK  0x3
#define RG_VCORE_PG_EN_SHIFT  0
#define VCORE_VSEL_NM_ADDR  0x10A
#define VCORE_VSEL_NM_MASK  0xFF
#define VCORE_VSEL_NM_SHIFT  8
#define VCORE_VSEL_LP_ADDR  0x10A
#define VCORE_VSEL_LP_MASK  0xFF
#define VCORE_VSEL_LP_SHIFT  0
#define VCORE_SLP_LP_ADDR  0x10C
#define VCORE_SLP_LP_MASK  0x1
#define VCORE_SLP_LP_SHIFT  12
#define VCORE_ACT_LP_ADDR  0x10C
#define VCORE_ACT_LP_MASK  0x1
#define VCORE_ACT_LP_SHIFT  11
#define VCORE_SLP_EN_ADDR  0x10C
#define VCORE_SLP_EN_MASK  0x1
#define VCORE_SLP_EN_SHIFT  10
#define VCORE_ACT_EN_ADDR  0x10C
#define VCORE_ACT_EN_MASK  0x1
#define VCORE_ACT_EN_SHIFT  9
#define VCORE_DISQ_SW_ADDR  0x10C
#define VCORE_DISQ_SW_MASK  0x1
#define VCORE_DISQ_SW_SHIFT  8
#define VCORE_DISQ_HW_MODE_ADDR  0x10C
#define VCORE_DISQ_HW_MODE_MASK  0x1
#define VCORE_DISQ_HW_MODE_SHIFT  7
#define VCORE_IPEAK_VTUNE_LP_ADDR  0x10C
#define VCORE_IPEAK_VTUNE_LP_MASK  0x7
#define VCORE_IPEAK_VTUNE_LP_SHIFT  4
#define VCORE_IPEAK_VTUNE_NORM_ADDR  0x10C
#define VCORE_IPEAK_VTUNE_NORM_MASK  0x7
#define VCORE_IPEAK_VTUNE_NORM_SHIFT  0
#define BLANK_ADDR  0x10E
#define BLANK_MASK  0x1
#define BLANK_SHIFT  0
#define RG_VIO18_RVD2_ADDR  0x110
#define RG_VIO18_RVD2_MASK  0xFF
#define RG_VIO18_RVD2_SHIFT  8
#define RG_VIO18_RVD_ADDR  0x110
#define RG_VIO18_RVD_MASK  0xFF
#define RG_VIO18_RVD_SHIFT  0
#define RG_VIO18_LPM_TRIM_ADDR  0x112
#define RG_VIO18_LPM_TRIM_MASK  0x1F
#define RG_VIO18_LPM_TRIM_SHIFT  11
#define RG_VIO18_ZXOS_TRIM_LV_ADDR  0x112
#define RG_VIO18_ZXOS_TRIM_LV_MASK  0x3F
#define RG_VIO18_ZXOS_TRIM_LV_SHIFT  5
#define RG_VIO18_IPEAK_TRIM_ADDR  0x112
#define RG_VIO18_IPEAK_TRIM_MASK  0x1F
#define RG_VIO18_IPEAK_TRIM_SHIFT  0
#define VIO18_IS_TRIMMED_ADDR  0x114
#define VIO18_IS_TRIMMED_MASK  0x1
#define VIO18_IS_TRIMMED_SHIFT  5
#define RG_VIO18_NM_TRIM_ADDR  0x114
#define RG_VIO18_NM_TRIM_MASK  0x1F
#define RG_VIO18_NM_TRIM_SHIFT  0
#define RG_VIO18_ISENTEST_EN_ADDR  0x116
#define RG_VIO18_ISENTEST_EN_MASK  0x1
#define RG_VIO18_ISENTEST_EN_SHIFT  11
#define RG_VIO18_ISENTEST_TRIGGER_ADDR  0x116
#define RG_VIO18_ISENTEST_TRIGGER_MASK  0x1
#define RG_VIO18_ISENTEST_TRIGGER_SHIFT  10
#define RG_VIO18_ZXTRIM_EN_ADDR  0x116
#define RG_VIO18_ZXTRIM_EN_MASK  0x1
#define RG_VIO18_ZXTRIM_EN_SHIFT  9
#define RG_VIO18_VREF_SEL_ADDR  0x116
#define RG_VIO18_VREF_SEL_MASK  0x1
#define RG_VIO18_VREF_SEL_SHIFT  8
#define RG_VIO18_DYNAMIC_IPEAK_ADDR  0x116
#define RG_VIO18_DYNAMIC_IPEAK_MASK  0xFF
#define RG_VIO18_DYNAMIC_IPEAK_SHIFT  0
#define RG_VIO18_COT_EN_ADDR  0x118
#define RG_VIO18_COT_EN_MASK  0x1
#define RG_VIO18_COT_EN_SHIFT  5
#define RG_VIO18_ZX_LOWIQ_EN_ADDR  0x118
#define RG_VIO18_ZX_LOWIQ_EN_MASK  0x1
#define RG_VIO18_ZX_LOWIQ_EN_SHIFT  4
#define RG_VIO18_ZX_SEL_ADDR  0x118
#define RG_VIO18_ZX_SEL_MASK  0x1
#define RG_VIO18_ZX_SEL_SHIFT  3
#define RG_VIO18_SS_EN_ADDR  0x118
#define RG_VIO18_SS_EN_MASK  0x1
#define RG_VIO18_SS_EN_SHIFT  2
#define RG_VIO18_PG_EN_ADDR  0x118
#define RG_VIO18_PG_EN_MASK  0x3
#define RG_VIO18_PG_EN_SHIFT  0
#define VIO18_VSEL_NM_ADDR  0x11A
#define VIO18_VSEL_NM_MASK  0x7F
#define VIO18_VSEL_NM_SHIFT  8
#define VIO18_VSEL_LP_ADDR  0x11A
#define VIO18_VSEL_LP_MASK  0x7F
#define VIO18_VSEL_LP_SHIFT  0
#define VIO18_SLP_LP_ADDR  0x11C
#define VIO18_SLP_LP_MASK  0x1
#define VIO18_SLP_LP_SHIFT  12
#define VIO18_ACT_LP_ADDR  0x11C
#define VIO18_ACT_LP_MASK  0x1
#define VIO18_ACT_LP_SHIFT  11
#define VIO18_SLP_EN_ADDR  0x11C
#define VIO18_SLP_EN_MASK  0x1
#define VIO18_SLP_EN_SHIFT  10
#define VIO18_ACT_EN_ADDR  0x11C
#define VIO18_ACT_EN_MASK  0x1
#define VIO18_ACT_EN_SHIFT  9
#define VIO18_DISQ_SW_ADDR  0x11C
#define VIO18_DISQ_SW_MASK  0x1
#define VIO18_DISQ_SW_SHIFT  8
#define VIO18_DISQ_HW_MODE_ADDR  0x11C
#define VIO18_DISQ_HW_MODE_MASK  0x1
#define VIO18_DISQ_HW_MODE_SHIFT  7
#define VIO18_IPEAK_VTUNE_LP_ADDR  0x11C
#define VIO18_IPEAK_VTUNE_LP_MASK  0x7
#define VIO18_IPEAK_VTUNE_LP_SHIFT  4
#define VIO18_IPEAK_VTUNE_NORM_ADDR  0x11C
#define VIO18_IPEAK_VTUNE_NORM_MASK  0x7
#define VIO18_IPEAK_VTUNE_NORM_SHIFT  0
#define VCORE_STATE_ADDR  0x11E
#define VCORE_STATE_MASK  0x3F
#define VCORE_STATE_SHIFT  8
#define VIO18_STATE_ADDR  0x11E
#define VIO18_STATE_MASK  0x3F
#define VIO18_STATE_SHIFT  0


#define RG_VRF_RVD2_ADDR  0x180
#define RG_VRF_RVD2_MASK  0xFF
#define RG_VRF_RVD2_SHIFT  8
#define RG_VRF_RVD_ADDR  0x180
#define RG_VRF_RVD_MASK  0xFF
#define RG_VRF_RVD_SHIFT  0
#define RG_TRIM_VRF_LPM_ADDR  0x182
#define RG_TRIM_VRF_LPM_MASK  0x1F
#define RG_TRIM_VRF_LPM_SHIFT  11
#define RG_VRF_ZXOS_TRIM_ADDR  0x182
#define RG_VRF_ZXOS_TRIM_MASK  0x3F
#define RG_VRF_ZXOS_TRIM_SHIFT  5
#define RG_VRF_IPEAK_TRIM_ADDR  0x182
#define RG_VRF_IPEAK_TRIM_MASK  0x1F
#define RG_VRF_IPEAK_TRIM_SHIFT  0
#define VRF_IS_TRIMMED_ADDR  0x184
#define VRF_IS_TRIMMED_MASK  0x1
#define VRF_IS_TRIMMED_SHIFT  5
#define RG_TRIM_VRF_NM_ADDR  0x184
#define RG_TRIM_VRF_NM_MASK  0x1F
#define RG_TRIM_VRF_NM_SHIFT  0
#define RG_VRF_ISENTEST_EN_ADDR  0x186
#define RG_VRF_ISENTEST_EN_MASK  0x1
#define RG_VRF_ISENTEST_EN_SHIFT  11
#define RG_VRF_ISENTEST_TRIGGER_ADDR  0x186
#define RG_VRF_ISENTEST_TRIGGER_MASK  0x1
#define RG_VRF_ISENTEST_TRIGGER_SHIFT  10
#define RG_VRF_ZX_TRIM_EN_ADDR  0x186
#define RG_VRF_ZX_TRIM_EN_MASK  0x1
#define RG_VRF_ZX_TRIM_EN_SHIFT  9
#define RG_VRF_ZX_LOWIQ_EN_ADDR  0x188
#define RG_VRF_ZX_LOWIQ_EN_MASK  0x1
#define RG_VRF_ZX_LOWIQ_EN_SHIFT  4
#define RG_VRF_ZX_SEL_ADDR  0x188
#define RG_VRF_ZX_SEL_MASK  0x1
#define RG_VRF_ZX_SEL_SHIFT  3
#define RG_VRF_SS_EN_ADDR  0x188
#define RG_VRF_SS_EN_MASK  0x1
#define RG_VRF_SS_EN_SHIFT  2
#define RG_VRF_PG_EN_ADDR  0x188
#define RG_VRF_PG_EN_MASK  0x3
#define RG_VRF_PG_EN_SHIFT  0
#define VRF_VSEL_NM_ADDR  0x18A
#define VRF_VSEL_NM_MASK  0x7F
#define VRF_VSEL_NM_SHIFT  8
#define VRF_VSEL_LP_ADDR  0x18A
#define VRF_VSEL_LP_MASK  0x7F
#define VRF_VSEL_LP_SHIFT  0
#define VRF_SLP_LP_ADDR  0x18C
#define VRF_SLP_LP_MASK  0x1
#define VRF_SLP_LP_SHIFT  12
#define VRF_ACT_LP_ADDR  0x18C
#define VRF_ACT_LP_MASK  0x1
#define VRF_ACT_LP_SHIFT  11
#define VRF_SLP_EN_ADDR  0x18C
#define VRF_SLP_EN_MASK  0x1
#define VRF_SLP_EN_SHIFT  10
#define VRF_ACT_EN_ADDR  0x18C
#define VRF_ACT_EN_MASK  0x1
#define VRF_ACT_EN_SHIFT  9
#define VRF_DISQ_SW_ADDR  0x18C
#define VRF_DISQ_SW_MASK  0x1
#define VRF_DISQ_SW_SHIFT  8
#define VRF_DISQ_HW_MODE_ADDR  0x18C
#define VRF_DISQ_HW_MODE_MASK  0x1
#define VRF_DISQ_HW_MODE_SHIFT  7
#define VRF_IPEAK_VTUNE_LP_ADDR  0x18C
#define VRF_IPEAK_VTUNE_LP_MASK  0x7
#define VRF_IPEAK_VTUNE_LP_SHIFT  4
#define VRF_IPEAK_VTUNE_NORM_ADDR  0x18C
#define VRF_IPEAK_VTUNE_NORM_MASK  0x7
#define VRF_IPEAK_VTUNE_NORM_SHIFT  0
#define VRF_VOUTSEL_LP_ADDR  0x18E
#define VRF_VOUTSEL_LP_MASK  0x7
#define VRF_VOUTSEL_LP_SHIFT  4
#define VRF_VOUTSEL_NORM_ADDR  0x18E
#define VRF_VOUTSEL_NORM_MASK  0x7
#define VRF_VOUTSEL_NORM_SHIFT  0
#define RG_VAUD18_IPEAK_TRIM_ADDR  0x190
#define RG_VAUD18_IPEAK_TRIM_MASK  0x1F
#define RG_VAUD18_IPEAK_TRIM_SHIFT  8
#define VAUD18_IS_TRIMMED_ADDR  0x190
#define VAUD18_IS_TRIMMED_MASK  0x1
#define VAUD18_IS_TRIMMED_SHIFT  5
#define RG_TRIM_VAUD18_NM_ADDR  0x190
#define RG_TRIM_VAUD18_NM_MASK  0x1F
#define RG_TRIM_VAUD18_NM_SHIFT  0
#define RG_VAUD18_ISENTEST_EN_ADDR  0x192
#define RG_VAUD18_ISENTEST_EN_MASK  0x1
#define RG_VAUD18_ISENTEST_EN_SHIFT  11
#define RG_VAUD18_ISENTEST_TRIGGER_ADDR  0x192
#define RG_VAUD18_ISENTEST_TRIGGER_MASK  0x1
#define RG_VAUD18_ISENTEST_TRIGGER_SHIFT  10
#define RG_VAUD18_PG_EN_ADDR  0x192
#define RG_VAUD18_PG_EN_MASK  0x3
#define RG_VAUD18_PG_EN_SHIFT  8
#define RG_VAUD18_DYNAMIC_IPEAK_ADDR  0x192
#define RG_VAUD18_DYNAMIC_IPEAK_MASK  0xFF
#define RG_VAUD18_DYNAMIC_IPEAK_SHIFT  0
#define RG_VMAX_TH_ADDR  0x194
#define RG_VMAX_TH_MASK  0x7
#define RG_VMAX_TH_SHIFT  2
#define RG_IPEAK_ENH_ADDR  0x194
#define RG_IPEAK_ENH_MASK  0x1
#define RG_IPEAK_ENH_SHIFT  1
#define RG_DL_EN_ADDR  0x194
#define RG_DL_EN_MASK  0x1
#define RG_DL_EN_SHIFT  0
#define VAUD18_VSEL_H_ADDR  0x196
#define VAUD18_VSEL_H_MASK  0x7F
#define VAUD18_VSEL_H_SHIFT  8
#define VAUD18_VSEL_L_ADDR  0x196
#define VAUD18_VSEL_L_MASK  0x7F
#define VAUD18_VSEL_L_SHIFT  0
#define VAUD18_VSEL_M_ADDR  0x198
#define VAUD18_VSEL_M_MASK  0x7F
#define VAUD18_VSEL_M_SHIFT  0
#define VAUD18_IPEAK_VTUNE_DVFS_ADDR  0x19A
#define VAUD18_IPEAK_VTUNE_DVFS_MASK  0x7
#define VAUD18_IPEAK_VTUNE_DVFS_SHIFT  10
#define VAUD18_IPEAK_VTUNE_H_ADDR  0x19A
#define VAUD18_IPEAK_VTUNE_H_MASK  0x7
#define VAUD18_IPEAK_VTUNE_H_SHIFT  7
#define VAUD18_IPEAK_VTUNE_M_ADDR  0x19A
#define VAUD18_IPEAK_VTUNE_M_MASK  0x7
#define VAUD18_IPEAK_VTUNE_M_SHIFT  4
#define VAUD18_IPEAK_VTUNE_L_ADDR  0x19A
#define VAUD18_IPEAK_VTUNE_L_MASK  0x7
#define VAUD18_IPEAK_VTUNE_L_SHIFT  0
#define VAUD18_SLP_EN_ADDR  0x19C
#define VAUD18_SLP_EN_MASK  0x1
#define VAUD18_SLP_EN_SHIFT  5
#define VAUD18_ACT_EN_ADDR  0x19C
#define VAUD18_ACT_EN_MASK  0x1
#define VAUD18_ACT_EN_SHIFT  4
#define VAUD18_DISQ_SW_ADDR  0x19C
#define VAUD18_DISQ_SW_MASK  0x1
#define VAUD18_DISQ_SW_SHIFT  3
#define VAUD18_DISQ_HW_MODE_ADDR  0x19C
#define VAUD18_DISQ_HW_MODE_MASK  0x1
#define VAUD18_DISQ_HW_MODE_SHIFT  2
#define AUDIO_MODE_ADDR  0x19C
#define AUDIO_MODE_MASK  0x3
#define AUDIO_MODE_SHIFT  0
#define RG_ZX_GATING_EN_ADDR  0x19E
#define RG_ZX_GATING_EN_MASK  0x1
#define RG_ZX_GATING_EN_SHIFT  9
#define RG_ZX_IQ_SEL_ADDR  0x19E
#define RG_ZX_IQ_SEL_MASK  0x1
#define RG_ZX_IQ_SEL_SHIFT  8
#define RG_VRF_SW_BULK_ADDR  0x19E
#define RG_VRF_SW_BULK_MASK  0x1
#define RG_VRF_SW_BULK_SHIFT  7
#define RG_VAUD18_SW_BULK_ADDR  0x19E
#define RG_VAUD18_SW_BULK_MASK  0x1
#define RG_VAUD18_SW_BULK_SHIFT  6
#define RG_SW_BULK_mode_ADDR  0x19E
#define RG_SW_BULK_mode_MASK  0x1
#define RG_SW_BULK_mode_SHIFT  5
#define RG_ISEN_IQ_SEL_ADDR  0x19E
#define RG_ISEN_IQ_SEL_MASK  0x1
#define RG_ISEN_IQ_SEL_SHIFT  4
#define RG_IPEAK_MODE_SEL_ADDR  0x19E
#define RG_IPEAK_MODE_SEL_MASK  0x1
#define RG_IPEAK_MODE_SEL_SHIFT  3
#define RG_IPEAK_TRIM_SEL_ADDR  0x19E
#define RG_IPEAK_TRIM_SEL_MASK  0x7
#define RG_IPEAK_TRIM_SEL_SHIFT  0
#define VAUD18_STATE_ADDR  0x1A0
#define VAUD18_STATE_MASK  0x1F
#define VAUD18_STATE_SHIFT  8
#define VRF_STATE_ADDR  0x1A0
#define VRF_STATE_MASK  0x3F
#define VRF_STATE_SHIFT  0


#define VDD33_NORM_FORCE_ON_ADDR  0x200
#define VDD33_NORM_FORCE_ON_MASK  0x1
#define VDD33_NORM_FORCE_ON_SHIFT  15
#define VDD33_NORM_FORCE_OFF_ADDR  0x200
#define VDD33_NORM_FORCE_OFF_MASK  0x1
#define VDD33_NORM_FORCE_OFF_SHIFT  14
#define RG_HV_LOWI_ADDR  0x200
#define RG_HV_LOWI_MASK  0x1
#define RG_HV_LOWI_SHIFT  13
#define VLDO33_NDIS_ENB_OFF_ADDR  0x200
#define VLDO33_NDIS_ENB_OFF_MASK  0x1
#define VLDO33_NDIS_ENB_OFF_SHIFT  12
#define VLDO33_NDIS_ENB_RET_ADDR  0x200
#define VLDO33_NDIS_ENB_RET_MASK  0x1
#define VLDO33_NDIS_ENB_RET_SHIFT  11
#define VLDO33_NDIS_ENB_NORM_ADDR  0x200
#define VLDO33_NDIS_ENB_NORM_MASK  0x1
#define VLDO33_NDIS_ENB_NORM_SHIFT  10
#define REGHV_SEL_NM_ADDR  0x200
#define REGHV_SEL_NM_MASK  0xFF
#define REGHV_SEL_NM_SHIFT  0
#define RG_VLDO33_CLAMP_EN_ADDR  0x202
#define RG_VLDO33_CLAMP_EN_MASK  0x1
#define RG_VLDO33_CLAMP_EN_SHIFT  15
#define VDD33_RAMP_PERIOD_ADDR  0x202
#define VDD33_RAMP_PERIOD_MASK  0x3
#define VDD33_RAMP_PERIOD_SHIFT  13
#define VDD33_RAMP_UNIT_ADDR  0x202
#define VDD33_RAMP_UNIT_MASK  0x7
#define VDD33_RAMP_UNIT_SHIFT  10
#define VDD33_RAMP_UP_DIS_ADDR  0x202
#define VDD33_RAMP_UP_DIS_MASK  0x1
#define VDD33_RAMP_UP_DIS_SHIFT  9
#define VDD33_RAMP_DOWN_DIS_ADDR  0x202
#define VDD33_RAMP_DOWN_DIS_MASK  0x1
#define VDD33_RAMP_DOWN_DIS_SHIFT  8
#define REGHV_SEL_RET_ADDR  0x202
#define REGHV_SEL_RET_MASK  0xFF
#define REGHV_SEL_RET_SHIFT  0
#define VDD33_RET_FORCE_ON_ADDR  0x204
#define VDD33_RET_FORCE_ON_MASK  0x1
#define VDD33_RET_FORCE_ON_SHIFT  15
#define VDD33_RET_FORCE_OFF_ADDR  0x204
#define VDD33_RET_FORCE_OFF_MASK  0x1
#define VDD33_RET_FORCE_OFF_SHIFT  14
#define VDD33_RET_SLEEP_OFF_ADDR  0x204
#define VDD33_RET_SLEEP_OFF_MASK  0x1
#define VDD33_RET_SLEEP_OFF_SHIFT  13
#define RG_HVSTBSEL_ADDR  0x204
#define RG_HVSTBSEL_MASK  0x3F
#define RG_HVSTBSEL_SHIFT  0
#define RG_VDIG18_NDIS_ENB_ADDR  0x206
#define RG_VDIG18_NDIS_ENB_MASK  0x1
#define RG_VDIG18_NDIS_ENB_SHIFT  14
#define RG_VDIG18_SEL_ADDR  0x206
#define RG_VDIG18_SEL_MASK  0x1F
#define RG_VDIG18_SEL_SHIFT  0
#define VDD33_STATE_ADDR  0x208
#define VDD33_STATE_MASK  0x1F
#define VDD33_STATE_SHIFT  11
#define PSW_STATE_ADDR  0x208
#define PSW_STATE_MASK  0x7
#define PSW_STATE_SHIFT  8
#define VSRAM_STATE_ADDR  0x208
#define VSRAM_STATE_MASK  0xFF
#define VSRAM_STATE_SHIFT  0
#define RG_VSRAM_I2BST_EN_ADDR  0x20A
#define RG_VSRAM_I2BST_EN_MASK  0x1
#define RG_VSRAM_I2BST_EN_SHIFT  12
#define RG_VSRAM_IBIAS_PN_TM_ADDR  0x20A
#define RG_VSRAM_IBIAS_PN_TM_MASK  0x1
#define RG_VSRAM_IBIAS_PN_TM_SHIFT  11
#define RG_VSRAM_IBIAS_SELECT_ADDR  0x20A
#define RG_VSRAM_IBIAS_SELECT_MASK  0x3
#define RG_VSRAM_IBIAS_SELECT_SHIFT  9
#define RG_VSRAM_LEAKCOMPEN_EN_ADDR  0x20A
#define RG_VSRAM_LEAKCOMPEN_EN_MASK  0x1
#define RG_VSRAM_LEAKCOMPEN_EN_SHIFT  8
#define RG_VSRAM_RSV_ADDR  0x20A
#define RG_VSRAM_RSV_MASK  0x3F
#define RG_VSRAM_RSV_SHIFT  0
#define RG_VSRAM_OC_TRIM_ADDR  0x20C
#define RG_VSRAM_OC_TRIM_MASK  0x1
#define RG_VSRAM_OC_TRIM_SHIFT  8
#define VSRAM_IS_TRIMMED_ADDR  0x20C
#define VSRAM_IS_TRIMMED_MASK  0x1
#define VSRAM_IS_TRIMMED_SHIFT  5
#define RG_VSRAM_VOTRIM_ADDR  0x20C
#define RG_VSRAM_VOTRIM_MASK  0x1F
#define RG_VSRAM_VOTRIM_SHIFT  0
#define VSRAM_SLP_LP_ADDR  0x20E
#define VSRAM_SLP_LP_MASK  0x1
#define VSRAM_SLP_LP_SHIFT  3
#define VSRAM_ACT_LP_ADDR  0x20E
#define VSRAM_ACT_LP_MASK  0x1
#define VSRAM_ACT_LP_SHIFT  2
#define VSRAM_SLP_EN_ADDR  0x20E
#define VSRAM_SLP_EN_MASK  0x1
#define VSRAM_SLP_EN_SHIFT  1
#define VSRAM_ACT_EN_ADDR  0x20E
#define VSRAM_ACT_EN_MASK  0x1
#define VSRAM_ACT_EN_SHIFT  0
#define VSRAM_VOSEL_NM_ADDR  0x210
#define VSRAM_VOSEL_NM_MASK  0x1F
#define VSRAM_VOSEL_NM_SHIFT  10
#define VSRAM_VOSEL_SLP1_ADDR  0x210
#define VSRAM_VOSEL_SLP1_MASK  0x1F
#define VSRAM_VOSEL_SLP1_SHIFT  5
#define VSRAM_VOSEL_SLP2_ADDR  0x210
#define VSRAM_VOSEL_SLP2_MASK  0x1F
#define VSRAM_VOSEL_SLP2_SHIFT  0
#define VSRAM_VOSEL_PSW_ON_ADDR  0x212
#define VSRAM_VOSEL_PSW_ON_MASK  0x1F
#define VSRAM_VOSEL_PSW_ON_SHIFT  8
#define VSRAM_NDIS_EN_SW_ADDR  0x212
#define VSRAM_NDIS_EN_SW_MASK  0x1
#define VSRAM_NDIS_EN_SW_SHIFT  7
#define VSRAM_NDIS_EN_HW_MODE_ADDR  0x212
#define VSRAM_NDIS_EN_HW_MODE_MASK  0x1
#define VSRAM_NDIS_EN_HW_MODE_SHIFT  6
#define VSRAM_VOSEL_SW_MODE_ADDR  0x212
#define VSRAM_VOSEL_SW_MODE_MASK  0x1
#define VSRAM_VOSEL_SW_MODE_SHIFT  5
#define VSRAM_VOSEL_SW_ADDR  0x212
#define VSRAM_VOSEL_SW_MASK  0x1F
#define VSRAM_VOSEL_SW_SHIFT  0
#define PSW_SLP_EN_ADDR  0x214
#define PSW_SLP_EN_MASK  0x1
#define PSW_SLP_EN_SHIFT  5
#define PSW_OFF_STB_CNT_ADDR  0x214
#define PSW_OFF_STB_CNT_MASK  0x3
#define PSW_OFF_STB_CNT_SHIFT  3
#define VSRAM_SLP_CNT_ADDR  0x214
#define VSRAM_SLP_CNT_MASK  0x7
#define VSRAM_SLP_CNT_SHIFT  0
#define PSW_VCORE_SRAM_SOFT_SW_EN_ADDR  0x216
#define PSW_VCORE_SRAM_SOFT_SW_EN_MASK  0x1
#define PSW_VCORE_SRAM_SOFT_SW_EN_SHIFT  3
#define PSW_VCORE_SRAM_SOFT_SW_EN_SW_MODE_ADDR  0x216
#define PSW_VCORE_SRAM_SOFT_SW_EN_SW_MODE_MASK  0x1
#define PSW_VCORE_SRAM_SOFT_SW_EN_SW_MODE_SHIFT  2
#define PSW_VCORE_SRAM_SW_EN_ADDR  0x216
#define PSW_VCORE_SRAM_SW_EN_MASK  0x1
#define PSW_VCORE_SRAM_SW_EN_SHIFT  1
#define PSW_VCORE_SRAM_SW_EN_SW_MODE_ADDR  0x216
#define PSW_VCORE_SRAM_SW_EN_SW_MODE_MASK  0x1
#define PSW_VCORE_SRAM_SW_EN_SW_MODE_SHIFT  0
#define RG_AUDPWDBMICBIAS0_ADDR  0x218
#define RG_AUDPWDBMICBIAS0_MASK  0x3
#define RG_AUDPWDBMICBIAS0_SHIFT  0
#define RG_AUDMICBIAS0_3VBYPASSEN_ADDR  0x218
#define RG_AUDMICBIAS0_3VBYPASSEN_MASK  0x1
#define RG_AUDMICBIAS0_3VBYPASSEN_SHIFT  2
#define RG_AUDMICBIAS0_3VLOWPEN_ADDR  0x218
#define RG_AUDMICBIAS0_3VLOWPEN_MASK  0x1
#define RG_AUDMICBIAS0_3VLOWPEN_SHIFT  3
#define RG_AUDPWDBMICBIAS0_3VEN_ADDR  0x218
#define RG_AUDPWDBMICBIAS0_3VEN_MASK  0x1
#define RG_AUDPWDBMICBIAS0_3VEN_SHIFT  4
#define RG_AUDMICBIAS0_3VVREF_ADDR  0x218
#define RG_AUDMICBIAS0_3VVREF_MASK  0x7
#define RG_AUDMICBIAS0_3VVREF_SHIFT  5
#define RG_AUDMICBIAS0_2VBYPASSEN_ADDR  0x218
#define RG_AUDMICBIAS0_2VBYPASSEN_MASK  0x1
#define RG_AUDMICBIAS0_2VBYPASSEN_SHIFT  8
#define RG_AUDMICBIAS0_2VLOWPEN_ADDR  0x218
#define RG_AUDMICBIAS0_2VLOWPEN_MASK  0x1
#define RG_AUDMICBIAS0_2VLOWPEN_SHIFT  9
#define RG_AUDPWDBMICBIAS0_2VEN_ADDR  0x218
#define RG_AUDPWDBMICBIAS0_2VEN_MASK  0x1
#define RG_AUDPWDBMICBIAS0_2VEN_SHIFT  10
#define RG_AUDMICBIAS0_2VVREF_ADDR  0x218
#define RG_AUDMICBIAS0_2VVREF_MASK  0x7
#define RG_AUDMICBIAS0_2VVREF_SHIFT  11
#define RG_MBIAS0_HPM_ADDR  0x218
#define RG_MBIAS0_HPM_MASK  0x1
#define RG_MBIAS0_HPM_SHIFT  14
#define RG_AUDACCDETMICBIAS0_PULLLOW_ADDR  0x218
#define RG_AUDACCDETMICBIAS0_PULLLOW_MASK  0x1
#define RG_AUDACCDETMICBIAS0_PULLLOW_SHIFT  15
#define RG_AUDPWDBMICBIAS1_ADDR  0x21A
#define RG_AUDPWDBMICBIAS1_MASK  0x3
#define RG_AUDPWDBMICBIAS1_SHIFT  0
#define RG_AUDMICBIAS1_3VBYPASSEN_ADDR  0x21A
#define RG_AUDMICBIAS1_3VBYPASSEN_MASK  0x1
#define RG_AUDMICBIAS1_3VBYPASSEN_SHIFT  2
#define RG_AUDMICBIAS1_3VLOWPEN_ADDR  0x21A
#define RG_AUDMICBIAS1_3VLOWPEN_MASK  0x1
#define RG_AUDMICBIAS1_3VLOWPEN_SHIFT  3
#define RG_AUDPWDBMICBIAS1_3VEN_ADDR  0x21A
#define RG_AUDPWDBMICBIAS1_3VEN_MASK  0x1
#define RG_AUDPWDBMICBIAS1_3VEN_SHIFT  4
#define RG_AUDMICBIAS1_3VVREF_ADDR  0x21A
#define RG_AUDMICBIAS1_3VVREF_MASK  0x7
#define RG_AUDMICBIAS1_3VVREF_SHIFT  5
#define RG_AUDMICBIAS1_2VBYPASSEN_ADDR  0x21A
#define RG_AUDMICBIAS1_2VBYPASSEN_MASK  0x1
#define RG_AUDMICBIAS1_2VBYPASSEN_SHIFT  8
#define RG_AUDMICBIAS1_2VLOWPEN_ADDR  0x21A
#define RG_AUDMICBIAS1_2VLOWPEN_MASK  0x1
#define RG_AUDMICBIAS1_2VLOWPEN_SHIFT  9
#define RG_AUDPWDBMICBIAS1_2VEN_ADDR  0x21A
#define RG_AUDPWDBMICBIAS1_2VEN_MASK  0x1
#define RG_AUDPWDBMICBIAS1_2VEN_SHIFT  10
#define RG_AUDMICBIAS1_2VVREF_ADDR  0x21A
#define RG_AUDMICBIAS1_2VVREF_MASK  0x7
#define RG_AUDMICBIAS1_2VVREF_SHIFT  11
#define RG_MBIAS1_HPM_ADDR  0x21A
#define RG_MBIAS1_HPM_MASK  0x1
#define RG_MBIAS1_HPM_SHIFT  14
#define RG_AUDACCDETMICBIAS1_PULLLOW_ADDR  0x21A
#define RG_AUDACCDETMICBIAS1_PULLLOW_MASK  0x1
#define RG_AUDACCDETMICBIAS1_PULLLOW_SHIFT  15
#define RG_AUDPWDBMICBIAS2_ADDR  0x21C
#define RG_AUDPWDBMICBIAS2_MASK  0x3
#define RG_AUDPWDBMICBIAS2_SHIFT  0
#define RG_AUDMICBIAS2_3VBYPASSEN_ADDR  0x21C
#define RG_AUDMICBIAS2_3VBYPASSEN_MASK  0x1
#define RG_AUDMICBIAS2_3VBYPASSEN_SHIFT  2
#define RG_AUDMICBIAS2_3VLOWPEN_ADDR  0x21C
#define RG_AUDMICBIAS2_3VLOWPEN_MASK  0x1
#define RG_AUDMICBIAS2_3VLOWPEN_SHIFT  3
#define RG_AUDPWDBMICBIAS2_3VEN_ADDR  0x21C
#define RG_AUDPWDBMICBIAS2_3VEN_MASK  0x1
#define RG_AUDPWDBMICBIAS2_3VEN_SHIFT  4
#define RG_AUDMICBIAS2_3VVREF_ADDR  0x21C
#define RG_AUDMICBIAS2_3VVREF_MASK  0x7
#define RG_AUDMICBIAS2_3VVREF_SHIFT  5
#define RG_AUDMICBIAS2_2VBYPASSEN_ADDR  0x21C
#define RG_AUDMICBIAS2_2VBYPASSEN_MASK  0x1
#define RG_AUDMICBIAS2_2VBYPASSEN_SHIFT  8
#define RG_AUDMICBIAS2_2VLOWPEN_ADDR  0x21C
#define RG_AUDMICBIAS2_2VLOWPEN_MASK  0x1
#define RG_AUDMICBIAS2_2VLOWPEN_SHIFT  9
#define RG_AUDPWDBMICBIAS2_2VEN_ADDR  0x21C
#define RG_AUDPWDBMICBIAS2_2VEN_MASK  0x1
#define RG_AUDPWDBMICBIAS2_2VEN_SHIFT  10
#define RG_AUDMICBIAS2_2VVREF_ADDR  0x21C
#define RG_AUDMICBIAS2_2VVREF_MASK  0x7
#define RG_AUDMICBIAS2_2VVREF_SHIFT  11
#define RG_MBIAS2_HPM_ADDR  0x21C
#define RG_MBIAS2_HPM_MASK  0x1
#define RG_MBIAS2_HPM_SHIFT  14
#define RG_AUDACCDETMICBIAS2_PULLLOW_ADDR  0x21C
#define RG_AUDACCDETMICBIAS2_PULLLOW_MASK  0x1
#define RG_AUDACCDETMICBIAS2_PULLLOW_SHIFT  15
#define RG_AUDPWDBMICBIAS0_1_ADDR  0x21E
#define RG_AUDPWDBMICBIAS0_1_MASK  0x3
#define RG_AUDPWDBMICBIAS0_1_SHIFT  0
#define RG_AUDPWDBMICBIAS0_2_ADDR  0x21E
#define RG_AUDPWDBMICBIAS0_2_MASK  0x3
#define RG_AUDPWDBMICBIAS0_2_SHIFT  2
#define RG_AUDMICBIAS_REV_ADDR  0x21E
#define RG_AUDMICBIAS_REV_MASK  0xF
#define RG_AUDMICBIAS_REV_SHIFT  4
#define RG_MBIAS_VIO18_ADDR  0x21E
#define RG_MBIAS_VIO18_MASK  0x1
#define RG_MBIAS_VIO18_SHIFT  8


#define TRICKLE_ERR_EN_ADDR  0x300
#define TRICKLE_ERR_EN_MASK  0x1
#define TRICKLE_ERR_EN_SHIFT  15
#define TRICKLE_CL_EN_ADDR  0x300
#define TRICKLE_CL_EN_MASK  0x1
#define TRICKLE_CL_EN_SHIFT  14
#define TRICKLE_CV_EN_ADDR  0x300
#define TRICKLE_CV_EN_MASK  0x1
#define TRICKLE_CV_EN_SHIFT  13
#define TRICKLE_FSM_RSV_ADDR  0x300
#define TRICKLE_FSM_RSV_MASK  0x3
#define TRICKLE_FSM_RSV_SHIFT  11
#define TRICKLE_CHG_VCLAMP_SET_ADDR  0x300
#define TRICKLE_CHG_VCLAMP_SET_MASK  0x1
#define TRICKLE_CHG_VCLAMP_SET_SHIFT  10
#define FULL_BAT_THRESHOLD2_ADDR  0x300
#define FULL_BAT_THRESHOLD2_MASK  0x3FF
#define FULL_BAT_THRESHOLD2_SHIFT  0
#define CC1_ERR_EN_ADDR  0x302
#define CC1_ERR_EN_MASK  0x1
#define CC1_ERR_EN_SHIFT  15
#define CC1_CL_EN_ADDR  0x302
#define CC1_CL_EN_MASK  0x1
#define CC1_CL_EN_SHIFT  14
#define CC1_CV_EN_ADDR  0x302
#define CC1_CV_EN_MASK  0x1
#define CC1_CV_EN_SHIFT  13
#define CC1_FSM_RSV_ADDR  0x302
#define CC1_FSM_RSV_MASK  0x3
#define CC1_FSM_RSV_SHIFT  11
#define CC1_CHG_VCLAMP_SET_ADDR  0x302
#define CC1_CHG_VCLAMP_SET_MASK  0x1
#define CC1_CHG_VCLAMP_SET_SHIFT  10
#define CC1_THRESHOLD_ADDR  0x302
#define CC1_THRESHOLD_MASK  0x3FF
#define CC1_THRESHOLD_SHIFT  0
#define CC2_ERR_EN_ADDR  0x304
#define CC2_ERR_EN_MASK  0x1
#define CC2_ERR_EN_SHIFT  15
#define CC2_CL_EN_ADDR  0x304
#define CC2_CL_EN_MASK  0x1
#define CC2_CL_EN_SHIFT  14
#define CC2_CV_EN_ADDR  0x304
#define CC2_CV_EN_MASK  0x1
#define CC2_CV_EN_SHIFT  13
#define CC2_FSM_RSV_ADDR  0x304
#define CC2_FSM_RSV_MASK  0x3
#define CC2_FSM_RSV_SHIFT  11
#define CC2_CHG_VCLAMP_SET_ADDR  0x304
#define CC2_CHG_VCLAMP_SET_MASK  0x1
#define CC2_CHG_VCLAMP_SET_SHIFT  10
#define CC2_THRESHOLD_ADDR  0x304
#define CC2_THRESHOLD_MASK  0x3FF
#define CC2_THRESHOLD_SHIFT  0
#define CV_INIT_ERR_EN_ADDR  0x306
#define CV_INIT_ERR_EN_MASK  0x1
#define CV_INIT_ERR_EN_SHIFT  15
#define CV_INIT_CL_EN_ADDR  0x306
#define CV_INIT_CL_EN_MASK  0x1
#define CV_INIT_CL_EN_SHIFT  14
#define CV_INIT_CV_EN_ADDR  0x306
#define CV_INIT_CV_EN_MASK  0x1
#define CV_INIT_CV_EN_SHIFT  13
#define CV_INIT_FSM_RSV_ADDR  0x306
#define CV_INIT_FSM_RSV_MASK  0x3
#define CV_INIT_FSM_RSV_SHIFT  11
#define CV_INIT_CHG_VCLAMP_SET_ADDR  0x306
#define CV_INIT_CHG_VCLAMP_SET_MASK  0x1
#define CV_INIT_CHG_VCLAMP_SET_SHIFT  10
#define CV_STOP_CURRENT_ADDR  0x306
#define CV_STOP_CURRENT_MASK  0x3FF
#define CV_STOP_CURRENT_SHIFT  0
#define CV_ERR_EN_ADDR  0x308
#define CV_ERR_EN_MASK  0x1
#define CV_ERR_EN_SHIFT  15
#define CV_CL_EN_ADDR  0x308
#define CV_CL_EN_MASK  0x1
#define CV_CL_EN_SHIFT  14
#define CV_CV_EN_ADDR  0x308
#define CV_CV_EN_MASK  0x1
#define CV_CV_EN_SHIFT  13
#define CV_FSM_RSV_ADDR  0x308
#define CV_FSM_RSV_MASK  0x3
#define CV_FSM_RSV_SHIFT  11
#define CV_CHG_VCLAMP_SET_ADDR  0x308
#define CV_CHG_VCLAMP_SET_MASK  0x1
#define CV_CHG_VCLAMP_SET_SHIFT  10
#define CV_THRESHOLD_ADDR  0x308
#define CV_THRESHOLD_MASK  0x3FF
#define CV_THRESHOLD_SHIFT  0
#define FULL_ERR_EN_ADDR  0x30A
#define FULL_ERR_EN_MASK  0x1
#define FULL_ERR_EN_SHIFT  15
#define FULL_CL_EN_ADDR  0x30A
#define FULL_CL_EN_MASK  0x1
#define FULL_CL_EN_SHIFT  14
#define FULL_CV_EN_ADDR  0x30A
#define FULL_CV_EN_MASK  0x1
#define FULL_CV_EN_SHIFT  13
#define FULL_FSM_RSV_ADDR  0x30A
#define FULL_FSM_RSV_MASK  0x3
#define FULL_FSM_RSV_SHIFT  11
#define FULL_CHG_VCLAMP_SET_ADDR  0x30A
#define FULL_CHG_VCLAMP_SET_MASK  0x1
#define FULL_CHG_VCLAMP_SET_SHIFT  10
#define FULL_BAT_THRESHOLD1_ADDR  0x30A
#define FULL_BAT_THRESHOLD1_MASK  0x3FF
#define FULL_BAT_THRESHOLD1_SHIFT  0
#define RECHARGE_ERR_EN_ADDR  0x30C
#define RECHARGE_ERR_EN_MASK  0x1
#define RECHARGE_ERR_EN_SHIFT  15
#define RECHARGE_CL_EN_ADDR  0x30C
#define RECHARGE_CL_EN_MASK  0x1
#define RECHARGE_CL_EN_SHIFT  14
#define RECHARGE_CV_EN_ADDR  0x30C
#define RECHARGE_CV_EN_MASK  0x1
#define RECHARGE_CV_EN_SHIFT  13
#define RECHARGE_FSM_RSV_ADDR  0x30C
#define RECHARGE_FSM_RSV_MASK  0x3
#define RECHARGE_FSM_RSV_SHIFT  11
#define RECHARGE_CHG_VCLAMP_SET_ADDR  0x30C
#define RECHARGE_CHG_VCLAMP_SET_MASK  0x1
#define RECHARGE_CHG_VCLAMP_SET_SHIFT  10
#define RECHARGE_THRESHOLD_ADDR  0x30C
#define RECHARGE_THRESHOLD_MASK  0x3FF
#define RECHARGE_THRESHOLD_SHIFT  0
#define CHG_PRECOMPLETE_CHK_NUM_ADDR  0x30E
#define CHG_PRECOMPLETE_CHK_NUM_MASK  0x3F
#define CHG_PRECOMPLETE_CHK_NUM_SHIFT  10
#define PRE_COMPLETE_THRESHOLD_ADDR  0x30E
#define PRE_COMPLETE_THRESHOLD_MASK  0x3FF
#define PRE_COMPLETE_THRESHOLD_SHIFT  0
#define TRICKLE_DAC_OUT_UPDATE_ADDR  0x310
#define TRICKLE_DAC_OUT_UPDATE_MASK  0x1
#define TRICKLE_DAC_OUT_UPDATE_SHIFT  15
#define TRICKLE_DAC_VALUE_ADDR  0x310
#define TRICKLE_DAC_VALUE_MASK  0x3FF
#define TRICKLE_DAC_VALUE_SHIFT  0
#define CC1_DAC_OUT_UPDATE_ADDR  0x312
#define CC1_DAC_OUT_UPDATE_MASK  0x1
#define CC1_DAC_OUT_UPDATE_SHIFT  15
#define CC1_DAC_RAMP_UP_WAIT_RSEL_ADDR  0x312
#define CC1_DAC_RAMP_UP_WAIT_RSEL_MASK  0x1
#define CC1_DAC_RAMP_UP_WAIT_RSEL_SHIFT  14
#define CC1_DAC_RAMP_DOWN_WAIT_RSEL_ADDR  0x312
#define CC1_DAC_RAMP_DOWN_WAIT_RSEL_MASK  0x1
#define CC1_DAC_RAMP_DOWN_WAIT_RSEL_SHIFT  13
#define CC1_DAC_RAMP_STEP_ADDR  0x312
#define CC1_DAC_RAMP_STEP_MASK  0x7
#define CC1_DAC_RAMP_STEP_SHIFT  10
#define CC1_DAC_VALUE_ADDR  0x312
#define CC1_DAC_VALUE_MASK  0x3FF
#define CC1_DAC_VALUE_SHIFT  0
#define CC2_DAC_OUT_UPDATE_ADDR  0x314
#define CC2_DAC_OUT_UPDATE_MASK  0x1
#define CC2_DAC_OUT_UPDATE_SHIFT  15
#define CC2_DAC_RAMP_UP_WAIT_RSEL_ADDR  0x314
#define CC2_DAC_RAMP_UP_WAIT_RSEL_MASK  0x1
#define CC2_DAC_RAMP_UP_WAIT_RSEL_SHIFT  14
#define CC2_DAC_RAMP_DOWN_WAIT_RSEL_ADDR  0x314
#define CC2_DAC_RAMP_DOWN_WAIT_RSEL_MASK  0x1
#define CC2_DAC_RAMP_DOWN_WAIT_RSEL_SHIFT  13
#define CC2_DAC_RAMP_STEP_ADDR  0x314
#define CC2_DAC_RAMP_STEP_MASK  0x7
#define CC2_DAC_RAMP_STEP_SHIFT  10
#define CC2_DAC_VALUE_ADDR  0x314
#define CC2_DAC_VALUE_MASK  0x3FF
#define CC2_DAC_VALUE_SHIFT  0
#define CV_DAC_OUT_UPDATE_ADDR  0x316
#define CV_DAC_OUT_UPDATE_MASK  0x1
#define CV_DAC_OUT_UPDATE_SHIFT  15
#define CV_DAC_RAMP_UP_WAIT_RSEL_ADDR  0x316
#define CV_DAC_RAMP_UP_WAIT_RSEL_MASK  0x1
#define CV_DAC_RAMP_UP_WAIT_RSEL_SHIFT  14
#define CV_DAC_RAMP_DOWN_WAIT_RSEL_ADDR  0x316
#define CV_DAC_RAMP_DOWN_WAIT_RSEL_MASK  0x1
#define CV_DAC_RAMP_DOWN_WAIT_RSEL_SHIFT  13
#define CV_DAC_RAMP_STEP_ADDR  0x316
#define CV_DAC_RAMP_STEP_MASK  0x7
#define CV_DAC_RAMP_STEP_SHIFT  10
#define CV_DAC_VALUE_ADDR  0x316
#define CV_DAC_VALUE_MASK  0x3FF
#define CV_DAC_VALUE_SHIFT  0
#define TRICKLE_RCHG_SEL_UPDATE_ADDR  0x318
#define TRICKLE_RCHG_SEL_UPDATE_MASK  0x1
#define TRICKLE_RCHG_SEL_UPDATE_SHIFT  15
#define TRICKLE_RCHG_SEL_ADDR  0x318
#define TRICKLE_RCHG_SEL_MASK  0x3FF
#define TRICKLE_RCHG_SEL_SHIFT  0
#define CC1_RCHG_SEL_UPDATE_ADDR  0x31A
#define CC1_RCHG_SEL_UPDATE_MASK  0x1
#define CC1_RCHG_SEL_UPDATE_SHIFT  15
#define CC1_RCHG_RAMP_UP_WAIT_DAC_ADDR  0x31A
#define CC1_RCHG_RAMP_UP_WAIT_DAC_MASK  0x1
#define CC1_RCHG_RAMP_UP_WAIT_DAC_SHIFT  14
#define CC1_RCHG_RAMP_DOWN_WAIT_DAC_ADDR  0x31A
#define CC1_RCHG_RAMP_DOWN_WAIT_DAC_MASK  0x1
#define CC1_RCHG_RAMP_DOWN_WAIT_DAC_SHIFT  13
#define CC1_RCHG_SEL_RAMP_STEP_ADDR  0x31A
#define CC1_RCHG_SEL_RAMP_STEP_MASK  0x7
#define CC1_RCHG_SEL_RAMP_STEP_SHIFT  10
#define CC1_RCHG_SEL_ADDR  0x31A
#define CC1_RCHG_SEL_MASK  0x3FF
#define CC1_RCHG_SEL_SHIFT  0
#define CC2_RCHG_SEL_UPDATE_ADDR  0x31C
#define CC2_RCHG_SEL_UPDATE_MASK  0x1
#define CC2_RCHG_SEL_UPDATE_SHIFT  15
#define CC2_RCHG_RAMP_UP_WAIT_DAC_ADDR  0x31C
#define CC2_RCHG_RAMP_UP_WAIT_DAC_MASK  0x1
#define CC2_RCHG_RAMP_UP_WAIT_DAC_SHIFT  14
#define CC2_RCHG_RAMP_DOWN_WAIT_DAC_ADDR  0x31C
#define CC2_RCHG_RAMP_DOWN_WAIT_DAC_MASK  0x1
#define CC2_RCHG_RAMP_DOWN_WAIT_DAC_SHIFT  13
#define CC2_RCHG_SEL_RAMP_STEP_ADDR  0x31C
#define CC2_RCHG_SEL_RAMP_STEP_MASK  0x7
#define CC2_RCHG_SEL_RAMP_STEP_SHIFT  10
#define CC2_RCHG_SEL_ADDR  0x31C
#define CC2_RCHG_SEL_MASK  0x3FF
#define CC2_RCHG_SEL_SHIFT  0
#define CV_RCHG_SEL_UPDATE_ADDR  0x31E
#define CV_RCHG_SEL_UPDATE_MASK  0x1
#define CV_RCHG_SEL_UPDATE_SHIFT  15
#define CV_RCHG_RAMP_UP_WAIT_DAC_ADDR  0x31E
#define CV_RCHG_RAMP_UP_WAIT_DAC_MASK  0x1
#define CV_RCHG_RAMP_UP_WAIT_DAC_SHIFT  14
#define CV_RCHG_RAMP_DOWN_WAIT_DAC_ADDR  0x31E
#define CV_RCHG_RAMP_DOWN_WAIT_DAC_MASK  0x1
#define CV_RCHG_RAMP_DOWN_WAIT_DAC_SHIFT  13
#define CV_RCHG_SEL_RAMP_STEP_ADDR  0x31E
#define CV_RCHG_SEL_RAMP_STEP_MASK  0x7
#define CV_RCHG_SEL_RAMP_STEP_SHIFT  10
#define CV_RCHG_SEL_ADDR  0x31E
#define CV_RCHG_SEL_MASK  0x3FF
#define CV_RCHG_SEL_SHIFT  0
#define CC2_EN_ADDR  0x320
#define CC2_EN_MASK  0x1
#define CC2_EN_SHIFT  15
#define RECHARGE_CC2_SEL_ADDR  0x320
#define RECHARGE_CC2_SEL_MASK  0x1
#define RECHARGE_CC2_SEL_SHIFT  14
#define CV_INIT_TIME_SEL_ADDR  0x320
#define CV_INIT_TIME_SEL_MASK  0x3
#define CV_INIT_TIME_SEL_SHIFT  12
#define CHG_COMPLETE_CHK_NUM2_ADDR  0x320
#define CHG_COMPLETE_CHK_NUM2_MASK  0xF
#define CHG_COMPLETE_CHK_NUM2_SHIFT  8
#define BYP_CV_CHK_ICHG_ADDR  0x320
#define BYP_CV_CHK_ICHG_MASK  0x1
#define BYP_CV_CHK_ICHG_SHIFT  7
#define BYP_CV_CHK_VBAT_ADDR  0x320
#define BYP_CV_CHK_VBAT_MASK  0x1
#define BYP_CV_CHK_VBAT_SHIFT  6
#define CHG_COMPLETE_CHK_NUM_ADDR  0x320
#define CHG_COMPLETE_CHK_NUM_MASK  0x3F
#define CHG_COMPLETE_CHK_NUM_SHIFT  0
#define END_OF_CHG_EN_ADDR  0x322
#define END_OF_CHG_EN_MASK  0x1
#define END_OF_CHG_EN_SHIFT  12
#define RSEL_READY_ADDR  0x324
#define RSEL_READY_MASK  0x1
#define RSEL_READY_SHIFT  15
#define DAC_READY_ADDR  0x324
#define DAC_READY_MASK  0x1
#define DAC_READY_SHIFT  14
#define CHG_STATE_ADDR  0x324
#define CHG_STATE_MASK  0x7
#define CHG_STATE_SHIFT  11
#define CHG_LPM_SW_FORCE_ADDR  0x324
#define CHG_LPM_SW_FORCE_MASK  0x1
#define CHG_LPM_SW_FORCE_SHIFT  10
#define CHG_LPM_FORCE_ADDR  0x324
#define CHG_LPM_FORCE_MASK  0x1
#define CHG_LPM_FORCE_SHIFT  9
#define CHG_FORCE_MODE_ADDR  0x324
#define CHG_FORCE_MODE_MASK  0x1
#define CHG_FORCE_MODE_SHIFT  8
#define CHG_FORCE_RECHARGE_ADDR  0x324
#define CHG_FORCE_RECHARGE_MASK  0x1
#define CHG_FORCE_RECHARGE_SHIFT  7
#define CHG_FORCE_COMPLETE_ADDR  0x324
#define CHG_FORCE_COMPLETE_MASK  0x1
#define CHG_FORCE_COMPLETE_SHIFT  6
#define CHG_FORCE_CV_ADDR  0x324
#define CHG_FORCE_CV_MASK  0x1
#define CHG_FORCE_CV_SHIFT  5
#define CHG_FORCE_CC2_ADDR  0x324
#define CHG_FORCE_CC2_MASK  0x1
#define CHG_FORCE_CC2_SHIFT  4
#define CHG_FORCE_CC1_ADDR  0x324
#define CHG_FORCE_CC1_MASK  0x1
#define CHG_FORCE_CC1_SHIFT  3
#define CHG_FORCE_TRICKLE_ADDR  0x324
#define CHG_FORCE_TRICKLE_MASK  0x1
#define CHG_FORCE_TRICKLE_SHIFT  2
#define CHG_FORCE_ON_ADDR  0x324
#define CHG_FORCE_ON_MASK  0x1
#define CHG_FORCE_ON_SHIFT  1
#define CHG_FORCE_OFF_ADDR  0x324
#define CHG_FORCE_OFF_MASK  0x1
#define CHG_FORCE_OFF_SHIFT  0
#define RG_CL_SEL_ADDR  0x326
#define RG_CL_SEL_MASK  0x1
#define RG_CL_SEL_SHIFT  15
#define RG_CHG_LDO_SEL_ADDR  0x326
#define RG_CHG_LDO_SEL_MASK  0x7
#define RG_CHG_LDO_SEL_SHIFT  12
#define RG_VCL_SEL_ADDR  0x326
#define RG_VCL_SEL_MASK  0x3
#define RG_VCL_SEL_SHIFT  10
#define RG_BG_CHG_SEL_ADDR  0x326
#define RG_BG_CHG_SEL_MASK  0x3
#define RG_BG_CHG_SEL_SHIFT  8
#define RG_I_LIM_TRIM_ADDR  0x326
#define RG_I_LIM_TRIM_MASK  0x7
#define RG_I_LIM_TRIM_SHIFT  4
#define RG_BG_TRIM_LPM_ADDR  0x326
#define RG_BG_TRIM_LPM_MASK  0x7
#define RG_BG_TRIM_LPM_SHIFT  0
#define RG_CHG_DAC_BGSEL_ADDR  0x328
#define RG_CHG_DAC_BGSEL_MASK  0x1
#define RG_CHG_DAC_BGSEL_SHIFT  15
#define RG_CHG_I_LIM_ENB_ADDR  0x328
#define RG_CHG_I_LIM_ENB_MASK  0x1
#define RG_CHG_I_LIM_ENB_SHIFT  14
#define RG_REVIVING_EN_ADDR  0x328
#define RG_REVIVING_EN_MASK  0x1
#define RG_REVIVING_EN_SHIFT  13
#define RG_SAT_EN_ADDR  0x328
#define RG_SAT_EN_MASK  0x1
#define RG_SAT_EN_SHIFT  12
#define RG_SW_OC_LMT_ADDR  0x328
#define RG_SW_OC_LMT_MASK  0xF
#define RG_SW_OC_LMT_SHIFT  8
#define RG_SW_OCP_ENB_ADDR  0x328
#define RG_SW_OCP_ENB_MASK  0x1
#define RG_SW_OCP_ENB_SHIFT  7
#define RG_CHGDET_BAT_SYS_LPMT_1V8_ADDR  0x328
#define RG_CHGDET_BAT_SYS_LPMT_1V8_MASK  0x7
#define RG_CHGDET_BAT_SYS_LPMT_1V8_SHIFT  4
#define RG_CHGDET_BAT_SYS_OFFSET_1V8_ADDR  0x328
#define RG_CHGDET_BAT_SYS_OFFSET_1V8_MASK  0xF
#define RG_CHGDET_BAT_SYS_OFFSET_1V8_SHIFT  0
#define RG_VREF_BUFFER_EN_1V8_ADDR  0x32A
#define RG_VREF_BUFFER_EN_1V8_MASK  0x1
#define RG_VREF_BUFFER_EN_1V8_SHIFT  15
#define RG_MCOMP_EN_1V8_ADDR  0x32A
#define RG_MCOMP_EN_1V8_MASK  0x1
#define RG_MCOMP_EN_1V8_SHIFT  14
#define RG_MD_SEL_1V8_ADDR  0x32A
#define RG_MD_SEL_1V8_MASK  0x1
#define RG_MD_SEL_1V8_SHIFT  13
#define RG_OCP_STRP_1V8_ADDR  0x32A
#define RG_OCP_STRP_1V8_MASK  0x1
#define RG_OCP_STRP_1V8_SHIFT  12
#define RG_VCHG_5V_ADJ_1V8_ADDR  0x32A
#define RG_VCHG_5V_ADJ_1V8_MASK  0x1
#define RG_VCHG_5V_ADJ_1V8_SHIFT  11
#define RG_CC_LOOP_TUNE_1V8_ADDR  0x32A
#define RG_CC_LOOP_TUNE_1V8_MASK  0x7
#define RG_CC_LOOP_TUNE_1V8_SHIFT  8
#define RG_CHGDET_BAT_SYS_FORCE_EN_1V8_ADDR  0x32A
#define RG_CHGDET_BAT_SYS_FORCE_EN_1V8_MASK  0x1
#define RG_CHGDET_BAT_SYS_FORCE_EN_1V8_SHIFT  7
#define RG_CHGDET_CHG_SYS_LPMT_1V8_ADDR  0x32A
#define RG_CHGDET_CHG_SYS_LPMT_1V8_MASK  0x7
#define RG_CHGDET_CHG_SYS_LPMT_1V8_SHIFT  4
#define RG_CHGDET_BAT_SYS_LPM_EN_1V8_ADDR  0x32A
#define RG_CHGDET_BAT_SYS_LPM_EN_1V8_MASK  0x1
#define RG_CHGDET_BAT_SYS_LPM_EN_1V8_SHIFT  3
#define RG_CHGDET_CHG_BAT_LPMT_1V8_ADDR  0x32A
#define RG_CHGDET_CHG_BAT_LPMT_1V8_MASK  0x7
#define RG_CHGDET_CHG_BAT_LPMT_1V8_SHIFT  0
#define RG_CHG_RSV_ADDR  0x32C
#define RG_CHG_RSV_MASK  0xF
#define RG_CHG_RSV_SHIFT  6
#define RG_VSYS_RIP_REJ_ENB_ADDR  0x32C
#define RG_VSYS_RIP_REJ_ENB_MASK  0x1
#define RG_VSYS_RIP_REJ_ENB_SHIFT  5
#define RG_PAT_SRC_SEL1_ADDR  0x32C
#define RG_PAT_SRC_SEL1_MASK  0x1
#define RG_PAT_SRC_SEL1_SHIFT  4
#define RG_DATA_SHIPPING_MASK_ADDR  0x32C
#define RG_DATA_SHIPPING_MASK_MASK  0x1
#define RG_DATA_SHIPPING_MASK_SHIFT  3
#define RG_SET_SHIPPING_MASK_ADDR  0x32C
#define RG_SET_SHIPPING_MASK_MASK  0x1
#define RG_SET_SHIPPING_MASK_SHIFT  2
#define RG_BAT_SYS_COMP_LPM_VCHGON_ADDR  0x32C
#define RG_BAT_SYS_COMP_LPM_VCHGON_MASK  0x1
#define RG_BAT_SYS_COMP_LPM_VCHGON_SHIFT  1
#define RG_CHG_SYS_COMP_LPM_ADDR  0x32C
#define RG_CHG_SYS_COMP_LPM_MASK  0x1
#define RG_CHG_SYS_COMP_LPM_SHIFT  0


#define RG_ADC_INBUF_BYPASS_ADDR  0x400
#define RG_ADC_INBUF_BYPASS_MASK  0x1
#define RG_ADC_INBUF_BYPASS_SHIFT  15
#define RG_ADC_CT_ADDR  0x400
#define RG_ADC_CT_MASK  0x3
#define RG_ADC_CT_SHIFT  12
#define RG_REGPMUTSEL_ADDR  0x400
#define RG_REGPMUTSEL_MASK  0x3
#define RG_REGPMUTSEL_SHIFT  8
#define RG_VCAL_CTRL_ADDR  0x400
#define RG_VCAL_CTRL_MASK  0x7
#define RG_VCAL_CTRL_SHIFT  4
#define RG_VDIV_CTRL_ADDR  0x400
#define RG_VDIV_CTRL_MASK  0x3
#define RG_VDIV_CTRL_SHIFT  0
#define ADC_AVG5_ADDR  0x402
#define ADC_AVG5_MASK  0x3
#define ADC_AVG5_SHIFT  10
#define ADC_AVG4_ADDR  0x402
#define ADC_AVG4_MASK  0x3
#define ADC_AVG4_SHIFT  8
#define ADC_AVG3_ADDR  0x402
#define ADC_AVG3_MASK  0x3
#define ADC_AVG3_SHIFT  6
#define ADC_AVG2_ADDR  0x402
#define ADC_AVG2_MASK  0x3
#define ADC_AVG2_SHIFT  4
#define ADC_AVG1_ADDR  0x402
#define ADC_AVG1_MASK  0x3
#define ADC_AVG1_SHIFT  2
#define ADC_AVG0_ADDR  0x402
#define ADC_AVG0_MASK  0x3
#define ADC_AVG0_SHIFT  0
#define ADC_EN_ADDR  0x404
#define ADC_EN_MASK  0x1
#define ADC_EN_SHIFT  15
#define ADC_CH_EN_SW_MODE_ADDR  0x404
#define ADC_CH_EN_SW_MODE_MASK  0x1
#define ADC_CH_EN_SW_MODE_SHIFT  14
#define ADC_COMP_INVERT_ADDR  0x404
#define ADC_COMP_INVERT_MASK  0x1
#define ADC_COMP_INVERT_SHIFT  13
#define ADC_VALUE_INVERT_ADDR  0x404
#define ADC_VALUE_INVERT_MASK  0x1
#define ADC_VALUE_INVERT_SHIFT  12
#define ADC_ON_DLY_ADDR  0x404
#define ADC_ON_DLY_MASK  0x3
#define ADC_ON_DLY_SHIFT  10
#define ADC_SH_DLY_ADDR  0x404
#define ADC_SH_DLY_MASK  0x3
#define ADC_SH_DLY_SHIFT  8
#define ADC_TIMER_ADDR  0x404
#define ADC_TIMER_MASK  0xFF
#define ADC_TIMER_SHIFT  0
#define ADC_CH_EN_ADDR  0x406
#define ADC_CH_EN_MASK  0x3F
#define ADC_CH_EN_SHIFT  1
#define ADC_ONE_SHOT_START_ADDR  0x406
#define ADC_ONE_SHOT_START_MASK  0x1
#define ADC_ONE_SHOT_START_SHIFT  0
#define ADC_FORCE_MODE_ADDR  0x408
#define ADC_FORCE_MODE_MASK  0x1
#define ADC_FORCE_MODE_SHIFT  15
#define ADC_ANALOG_EN_FORCE_ADDR  0x408
#define ADC_ANALOG_EN_FORCE_MASK  0x1
#define ADC_ANALOG_EN_FORCE_SHIFT  14
#define ADC_VBAT_SCAL_EN_FORCE_ADDR  0x408
#define ADC_VBAT_SCAL_EN_FORCE_MASK  0x1
#define ADC_VBAT_SCAL_EN_FORCE_SHIFT  13
#define ADC_VIN_SCAL_EN_FORCE_ADDR  0x408
#define ADC_VIN_SCAL_EN_FORCE_MASK  0x1
#define ADC_VIN_SCAL_EN_FORCE_SHIFT  12
#define ADC_AUTOZERO_FORCE_ADDR  0x408
#define ADC_AUTOZERO_FORCE_MASK  0x1
#define ADC_AUTOZERO_FORCE_SHIFT  11
#define ADC_CH_SEL_FORCE_ADDR  0x408
#define ADC_CH_SEL_FORCE_MASK  0x3F
#define ADC_CH_SEL_FORCE_SHIFT  0
#define ADC_SAR_OUT_FORCE_ADDR  0x40A
#define ADC_SAR_OUT_FORCE_MASK  0x3FF
#define ADC_SAR_OUT_FORCE_SHIFT  0
#define ADC_RDY_STS0_ADDR  0x40C
#define ADC_RDY_STS0_MASK  0x1
#define ADC_RDY_STS0_SHIFT  15
#define ADC_VALUE0_ADDR  0x40C
#define ADC_VALUE0_MASK  0x3FF
#define ADC_VALUE0_SHIFT  0
#define ADC_RDY_STS1_ADDR  0x40E
#define ADC_RDY_STS1_MASK  0x1
#define ADC_RDY_STS1_SHIFT  15
#define ADC_VALUE1_ADDR  0x40E
#define ADC_VALUE1_MASK  0x3FF
#define ADC_VALUE1_SHIFT  0
#define ADC_RDY_STS2_ADDR  0x410
#define ADC_RDY_STS2_MASK  0x1
#define ADC_RDY_STS2_SHIFT  15
#define ADC_VALUE2_ADDR  0x410
#define ADC_VALUE2_MASK  0x3FF
#define ADC_VALUE2_SHIFT  0
#define ADC_RDY_STS3_ADDR  0x412
#define ADC_RDY_STS3_MASK  0x1
#define ADC_RDY_STS3_SHIFT  15
#define ADC_VALUE3_ADDR  0x412
#define ADC_VALUE3_MASK  0x3FF
#define ADC_VALUE3_SHIFT  0
#define ADC_RDY_STS4_ADDR  0x414
#define ADC_RDY_STS4_MASK  0x1
#define ADC_RDY_STS4_SHIFT  15
#define ADC_VALUE4_ADDR  0x414
#define ADC_VALUE4_MASK  0x3FF
#define ADC_VALUE4_SHIFT  0
#define ADC_RDY_STS5_ADDR  0x416
#define ADC_RDY_STS5_MASK  0x1
#define ADC_RDY_STS5_SHIFT  15
#define ADC_VALUE5_ADDR  0x416
#define ADC_VALUE5_MASK  0x3FF
#define ADC_VALUE5_SHIFT  0
#define ADC_SW_RST_ADDR  0x418
#define ADC_SW_RST_MASK  0x1
#define ADC_SW_RST_SHIFT  0
#define ADC_BUSY_ADDR  0x41A
#define ADC_BUSY_MASK  0x1
#define ADC_BUSY_SHIFT  15
#define ADC_STATE_ADDR  0x41A
#define ADC_STATE_MASK  0xF
#define ADC_STATE_SHIFT  2
#define SAR_STATE_ADDR  0x41A
#define SAR_STATE_MASK  0x3
#define SAR_STATE_SHIFT  0


#define LED1_EN_SYS_SW_ADDR  0x500
#define LED1_EN_SYS_SW_MASK  0x1
#define LED1_EN_SYS_SW_SHIFT  9
#define LED0_EN_SYS_SW_ADDR  0x500
#define LED0_EN_SYS_SW_MASK  0x1
#define LED0_EN_SYS_SW_SHIFT  8
#define LED1_EN_ADDR  0x500
#define LED1_EN_MASK  0x1
#define LED1_EN_SHIFT  1
#define LED0_EN_ADDR  0x500
#define LED0_EN_MASK  0x1
#define LED0_EN_SHIFT  0
#define RG_LED0_RES_SEL_ADDR  0x502
#define RG_LED0_RES_SEL_MASK  0x3
#define RG_LED0_RES_SEL_SHIFT  8
#define LED0_INVERT_ADDR  0x502
#define LED0_INVERT_MASK  0x1
#define LED0_INVERT_SHIFT  5
#define LED0_REPEAT_ADDR  0x502
#define LED0_REPEAT_MASK  0x1
#define LED0_REPEAT_SHIFT  4
#define LED0_T1T2_REPEAT_ADDR  0x502
#define LED0_T1T2_REPEAT_MASK  0xF
#define LED0_T1T2_REPEAT_SHIFT  0
#define LED0_XN_ADDR  0x504
#define LED0_XN_MASK  0x3
#define LED0_XN_SHIFT  8
#define LED0_UNIT_ADDR  0x504
#define LED0_UNIT_MASK  0xFF
#define LED0_UNIT_SHIFT  0
#define LED0_T0_ADDR  0x506
#define LED0_T0_MASK  0xFF
#define LED0_T0_SHIFT  8
#define LED0_T1_ADDR  0x506
#define LED0_T1_MASK  0xFF
#define LED0_T1_SHIFT  0
#define LED0_T2_ADDR  0x508
#define LED0_T2_MASK  0xFF
#define LED0_T2_SHIFT  8
#define LED0_T3_ADDR  0x508
#define LED0_T3_MASK  0xFF
#define LED0_T3_SHIFT  0
#define LED0_PWM_LOAD_EN_ADDR  0x50A
#define LED0_PWM_LOAD_EN_MASK  0x1
#define LED0_PWM_LOAD_EN_SHIFT  0
#define LED0_PWM_PERIOD_ADDR  0x50C
#define LED0_PWM_PERIOD_MASK  0xFF
#define LED0_PWM_PERIOD_SHIFT  8
#define LED0_PWM_DURATION_ADDR  0x50C
#define LED0_PWM_DURATION_MASK  0xFF
#define LED0_PWM_DURATION_SHIFT  0
#define LED0_PWM_OFFSTEP_ADDR  0x50E
#define LED0_PWM_OFFSTEP_MASK  0xFF
#define LED0_PWM_OFFSTEP_SHIFT  8
#define LED0_PWM_ONSTEP_ADDR  0x50E
#define LED0_PWM_ONSTEP_MASK  0xFF
#define LED0_PWM_ONSTEP_SHIFT  0
#define RG_LED1_RES_SEL_ADDR  0x510
#define RG_LED1_RES_SEL_MASK  0x3
#define RG_LED1_RES_SEL_SHIFT  8
#define LED1_INVERT_ADDR  0x510
#define LED1_INVERT_MASK  0x1
#define LED1_INVERT_SHIFT  5
#define LED1_REPEAT_ADDR  0x510
#define LED1_REPEAT_MASK  0x1
#define LED1_REPEAT_SHIFT  4
#define LED1_T1T2_REPEAT_ADDR  0x510
#define LED1_T1T2_REPEAT_MASK  0xF
#define LED1_T1T2_REPEAT_SHIFT  0
#define LED1_XN_ADDR  0x512
#define LED1_XN_MASK  0x3
#define LED1_XN_SHIFT  8
#define LED1_UNIT_ADDR  0x512
#define LED1_UNIT_MASK  0xFF
#define LED1_UNIT_SHIFT  0
#define LED1_T0_ADDR  0x514
#define LED1_T0_MASK  0xFF
#define LED1_T0_SHIFT  8
#define LED1_T1_ADDR  0x514
#define LED1_T1_MASK  0xFF
#define LED1_T1_SHIFT  0
#define LED1_T2_ADDR  0x516
#define LED1_T2_MASK  0xFF
#define LED1_T2_SHIFT  8
#define LED1_T3_ADDR  0x516
#define LED1_T3_MASK  0xFF
#define LED1_T3_SHIFT  0
#define LED1_PWM_LOAD_EN_ADDR  0x518
#define LED1_PWM_LOAD_EN_MASK  0x1
#define LED1_PWM_LOAD_EN_SHIFT  0
#define LED1_PWM_PERIOD_ADDR  0x51A
#define LED1_PWM_PERIOD_MASK  0xFF
#define LED1_PWM_PERIOD_SHIFT  8
#define LED1_PWM_DURATION_ADDR  0x51A
#define LED1_PWM_DURATION_MASK  0xFF
#define LED1_PWM_DURATION_SHIFT  0
#define LED1_PWM_OFFSTEP_ADDR  0x51C
#define LED1_PWM_OFFSTEP_MASK  0xFF
#define LED1_PWM_OFFSTEP_SHIFT  8
#define LED1_PWM_ONSTEP_ADDR  0x51C
#define LED1_PWM_ONSTEP_MASK  0xFF
#define LED1_PWM_ONSTEP_SHIFT  0


#define VIO_ISO_FORCE_DISABLE_ADDR  0x600
#define VIO_ISO_FORCE_DISABLE_MASK  0x1
#define VIO_ISO_FORCE_DISABLE_SHIFT  15
#define VIO_ISO_FORCE_CLEAR_ADDR  0x600
#define VIO_ISO_FORCE_CLEAR_MASK  0x1
#define VIO_ISO_FORCE_CLEAR_SHIFT  14
#define VDIG_ISO_FORCE_DISABLE_ADDR  0x600
#define VDIG_ISO_FORCE_DISABLE_MASK  0x1
#define VDIG_ISO_FORCE_DISABLE_SHIFT  13
#define VDIG_ISO_FORCE_CLEAR_ADDR  0x600
#define VDIG_ISO_FORCE_CLEAR_MASK  0x1
#define VDIG_ISO_FORCE_CLEAR_SHIFT  12
#define AD_VAUD18DRV_VOSEL1_SW_MODE_ADDR  0x600
#define AD_VAUD18DRV_VOSEL1_SW_MODE_MASK  0x1
#define AD_VAUD18DRV_VOSEL1_SW_MODE_SHIFT  11
#define AD_VAUD18DRV_VOSEL1_ADDR  0x600
#define AD_VAUD18DRV_VOSEL1_MASK  0x1
#define AD_VAUD18DRV_VOSEL1_SHIFT  10
#define AD_VAUD18DRV_VOSEL0_SW_MODE_ADDR  0x600
#define AD_VAUD18DRV_VOSEL0_SW_MODE_MASK  0x1
#define AD_VAUD18DRV_VOSEL0_SW_MODE_SHIFT  9
#define AD_VAUD18DRV_VOSEL0_ADDR  0x600
#define AD_VAUD18DRV_VOSEL0_MASK  0x1
#define AD_VAUD18DRV_VOSEL0_SHIFT  8
#define AD_WDT_RSTB_SW_MODE_ADDR  0x600
#define AD_WDT_RSTB_SW_MODE_MASK  0x1
#define AD_WDT_RSTB_SW_MODE_SHIFT  7
#define AD_WDT_RSTB_ADDR  0x600
#define AD_WDT_RSTB_MASK  0x1
#define AD_WDT_RSTB_SHIFT  6
#define AD_SRCLK_EN_SW_MODE_ADDR  0x600
#define AD_SRCLK_EN_SW_MODE_MASK  0x1
#define AD_SRCLK_EN_SW_MODE_SHIFT  5
#define AD_SRCLK_EN_ADDR  0x600
#define AD_SRCLK_EN_MASK  0x1
#define AD_SRCLK_EN_SHIFT  4
#define AD_CAP_LPSD_SW_MODE_ADDR  0x600
#define AD_CAP_LPSD_SW_MODE_MASK  0x1
#define AD_CAP_LPSD_SW_MODE_SHIFT  3
#define AD_CAP_LPSD_ADDR  0x600
#define AD_CAP_LPSD_MASK  0x1
#define AD_CAP_LPSD_SHIFT  2
#define AD_RTC_ALARM_SW_MODE_ADDR  0x600
#define AD_RTC_ALARM_SW_MODE_MASK  0x1
#define AD_RTC_ALARM_SW_MODE_SHIFT  1
#define AD_RTC_ALARM_ADDR  0x600
#define AD_RTC_ALARM_MASK  0x1
#define AD_RTC_ALARM_SHIFT  0
#define LED1_DBG_OUT_SEL_ADDR  0x602
#define LED1_DBG_OUT_SEL_MASK  0x1F
#define LED1_DBG_OUT_SEL_SHIFT  9
#define LED1_DBG_OUT_EN_ADDR  0x602
#define LED1_DBG_OUT_EN_MASK  0x1
#define LED1_DBG_OUT_EN_SHIFT  8
#define LED0_DBG_OUT_SEL_ADDR  0x602
#define LED0_DBG_OUT_SEL_MASK  0x1F
#define LED0_DBG_OUT_SEL_SHIFT  1
#define LED0_DBG_OUT_EN_ADDR  0x602
#define LED0_DBG_OUT_EN_MASK  0x1
#define LED0_DBG_OUT_EN_SHIFT  0
#define DA_VCORE_EN_ADDR  0x604
#define DA_VCORE_EN_MASK  0x1
#define DA_VCORE_EN_SHIFT  15
#define DA_VCORE_LPM_EN_LV_ADDR  0x604
#define DA_VCORE_LPM_EN_LV_MASK  0x1
#define DA_VCORE_LPM_EN_LV_SHIFT  14
#define DA_VCORE_VBUFF_PRE_ADDR  0x604
#define DA_VCORE_VBUFF_PRE_MASK  0x1
#define DA_VCORE_VBUFF_PRE_SHIFT  13
#define DA_VCORE_DISQ_ADDR  0x604
#define DA_VCORE_DISQ_MASK  0x1
#define DA_VCORE_DISQ_SHIFT  12
#define DA_VCORE_SSH_ADDR  0x604
#define DA_VCORE_SSH_MASK  0x1
#define DA_VCORE_SSH_SHIFT  11
#define DA_VIO18_EN_ADDR  0x604
#define DA_VIO18_EN_MASK  0x1
#define DA_VIO18_EN_SHIFT  10
#define DA_VIO18_LPM_EN_LV_ADDR  0x604
#define DA_VIO18_LPM_EN_LV_MASK  0x1
#define DA_VIO18_LPM_EN_LV_SHIFT  9
#define DA_VIO18_VBUFF_PRE_ADDR  0x604
#define DA_VIO18_VBUFF_PRE_MASK  0x1
#define DA_VIO18_VBUFF_PRE_SHIFT  8
#define DA_VIO18_DISQ_ADDR  0x604
#define DA_VIO18_DISQ_MASK  0x1
#define DA_VIO18_DISQ_SHIFT  7
#define DA_VIO18_SSH_ADDR  0x604
#define DA_VIO18_SSH_MASK  0x1
#define DA_VIO18_SSH_SHIFT  6
#define DA_QI_VSRAM_EN_ADDR  0x604
#define DA_QI_VSRAM_EN_MASK  0x1
#define DA_QI_VSRAM_EN_SHIFT  5
#define DA_QI_VSRAM_STB_ADDR  0x604
#define DA_QI_VSRAM_STB_MASK  0x1
#define DA_QI_VSRAM_STB_SHIFT  4
#define DA_QI_VSRAM_MODE_ADDR  0x604
#define DA_QI_VSRAM_MODE_MASK  0x1
#define DA_QI_VSRAM_MODE_SHIFT  3
#define DA_QI_VSRAM_NDIS_EN_ADDR  0x604
#define DA_QI_VSRAM_NDIS_EN_MASK  0x1
#define DA_QI_VSRAM_NDIS_EN_SHIFT  2
#define DA_QI_VCORE_SRAM_SW_EN_ADDR  0x604
#define DA_QI_VCORE_SRAM_SW_EN_MASK  0x1
#define DA_QI_VCORE_SRAM_SW_EN_SHIFT  1
#define DA_QI_VCORE_SRAM_SW_EN_SOFT_ADDR  0x604
#define DA_QI_VCORE_SRAM_SW_EN_SOFT_MASK  0x1
#define DA_QI_VCORE_SRAM_SW_EN_SOFT_SHIFT  0
#define AD_PMU_OC_STATUS_DEB_ADDR  0x606
#define AD_PMU_OC_STATUS_DEB_MASK  0x1
#define AD_PMU_OC_STATUS_DEB_SHIFT  15
#define AD_PMU_OC_STATUS_ADDR  0x606
#define AD_PMU_OC_STATUS_MASK  0x1
#define AD_PMU_OC_STATUS_SHIFT  14
#define AD_POR_N_VCORE_ADDR  0x606
#define AD_POR_N_VCORE_MASK  0x1
#define AD_POR_N_VCORE_SHIFT  13
#define AD_POR_N_VIO_ADDR  0x606
#define AD_POR_N_VIO_MASK  0x1
#define AD_POR_N_VIO_SHIFT  12
#define AD_POR_N_VRF_ADDR  0x606
#define AD_POR_N_VRF_MASK  0x1
#define AD_POR_N_VRF_SHIFT  11
#define AD_POR_N_VAUD18_ADDR  0x606
#define AD_POR_N_VAUD18_MASK  0x1
#define AD_POR_N_VAUD18_SHIFT  10
#define AD_UVLO_N_VSYS_ADDR  0x606
#define AD_UVLO_N_VSYS_MASK  0x1
#define AD_UVLO_N_VSYS_SHIFT  9
#define DA_VRF_EN_ADDR  0x606
#define DA_VRF_EN_MASK  0x1
#define DA_VRF_EN_SHIFT  8
#define DA_VRF_LPM_EN_LV_ADDR  0x606
#define DA_VRF_LPM_EN_LV_MASK  0x1
#define DA_VRF_LPM_EN_LV_SHIFT  7
#define DA_VRF_VBUFF_PRE_ADDR  0x606
#define DA_VRF_VBUFF_PRE_MASK  0x1
#define DA_VRF_VBUFF_PRE_SHIFT  6
#define DA_VRF_DISQ_ADDR  0x606
#define DA_VRF_DISQ_MASK  0x1
#define DA_VRF_DISQ_SHIFT  5
#define DA_VDD33_RET_EN_ADDR  0x606
#define DA_VDD33_RET_EN_MASK  0x1
#define DA_VDD33_RET_EN_SHIFT  4
#define DA_VDD33_NM_EN_ADDR  0x606
#define DA_VDD33_NM_EN_MASK  0x1
#define DA_VDD33_NM_EN_SHIFT  3
#define DA_VDD33_NDIS_ENB_ADDR  0x606
#define DA_VDD33_NDIS_ENB_MASK  0x1
#define DA_VDD33_NDIS_ENB_SHIFT  2
#define DA_VIO18_RDY_ADDR  0x606
#define DA_VIO18_RDY_MASK  0x1
#define DA_VIO18_RDY_SHIFT  1
#define DA_PORNDIG_DELAY_ADDR  0x606
#define DA_PORNDIG_DELAY_MASK  0x1
#define DA_PORNDIG_DELAY_SHIFT  0
#define DA_OSC_EN_ADDR  0x608
#define DA_OSC_EN_MASK  0x1
#define DA_OSC_EN_SHIFT  15
#define DA_POR_N_ADDR  0x608
#define DA_POR_N_MASK  0x1
#define DA_POR_N_SHIFT  14
#define DA_PMIC_INT_ADDR  0x608
#define DA_PMIC_INT_MASK  0x1
#define DA_PMIC_INT_SHIFT  13
#define DA_PMU_LDO_EN_ADDR  0x608
#define DA_PMU_LDO_EN_MASK  0x1
#define DA_PMU_LDO_EN_SHIFT  12
#define DA_KEY_RST_ADDR  0x608
#define DA_KEY_RST_MASK  0x1
#define DA_KEY_RST_SHIFT  11
#define DA_PMU_NORMAL_MODE_ADDR  0x608
#define DA_PMU_NORMAL_MODE_MASK  0x1
#define DA_PMU_NORMAL_MODE_SHIFT  10
#define AD_RTCALARM_SYNC_ADDR  0x608
#define AD_RTCALARM_SYNC_MASK  0x1
#define AD_RTCALARM_SYNC_SHIFT  9
#define AD_RTCALARM_ADDR  0x608
#define AD_RTCALARM_MASK  0x1
#define AD_RTCALARM_SHIFT  8
#define AD_CAPLPSD_SYNC_ADDR  0x608
#define AD_CAPLPSD_SYNC_MASK  0x1
#define AD_CAPLPSD_SYNC_SHIFT  7
#define AD_CAPLPSD_ADDR  0x608
#define AD_CAPLPSD_MASK  0x1
#define AD_CAPLPSD_SHIFT  6
#define AD_WDTRSTB_DEB_ADDR  0x608
#define AD_WDTRSTB_DEB_MASK  0x1
#define AD_WDTRSTB_DEB_SHIFT  5
#define AD_WDTRSTB_ADDR  0x608
#define AD_WDTRSTB_MASK  0x1
#define AD_WDTRSTB_SHIFT  4
#define AD_SYSRSTB_DEB_ADDR  0x608
#define AD_SYSRSTB_DEB_MASK  0x1
#define AD_SYSRSTB_DEB_SHIFT  3
#define AD_SYSRSTB_ADDR  0x608
#define AD_SYSRSTB_MASK  0x1
#define AD_SYSRSTB_SHIFT  2
#define AD_REGEN_DEB_ADDR  0x608
#define AD_REGEN_DEB_MASK  0x1
#define AD_REGEN_DEB_SHIFT  1
#define AD_REGEN_ADDR  0x608
#define AD_REGEN_MASK  0x1
#define AD_REGEN_SHIFT  0
#define DA_CHG_DAC_OUT_ADDR  0x60A
#define DA_CHG_DAC_OUT_MASK  0x3FF
#define DA_CHG_DAC_OUT_SHIFT  0
#define AD_QI_VBUS_RESET_PAT_ADDR  0x60C
#define AD_QI_VBUS_RESET_PAT_MASK  0x1
#define AD_QI_VBUS_RESET_PAT_SHIFT  15
#define AD_ADC_COMP_OUT_ADDR  0x60C
#define AD_ADC_COMP_OUT_MASK  0x1
#define AD_ADC_COMP_OUT_SHIFT  14
#define AD_CHGFLO_B_DEB_ADDR  0x60C
#define AD_CHGFLO_B_DEB_MASK  0x1
#define AD_CHGFLO_B_DEB_SHIFT  13
#define AD_CHGFLO_B_ADDR  0x60C
#define AD_CHGFLO_B_MASK  0x1
#define AD_CHGFLO_B_SHIFT  12
#define AD_CHG_PLUG_DEB_ADDR  0x60C
#define AD_CHG_PLUG_DEB_MASK  0x1
#define AD_CHG_PLUG_DEB_SHIFT  11
#define AD_CHG_PLUG_ADDR  0x60C
#define AD_CHG_PLUG_MASK  0x1
#define AD_CHG_PLUG_SHIFT  10
#define DA_RCHG_SEL_ADDR  0x60C
#define DA_RCHG_SEL_MASK  0x3FF
#define DA_RCHG_SEL_SHIFT  0

#define PMU_OFF2IDLE_FLAG       (1 << 15)
#define PMU_VBUS_PAT_RST_FLAG   (1 << 10)
#define PMU_WD_RST_FLAG         (1 <<  9)
#define PMU_SYS_RST_FLAG        (1 <<  8)
#define PMU_REGEN_LPSD_FLAG     (1 <<  7)
#define PMU_CAP_LPSD_FLAG       (1 <<  6)
#define PMU_RTC_MODE_FLAG       (1 <<  5)
#define PMU_REGEN_ALARM_FLAG    (1 <<  4)
#define PMU_CHG_ALARM_FLAG      (1 <<  3)
#define PMU_RTC_ALARM_FLAG      (1 <<  2)
#define PMU_REGEN_PON_FLAG      (1 <<  1)
#define PMU_CHG_PON_FLAG        (1 <<  0)

#endif
#endif
