 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -fl "C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/library.cfg" "C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/projlib.cfg" -w re_control -b re_control  -o "C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/compile" -u "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -g "5" -O2 -p "C:\Users\Jonas\Documents\Uni\19W\design_of_integrated_circuits\project\verilog\re_control\re_control\re_control" -tmp "C:\Users\Jonas\AppData\Local\Temp\13604_42536390" "C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/src/re_control.v" "C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/src/re_control_tb.v"  -l "C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/compile/re_control.erf" -l "C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/compile/re_control.erf" -li "C:/Users/Jonas/Documents/Uni/19W/design_of_integrated_circuits/project/verilog/re_control/re_control/compile/re_control.epr"  -sve  -sv2k12  