Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Sun Jan 08 10:37:14 2017
| Host             : DESKTOP-L92UD1G running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k160tffg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.305 |
| Dynamic (W)              | 1.164 |
| Device Static (W)        | 0.140 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 82.5  |
| Junction Temperature (C) | 27.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |     0.473 |    72983 |       --- |             --- |
|   LUT as Logic |     0.459 |    56626 |    101400 |           55.84 |
|   F7/F8 Muxes  |     0.011 |     6550 |    101400 |            6.46 |
|   CARRY4       |     0.002 |      605 |     25350 |            2.39 |
|   Register     |    <0.001 |     3154 |    202800 |            1.56 |
|   BUFG         |    <0.001 |        9 |        32 |           28.13 |
|   Others       |     0.000 |      636 |       --- |             --- |
| Signals        |     0.668 |    60711 |       --- |             --- |
| Block RAM      |     0.006 |    314.5 |       325 |           96.77 |
| DSPs           |     0.004 |       13 |       600 |            2.17 |
| I/O            |     0.011 |       30 |       400 |            7.50 |
| Static Power   |     0.140 |          |           |                 |
| Total          |     1.305 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.206 |       1.153 |      0.053 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.013 |       0.001 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| top                                              |     1.164 |
|   u_calc                                         |     1.095 |
|   u_display_vga                                  |     0.048 |
|     layer1                                       |     0.003 |
|       u_ic_grid_img                              |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[14].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[15].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[16].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[17].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[18].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[19].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[20].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[21].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[22].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[23].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[24].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[25].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[26].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[27].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[28].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[29].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[30].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[31].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[32].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[33].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|     layer2_0                                     |     0.009 |
|       u_ic_players_img                           |     0.004 |
|         U0                                       |     0.004 |
|           inst_blk_mem_gen                       |     0.004 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|               valid.cstr                         |     0.004 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |     0.002 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[14].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[15].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[16].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[17].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[18].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[19].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[20].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[21].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[22].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[23].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[24].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[25].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[26].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[27].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[28].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[29].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[30].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[31].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[32].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[33].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[34].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|     layer2_1                                     |     0.010 |
|       u_ic_players_img                           |     0.003 |
|         U0                                       |     0.003 |
|           inst_blk_mem_gen                       |     0.003 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|               valid.cstr                         |     0.003 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |     0.002 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[14].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[15].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[16].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[17].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[18].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[19].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[20].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[21].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[22].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[23].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[24].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[25].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[26].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[27].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[28].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[29].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[30].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[31].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[32].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[33].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[34].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|     layer3                                       |     0.004 |
|       u_ic_grid_img                              |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[14].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[15].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[16].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[17].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[18].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[19].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[20].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[21].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[22].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[23].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[24].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[25].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[26].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[27].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[28].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[29].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[30].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[31].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[32].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[33].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|     layer4                                       |     0.005 |
|       u_ic_map_img                               |     0.001 |
|         U0                                       |     0.001 |
|           inst_blk_mem_gen                       |     0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|               valid.cstr                         |     0.001 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[14].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[15].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[16].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[17].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[18].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[19].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[20].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[21].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[22].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[23].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[24].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[25].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[26].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[27].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[28].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[29].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[30].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[31].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[32].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[33].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[34].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[35].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[36].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[37].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[38].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[39].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[40].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[41].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[42].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[43].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[44].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[45].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[46].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[47].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[48].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[49].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[50].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[51].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[52].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[53].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[54].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[55].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[56].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[57].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[58].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[59].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[60].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[61].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[62].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[63].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[64].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[65].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[66].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[67].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[68].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[69].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[70].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[71].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[72].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[73].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[74].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[75].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|     layer5_0                                     |     0.001 |
|       u_ic_win0_img                              |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       u_ic_win1_img                              |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|     mlayer1                                      |     0.002 |
|       u_ic_menu_img                              |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[14].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[15].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[16].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|     mlayer2                                      |     0.003 |
|       u_ic_about_img                             |     0.001 |
|         U0                                       |     0.001 |
|           inst_blk_mem_gen                       |     0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|               valid.cstr                         |     0.001 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[14].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[15].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[16].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[17].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|     mlayer3                                      |     0.002 |
|       u_ic_help_img                              |     0.001 |
|         U0                                       |     0.001 |
|           inst_blk_mem_gen                       |     0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|               valid.cstr                         |     0.001 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[14].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[15].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[16].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[17].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|     mlayer5                                      |     0.002 |
|       u_ic_logo_img                              |     0.001 |
|         U0                                       |     0.001 |
|           inst_blk_mem_gen                       |     0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|               valid.cstr                         |     0.001 |
|                 bindec_a.bindec_inst_a           |    <0.001 |
|                 has_mux_a.A                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[14].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[15].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[16].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[17].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|   u_menu                                         |     0.004 |
|   u_music_player                                 |     0.003 |
|   u_ps2_keyboard                                 |    <0.001 |
|   u_seg7_device                                  |    <0.001 |
|     m0                                           |    <0.001 |
|       U2                                         |    <0.001 |
+--------------------------------------------------+-----------+


