[13:43:21.721] <TB2>     INFO: *** Welcome to pxar ***
[13:43:21.721] <TB2>     INFO: *** Today: 2016/06/13
[13:43:21.730] <TB2>     INFO: *** Version: b2a7-dirty
[13:43:21.730] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C15.dat
[13:43:21.731] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:21.731] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//defaultMaskFile.dat
[13:43:21.731] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters_C15.dat
[13:43:21.813] <TB2>     INFO:         clk: 4
[13:43:21.813] <TB2>     INFO:         ctr: 4
[13:43:21.813] <TB2>     INFO:         sda: 19
[13:43:21.813] <TB2>     INFO:         tin: 9
[13:43:21.813] <TB2>     INFO:         level: 15
[13:43:21.813] <TB2>     INFO:         triggerdelay: 0
[13:43:21.813] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:43:21.813] <TB2>     INFO: Log level: DEBUG
[13:43:21.821] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:43:21.829] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:43:21.832] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:43:21.834] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:43:23.392] <TB2>     INFO: DUT info: 
[13:43:23.392] <TB2>     INFO: The DUT currently contains the following objects:
[13:43:23.392] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:43:23.392] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:43:23.392] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:43:23.392] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:43:23.392] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.392] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:43:23.393] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:43:23.394] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:43:23.395] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:23.396] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:23.410] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32980992
[13:43:23.410] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2082990
[13:43:23.410] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1e57770
[13:43:23.410] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f128dd94010
[13:43:23.410] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1293fff510
[13:43:23.410] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33046528 fPxarMemory = 0x7f128dd94010
[13:43:23.411] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377.8mA
[13:43:23.413] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[13:43:23.413] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[13:43:23.413] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:43:23.813] <TB2>     INFO: enter 'restricted' command line mode
[13:43:23.813] <TB2>     INFO: enter test to run
[13:43:23.813] <TB2>     INFO:   test: FPIXTest no parameter change
[13:43:23.813] <TB2>     INFO:   running: fpixtest
[13:43:23.814] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:43:23.817] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:43:23.817] <TB2>     INFO: ######################################################################
[13:43:23.817] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:43:23.817] <TB2>     INFO: ######################################################################
[13:43:23.820] <TB2>     INFO: ######################################################################
[13:43:23.820] <TB2>     INFO: PixTestPretest::doTest()
[13:43:23.820] <TB2>     INFO: ######################################################################
[13:43:23.823] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:23.823] <TB2>     INFO:    PixTestPretest::programROC() 
[13:43:23.823] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:41.840] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:43:41.840] <TB2>     INFO: IA differences per ROC:  17.7 19.3 17.7 17.7 17.7 17.7 16.9 19.3 15.3 19.3 18.5 19.3 18.5 16.9 19.3 17.7
[13:43:41.908] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:41.908] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:43:41.908] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:42.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.7812 mA
[13:43:42.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.0187 mA
[13:43:42.213] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 25.6188 mA
[13:43:42.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  69 Ia 23.2188 mA
[13:43:42.414] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  74 Ia 24.0187 mA
[13:43:42.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.2188 mA
[13:43:42.616] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.0187 mA
[13:43:42.718] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.2188 mA
[13:43:42.818] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.8188 mA
[13:43:42.919] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  79 Ia 24.0187 mA
[13:43:43.021] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.0187 mA
[13:43:43.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.0187 mA
[13:43:43.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.2188 mA
[13:43:43.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  83 Ia 24.0187 mA
[13:43:43.426] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.8188 mA
[13:43:43.527] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  74 Ia 24.0187 mA
[13:43:43.628] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 20.8187 mA
[13:43:43.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  97 Ia 24.8188 mA
[13:43:43.830] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  93 Ia 24.0187 mA
[13:43:43.931] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.8188 mA
[13:43:44.032] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  74 Ia 24.0187 mA
[13:43:44.133] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.0187 mA
[13:43:44.234] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.8188 mA
[13:43:44.336] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  74 Ia 23.2188 mA
[13:43:44.437] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  79 Ia 24.8188 mA
[13:43:44.538] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  75 Ia 24.0187 mA
[13:43:44.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.0187 mA
[13:43:44.741] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.4188 mA
[13:43:44.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  88 Ia 24.0187 mA
[13:43:44.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.8188 mA
[13:43:45.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  74 Ia 23.2188 mA
[13:43:45.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  79 Ia 24.8188 mA
[13:43:45.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  75 Ia 24.0187 mA
[13:43:45.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.2188 mA
[13:43:45.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 24.8188 mA
[13:43:45.547] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  79 Ia 23.2188 mA
[13:43:45.648] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  84 Ia 24.8188 mA
[13:43:45.748] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  80 Ia 24.0187 mA
[13:43:45.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[13:43:45.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  74
[13:43:45.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  83
[13:43:45.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  79
[13:43:45.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:43:45.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[13:43:45.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  83
[13:43:45.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  74
[13:43:45.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  93
[13:43:45.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  74
[13:43:45.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[13:43:45.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  75
[13:43:45.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:43:45.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  88
[13:43:45.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  75
[13:43:45.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[13:43:47.606] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:43:47.606] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.1  19.3  19.3  19.3  20.1  19.3  20.1  19.3  20.1  19.3  19.3  20.1  19.3  19.3
[13:43:47.643] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:47.643] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:43:47.643] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:47.781] <TB2>     INFO: Expecting 231680 events.
[13:43:55.866] <TB2>     INFO: 231680 events read in total (7368ms).
[13:43:56.020] <TB2>     INFO: Test took 8374ms.
[13:43:56.222] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 69 and Delta(CalDel) = 60
[13:43:56.226] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:43:56.230] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 62
[13:43:56.233] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 82 and Delta(CalDel) = 59
[13:43:56.237] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:43:56.241] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 76 and Delta(CalDel) = 57
[13:43:56.244] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 67 and Delta(CalDel) = 62
[13:43:56.248] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 62
[13:43:56.252] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 57
[13:43:56.255] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 59
[13:43:56.259] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 104 and Delta(CalDel) = 62
[13:43:56.262] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 78 and Delta(CalDel) = 65
[13:43:56.266] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 62
[13:43:56.269] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:43:56.273] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 72 and Delta(CalDel) = 65
[13:43:56.277] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:43:56.321] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:43:56.355] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:56.355] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:43:56.355] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:56.493] <TB2>     INFO: Expecting 231680 events.
[13:44:04.677] <TB2>     INFO: 231680 events read in total (7469ms).
[13:44:04.682] <TB2>     INFO: Test took 8321ms.
[13:44:04.706] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 30.5
[13:44:05.019] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 32
[13:44:05.022] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:44:05.026] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 28.5
[13:44:05.030] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[13:44:05.033] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 29
[13:44:05.037] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 30.5
[13:44:05.040] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:44:05.044] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[13:44:05.047] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[13:44:05.051] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 30.5
[13:44:05.054] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 163 +/- 32.5
[13:44:05.058] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:44:05.061] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:44:05.065] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 165 +/- 33
[13:44:05.068] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:44:05.102] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:44:05.102] <TB2>     INFO: CalDel:      148   157   143   134   145   117   150   133   113   131   148   163   143   143   165   143
[13:44:05.102] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:44:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C0.dat
[13:44:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C1.dat
[13:44:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C2.dat
[13:44:05.106] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C3.dat
[13:44:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C4.dat
[13:44:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C5.dat
[13:44:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C6.dat
[13:44:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C7.dat
[13:44:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C8.dat
[13:44:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C9.dat
[13:44:05.107] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C10.dat
[13:44:05.108] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C11.dat
[13:44:05.108] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C12.dat
[13:44:05.108] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C13.dat
[13:44:05.108] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C14.dat
[13:44:05.108] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C15.dat
[13:44:05.108] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:44:05.108] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:44:05.109] <TB2>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[13:44:05.109] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:44:05.201] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:44:05.201] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:44:05.201] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:44:05.201] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:44:05.204] <TB2>     INFO: ######################################################################
[13:44:05.204] <TB2>     INFO: PixTestTiming::doTest()
[13:44:05.204] <TB2>     INFO: ######################################################################
[13:44:05.205] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:05.205] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:44:05.205] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:05.205] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:44:07.101] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:44:09.375] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:44:11.648] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:44:13.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:44:16.194] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:44:18.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:44:20.741] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:44:23.015] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:44:24.535] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:44:26.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:44:27.575] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:44:29.094] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:44:30.613] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:44:32.133] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:44:33.655] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:44:35.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:44:36.695] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:44:38.215] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:44:39.736] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:44:41.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:44:42.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:44:44.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:44:45.816] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:44:47.337] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:44:48.857] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:44:50.378] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:44:51.898] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:44:53.421] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:44:54.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:44:56.461] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:44:57.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:44:59.502] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:45:01.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:45:03.482] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:45:05.754] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:45:07.838] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:45:10.298] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:45:12.194] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:45:14.278] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:45:16.926] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:45:19.201] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:45:21.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:45:23.747] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:45:26.020] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:45:28.294] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:45:30.568] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:45:32.841] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:45:35.115] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:45:37.389] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:45:39.663] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:45:41.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:45:44.210] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:45:46.483] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:45:48.756] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:45:51.030] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:45:53.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:45:54.822] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:45:57.096] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:45:59.369] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:46:01.642] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:46:03.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:46:06.188] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:46:08.461] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:46:10.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:46:13.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:46:15.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:46:17.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:20.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:22.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:24.751] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:27.024] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:29.298] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:31.571] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:46:33.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:46:36.118] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:46:38.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:46:40.666] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:46:42.939] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:46:45.213] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:46:47.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:46:49.005] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:46:50.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:46:52.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:46:53.565] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:46:55.084] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:46:56.604] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:46:58.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:46:59.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:47:01.163] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:47:02.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:47:04.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:47:05.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:47:07.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:47:08.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:47:10.280] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:47:11.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:47:13.320] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:47:14.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:47:16.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:47:17.883] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:47:19.780] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:47:21.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:47:22.823] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:47:24.342] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:47:26.615] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:47:28.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:47:31.161] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:47:33.435] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:47:35.708] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:47:37.981] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:47:40.255] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:47:42.529] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:47:44.802] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:47:47.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:47:49.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:47:51.623] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:47:53.896] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:47:56.170] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:47:58.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:48:00.719] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:48:02.992] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:48:05.266] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:48:07.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:48:09.814] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:48:12.088] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:48:14.361] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:48:16.634] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:48:19.292] <TB2>     INFO: TBM Phase Settings: 208
[13:48:19.293] <TB2>     INFO: 400MHz Phase: 4
[13:48:19.293] <TB2>     INFO: 160MHz Phase: 6
[13:48:19.293] <TB2>     INFO: Functional Phase Area: 3
[13:48:19.295] <TB2>     INFO: Test took 254091 ms.
[13:48:19.295] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:48:19.296] <TB2>     INFO:    ----------------------------------------------------------------------
[13:48:19.296] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:48:19.296] <TB2>     INFO:    ----------------------------------------------------------------------
[13:48:19.296] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:48:21.567] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:48:23.087] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:48:24.608] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:48:26.129] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:48:27.649] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:48:29.172] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:48:30.692] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:48:32.212] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:48:34.296] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:48:35.816] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:48:37.335] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:48:38.856] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:48:40.376] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:48:41.896] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:48:43.416] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:48:44.944] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:48:47.780] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:48:49.302] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:48:51.575] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:48:53.849] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:48:56.122] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:48:57.643] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:48:59.164] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:49:00.694] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:49:03.374] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:49:04.914] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:49:07.210] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:49:09.496] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:49:11.777] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:49:13.303] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:49:14.831] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:49:16.356] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:49:18.829] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:49:20.354] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:49:22.640] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:49:24.917] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:49:27.195] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:49:28.728] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:49:30.249] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:49:31.776] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:49:34.612] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:49:36.132] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:49:37.653] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:49:39.175] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:49:40.706] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:49:42.228] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:49:43.752] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:49:45.272] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:49:47.545] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:49:49.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:49:50.585] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:49:52.105] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:49:53.624] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:49:55.146] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:49:56.670] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:49:58.190] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:50:00.838] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:50:02.359] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:50:03.880] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:50:05.401] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:50:06.922] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:50:08.442] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:50:09.962] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:50:11.865] <TB2>     INFO: ROC Delay Settings: 219
[13:50:11.865] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:50:11.865] <TB2>     INFO: ROC Port 0 Delay: 3
[13:50:11.865] <TB2>     INFO: ROC Port 1 Delay: 3
[13:50:11.865] <TB2>     INFO: Functional ROC Area: 3
[13:50:11.869] <TB2>     INFO: Test took 112573 ms.
[13:50:11.869] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:50:11.869] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:11.869] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:50:11.869] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:13.008] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e062 c000 a101 80c0 4028 4028 4028 4028 4029 4029 4029 4029 e062 c000 
[13:50:13.008] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4029 4029 4029 4029 4029 4029 4029 4029 e022 c000 a102 8000 4028 4028 4029 4029 4028 4028 4029 4029 e022 c000 
[13:50:13.008] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4029 4029 4029 4029 4029 4029 4029 4029 e022 c000 a103 8040 4028 4029 4028 4029 4028 4028 4028 4029 e022 c000 
[13:50:13.008] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:50:27.407] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:27.407] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:50:41.806] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:41.806] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:50:56.146] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:56.146] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:51:10.515] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:10.515] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:51:24.798] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:24.798] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:51:39.047] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:39.047] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:51:53.508] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:53.508] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:52:07.857] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:07.858] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:52:22.213] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:22.213] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:52:36.567] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:36.945] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:36.959] <TB2>     INFO: Decoding statistics:
[13:52:36.959] <TB2>     INFO:   General information:
[13:52:36.959] <TB2>     INFO: 	 16bit words read:         240000000
[13:52:36.959] <TB2>     INFO: 	 valid events total:       20000000
[13:52:36.959] <TB2>     INFO: 	 empty events:             20000000
[13:52:36.959] <TB2>     INFO: 	 valid events with pixels: 0
[13:52:36.959] <TB2>     INFO: 	 valid pixel hits:         0
[13:52:36.959] <TB2>     INFO:   Event errors: 	           0
[13:52:36.959] <TB2>     INFO: 	 start marker:             0
[13:52:36.959] <TB2>     INFO: 	 stop marker:              0
[13:52:36.959] <TB2>     INFO: 	 overflow:                 0
[13:52:36.959] <TB2>     INFO: 	 invalid 5bit words:       0
[13:52:36.959] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:52:36.959] <TB2>     INFO:   TBM errors: 		           0
[13:52:36.960] <TB2>     INFO: 	 flawed TBM headers:       0
[13:52:36.960] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:52:36.960] <TB2>     INFO: 	 event ID mismatches:      0
[13:52:36.960] <TB2>     INFO:   ROC errors: 		           0
[13:52:36.960] <TB2>     INFO: 	 missing ROC header(s):    0
[13:52:36.960] <TB2>     INFO: 	 misplaced readback start: 0
[13:52:36.960] <TB2>     INFO:   Pixel decoding errors:	   0
[13:52:36.960] <TB2>     INFO: 	 pixel data incomplete:    0
[13:52:36.960] <TB2>     INFO: 	 pixel address:            0
[13:52:36.960] <TB2>     INFO: 	 pulse height fill bit:    0
[13:52:36.960] <TB2>     INFO: 	 buffer corruption:        0
[13:52:36.960] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:36.960] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:52:36.960] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:36.960] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:36.960] <TB2>     INFO:    Read back bit status: 1
[13:52:36.960] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:36.960] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:36.960] <TB2>     INFO:    Timings are good!
[13:52:36.960] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:36.960] <TB2>     INFO: Test took 145091 ms.
[13:52:36.960] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:52:36.960] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:52:36.960] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:36.960] <TB2>     INFO: PixTestTiming::doTest took 511759 ms.
[13:52:36.960] <TB2>     INFO: PixTestTiming::doTest() done
[13:52:36.960] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:52:36.960] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:52:36.960] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:52:36.961] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:52:36.961] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:52:36.961] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:52:36.961] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:52:37.313] <TB2>     INFO: ######################################################################
[13:52:37.313] <TB2>     INFO: PixTestAlive::doTest()
[13:52:37.313] <TB2>     INFO: ######################################################################
[13:52:37.316] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:37.316] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:52:37.316] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:37.317] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:52:37.661] <TB2>     INFO: Expecting 41600 events.
[13:52:41.736] <TB2>     INFO: 41600 events read in total (3360ms).
[13:52:41.737] <TB2>     INFO: Test took 4420ms.
[13:52:41.745] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:41.745] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:52:41.745] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:52:42.122] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:52:42.122] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:52:42.122] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:52:42.126] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:42.126] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:52:42.126] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:42.128] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:52:42.471] <TB2>     INFO: Expecting 41600 events.
[13:52:45.450] <TB2>     INFO: 41600 events read in total (2264ms).
[13:52:45.451] <TB2>     INFO: Test took 3323ms.
[13:52:45.451] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:45.451] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:52:45.451] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:52:45.451] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:52:45.855] <TB2>     INFO: PixTestAlive::maskTest() done
[13:52:45.855] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:52:45.859] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:45.859] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:52:45.859] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:45.861] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:52:46.205] <TB2>     INFO: Expecting 41600 events.
[13:52:50.323] <TB2>     INFO: 41600 events read in total (3403ms).
[13:52:50.324] <TB2>     INFO: Test took 4463ms.
[13:52:50.332] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:50.332] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:52:50.332] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:52:50.706] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:52:50.706] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:52:50.706] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:52:50.706] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:52:50.714] <TB2>     INFO: ######################################################################
[13:52:50.714] <TB2>     INFO: PixTestTrim::doTest()
[13:52:50.714] <TB2>     INFO: ######################################################################
[13:52:50.717] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:50.717] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:52:50.717] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:50.795] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:52:50.795] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:52:50.882] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:50.882] <TB2>     INFO:     run 1 of 1
[13:52:50.882] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:51.233] <TB2>     INFO: Expecting 5025280 events.
[13:53:35.863] <TB2>     INFO: 1382328 events read in total (43914ms).
[13:54:19.837] <TB2>     INFO: 2747208 events read in total (87889ms).
[13:55:04.228] <TB2>     INFO: 4120648 events read in total (132280ms).
[13:55:33.169] <TB2>     INFO: 5025280 events read in total (161220ms).
[13:55:33.211] <TB2>     INFO: Test took 162328ms.
[13:55:33.271] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:33.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:34.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:36.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:37.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:38.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:40.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:41.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:43.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:44.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:46.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:47.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:48.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:50.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:51.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:53.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:54.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:55.664] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237297664
[13:55:55.672] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 74.1062 minThrLimit = 74.1005 minThrNLimit = 98.8768 -> result = 74.1062 -> 74
[13:55:55.672] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.955 minThrLimit = 87.9478 minThrNLimit = 117.125 -> result = 87.955 -> 87
[13:55:55.673] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7992 minThrLimit = 93.729 minThrNLimit = 122.414 -> result = 93.7992 -> 93
[13:55:55.673] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.1048 minThrLimit = 85.1004 minThrNLimit = 113.417 -> result = 85.1048 -> 85
[13:55:55.676] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9315 minThrLimit = 82.9143 minThrNLimit = 108.87 -> result = 82.9315 -> 82
[13:55:55.676] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.648 minThrLimit = 89.6353 minThrNLimit = 113.538 -> result = 89.648 -> 89
[13:55:55.677] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4648 minThrLimit = 88.4634 minThrNLimit = 110.68 -> result = 88.4648 -> 88
[13:55:55.677] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.015 minThrLimit = 104.978 minThrNLimit = 132.206 -> result = 105.015 -> 105
[13:55:55.678] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.877 minThrLimit = 94.8668 minThrNLimit = 121.049 -> result = 94.877 -> 94
[13:55:55.678] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8209 minThrLimit = 87.8193 minThrNLimit = 114.057 -> result = 87.8209 -> 87
[13:55:55.679] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5372 minThrLimit = 89.5299 minThrNLimit = 118.561 -> result = 89.5372 -> 89
[13:55:55.679] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4988 minThrLimit = 87.4305 minThrNLimit = 108.415 -> result = 87.4988 -> 87
[13:55:55.680] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2396 minThrLimit = 97.2287 minThrNLimit = 121.564 -> result = 97.2396 -> 97
[13:55:55.680] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.721 minThrLimit = 88.6412 minThrNLimit = 112.512 -> result = 88.721 -> 88
[13:55:55.681] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5076 minThrLimit = 86.4904 minThrNLimit = 105.917 -> result = 86.5076 -> 86
[13:55:55.681] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3616 minThrLimit = 90.3613 minThrNLimit = 113.749 -> result = 90.3616 -> 90
[13:55:55.681] <TB2>     INFO: ROC 0 VthrComp = 74
[13:55:55.685] <TB2>     INFO: ROC 1 VthrComp = 87
[13:55:55.685] <TB2>     INFO: ROC 2 VthrComp = 93
[13:55:55.685] <TB2>     INFO: ROC 3 VthrComp = 85
[13:55:55.685] <TB2>     INFO: ROC 4 VthrComp = 82
[13:55:55.685] <TB2>     INFO: ROC 5 VthrComp = 89
[13:55:55.685] <TB2>     INFO: ROC 6 VthrComp = 88
[13:55:55.685] <TB2>     INFO: ROC 7 VthrComp = 105
[13:55:55.685] <TB2>     INFO: ROC 8 VthrComp = 94
[13:55:55.685] <TB2>     INFO: ROC 9 VthrComp = 87
[13:55:55.686] <TB2>     INFO: ROC 10 VthrComp = 89
[13:55:55.686] <TB2>     INFO: ROC 11 VthrComp = 87
[13:55:55.686] <TB2>     INFO: ROC 12 VthrComp = 97
[13:55:55.686] <TB2>     INFO: ROC 13 VthrComp = 88
[13:55:55.686] <TB2>     INFO: ROC 14 VthrComp = 86
[13:55:55.686] <TB2>     INFO: ROC 15 VthrComp = 90
[13:55:55.686] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:55:55.686] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:55:55.705] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:55.705] <TB2>     INFO:     run 1 of 1
[13:55:55.705] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:56.054] <TB2>     INFO: Expecting 5025280 events.
[13:56:31.505] <TB2>     INFO: 884248 events read in total (34737ms).
[13:57:07.231] <TB2>     INFO: 1767088 events read in total (70463ms).
[13:57:42.598] <TB2>     INFO: 2648760 events read in total (105830ms).
[13:58:17.778] <TB2>     INFO: 3521928 events read in total (141010ms).
[13:58:53.514] <TB2>     INFO: 4391304 events read in total (176747ms).
[13:59:19.256] <TB2>     INFO: 5025280 events read in total (202488ms).
[13:59:19.332] <TB2>     INFO: Test took 203628ms.
[13:59:19.512] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:19.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:21.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:22.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:24.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:26.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:27.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:29.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:30.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:32.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:33.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:35.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:36.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:38.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:40.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:41.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:43.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:44.828] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312840192
[13:59:44.831] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.945 for pixel 2/79 mean/min/max = 44.6363/34.2812/54.9915
[13:59:44.832] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.4411 for pixel 16/9 mean/min/max = 43.73/32.6523/54.8078
[13:59:44.832] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.813 for pixel 31/1 mean/min/max = 44.7279/33.5733/55.8826
[13:59:44.832] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.5213 for pixel 3/2 mean/min/max = 43.2351/31.9351/54.535
[13:59:44.832] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.8862 for pixel 4/75 mean/min/max = 44.4769/32.9493/56.0045
[13:59:44.833] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.5849 for pixel 18/1 mean/min/max = 45.5718/34.3841/56.7596
[13:59:44.833] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.9149 for pixel 3/74 mean/min/max = 45.9759/34.0339/57.918
[13:59:44.834] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.3993 for pixel 25/1 mean/min/max = 45.7344/33.9107/57.5582
[13:59:44.834] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.0678 for pixel 19/79 mean/min/max = 44.5916/33.0987/56.0845
[13:59:44.834] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.591 for pixel 20/74 mean/min/max = 43.6843/32.6737/54.6949
[13:59:44.835] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.2474 for pixel 8/11 mean/min/max = 45.4047/33.5332/57.2762
[13:59:44.835] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.7481 for pixel 19/79 mean/min/max = 45.24/31.6786/58.8014
[13:59:44.835] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.078 for pixel 48/36 mean/min/max = 43.2264/32.0497/54.4031
[13:59:44.836] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.9856 for pixel 0/79 mean/min/max = 45.9231/33.8033/58.0429
[13:59:44.836] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.9793 for pixel 51/14 mean/min/max = 44.5817/32.0319/57.1314
[13:59:44.837] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.3501 for pixel 5/71 mean/min/max = 45.463/33.4544/57.4716
[13:59:44.837] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:59:44.969] <TB2>     INFO: Expecting 411648 events.
[13:59:52.784] <TB2>     INFO: 411648 events read in total (7094ms).
[13:59:52.790] <TB2>     INFO: Expecting 411648 events.
[14:00:00.471] <TB2>     INFO: 411648 events read in total (7014ms).
[14:00:00.481] <TB2>     INFO: Expecting 411648 events.
[14:00:08.187] <TB2>     INFO: 411648 events read in total (7047ms).
[14:00:08.200] <TB2>     INFO: Expecting 411648 events.
[14:00:15.844] <TB2>     INFO: 411648 events read in total (6987ms).
[14:00:15.861] <TB2>     INFO: Expecting 411648 events.
[14:00:24.221] <TB2>     INFO: 411648 events read in total (7703ms).
[14:00:24.239] <TB2>     INFO: Expecting 411648 events.
[14:00:31.929] <TB2>     INFO: 411648 events read in total (7037ms).
[14:00:31.949] <TB2>     INFO: Expecting 411648 events.
[14:00:39.654] <TB2>     INFO: 411648 events read in total (7053ms).
[14:00:39.676] <TB2>     INFO: Expecting 411648 events.
[14:00:47.611] <TB2>     INFO: 411648 events read in total (7286ms).
[14:00:47.637] <TB2>     INFO: Expecting 411648 events.
[14:00:55.459] <TB2>     INFO: 411648 events read in total (7181ms).
[14:00:55.487] <TB2>     INFO: Expecting 411648 events.
[14:01:03.210] <TB2>     INFO: 411648 events read in total (7080ms).
[14:01:03.240] <TB2>     INFO: Expecting 411648 events.
[14:01:10.978] <TB2>     INFO: 411648 events read in total (7098ms).
[14:01:11.012] <TB2>     INFO: Expecting 411648 events.
[14:01:18.941] <TB2>     INFO: 411648 events read in total (7294ms).
[14:01:18.976] <TB2>     INFO: Expecting 411648 events.
[14:01:27.397] <TB2>     INFO: 411648 events read in total (7780ms).
[14:01:27.436] <TB2>     INFO: Expecting 411648 events.
[14:01:35.833] <TB2>     INFO: 411648 events read in total (7767ms).
[14:01:35.874] <TB2>     INFO: Expecting 411648 events.
[14:01:44.140] <TB2>     INFO: 411648 events read in total (7630ms).
[14:01:44.181] <TB2>     INFO: Expecting 411648 events.
[14:01:52.033] <TB2>     INFO: 411648 events read in total (7215ms).
[14:01:52.079] <TB2>     INFO: Test took 127242ms.
[14:01:52.588] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2804 < 35 for itrim = 90; old thr = 34.0344 ... break
[14:01:52.642] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0279 < 35 for itrim = 115; old thr = 34.5051 ... break
[14:01:52.689] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1701 < 35 for itrim+1 = 101; old thr = 34.879 ... break
[14:01:52.731] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9808 < 35 for itrim+1 = 95; old thr = 34.5549 ... break
[14:01:52.776] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0946 < 35 for itrim = 106; old thr = 33.0655 ... break
[14:01:52.825] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5975 < 35 for itrim = 111; old thr = 33.8734 ... break
[14:01:52.860] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2417 < 35 for itrim = 105; old thr = 34.1856 ... break
[14:01:52.904] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4055 < 35 for itrim = 109; old thr = 34.4671 ... break
[14:01:52.937] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0322 < 35 for itrim = 97; old thr = 34.8427 ... break
[14:01:52.978] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0063 < 35 for itrim = 102; old thr = 33.1425 ... break
[14:01:53.027] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4983 < 35 for itrim+1 = 113; old thr = 34.9866 ... break
[14:01:53.059] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3673 < 35 for itrim = 110; old thr = 32.9596 ... break
[14:01:53.099] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0136 < 35 for itrim = 100; old thr = 33.3059 ... break
[14:01:53.127] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0487 < 35 for itrim = 100; old thr = 34.3728 ... break
[14:01:53.156] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5423 < 35 for itrim = 86; old thr = 34.4306 ... break
[14:01:53.188] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5594 < 35 for itrim+1 = 101; old thr = 34.9527 ... break
[14:01:53.264] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:01:53.275] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:53.275] <TB2>     INFO:     run 1 of 1
[14:01:53.276] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:53.621] <TB2>     INFO: Expecting 5025280 events.
[14:02:31.129] <TB2>     INFO: 869448 events read in total (36793ms).
[14:03:07.085] <TB2>     INFO: 1737560 events read in total (72750ms).
[14:03:42.369] <TB2>     INFO: 2605312 events read in total (108033ms).
[14:04:16.954] <TB2>     INFO: 3464256 events read in total (142618ms).
[14:04:52.094] <TB2>     INFO: 4319616 events read in total (177759ms).
[14:05:21.268] <TB2>     INFO: 5025280 events read in total (206932ms).
[14:05:21.350] <TB2>     INFO: Test took 208074ms.
[14:05:21.536] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:21.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:23.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:24.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:26.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:27.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:29.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:31.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:32.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:34.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:35.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:37.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:38.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:40.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:41.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:43.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:44.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:46.301] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262316032
[14:05:46.303] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.374025 .. 50.362755
[14:05:46.378] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:05:46.388] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:46.388] <TB2>     INFO:     run 1 of 1
[14:05:46.388] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:46.732] <TB2>     INFO: Expecting 1963520 events.
[14:06:27.657] <TB2>     INFO: 1150296 events read in total (40210ms).
[14:06:56.862] <TB2>     INFO: 1963520 events read in total (69415ms).
[14:06:56.882] <TB2>     INFO: Test took 70494ms.
[14:06:56.922] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:57.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:58.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:59.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:00.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:01.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:02.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:03.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:04.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:05.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:06.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:07.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:08.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:09.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:10.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:11.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:12.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:13.087] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237875200
[14:07:13.168] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.005364 .. 46.204959
[14:07:13.246] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:07:13.256] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:13.256] <TB2>     INFO:     run 1 of 1
[14:07:13.256] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:13.603] <TB2>     INFO: Expecting 1630720 events.
[14:07:57.145] <TB2>     INFO: 1128976 events read in total (42825ms).
[14:08:16.721] <TB2>     INFO: 1630720 events read in total (62401ms).
[14:08:16.736] <TB2>     INFO: Test took 63479ms.
[14:08:16.771] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:16.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:17.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:18.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:19.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:20.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:21.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:22.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:23.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:24.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:25.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:26.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:27.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:28.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:29.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:30.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:31.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:32.511] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273068032
[14:08:32.596] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.118963 .. 43.429693
[14:08:32.670] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:08:32.680] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:32.680] <TB2>     INFO:     run 1 of 1
[14:08:32.680] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:33.026] <TB2>     INFO: Expecting 1397760 events.
[14:09:14.885] <TB2>     INFO: 1130024 events read in total (41144ms).
[14:09:24.621] <TB2>     INFO: 1397760 events read in total (50880ms).
[14:09:24.633] <TB2>     INFO: Test took 51953ms.
[14:09:24.669] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:24.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:25.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:26.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:27.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:28.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:29.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:30.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:31.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:32.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:33.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:34.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:35.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:36.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:37.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:38.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:38.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:39.967] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275611648
[14:09:40.050] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.070144 .. 43.356725
[14:09:40.125] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:09:40.134] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:40.134] <TB2>     INFO:     run 1 of 1
[14:09:40.134] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:40.477] <TB2>     INFO: Expecting 1297920 events.
[14:10:21.048] <TB2>     INFO: 1101384 events read in total (39856ms).
[14:10:28.805] <TB2>     INFO: 1297920 events read in total (47613ms).
[14:10:28.818] <TB2>     INFO: Test took 48684ms.
[14:10:28.849] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:28.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:29.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:30.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:31.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:32.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:33.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:34.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:35.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:36.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:37.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:38.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:39.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:40.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:41.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:42.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:43.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:44.389] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273117184
[14:10:44.471] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:10:44.471] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:10:44.482] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:44.482] <TB2>     INFO:     run 1 of 1
[14:10:44.482] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:44.825] <TB2>     INFO: Expecting 1364480 events.
[14:11:24.348] <TB2>     INFO: 1075736 events read in total (38808ms).
[14:11:35.220] <TB2>     INFO: 1364480 events read in total (49680ms).
[14:11:35.236] <TB2>     INFO: Test took 50754ms.
[14:11:35.271] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:35.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:36.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:37.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:38.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:39.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:40.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:41.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:42.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:43.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:44.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:45.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:46.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:47.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:48.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:49.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:50.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:51.242] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358899712
[14:11:51.284] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C0.dat
[14:11:51.284] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C1.dat
[14:11:51.284] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C2.dat
[14:11:51.284] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C3.dat
[14:11:51.284] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C4.dat
[14:11:51.284] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C5.dat
[14:11:51.285] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C6.dat
[14:11:51.285] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C7.dat
[14:11:51.285] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C8.dat
[14:11:51.285] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C9.dat
[14:11:51.285] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C10.dat
[14:11:51.285] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C11.dat
[14:11:51.285] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C12.dat
[14:11:51.285] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C13.dat
[14:11:51.285] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C14.dat
[14:11:51.285] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C15.dat
[14:11:51.285] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C0.dat
[14:11:51.293] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C1.dat
[14:11:51.300] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C2.dat
[14:11:51.307] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C3.dat
[14:11:51.314] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C4.dat
[14:11:51.321] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C5.dat
[14:11:51.328] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C6.dat
[14:11:51.335] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C7.dat
[14:11:51.342] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C8.dat
[14:11:51.349] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C9.dat
[14:11:51.356] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C10.dat
[14:11:51.363] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C11.dat
[14:11:51.371] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C12.dat
[14:11:51.378] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C13.dat
[14:11:51.385] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C14.dat
[14:11:51.392] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C15.dat
[14:11:51.399] <TB2>     INFO: PixTestTrim::trimTest() done
[14:11:51.399] <TB2>     INFO: vtrim:      90 115 101  95 106 111 105 109  97 102 113 110 100 100  86 101 
[14:11:51.399] <TB2>     INFO: vthrcomp:   74  87  93  85  82  89  88 105  94  87  89  87  97  88  86  90 
[14:11:51.399] <TB2>     INFO: vcal mean:  34.98  34.98  34.97  34.92  34.97  34.99  35.00  35.03  34.99  34.95  34.98  34.96  35.00  34.95  35.03  34.98 
[14:11:51.399] <TB2>     INFO: vcal RMS:    0.75   0.77   0.78   0.78   0.79   0.78   0.81   0.79   0.80   0.78   0.80   0.89   0.82   0.76   0.84   0.81 
[14:11:51.399] <TB2>     INFO: bits mean:   9.28  10.26   9.61  10.25   9.62   9.22   9.13   9.07   9.72  10.25   9.64   9.69  10.56   8.72   9.52   9.54 
[14:11:51.399] <TB2>     INFO: bits RMS:    2.54   2.38   2.52   2.49   2.62   2.55   2.55   2.62   2.51   2.38   2.46   2.65   2.32   2.80   2.79   2.53 
[14:11:51.410] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:51.410] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:11:51.410] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:51.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:11:51.413] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:11:51.425] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:51.425] <TB2>     INFO:     run 1 of 1
[14:11:51.425] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:51.771] <TB2>     INFO: Expecting 4160000 events.
[14:12:37.481] <TB2>     INFO: 1093305 events read in total (44995ms).
[14:13:22.607] <TB2>     INFO: 2175985 events read in total (90121ms).
[14:14:07.477] <TB2>     INFO: 3244745 events read in total (134992ms).
[14:14:45.728] <TB2>     INFO: 4160000 events read in total (173242ms).
[14:14:45.792] <TB2>     INFO: Test took 174367ms.
[14:14:45.941] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:46.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:48.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:50.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:51.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:53.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:55.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:57.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:59.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:01.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:03.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:05.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:06.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:08.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:10.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:12.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:14.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:16.435] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280924160
[14:15:16.436] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:15:16.510] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:15:16.510] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:15:16.520] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:15:16.520] <TB2>     INFO:     run 1 of 1
[14:15:16.520] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:16.863] <TB2>     INFO: Expecting 3411200 events.
[14:16:03.798] <TB2>     INFO: 1152770 events read in total (46220ms).
[14:16:50.264] <TB2>     INFO: 2285305 events read in total (92686ms).
[14:17:36.775] <TB2>     INFO: 3411200 events read in total (139198ms).
[14:17:36.837] <TB2>     INFO: Test took 140317ms.
[14:17:36.946] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:37.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:38.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:40.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:42.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:43.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:45.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:47.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:49.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:50.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:52.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:54.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:55.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:57.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:59.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:00.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:02.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:04.197] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282632192
[14:18:04.198] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:18:04.272] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:18:04.272] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:18:04.283] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:04.283] <TB2>     INFO:     run 1 of 1
[14:18:04.283] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:04.627] <TB2>     INFO: Expecting 3182400 events.
[14:18:54.894] <TB2>     INFO: 1195715 events read in total (49552ms).
[14:19:42.382] <TB2>     INFO: 2367450 events read in total (97040ms).
[14:20:15.907] <TB2>     INFO: 3182400 events read in total (130566ms).
[14:20:15.954] <TB2>     INFO: Test took 131672ms.
[14:20:16.040] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:16.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:17.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:19.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:21.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:22.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:24.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:26.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:27.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:29.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:31.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:32.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:34.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:35.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:37.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:39.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:40.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:42.605] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242909184
[14:20:42.606] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:20:42.681] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:20:42.681] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:20:42.692] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:20:42.692] <TB2>     INFO:     run 1 of 1
[14:20:42.692] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:43.036] <TB2>     INFO: Expecting 3203200 events.
[14:21:31.716] <TB2>     INFO: 1191705 events read in total (47965ms).
[14:22:19.199] <TB2>     INFO: 2359095 events read in total (95448ms).
[14:22:53.734] <TB2>     INFO: 3203200 events read in total (129984ms).
[14:22:53.783] <TB2>     INFO: Test took 131092ms.
[14:22:53.871] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:54.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:55.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:57.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:58.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:00.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:02.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:03.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:05.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:07.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:08.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:10.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:11.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:13.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:15.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:16.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:18.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:20.020] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242909184
[14:23:20.021] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:23:20.094] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:23:20.094] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:23:20.105] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:20.105] <TB2>     INFO:     run 1 of 1
[14:23:20.105] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:20.458] <TB2>     INFO: Expecting 3182400 events.
[14:24:09.327] <TB2>     INFO: 1196265 events read in total (48153ms).
[14:24:57.613] <TB2>     INFO: 2366170 events read in total (96439ms).
[14:25:31.176] <TB2>     INFO: 3182400 events read in total (130002ms).
[14:25:31.216] <TB2>     INFO: Test took 131112ms.
[14:25:31.301] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:31.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:33.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:34.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:36.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:38.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:39.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:41.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:42.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:44.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:46.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:47.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:49.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:51.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:52.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:54.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:55.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:57.528] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243548160
[14:25:57.529] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.32499, thr difference RMS: 1.73742
[14:25:57.529] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.95067, thr difference RMS: 1.07619
[14:25:57.529] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.03978, thr difference RMS: 1.29314
[14:25:57.529] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.74504, thr difference RMS: 1.18831
[14:25:57.530] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.90931, thr difference RMS: 1.21163
[14:25:57.530] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.10664, thr difference RMS: 1.53062
[14:25:57.530] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.98658, thr difference RMS: 1.43492
[14:25:57.530] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.61649, thr difference RMS: 1.56119
[14:25:57.530] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.99471, thr difference RMS: 1.55544
[14:25:57.531] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.21947, thr difference RMS: 1.41249
[14:25:57.531] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.6824, thr difference RMS: 1.33952
[14:25:57.531] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.21585, thr difference RMS: 1.49993
[14:25:57.531] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.60205, thr difference RMS: 1.525
[14:25:57.531] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.86985, thr difference RMS: 1.35047
[14:25:57.532] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.27658, thr difference RMS: 1.47041
[14:25:57.532] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.12537, thr difference RMS: 1.46055
[14:25:57.532] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.46026, thr difference RMS: 1.76497
[14:25:57.532] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.87958, thr difference RMS: 1.07778
[14:25:57.532] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.14027, thr difference RMS: 1.27234
[14:25:57.533] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.80008, thr difference RMS: 1.20731
[14:25:57.533] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.76188, thr difference RMS: 1.20465
[14:25:57.533] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.08136, thr difference RMS: 1.54755
[14:25:57.533] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.91385, thr difference RMS: 1.43438
[14:25:57.533] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.60353, thr difference RMS: 1.55729
[14:25:57.534] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.06069, thr difference RMS: 1.54248
[14:25:57.534] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.17275, thr difference RMS: 1.40935
[14:25:57.534] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.66604, thr difference RMS: 1.34531
[14:25:57.534] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.18039, thr difference RMS: 1.49935
[14:25:57.534] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.54477, thr difference RMS: 1.50573
[14:25:57.535] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.86811, thr difference RMS: 1.34876
[14:25:57.535] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.2502, thr difference RMS: 1.4689
[14:25:57.535] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.2129, thr difference RMS: 1.44525
[14:25:57.535] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.5561, thr difference RMS: 1.73638
[14:25:57.535] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.89609, thr difference RMS: 1.08343
[14:25:57.536] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.30114, thr difference RMS: 1.26308
[14:25:57.536] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.86466, thr difference RMS: 1.18255
[14:25:57.536] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.74241, thr difference RMS: 1.20372
[14:25:57.536] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.13884, thr difference RMS: 1.51995
[14:25:57.536] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.80103, thr difference RMS: 1.42029
[14:25:57.537] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.67795, thr difference RMS: 1.54269
[14:25:57.537] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.12533, thr difference RMS: 1.53216
[14:25:57.537] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.09751, thr difference RMS: 1.42502
[14:25:57.537] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.68735, thr difference RMS: 1.32938
[14:25:57.537] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.19234, thr difference RMS: 1.48864
[14:25:57.538] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.68648, thr difference RMS: 1.50145
[14:25:57.538] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.9655, thr difference RMS: 1.3306
[14:25:57.538] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.29731, thr difference RMS: 1.47276
[14:25:57.538] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.37277, thr difference RMS: 1.45045
[14:25:57.539] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.69014, thr difference RMS: 1.69808
[14:25:57.539] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.88175, thr difference RMS: 1.05485
[14:25:57.539] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.46318, thr difference RMS: 1.25368
[14:25:57.539] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.90184, thr difference RMS: 1.1709
[14:25:57.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.73416, thr difference RMS: 1.22168
[14:25:57.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.15646, thr difference RMS: 1.54118
[14:25:57.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.93862, thr difference RMS: 1.43074
[14:25:57.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.76506, thr difference RMS: 1.52437
[14:25:57.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.29976, thr difference RMS: 1.54161
[14:25:57.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.25869, thr difference RMS: 1.39688
[14:25:57.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.77037, thr difference RMS: 1.33078
[14:25:57.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.21892, thr difference RMS: 1.50855
[14:25:57.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.83754, thr difference RMS: 1.49549
[14:25:57.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.04892, thr difference RMS: 1.34854
[14:25:57.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.32733, thr difference RMS: 1.44609
[14:25:57.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.5162, thr difference RMS: 1.45996
[14:25:57.651] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:25:57.655] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1986 seconds
[14:25:57.657] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:25:58.366] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:25:58.366] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:25:58.375] <TB2>     INFO: ######################################################################
[14:25:58.375] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:25:58.375] <TB2>     INFO: ######################################################################
[14:25:58.376] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:58.376] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:25:58.376] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:58.376] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:25:58.407] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:25:58.407] <TB2>     INFO:     run 1 of 1
[14:25:58.408] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:58.759] <TB2>     INFO: Expecting 59072000 events.
[14:26:28.984] <TB2>     INFO: 1073400 events read in total (29508ms).
[14:26:57.970] <TB2>     INFO: 2142000 events read in total (58494ms).
[14:27:26.772] <TB2>     INFO: 3211400 events read in total (87296ms).
[14:27:55.338] <TB2>     INFO: 4282400 events read in total (115862ms).
[14:28:23.865] <TB2>     INFO: 5351000 events read in total (144389ms).
[14:28:52.578] <TB2>     INFO: 6422800 events read in total (173102ms).
[14:29:21.131] <TB2>     INFO: 7493600 events read in total (201655ms).
[14:29:49.666] <TB2>     INFO: 8562000 events read in total (230190ms).
[14:30:18.205] <TB2>     INFO: 9633200 events read in total (258729ms).
[14:30:46.827] <TB2>     INFO: 10702800 events read in total (287351ms).
[14:31:15.615] <TB2>     INFO: 11771800 events read in total (316139ms).
[14:31:44.195] <TB2>     INFO: 12844600 events read in total (344719ms).
[14:32:15.137] <TB2>     INFO: 13913000 events read in total (375661ms).
[14:32:44.553] <TB2>     INFO: 14981600 events read in total (405077ms).
[14:33:14.759] <TB2>     INFO: 16054800 events read in total (435283ms).
[14:33:44.331] <TB2>     INFO: 17123800 events read in total (464855ms).
[14:34:14.778] <TB2>     INFO: 18193600 events read in total (495302ms).
[14:34:44.708] <TB2>     INFO: 19264000 events read in total (525232ms).
[14:35:13.785] <TB2>     INFO: 20333000 events read in total (554309ms).
[14:35:42.684] <TB2>     INFO: 21405200 events read in total (583208ms).
[14:36:11.643] <TB2>     INFO: 22474400 events read in total (612167ms).
[14:36:40.449] <TB2>     INFO: 23542400 events read in total (640973ms).
[14:37:09.228] <TB2>     INFO: 24614200 events read in total (669752ms).
[14:37:38.157] <TB2>     INFO: 25684000 events read in total (698681ms).
[14:38:07.028] <TB2>     INFO: 26753200 events read in total (727552ms).
[14:38:35.989] <TB2>     INFO: 27825000 events read in total (756513ms).
[14:39:04.891] <TB2>     INFO: 28893400 events read in total (785415ms).
[14:39:33.755] <TB2>     INFO: 29961600 events read in total (814279ms).
[14:40:02.973] <TB2>     INFO: 31033800 events read in total (843497ms).
[14:40:31.879] <TB2>     INFO: 32102600 events read in total (872403ms).
[14:41:00.853] <TB2>     INFO: 33170800 events read in total (901377ms).
[14:41:29.949] <TB2>     INFO: 34242200 events read in total (930473ms).
[14:41:58.988] <TB2>     INFO: 35311200 events read in total (959512ms).
[14:42:27.989] <TB2>     INFO: 36379600 events read in total (988513ms).
[14:42:56.811] <TB2>     INFO: 37451200 events read in total (1017335ms).
[14:43:25.790] <TB2>     INFO: 38519800 events read in total (1046314ms).
[14:43:54.735] <TB2>     INFO: 39587800 events read in total (1075259ms).
[14:44:23.606] <TB2>     INFO: 40659200 events read in total (1104130ms).
[14:44:52.580] <TB2>     INFO: 41729400 events read in total (1133104ms).
[14:45:21.560] <TB2>     INFO: 42797000 events read in total (1162084ms).
[14:45:50.505] <TB2>     INFO: 43866400 events read in total (1191029ms).
[14:46:19.381] <TB2>     INFO: 44937200 events read in total (1219905ms).
[14:46:48.351] <TB2>     INFO: 46006000 events read in total (1248875ms).
[14:47:17.203] <TB2>     INFO: 47076200 events read in total (1277727ms).
[14:47:46.030] <TB2>     INFO: 48146400 events read in total (1306554ms).
[14:48:14.958] <TB2>     INFO: 49214200 events read in total (1335482ms).
[14:48:43.864] <TB2>     INFO: 50283600 events read in total (1364388ms).
[14:49:12.782] <TB2>     INFO: 51355200 events read in total (1393306ms).
[14:49:41.654] <TB2>     INFO: 52423200 events read in total (1422178ms).
[14:50:10.537] <TB2>     INFO: 53491000 events read in total (1451061ms).
[14:50:39.471] <TB2>     INFO: 54561600 events read in total (1479995ms).
[14:51:08.334] <TB2>     INFO: 55630800 events read in total (1508858ms).
[14:51:37.300] <TB2>     INFO: 56699600 events read in total (1537824ms).
[14:52:06.241] <TB2>     INFO: 57769400 events read in total (1566765ms).
[14:52:36.133] <TB2>     INFO: 58839200 events read in total (1596657ms).
[14:52:42.905] <TB2>     INFO: 59072000 events read in total (1603429ms).
[14:52:42.926] <TB2>     INFO: Test took 1604518ms.
[14:52:42.984] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:43.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:43.122] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:44.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:44.278] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:45.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:45.470] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:46.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:46.636] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:47.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:47.845] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:48.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:48.000] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:50.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:50.146] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:51.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:51.314] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:52.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:52.480] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:53.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:53.642] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:54.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:54.791] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:55.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:55.956] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:57.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:57.127] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:58.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:58.316] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:59.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:59.475] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:00.650] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:00.650] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:01.895] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499642368
[14:53:01.944] <TB2>     INFO: PixTestScurves::scurves() done 
[14:53:01.944] <TB2>     INFO: Vcal mean:  35.08  35.05  35.10  35.06  35.14  35.12  35.04  35.06  35.16  35.13  35.12  35.05  35.02  35.09  35.15  35.06 
[14:53:01.945] <TB2>     INFO: Vcal RMS:    0.60   0.64   0.65   0.66   0.67   0.65   0.67   0.64   0.66   0.65   0.67   0.76   0.70   0.63   0.70   0.67 
[14:53:01.945] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:53:02.025] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:53:02.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:53:02.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:53:02.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:53:02.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:53:02.028] <TB2>     INFO: ######################################################################
[14:53:02.028] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:53:02.028] <TB2>     INFO: ######################################################################
[14:53:02.035] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:02.422] <TB2>     INFO: Expecting 41600 events.
[14:53:06.515] <TB2>     INFO: 41600 events read in total (3351ms).
[14:53:06.516] <TB2>     INFO: Test took 4481ms.
[14:53:06.526] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:06.526] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:53:06.526] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:53:06.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:53:06.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:53:06.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:53:06.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:53:06.874] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:53:07.226] <TB2>     INFO: Expecting 41600 events.
[14:53:11.345] <TB2>     INFO: 41600 events read in total (3404ms).
[14:53:11.347] <TB2>     INFO: Test took 4473ms.
[14:53:11.354] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:11.355] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:53:11.355] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:53:11.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.537
[14:53:11.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L380> Search for maxph pixel failed in the fiducial region on chip 0, looking at the edges
[14:53:11.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L400> Max pixel is [0 ,76] phvalue 193
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.844
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 181
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.09
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 179
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.873
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.818
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.266
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.673
[14:53:11.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.847
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.093
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.221
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 198
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.105
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.079
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.883
[14:53:11.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[14:53:11.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.837
[14:53:11.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:53:11.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.092
[14:53:11.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 197
[14:53:11.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.203
[14:53:11.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 184
[14:53:11.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:53:11.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:53:11.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:53:11.453] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:53:11.804] <TB2>     INFO: Expecting 41600 events.
[14:53:15.955] <TB2>     INFO: 41600 events read in total (3437ms).
[14:53:15.956] <TB2>     INFO: Test took 4503ms.
[14:53:15.964] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:15.964] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:53:15.964] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:53:15.967] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:53:15.968] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 64minph_roc = 5
[14:53:15.968] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8694
[14:53:15.968] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 88
[14:53:15.968] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6105
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 75
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.1829
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 85
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.2236
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 75
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.6714
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 87
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0502
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 68
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7469
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 77
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8857
[14:53:15.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 81
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4244
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 76
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 101.699
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 101
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.523
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 76
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.2472
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 79
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.8292
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,8] phvalue 97
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5366
[14:53:15.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 75
[14:53:15.971] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 103.501
[14:53:15.971] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 104
[14:53:15.971] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.8245
[14:53:15.971] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 84
[14:53:15.972] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[14:53:16.382] <TB2>     INFO: Expecting 2560 events.
[14:53:17.343] <TB2>     INFO: 2560 events read in total (247ms).
[14:53:17.343] <TB2>     INFO: Test took 1371ms.
[14:53:17.344] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:17.344] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 1 1
[14:53:17.851] <TB2>     INFO: Expecting 2560 events.
[14:53:18.808] <TB2>     INFO: 2560 events read in total (242ms).
[14:53:18.809] <TB2>     INFO: Test took 1465ms.
[14:53:18.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:18.809] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[14:53:19.316] <TB2>     INFO: Expecting 2560 events.
[14:53:20.272] <TB2>     INFO: 2560 events read in total (241ms).
[14:53:20.273] <TB2>     INFO: Test took 1464ms.
[14:53:20.273] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:20.273] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 3 3
[14:53:20.780] <TB2>     INFO: Expecting 2560 events.
[14:53:21.741] <TB2>     INFO: 2560 events read in total (246ms).
[14:53:21.741] <TB2>     INFO: Test took 1468ms.
[14:53:21.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:21.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 4 4
[14:53:22.249] <TB2>     INFO: Expecting 2560 events.
[14:53:23.206] <TB2>     INFO: 2560 events read in total (242ms).
[14:53:23.207] <TB2>     INFO: Test took 1465ms.
[14:53:23.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:23.208] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 5 5
[14:53:23.715] <TB2>     INFO: Expecting 2560 events.
[14:53:24.671] <TB2>     INFO: 2560 events read in total (242ms).
[14:53:24.672] <TB2>     INFO: Test took 1464ms.
[14:53:24.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:24.674] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 6 6
[14:53:25.181] <TB2>     INFO: Expecting 2560 events.
[14:53:26.139] <TB2>     INFO: 2560 events read in total (243ms).
[14:53:26.139] <TB2>     INFO: Test took 1465ms.
[14:53:26.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:26.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[14:53:26.650] <TB2>     INFO: Expecting 2560 events.
[14:53:27.615] <TB2>     INFO: 2560 events read in total (250ms).
[14:53:27.615] <TB2>     INFO: Test took 1473ms.
[14:53:27.615] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:27.615] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 8 8
[14:53:28.128] <TB2>     INFO: Expecting 2560 events.
[14:53:29.089] <TB2>     INFO: 2560 events read in total (243ms).
[14:53:29.089] <TB2>     INFO: Test took 1473ms.
[14:53:29.089] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:29.090] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 9 9
[14:53:29.597] <TB2>     INFO: Expecting 2560 events.
[14:53:30.554] <TB2>     INFO: 2560 events read in total (242ms).
[14:53:30.554] <TB2>     INFO: Test took 1464ms.
[14:53:30.555] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:30.555] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 10 10
[14:53:31.062] <TB2>     INFO: Expecting 2560 events.
[14:53:32.018] <TB2>     INFO: 2560 events read in total (241ms).
[14:53:32.019] <TB2>     INFO: Test took 1464ms.
[14:53:32.019] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:32.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 11 11
[14:53:32.530] <TB2>     INFO: Expecting 2560 events.
[14:53:33.492] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:33.492] <TB2>     INFO: Test took 1472ms.
[14:53:33.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:33.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 8, 12 12
[14:53:33.002] <TB2>     INFO: Expecting 2560 events.
[14:53:34.961] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:34.961] <TB2>     INFO: Test took 1468ms.
[14:53:34.961] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:34.961] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 13 13
[14:53:35.468] <TB2>     INFO: Expecting 2560 events.
[14:53:36.427] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:36.427] <TB2>     INFO: Test took 1466ms.
[14:53:36.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:36.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 14 14
[14:53:36.935] <TB2>     INFO: Expecting 2560 events.
[14:53:37.895] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:37.895] <TB2>     INFO: Test took 1467ms.
[14:53:37.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:37.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[14:53:38.403] <TB2>     INFO: Expecting 2560 events.
[14:53:39.361] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:39.361] <TB2>     INFO: Test took 1465ms.
[14:53:39.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:53:39.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:53:39.363] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:53:39.363] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:53:39.363] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:53:39.365] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:39.872] <TB2>     INFO: Expecting 655360 events.
[14:53:51.832] <TB2>     INFO: 655360 events read in total (11244ms).
[14:53:51.843] <TB2>     INFO: Expecting 655360 events.
[14:54:03.726] <TB2>     INFO: 655360 events read in total (11312ms).
[14:54:03.744] <TB2>     INFO: Expecting 655360 events.
[14:54:15.502] <TB2>     INFO: 655360 events read in total (11198ms).
[14:54:15.521] <TB2>     INFO: Expecting 655360 events.
[14:54:27.320] <TB2>     INFO: 655360 events read in total (11237ms).
[14:54:27.343] <TB2>     INFO: Expecting 655360 events.
[14:54:39.171] <TB2>     INFO: 655360 events read in total (11272ms).
[14:54:39.198] <TB2>     INFO: Expecting 655360 events.
[14:54:50.939] <TB2>     INFO: 655360 events read in total (11189ms).
[14:54:50.972] <TB2>     INFO: Expecting 655360 events.
[14:55:02.804] <TB2>     INFO: 655360 events read in total (11289ms).
[14:55:02.840] <TB2>     INFO: Expecting 655360 events.
[14:55:14.540] <TB2>     INFO: 655360 events read in total (11157ms).
[14:55:14.580] <TB2>     INFO: Expecting 655360 events.
[14:55:26.480] <TB2>     INFO: 655360 events read in total (11360ms).
[14:55:26.526] <TB2>     INFO: Expecting 655360 events.
[14:55:38.557] <TB2>     INFO: 655360 events read in total (11497ms).
[14:55:38.607] <TB2>     INFO: Expecting 655360 events.
[14:55:51.344] <TB2>     INFO: 655360 events read in total (12207ms).
[14:55:51.398] <TB2>     INFO: Expecting 655360 events.
[14:56:03.563] <TB2>     INFO: 655360 events read in total (11638ms).
[14:56:03.621] <TB2>     INFO: Expecting 655360 events.
[14:56:15.576] <TB2>     INFO: 655360 events read in total (11429ms).
[14:56:15.640] <TB2>     INFO: Expecting 655360 events.
[14:56:27.620] <TB2>     INFO: 655360 events read in total (11453ms).
[14:56:27.690] <TB2>     INFO: Expecting 655360 events.
[14:56:39.646] <TB2>     INFO: 655360 events read in total (11429ms).
[14:56:39.717] <TB2>     INFO: Expecting 655360 events.
[14:56:51.584] <TB2>     INFO: 655360 events read in total (11340ms).
[14:56:51.659] <TB2>     INFO: Test took 192294ms.
[14:56:51.760] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:52.061] <TB2>     INFO: Expecting 655360 events.
[14:57:04.135] <TB2>     INFO: 655360 events read in total (11359ms).
[14:57:04.145] <TB2>     INFO: Expecting 655360 events.
[14:57:16.057] <TB2>     INFO: 655360 events read in total (11342ms).
[14:57:16.074] <TB2>     INFO: Expecting 655360 events.
[14:57:27.952] <TB2>     INFO: 655360 events read in total (11314ms).
[14:57:27.971] <TB2>     INFO: Expecting 655360 events.
[14:57:39.883] <TB2>     INFO: 655360 events read in total (11351ms).
[14:57:39.907] <TB2>     INFO: Expecting 655360 events.
[14:57:51.757] <TB2>     INFO: 655360 events read in total (11296ms).
[14:57:51.788] <TB2>     INFO: Expecting 655360 events.
[14:58:03.657] <TB2>     INFO: 655360 events read in total (11317ms).
[14:58:03.689] <TB2>     INFO: Expecting 655360 events.
[14:58:16.641] <TB2>     INFO: 655360 events read in total (12404ms).
[14:58:16.677] <TB2>     INFO: Expecting 655360 events.
[14:58:28.734] <TB2>     INFO: 655360 events read in total (11516ms).
[14:58:28.777] <TB2>     INFO: Expecting 655360 events.
[14:58:41.100] <TB2>     INFO: 655360 events read in total (11785ms).
[14:58:41.145] <TB2>     INFO: Expecting 655360 events.
[14:58:53.166] <TB2>     INFO: 655360 events read in total (11480ms).
[14:58:53.217] <TB2>     INFO: Expecting 655360 events.
[14:59:05.374] <TB2>     INFO: 655360 events read in total (11627ms).
[14:59:05.426] <TB2>     INFO: Expecting 655360 events.
[14:59:17.495] <TB2>     INFO: 655360 events read in total (11540ms).
[14:59:17.552] <TB2>     INFO: Expecting 655360 events.
[14:59:29.921] <TB2>     INFO: 655360 events read in total (11842ms).
[14:59:29.983] <TB2>     INFO: Expecting 655360 events.
[14:59:41.991] <TB2>     INFO: 655360 events read in total (11482ms).
[14:59:42.056] <TB2>     INFO: Expecting 655360 events.
[14:59:54.154] <TB2>     INFO: 655360 events read in total (11569ms).
[14:59:54.224] <TB2>     INFO: Expecting 655360 events.
[15:00:06.370] <TB2>     INFO: 655360 events read in total (11620ms).
[15:00:06.446] <TB2>     INFO: Test took 194686ms.
[15:00:06.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:00:06.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:00:06.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:00:06.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:00:06.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:00:06.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.632] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:00:06.632] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.632] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:00:06.632] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:00:06.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:00:06.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:00:06.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:00:06.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:00:06.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:00:06.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:00:06.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:00:06.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:06.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:00:06.636] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.645] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.654] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.661] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.669] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.676] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:00:06.684] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:00:06.691] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:00:06.699] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:00:06.706] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.714] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.721] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.728] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.735] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.743] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.750] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.758] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.765] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.772] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.780] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:06.787] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:00:06.814] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C0.dat
[15:00:06.815] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C1.dat
[15:00:06.815] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C2.dat
[15:00:06.815] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C3.dat
[15:00:06.815] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C4.dat
[15:00:06.815] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C5.dat
[15:00:06.815] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C6.dat
[15:00:06.815] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C7.dat
[15:00:06.815] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C8.dat
[15:00:06.815] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C9.dat
[15:00:06.816] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C10.dat
[15:00:06.816] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C11.dat
[15:00:06.816] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C12.dat
[15:00:06.816] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C13.dat
[15:00:06.816] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C14.dat
[15:00:06.816] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C15.dat
[15:00:07.165] <TB2>     INFO: Expecting 41600 events.
[15:00:11.052] <TB2>     INFO: 41600 events read in total (3173ms).
[15:00:11.053] <TB2>     INFO: Test took 4234ms.
[15:00:11.701] <TB2>     INFO: Expecting 41600 events.
[15:00:15.652] <TB2>     INFO: 41600 events read in total (3236ms).
[15:00:15.653] <TB2>     INFO: Test took 4295ms.
[15:00:16.325] <TB2>     INFO: Expecting 41600 events.
[15:00:20.283] <TB2>     INFO: 41600 events read in total (3239ms).
[15:00:20.283] <TB2>     INFO: Test took 4318ms.
[15:00:20.596] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:20.740] <TB2>     INFO: Expecting 2560 events.
[15:00:21.710] <TB2>     INFO: 2560 events read in total (254ms).
[15:00:21.710] <TB2>     INFO: Test took 1114ms.
[15:00:21.713] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:22.221] <TB2>     INFO: Expecting 2560 events.
[15:00:23.182] <TB2>     INFO: 2560 events read in total (246ms).
[15:00:23.182] <TB2>     INFO: Test took 1469ms.
[15:00:23.184] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:23.702] <TB2>     INFO: Expecting 2560 events.
[15:00:24.681] <TB2>     INFO: 2560 events read in total (258ms).
[15:00:24.682] <TB2>     INFO: Test took 1498ms.
[15:00:24.684] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:25.197] <TB2>     INFO: Expecting 2560 events.
[15:00:26.162] <TB2>     INFO: 2560 events read in total (251ms).
[15:00:26.162] <TB2>     INFO: Test took 1478ms.
[15:00:26.164] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:26.682] <TB2>     INFO: Expecting 2560 events.
[15:00:27.650] <TB2>     INFO: 2560 events read in total (253ms).
[15:00:27.651] <TB2>     INFO: Test took 1487ms.
[15:00:27.652] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:28.165] <TB2>     INFO: Expecting 2560 events.
[15:00:29.130] <TB2>     INFO: 2560 events read in total (250ms).
[15:00:29.131] <TB2>     INFO: Test took 1479ms.
[15:00:29.133] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:29.652] <TB2>     INFO: Expecting 2560 events.
[15:00:30.625] <TB2>     INFO: 2560 events read in total (254ms).
[15:00:30.628] <TB2>     INFO: Test took 1495ms.
[15:00:30.630] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:31.161] <TB2>     INFO: Expecting 2560 events.
[15:00:32.123] <TB2>     INFO: 2560 events read in total (247ms).
[15:00:32.124] <TB2>     INFO: Test took 1494ms.
[15:00:32.125] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:32.632] <TB2>     INFO: Expecting 2560 events.
[15:00:33.601] <TB2>     INFO: 2560 events read in total (254ms).
[15:00:33.602] <TB2>     INFO: Test took 1477ms.
[15:00:33.603] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:34.126] <TB2>     INFO: Expecting 2560 events.
[15:00:35.097] <TB2>     INFO: 2560 events read in total (256ms).
[15:00:35.097] <TB2>     INFO: Test took 1494ms.
[15:00:35.101] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:35.609] <TB2>     INFO: Expecting 2560 events.
[15:00:36.570] <TB2>     INFO: 2560 events read in total (246ms).
[15:00:36.570] <TB2>     INFO: Test took 1469ms.
[15:00:36.572] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:37.080] <TB2>     INFO: Expecting 2560 events.
[15:00:38.037] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:38.037] <TB2>     INFO: Test took 1465ms.
[15:00:38.040] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:38.565] <TB2>     INFO: Expecting 2560 events.
[15:00:39.527] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:39.527] <TB2>     INFO: Test took 1488ms.
[15:00:39.529] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:40.037] <TB2>     INFO: Expecting 2560 events.
[15:00:40.002] <TB2>     INFO: 2560 events read in total (250ms).
[15:00:41.004] <TB2>     INFO: Test took 1475ms.
[15:00:41.006] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:41.513] <TB2>     INFO: Expecting 2560 events.
[15:00:42.473] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:42.473] <TB2>     INFO: Test took 1467ms.
[15:00:42.475] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:42.984] <TB2>     INFO: Expecting 2560 events.
[15:00:43.944] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:43.945] <TB2>     INFO: Test took 1470ms.
[15:00:43.947] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:44.453] <TB2>     INFO: Expecting 2560 events.
[15:00:45.413] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:45.413] <TB2>     INFO: Test took 1466ms.
[15:00:45.415] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:45.928] <TB2>     INFO: Expecting 2560 events.
[15:00:46.889] <TB2>     INFO: 2560 events read in total (246ms).
[15:00:46.889] <TB2>     INFO: Test took 1474ms.
[15:00:46.892] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:47.402] <TB2>     INFO: Expecting 2560 events.
[15:00:48.363] <TB2>     INFO: 2560 events read in total (246ms).
[15:00:48.364] <TB2>     INFO: Test took 1472ms.
[15:00:48.365] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:48.872] <TB2>     INFO: Expecting 2560 events.
[15:00:49.829] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:49.829] <TB2>     INFO: Test took 1464ms.
[15:00:49.832] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:50.339] <TB2>     INFO: Expecting 2560 events.
[15:00:51.300] <TB2>     INFO: 2560 events read in total (244ms).
[15:00:51.301] <TB2>     INFO: Test took 1470ms.
[15:00:51.305] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:51.809] <TB2>     INFO: Expecting 2560 events.
[15:00:52.768] <TB2>     INFO: 2560 events read in total (244ms).
[15:00:52.768] <TB2>     INFO: Test took 1463ms.
[15:00:52.770] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:53.280] <TB2>     INFO: Expecting 2560 events.
[15:00:54.241] <TB2>     INFO: 2560 events read in total (246ms).
[15:00:54.242] <TB2>     INFO: Test took 1472ms.
[15:00:54.243] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:54.751] <TB2>     INFO: Expecting 2560 events.
[15:00:55.714] <TB2>     INFO: 2560 events read in total (249ms).
[15:00:55.714] <TB2>     INFO: Test took 1471ms.
[15:00:55.717] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:56.223] <TB2>     INFO: Expecting 2560 events.
[15:00:57.183] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:57.183] <TB2>     INFO: Test took 1467ms.
[15:00:57.185] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:57.693] <TB2>     INFO: Expecting 2560 events.
[15:00:58.652] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:58.653] <TB2>     INFO: Test took 1468ms.
[15:00:58.656] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:59.162] <TB2>     INFO: Expecting 2560 events.
[15:01:00.122] <TB2>     INFO: 2560 events read in total (245ms).
[15:01:00.122] <TB2>     INFO: Test took 1466ms.
[15:01:00.125] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:00.631] <TB2>     INFO: Expecting 2560 events.
[15:01:01.595] <TB2>     INFO: 2560 events read in total (250ms).
[15:01:01.595] <TB2>     INFO: Test took 1470ms.
[15:01:01.599] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:02.104] <TB2>     INFO: Expecting 2560 events.
[15:01:03.066] <TB2>     INFO: 2560 events read in total (247ms).
[15:01:03.066] <TB2>     INFO: Test took 1467ms.
[15:01:03.069] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:03.579] <TB2>     INFO: Expecting 2560 events.
[15:01:04.540] <TB2>     INFO: 2560 events read in total (245ms).
[15:01:04.540] <TB2>     INFO: Test took 1471ms.
[15:01:04.542] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:05.054] <TB2>     INFO: Expecting 2560 events.
[15:01:06.013] <TB2>     INFO: 2560 events read in total (245ms).
[15:01:06.013] <TB2>     INFO: Test took 1471ms.
[15:01:06.015] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:06.525] <TB2>     INFO: Expecting 2560 events.
[15:01:07.482] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:07.482] <TB2>     INFO: Test took 1467ms.
[15:01:08.538] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 486 seconds
[15:01:08.538] <TB2>     INFO: PH scale (per ROC):    87  89  78  80  80  78  74  80  80  81  80  76  75  76  74  77
[15:01:08.538] <TB2>     INFO: PH offset (per ROC):  157 166 164 171 160 179 175 166 173 149 172 172 157 173 150 165
[15:01:08.716] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:01:08.720] <TB2>     INFO: ######################################################################
[15:01:08.720] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:01:08.720] <TB2>     INFO: ######################################################################
[15:01:08.720] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:01:08.731] <TB2>     INFO: scanning low vcal = 10
[15:01:09.075] <TB2>     INFO: Expecting 41600 events.
[15:01:12.813] <TB2>     INFO: 41600 events read in total (3023ms).
[15:01:12.813] <TB2>     INFO: Test took 4082ms.
[15:01:12.814] <TB2>     INFO: scanning low vcal = 20
[15:01:13.321] <TB2>     INFO: Expecting 41600 events.
[15:01:17.065] <TB2>     INFO: 41600 events read in total (3028ms).
[15:01:17.065] <TB2>     INFO: Test took 4250ms.
[15:01:17.067] <TB2>     INFO: scanning low vcal = 30
[15:01:17.574] <TB2>     INFO: Expecting 41600 events.
[15:01:21.312] <TB2>     INFO: 41600 events read in total (3024ms).
[15:01:21.312] <TB2>     INFO: Test took 4245ms.
[15:01:21.314] <TB2>     INFO: scanning low vcal = 40
[15:01:21.820] <TB2>     INFO: Expecting 41600 events.
[15:01:26.260] <TB2>     INFO: 41600 events read in total (3725ms).
[15:01:26.261] <TB2>     INFO: Test took 4948ms.
[15:01:26.265] <TB2>     INFO: scanning low vcal = 50
[15:01:26.690] <TB2>     INFO: Expecting 41600 events.
[15:01:30.996] <TB2>     INFO: 41600 events read in total (3582ms).
[15:01:30.997] <TB2>     INFO: Test took 4732ms.
[15:01:30.000] <TB2>     INFO: scanning low vcal = 60
[15:01:31.426] <TB2>     INFO: Expecting 41600 events.
[15:01:35.713] <TB2>     INFO: 41600 events read in total (3571ms).
[15:01:35.713] <TB2>     INFO: Test took 4712ms.
[15:01:35.716] <TB2>     INFO: scanning low vcal = 70
[15:01:36.134] <TB2>     INFO: Expecting 41600 events.
[15:01:40.398] <TB2>     INFO: 41600 events read in total (3548ms).
[15:01:40.398] <TB2>     INFO: Test took 4682ms.
[15:01:40.401] <TB2>     INFO: scanning low vcal = 80
[15:01:40.826] <TB2>     INFO: Expecting 41600 events.
[15:01:45.131] <TB2>     INFO: 41600 events read in total (3590ms).
[15:01:45.132] <TB2>     INFO: Test took 4731ms.
[15:01:45.137] <TB2>     INFO: scanning low vcal = 90
[15:01:45.557] <TB2>     INFO: Expecting 41600 events.
[15:01:49.848] <TB2>     INFO: 41600 events read in total (3576ms).
[15:01:49.849] <TB2>     INFO: Test took 4712ms.
[15:01:49.852] <TB2>     INFO: scanning low vcal = 100
[15:01:50.277] <TB2>     INFO: Expecting 41600 events.
[15:01:54.693] <TB2>     INFO: 41600 events read in total (3701ms).
[15:01:54.694] <TB2>     INFO: Test took 4842ms.
[15:01:54.697] <TB2>     INFO: scanning low vcal = 110
[15:01:55.121] <TB2>     INFO: Expecting 41600 events.
[15:01:59.415] <TB2>     INFO: 41600 events read in total (3579ms).
[15:01:59.416] <TB2>     INFO: Test took 4719ms.
[15:01:59.419] <TB2>     INFO: scanning low vcal = 120
[15:01:59.843] <TB2>     INFO: Expecting 41600 events.
[15:02:04.124] <TB2>     INFO: 41600 events read in total (3566ms).
[15:02:04.125] <TB2>     INFO: Test took 4706ms.
[15:02:04.128] <TB2>     INFO: scanning low vcal = 130
[15:02:04.553] <TB2>     INFO: Expecting 41600 events.
[15:02:08.842] <TB2>     INFO: 41600 events read in total (3574ms).
[15:02:08.843] <TB2>     INFO: Test took 4715ms.
[15:02:08.846] <TB2>     INFO: scanning low vcal = 140
[15:02:09.270] <TB2>     INFO: Expecting 41600 events.
[15:02:13.586] <TB2>     INFO: 41600 events read in total (3601ms).
[15:02:13.587] <TB2>     INFO: Test took 4741ms.
[15:02:13.590] <TB2>     INFO: scanning low vcal = 150
[15:02:14.010] <TB2>     INFO: Expecting 41600 events.
[15:02:18.296] <TB2>     INFO: 41600 events read in total (3571ms).
[15:02:18.296] <TB2>     INFO: Test took 4706ms.
[15:02:18.299] <TB2>     INFO: scanning low vcal = 160
[15:02:18.724] <TB2>     INFO: Expecting 41600 events.
[15:02:23.007] <TB2>     INFO: 41600 events read in total (3566ms).
[15:02:23.008] <TB2>     INFO: Test took 4709ms.
[15:02:23.011] <TB2>     INFO: scanning low vcal = 170
[15:02:23.432] <TB2>     INFO: Expecting 41600 events.
[15:02:27.717] <TB2>     INFO: 41600 events read in total (3570ms).
[15:02:27.717] <TB2>     INFO: Test took 4706ms.
[15:02:27.722] <TB2>     INFO: scanning low vcal = 180
[15:02:28.143] <TB2>     INFO: Expecting 41600 events.
[15:02:32.414] <TB2>     INFO: 41600 events read in total (3556ms).
[15:02:32.414] <TB2>     INFO: Test took 4692ms.
[15:02:32.417] <TB2>     INFO: scanning low vcal = 190
[15:02:32.842] <TB2>     INFO: Expecting 41600 events.
[15:02:37.116] <TB2>     INFO: 41600 events read in total (3559ms).
[15:02:37.117] <TB2>     INFO: Test took 4700ms.
[15:02:37.120] <TB2>     INFO: scanning low vcal = 200
[15:02:37.543] <TB2>     INFO: Expecting 41600 events.
[15:02:41.817] <TB2>     INFO: 41600 events read in total (3559ms).
[15:02:41.818] <TB2>     INFO: Test took 4698ms.
[15:02:41.822] <TB2>     INFO: scanning low vcal = 210
[15:02:42.247] <TB2>     INFO: Expecting 41600 events.
[15:02:46.534] <TB2>     INFO: 41600 events read in total (3572ms).
[15:02:46.535] <TB2>     INFO: Test took 4713ms.
[15:02:46.539] <TB2>     INFO: scanning low vcal = 220
[15:02:46.963] <TB2>     INFO: Expecting 41600 events.
[15:02:51.273] <TB2>     INFO: 41600 events read in total (3596ms).
[15:02:51.274] <TB2>     INFO: Test took 4735ms.
[15:02:51.277] <TB2>     INFO: scanning low vcal = 230
[15:02:51.702] <TB2>     INFO: Expecting 41600 events.
[15:02:55.995] <TB2>     INFO: 41600 events read in total (3578ms).
[15:02:55.996] <TB2>     INFO: Test took 4719ms.
[15:02:55.999] <TB2>     INFO: scanning low vcal = 240
[15:02:56.421] <TB2>     INFO: Expecting 41600 events.
[15:03:00.703] <TB2>     INFO: 41600 events read in total (3567ms).
[15:03:00.704] <TB2>     INFO: Test took 4705ms.
[15:03:00.707] <TB2>     INFO: scanning low vcal = 250
[15:03:01.131] <TB2>     INFO: Expecting 41600 events.
[15:03:05.423] <TB2>     INFO: 41600 events read in total (3577ms).
[15:03:05.424] <TB2>     INFO: Test took 4717ms.
[15:03:05.428] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:03:05.853] <TB2>     INFO: Expecting 41600 events.
[15:03:10.127] <TB2>     INFO: 41600 events read in total (3559ms).
[15:03:10.128] <TB2>     INFO: Test took 4700ms.
[15:03:10.131] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:03:10.555] <TB2>     INFO: Expecting 41600 events.
[15:03:14.827] <TB2>     INFO: 41600 events read in total (3557ms).
[15:03:14.827] <TB2>     INFO: Test took 4696ms.
[15:03:14.831] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:03:15.256] <TB2>     INFO: Expecting 41600 events.
[15:03:19.538] <TB2>     INFO: 41600 events read in total (3567ms).
[15:03:19.539] <TB2>     INFO: Test took 4708ms.
[15:03:19.542] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:03:19.967] <TB2>     INFO: Expecting 41600 events.
[15:03:24.256] <TB2>     INFO: 41600 events read in total (3574ms).
[15:03:24.256] <TB2>     INFO: Test took 4714ms.
[15:03:24.260] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:03:24.682] <TB2>     INFO: Expecting 41600 events.
[15:03:28.987] <TB2>     INFO: 41600 events read in total (3590ms).
[15:03:28.988] <TB2>     INFO: Test took 4728ms.
[15:03:29.527] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:03:29.530] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:03:29.530] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:03:29.530] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:03:29.530] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:03:29.530] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:03:29.531] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:03:29.531] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:03:29.531] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:03:29.531] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:03:29.532] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:03:29.532] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:03:29.532] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:03:29.532] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:03:29.532] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:03:29.532] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:03:29.532] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:04:07.789] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:04:07.789] <TB2>     INFO: non-linearity mean:  0.955 0.954 0.957 0.949 0.961 0.954 0.955 0.958 0.957 0.959 0.952 0.955 0.957 0.956 0.958 0.956
[15:04:07.789] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.005 0.005 0.006 0.005 0.006 0.006 0.005 0.006 0.005 0.005 0.006 0.006 0.006
[15:04:07.789] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:04:07.812] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:04:07.835] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:04:07.858] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:04:07.881] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:04:07.904] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:04:07.927] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:04:07.950] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:04:07.974] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:04:07.997] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:04:08.020] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:04:08.043] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:04:08.066] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:04:08.089] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:04:08.112] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:04:08.135] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-05_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:04:08.158] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:04:08.158] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:04:08.165] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:04:08.165] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:04:08.168] <TB2>     INFO: ######################################################################
[15:04:08.168] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:04:08.169] <TB2>     INFO: ######################################################################
[15:04:08.171] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:04:08.181] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:04:08.181] <TB2>     INFO:     run 1 of 1
[15:04:08.182] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:04:08.532] <TB2>     INFO: Expecting 3120000 events.
[15:04:59.850] <TB2>     INFO: 1292085 events read in total (50603ms).
[15:05:50.467] <TB2>     INFO: 2580430 events read in total (101220ms).
[15:06:11.929] <TB2>     INFO: 3120000 events read in total (122683ms).
[15:06:11.974] <TB2>     INFO: Test took 123793ms.
[15:06:12.059] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:12.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:13.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:14.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:16.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:17.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:19.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:20.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:22.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:23.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:24.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:26.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:27.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:29.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:30.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:32.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:33.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:34.784] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 391213056
[15:06:34.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:06:34.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.4886, RMS = 1.21696
[15:06:34.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[15:06:34.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:06:34.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 61.6329, RMS = 1.2702
[15:06:34.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 68
[15:06:34.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:06:34.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5709, RMS = 1.48202
[15:06:34.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:06:34.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:06:34.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4988, RMS = 1.47502
[15:06:34.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:34.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:06:34.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4345, RMS = 1.69204
[15:06:34.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:06:34.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:06:34.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3529, RMS = 1.30356
[15:06:34.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:34.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:06:34.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5956, RMS = 0.952203
[15:06:34.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:34.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:06:34.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.7513, RMS = 2.00044
[15:06:34.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:06:34.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:06:34.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1134, RMS = 1.85223
[15:06:34.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:34.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:06:34.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.7994, RMS = 2.04737
[15:06:34.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:06:34.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:06:34.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8053, RMS = 1.45438
[15:06:34.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:06:34.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:06:34.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1743, RMS = 1.25491
[15:06:34.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:34.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:06:34.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0887, RMS = 1.04708
[15:06:34.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:34.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:06:34.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.4282, RMS = 1.86301
[15:06:34.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:06:34.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:06:34.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.9726, RMS = 1.5977
[15:06:34.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:06:34.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:06:34.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.0691, RMS = 2.18253
[15:06:34.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:06:34.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:06:34.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1971, RMS = 1.39608
[15:06:34.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:06:34.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:06:34.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.579, RMS = 1.06075
[15:06:34.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:34.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:06:34.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4193, RMS = 1.23726
[15:06:34.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:34.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:06:34.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7753, RMS = 1.54712
[15:06:34.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:34.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:06:34.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6445, RMS = 1.66489
[15:06:34.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:34.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:06:34.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3364, RMS = 2.08617
[15:06:34.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:34.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:06:34.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6611, RMS = 1.17035
[15:06:34.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:34.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:06:34.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8992, RMS = 1.75172
[15:06:34.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:34.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:06:34.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3772, RMS = 1.31801
[15:06:34.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:06:34.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:06:34.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0541, RMS = 1.4672
[15:06:34.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:06:34.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:06:34.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9554, RMS = 1.5368
[15:06:34.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:34.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:06:34.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9966, RMS = 1.40362
[15:06:34.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:34.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:06:34.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.1274, RMS = 1.79789
[15:06:34.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:34.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:06:34.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2909, RMS = 1.3212
[15:06:34.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:06:34.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:06:34.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6665, RMS = 1.25466
[15:06:34.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:34.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:06:34.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5048, RMS = 1.13729
[15:06:34.839] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:34.844] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:06:34.844] <TB2>     INFO: number of dead bumps (per ROC):     1    0    0    0    0    0    0    1    0    0    0    3    0    0    0    0
[15:06:34.844] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:06:34.943] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:06:34.943] <TB2>     INFO: enter test to run
[15:06:34.943] <TB2>     INFO:   test:  no parameter change
[15:06:34.943] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[15:06:34.944] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[15:06:34.944] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[15:06:34.944] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:06:35.458] <TB2>    QUIET: Connection to board 141 closed.
[15:06:35.460] <TB2>     INFO: pXar: this is the end, my friend
[15:06:35.460] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
