// Seed: 952974787
`default_nettype id_3
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output id_4,
    output logic id_5,
    input id_6,
    output id_7
);
  assign id_2[1] = 1;
  always @(negedge id_6) begin
    if (1) id_4 = 1;
    else if (id_6) id_3 = !id_0[1'h0];
    else begin
      id_4 <= 1 - (1);
    end
    id_7 = 1;
  end
  assign id_3 = id_6;
  logic id_8;
endmodule
