#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov 16 16:40:11 2017
# Process ID: 2848
# Current directory: C:/SharedProjects/bert_111717 - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5132 C:\SharedProjects\bert_111717 - Copy\bert_111717.xpr
# Log file: C:/SharedProjects/bert_111717 - Copy/vivado.log
# Journal file: C:/SharedProjects/bert_111717 - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SharedProjects/bert_111717 - Copy/bert_111717.xpr}
INFO: [Project 1-313] Project file moved from 'C:/SharedProjects/bert_111717' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 793.430 ; gain = 67.727
update_compile_order -fileset sources_1
open_bd_design {C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- ku.edu:module_ref:led_ctl:1.0 - led_ctl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /blk_mem_gen_0/douta(undef) and /util_ds_buf_0/OBUF_IN(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /led_ctl_0/clk_rx(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dataout_test(data) and /util_ds_buf_1/IBUF_OUT(clk)
Successfully read diagram <design_1> from BD file <C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 889.219 ; gain = 83.008
create_bd_cell -type module -reference data_recovery data_recovery_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (20 MHz)" }  [get_bd_pins data_recovery_0/clk]
set_property location {5.5 1279 111} [get_bd_cells data_recovery_0]
set_property location {5.5 1673 115} [get_bd_cells data_recovery_0]
set_property location {4.5 1225 106} [get_bd_cells data_recovery_0]
connect_bd_net [get_bd_pins util_ds_buf_1/IBUF_OUT] [get_bd_pins data_recovery_0/data]
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_1/IBUF_OUT(clk) and /data_recovery_0/data(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins util_ds_buf_1/IBUF_OUT] [get_bd_pins data_recovery_0/data]'
undo
INFO: [Common 17-17] undo 'set_property location {4.5 1225 106} [get_bd_cells data_recovery_0]'
undo
INFO: [Common 17-17] undo 'set_property location {5.5 1673 115} [get_bd_cells data_recovery_0]'
undo
INFO: [Common 17-17] undo 'set_property location {5.5 1279 111} [get_bd_cells data_recovery_0]'
delete_bd_objs [get_bd_nets rst_clk_wiz_0_20M_peripheral_aresetn] [get_bd_cells rst_clk_wiz_0_20M]
connect_bd_net [get_bd_ports reset] [get_bd_pins data_recovery_0/rst]
connect_bd_net [get_bd_ports reset] [get_bd_pins led_ctl_0/rst_clk_rx]
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /led_ctl_0/rst_clk_rx(undef)
connect_bd_net [get_bd_pins data_recovery_0/data] [get_bd_pins util_ds_buf_1/IBUF_OUT]
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_1/IBUF_OUT(clk) and /data_recovery_0/data(undef)
startgroup
create_bd_port -dir O -from 1 -to 0 sdata_test
connect_bd_net [get_bd_pins /data_recovery_0/sdata] [get_bd_ports sdata_test]
endgroup
generate_target all [get_files {{C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/design_1.bd}}]
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /util_ds_buf_1/IBUF_OUT 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /util_ds_buf_1/IBUF_OUT 
CRITICAL WARNING: [BD 41-1348] Reset pin /data_recovery_0/rst (associated clock /data_recovery_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/data_recovery_0/clk90
/data_recovery_0/notclk
/data_recovery_0/notclk90

CRITICAL WARNING: [BD 41-1358] IP interface /clk_wiz_0/CLK_IN1_D has associated board param CLK_IN1_BOARD_INTERFACE, which is set to board part interface sys_diff_clock, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
Wrote  : <C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ctl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_recovery_0 .
Exporting to file C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.


update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_data_recovery_0_0_synth_1
[Thu Nov 16 16:46:25 2017] Launched design_1_data_recovery_0_0_synth_1...
Run output will be captured here: C:/SharedProjects/bert_111717 - Copy/bert_111717.runs/design_1_data_recovery_0_0_synth_1/runme.log
wait_on_run design_1_data_recovery_0_0_synth_1
[Thu Nov 16 16:46:25 2017] Waiting for design_1_data_recovery_0_0_synth_1 to finish...
[Thu Nov 16 16:46:30 2017] Waiting for design_1_data_recovery_0_0_synth_1 to finish...
[Thu Nov 16 16:46:35 2017] Waiting for design_1_data_recovery_0_0_synth_1 to finish...
[Thu Nov 16 16:46:41 2017] Waiting for design_1_data_recovery_0_0_synth_1 to finish...
[Thu Nov 16 16:46:51 2017] Waiting for design_1_data_recovery_0_0_synth_1 to finish...
[Thu Nov 16 16:47:01 2017] Waiting for design_1_data_recovery_0_0_synth_1 to finish...
[Thu Nov 16 16:47:11 2017] Waiting for design_1_data_recovery_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_data_recovery_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_data_recovery_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_data_recovery_0_0.tcl -notrace
Command: synth_design -top design_1_data_recovery_0_0 -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1761'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 327.379 ; gain = 81.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_data_recovery_0_0' [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_data_recovery_0_0/synth/design_1_data_recovery_0_0.vhd:69]
INFO: [Synth 8-3491] module 'data_recovery' declared at 'C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:69' bound to instance 'U0' of component 'data_recovery' [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_data_recovery_0_0/synth/design_1_data_recovery_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'data_recovery' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:82]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_a0' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:193]
INFO: [Synth 8-638] synthesizing module 'FDC' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDC' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_a1' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:194]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_a2' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:195]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_b0' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:197]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_b1' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:198]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_b2' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:199]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_c0' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:201]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_c1' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:202]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_c2' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:203]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_d0' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:205]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_d1' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:206]
INFO: [Synth 8-3491] module 'FDC' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_d2' of component 'fdc' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'data_recovery' (2#1) [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/imports/new/data_recovery.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'design_1_data_recovery_0_0' (3#1) [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_data_recovery_0_0/synth/design_1_data_recovery_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 366.828 ; gain = 120.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 366.828 ; gain = 120.801
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDC => FDCE: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 805.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_recovery 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     9|
|2     |LUT3 |     2|
|3     |LUT4 |     5|
|4     |LUT6 |     5|
|5     |FDC  |    12|
|6     |FDCE |    19|
|7     |FDPE |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    58|
|2     |  U0     |data_recovery |    58|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 805.051 ; gain = 559.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 805.051 ; gain = 120.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 805.051 ; gain = 559.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDC => FDCE: 12 instances

31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 805.051 ; gain = 560.523
INFO: [Common 17-1381] The checkpoint 'C:/SharedProjects/bert_111717 - Copy/bert_111717.runs/design_1_data_recovery_0_0_synth_1/design_1_data_recovery_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/SharedProjects/bert_111717 - Copy/bert_111717.runs/design_1_data_recovery_0_0_synth_1/design_1_data_recovery_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 805.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 16:47:14 2017...
[Thu Nov 16 16:47:16 2017] design_1_data_recovery_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1047.570 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1047.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:35]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:117]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_c_counter_binary_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_c_counter_binary_0_0_stub.vhdl:5' bound to instance 'c_counter_binary_0' of component 'design_1_c_counter_binary_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:123]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_c_counter_binary_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:128]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_data_recovery_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_data_recovery_0_0_stub.vhdl:5' bound to instance 'data_recovery_0' of component 'design_1_data_recovery_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'design_1_data_recovery_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_data_recovery_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_led_ctl_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_led_ctl_0_0_stub.vhdl:5' bound to instance 'led_ctl_0' of component 'design_1_led_ctl_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:146]
INFO: [Synth 8-638] synthesizing module 'design_1_led_ctl_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_led_ctl_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_util_ds_buf_0_0_stub.vhdl:5' bound to instance 'util_ds_buf_0' of component 'design_1_util_ds_buf_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:152]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_util_ds_buf_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_1_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_util_ds_buf_1_0_stub.vhdl:5' bound to instance 'util_ds_buf_1' of component 'design_1_util_ds_buf_1_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_1_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_util_ds_buf_1_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1053.645 ; gain = 6.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1053.645 ; gain = 6.074
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0.dcp' for cell 'design_1_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_data_recovery_0_0/design_1_data_recovery_0_0.dcp' for cell 'design_1_i/data_recovery_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_led_ctl_0_0/design_1_led_ctl_0_0.dcp' for cell 'design_1_i/led_ctl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_1'
INFO: [Netlist 29-17] Analyzing 349 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'test_out'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'douta_test[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'douta_test[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'douta_test[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'rom_out[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'rom_out[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'rom_out[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:57]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I at BB23 (IOB_X1Y1) since it belongs to a shape containing instance diffin_n[0]. The shape requires relative placement between design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I and diffin_n[0] that can not be honoured because it would result in an invalid location for diffin_n[0]. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:60]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance design_1_i/util_ds_buf_0/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I at BB21 (IOB_X1Y3) since it belongs to a shape containing instance diffout_n[0]. The shape requires relative placement between design_1_i/util_ds_buf_0/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I and diffout_n[0] that can not be honoured because it would result in an invalid location for diffout_n[0]. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:63]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I at BB23 (IOB_X1Y1) since it belongs to a shape containing instance diffin_n[0]. The shape requires relative placement between design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I and diffin_n[0] that can not be honoured because it would result in an invalid location for diffin_n[0]. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:65]
Finished Parsing XDC File [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 13 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1532.508 ; gain = 484.938
37 Infos, 8 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1532.508 ; gain = 484.938
set_property IOSTANDARD LVCMOS18 [get_ports [list {sdata_test[1]} {sdata_test[0]}]]
place_ports {sdata_test[1]} BA21
startgroup
set_property package_pin "" [get_ports [list  {sdata_test[1]}]]
place_ports {sdata_test[0]} BA21
endgroup
set_property package_pin "" [get_ports [list  {sdata_test[1]}]]
open_bd_design {C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports rom_test]
generate_target all [get_files {{C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/design_1.bd}}]
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /util_ds_buf_1/IBUF_OUT 
ERROR: [BD 41-951] Parameter LAYERED_METADATA not found on /util_ds_buf_1/IBUF_OUT 
CRITICAL WARNING: [BD 41-1348] Reset pin /data_recovery_0/rst (associated clock /data_recovery_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/data_recovery_0/clk90
/data_recovery_0/notclk
/data_recovery_0/notclk90

CRITICAL WARNING: [BD 41-1358] IP interface /clk_wiz_0/CLK_IN1_D has associated board param CLK_IN1_BOARD_INTERFACE, which is set to board part interface sys_diff_clock, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
Wrote  : <C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ctl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_recovery_0 .
Exporting to file C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/design_1.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1542.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:34]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:115]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_c_counter_binary_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_c_counter_binary_0_0_stub.vhdl:5' bound to instance 'c_counter_binary_0' of component 'design_1_c_counter_binary_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:121]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_c_counter_binary_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:126]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_data_recovery_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_data_recovery_0_0_stub.vhdl:5' bound to instance 'data_recovery_0' of component 'design_1_data_recovery_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:133]
INFO: [Synth 8-638] synthesizing module 'design_1_data_recovery_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_data_recovery_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_led_ctl_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_led_ctl_0_0_stub.vhdl:5' bound to instance 'led_ctl_0' of component 'design_1_led_ctl_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:144]
INFO: [Synth 8-638] synthesizing module 'design_1_led_ctl_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_led_ctl_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_0_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_util_ds_buf_0_0_stub.vhdl:5' bound to instance 'util_ds_buf_0' of component 'design_1_util_ds_buf_0_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:150]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_util_ds_buf_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_1_0' declared at 'C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_util_ds_buf_1_0_stub.vhdl:5' bound to instance 'util_ds_buf_1' of component 'design_1_util_ds_buf_1_0' [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:156]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_1_0' [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/realtime/design_1_util_ds_buf_1_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.043 ; gain = 14.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.043 ; gain = 14.461
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0.dcp' for cell 'design_1_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_data_recovery_0_0/design_1_data_recovery_0_0.dcp' for cell 'design_1_i/data_recovery_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_led_ctl_0_0/design_1_led_ctl_0_0.dcp' for cell 'design_1_i/led_ctl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_1'
INFO: [Netlist 29-17] Analyzing 349 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/SharedProjects/bert_111717 - Copy/.Xil/Vivado-2848-PHSX-79FJZ32/dcp51/design_1_util_ds_buf_0_0.edf:285]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'test_out'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'douta_test[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'douta_test[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'douta_test[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'rom_out[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'rom_out[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'rom_out[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:57]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I at BB23 (IOB_X1Y1) since it belongs to a shape containing instance diffin_n[0]. The shape requires relative placement between design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I and diffin_n[0] that can not be honoured because it would result in an invalid location for diffin_n[0]. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'rom_test[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'rom_test[0]'. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:64]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I at BB23 (IOB_X1Y1) since it belongs to a shape containing instance diffin_n[0]. The shape requires relative placement between design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I and diffin_n[0] that can not be honoured because it would result in an invalid location for diffin_n[0]. [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc:65]
Finished Parsing XDC File [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1603.813 ; gain = 61.230
set_property IOSTANDARD LVCMOS18 [get_ports [list {sdata_test[1]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {sdata_test[0]}]]
place_ports {sdata_test[1]} BB23
place_ports {sdata_test[0]} BA21
save_constraints
save_bd_design
Wrote  : <C:/SharedProjects/bert_111717 - Copy/bert_111717.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 16 16:57:41 2017] Launched synth_1...
Run output will be captured here: C:/SharedProjects/bert_111717 - Copy/bert_111717.runs/synth_1/runme.log
[Thu Nov 16 16:57:41 2017] Launched impl_1...
Run output will be captured here: C:/SharedProjects/bert_111717 - Copy/bert_111717.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 17:02:14 2017...
