<dec f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1468' type='llvm::SDValue llvm::X86TargetLowering::EmitTailCallLoadRetAddr(llvm::SelectionDAG &amp; DAG, llvm::SDValue &amp; OutRetAddr, llvm::SDValue Chain, bool IsTailCall, bool Is64Bit, int FPDiff, const llvm::SDLoc &amp; dl) const'/>
<def f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3847' ll='3857' type='llvm::SDValue llvm::X86TargetLowering::EmitTailCallLoadRetAddr(llvm::SelectionDAG &amp; DAG, llvm::SDValue &amp; OutRetAddr, llvm::SDValue Chain, bool IsTailCall, bool Is64Bit, int FPDiff, const llvm::SDLoc &amp; dl) const'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4040' u='c' c='_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<doc f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3845'>/// Emit a load of return address if tail call
/// optimization is performed and it is required.</doc>
