Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: MOSES_FPGA_Design.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MOSES_FPGA_Design.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MOSES_FPGA_Design"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff665

---- Source Options
Top Module Name                    : MOSES_FPGA_Design
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : Rebuilt
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/source/v5coregen" "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/source/v5chipscope"  }

=========================================================================

Setting FSM Encoding Algorithm to : ONE


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_calib.vhd" in Library work.
Architecture syn of Entity ddr2_phy_calib is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_dqs_iob.vhd" in Library work.
Architecture syn of Entity ddr2_phy_dqs_iob is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_dm_iob.vhd" in Library work.
Architecture syn of Entity ddr2_phy_dm_iob is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_dq_iob.vhd" in Library work.
Architecture syn of Entity ddr2_phy_dq_iob is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_usr_rd.vhd" in Library work.
Architecture syn of Entity ddr2_usr_rd is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_usr_addr_fifo.vhd" in Library work.
Architecture syn of Entity ddr2_usr_addr_fifo is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_usr_wr.vhd" in Library work.
Architecture syn of Entity ddr2_usr_wr is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_write.vhd" in Library work.
Architecture syn of Entity ddr2_phy_write is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_io.vhd" in Library work.
Architecture syn of Entity ddr2_phy_io is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_ctl_io.vhd" in Library work.
Architecture syn of Entity ddr2_phy_ctl_io is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_init.vhd" in Library work.
Architecture syn of Entity ddr2_phy_init is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_top.vhd" in Library work.
Architecture syn of Entity ddr2_phy_top is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_usr_top.vhd" in Library work.
Architecture syn of Entity ddr2_usr_top is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_ctrl.vhd" in Library work.
Architecture syn of Entity ddr2_ctrl is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_mem_if_top.vhd" in Library work.
Architecture syn of Entity ddr2_mem_if_top is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/REG16_EN.vhdl" in Library work.
Architecture behavioral of Entity reg16_en is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/REG16.vhdl" in Library work.
Architecture behavioral of Entity reg16 is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/DFF.vhdl" in Library work.
Architecture behavioral of Entity dff is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/DDR2_BurstController.vhd" in Library work.
Architecture behavioral of Entity ddr2_burstcontroller is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/REG_GENERIC.vhdl" in Library work.
Architecture behavioral of Entity reg_generic is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_DataManager_ILA.vhd" in Library work.
Architecture ddr2_datamanager_ila_a of Entity ddr2_datamanager_ila is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_chipscope.vhd" in Library work.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_idelay_ctrl.vhd" in Library work.
Architecture syn of Entity ddr2_idelay_ctrl is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_infrastructure.vhd" in Library work.
Architecture syn of Entity ddr2_infrastructure is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_top.vhd" in Library work.
Architecture syn of Entity ddr2_top is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/SYNC.vhdl" in Library work.
Architecture behavioral of Entity sync is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/SYNC16.vhdl" in Library work.
Architecture behavioral of Entity sync16 is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/SHIFT_REG64.vhdl" in Library work.
Architecture structural of Entity shift_reg64 is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/COUNTER.vhdl" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/PXL_DATA_GENERATOR.vhdl" in Library work.
Architecture behavioral of Entity pxl_data_generator is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ctiUtil.vhd" in Library work.
Architecture ctiutil of Entity ctiutil is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ref_design_fcg006rd_pkg.vhd" in Library work.
Architecture ffpci104_pkg of Entity ffpci104_pkg is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/plxArb.vhd" in Library work.
Architecture rtl of Entity plxarb is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/plx32BitSlave.vhd" in Library work.
Architecture rtl of Entity plx32bitslave is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/plx32BitMaster.vhd" in Library work.
Architecture rtl of Entity plx32bitmaster is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/LOCAL_BUS_ILA.vhd" in Library work.
Architecture local_bus_ila_a of Entity local_bus_ila is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/plxCfgRom.vhd" in Library work.
Architecture rtl of Entity plxcfgrom is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/clkControlMem_JAH.vhd" in Library work.
Architecture behavioral of Entity clkcontrolmem_jah is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/reg32_ReadOnly.vhd" in Library work.
Architecture rtl of Entity reg32_readonly is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/reg32_ReadWrite.vhd" in Library work.
Architecture rtl of Entity reg32_readwrite is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/interrupt_logic.vhd" in Library work.
Architecture behavioral of Entity interrupt_logic is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/POWER_DOWN_TIMER.vhdl" in Library work.
Architecture behavioral of Entity power_down_timer is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/counter_peripheral.vhdl" in Library work.
Architecture behavioral of Entity counter_peripheral is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/camera_sim.vhdl" in Library work.
Architecture behavioral of Entity camera_sim is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/camera_interface.vhdl" in Library work.
Architecture structural of Entity camera_interface is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/Camera_Interface_ICON.vhd" in Library work.
Architecture camera_interface_icon_a of Entity camera_interface_icon is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/DDR2_CORE_JAH.vhd" in Library work.
Architecture arc_mem_interface_top of Entity ddr2_core_jah is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/DDR2_DataManager.vhd" in Library work.
Entity <ddr2_datamanager> compiled.
Entity <ddr2_datamanager> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE.vhd" in Library work.
Architecture arc_mem_interface_top of Entity ddr2_core is up to date.
Compiling vhdl file "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/MOSES_FPGA_Design.vhd" in Library work.
Architecture behavioral of Entity moses_fpga_design is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MOSES_FPGA_Design> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <plxArb> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <plx32BitSlave> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <plx32BitMaster> in library <work> (architecture <rtl>) with generics.
	c_cfgRomSize = 18
	c_enPlxCfg = true
	c_ramWidth = 4
	c_txfrCntWidth = 6

Analyzing hierarchy for entity <plxCfgRom> in library <work> (architecture <rtl>) with generics.
	c_ds0BaseAddr = "0000000000000000000000000000"
	c_ds0ByteSz = 128
	c_ds0En = '1'
	c_ds1BaseAddr = "0001000000000000000000000000"
	c_ds1ByteSz = 512
	c_ds1En = '1'
	c_romSize = 20

Analyzing hierarchy for entity <clkControlMem_JAH> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg32_ReadOnly> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <reg32_ReadWrite> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <interrupt_logic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <POWER_DOWN_TIMER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_peripheral> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <camera_sim> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <camera_interface> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <DDR2_CORE_JAH> in library <work> (architecture <arc_mem_interface_top>) with generics.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_TYPE = "SINGLE_ENDED"
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DEBUG_EN = 0
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	HIGH_PERFORMANCE_MODE = true
	MULTI_BANK_EN = 1
	NOCLK200 = false
	ODT_TYPE = 3
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	RST_ACT_LOW = 1
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 10500
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500

Analyzing hierarchy for entity <DDR2_DataManager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PXL_DATA_GENERATOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SYNC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SYNC16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SHIFT_REG64> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <COUNTER> in library <work> (architecture <behavioral>) with generics.
	TERMINAL_COUNT = 4

Analyzing hierarchy for entity <ddr2_idelay_ctrl> in library <work> (architecture <syn>) with generics.
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for entity <ddr2_infrastructure> in library <work> (architecture <syn>) with generics.
	CLK_PERIOD = 5000
	CLK_TYPE = "SINGLE_ENDED"
	DLL_FREQ_MODE = "HIGH"
	NOCLK200 = false
	RST_ACT_LOW = 1

Analyzing hierarchy for entity <ddr2_top> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 1
	ODT_TYPE = 3
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 10500
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500
	USE_DM_PORT = 1

Analyzing hierarchy for entity <DDR2_BurstController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_GENERIC> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 9

Analyzing hierarchy for entity <REG_GENERIC> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 64

Analyzing hierarchy for entity <REG16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG16_EN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ddr2_mem_if_top> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 1
	ODT_TYPE = 3
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 10500
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500
	USE_DM_PORT = 1

Analyzing hierarchy for entity <ddr2_phy_top> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	ODT_TYPE = 3
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TWO_T_TIME_EN = 0
	TWR = 15000
	USE_DM_PORT = 1

Analyzing hierarchy for entity <ddr2_usr_top> in library <work> (architecture <syn>) with generics.
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	DQS_WIDTH = 4
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ROW_WIDTH = 13

Analyzing hierarchy for entity <ddr2_ctrl> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	CAS_LAT = 3
	CLK_PERIOD = 5000
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	DDR_TYPE = 1
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	REG_ENABLE = 0
	ROW_WIDTH = 13
	TRAS = 40000
	TRCD = 10500
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRRD = 10000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500

Analyzing hierarchy for entity <ddr2_phy_write> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CS_NUM = 1
	DDR_TYPE = 1
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ODT_TYPE = 3
	REG_ENABLE = 0

Analyzing hierarchy for entity <ddr2_phy_io> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	ODT_WIDTH = 1
	REG_ENABLE = 0
	SIM_ONLY = 0
	USE_DM_PORT = 1

Analyzing hierarchy for entity <ddr2_phy_ctl_io> in library <work> (architecture <syn>) with generics.
	BANK_WIDTH = 2
	CKE_WIDTH = 1
	COL_WIDTH = 10
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	ODT_WIDTH = 1
	ROW_WIDTH = 13
	TWO_T_TIME_EN = 0

Analyzing hierarchy for entity <ddr2_phy_init> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	DDR_TYPE = 1
	DQ_WIDTH = 32
	ODT_TYPE = 3
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TWO_T_TIME_EN = 0
	TWR = 15000

Analyzing hierarchy for entity <ddr2_usr_rd> in library <work> (architecture <syn>) with generics.
	APPDATA_WIDTH = 64
	DQS_WIDTH = 4
	DQ_PER_DQS = 8
	ECC_ENABLE = 0

Analyzing hierarchy for entity <ddr2_usr_addr_fifo> in library <work> (architecture <syn>) with generics.
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	ROW_WIDTH = 13

Analyzing hierarchy for entity <ddr2_usr_wr> in library <work> (architecture <syn>) with generics.
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ROW_WIDTH = 13

Analyzing hierarchy for entity <ddr2_phy_calib> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 5000
	DEBUG_EN = 0
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	REG_ENABLE = 0
	SIM_ONLY = 0

Analyzing hierarchy for entity <ddr2_phy_dqs_iob> in library <work> (architecture <syn>) with generics.
	DDR_TYPE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for entity <ddr2_phy_dm_iob> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ddr2_phy_dq_iob> in library <work> (architecture <syn>) with generics.
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MOSES_FPGA_Design> in library <work> (Architecture <behavioral>).
    Set user-defined property "KEEP =  true" for signal <ddr2_data_manager_icon_signal>.
WARNING:Xst:753 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/MOSES_FPGA_Design.vhd" line 782: Unconnected output port 'int' of component 'plx32BitMaster'.
WARNING:Xst:753 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/MOSES_FPGA_Design.vhd" line 782: Unconnected output port 'ramAddr' of component 'plx32BitMaster'.
WARNING:Xst:753 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/MOSES_FPGA_Design.vhd" line 782: Unconnected output port 'ramWr' of component 'plx32BitMaster'.
WARNING:Xst:753 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/MOSES_FPGA_Design.vhd" line 782: Unconnected output port 'ramEn' of component 'plx32BitMaster'.
WARNING:Xst:753 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/MOSES_FPGA_Design.vhd" line 782: Unconnected output port 'stateOut' of component 'plx32BitMaster'.
WARNING:Xst:2211 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/MOSES_FPGA_Design.vhd" line 816: Instantiating black box module <LOCAL_BUS_ILA>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IBUFGDS0> in unit <MOSES_FPGA_Design>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <IBUFGDS0> in unit <MOSES_FPGA_Design>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IBUFGDS0> in unit <MOSES_FPGA_Design>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IBUFGDS0> in unit <MOSES_FPGA_Design>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <IBUFGDS0> in unit <MOSES_FPGA_Design>.
WARNING:Xst:819 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/MOSES_FPGA_Design.vhd" line 1026: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <input_gpio_register>, <input_gpio_interrupt_enable_en>, <lb_lw_rn>, <input_gpio_interrupt_enable>, <output_ddr2_ctrl_en>, <output_ddr2_ctrl_register>, <output_ddr2_addr_en>, <output_ddr2_addr_register>, <counter_peripheral_en>, <count_1Hz>, <ddr2_read_en>, <ddr2_lb_ld>
WARNING:Xst:819 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/MOSES_FPGA_Design.vhd" line 1200: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pxl_data_sim>, <pxl_clk_sim>, <camera_data_in>, <camera_pxl_clk_in>
WARNING:Xst:2211 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/MOSES_FPGA_Design.vhd" line 1214: Instantiating black box module <Camera_Interface_ICON>.
Entity <MOSES_FPGA_Design> analyzed. Unit <MOSES_FPGA_Design> generated.

Analyzing Entity <plxArb> in library <work> (Architecture <rtl>).
Entity <plxArb> analyzed. Unit <plxArb> generated.

Analyzing Entity <plx32BitSlave> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/plx32BitSlave.vhd" line 126: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <lw_rn>
Entity <plx32BitSlave> analyzed. Unit <plx32BitSlave> generated.

Analyzing generic Entity <plx32BitMaster> in library <work> (Architecture <rtl>).
	c_cfgRomSize = 18
	c_enPlxCfg = true
	c_ramWidth = 4
	c_txfrCntWidth = 6
Entity <plx32BitMaster> analyzed. Unit <plx32BitMaster> generated.

Analyzing generic Entity <plxCfgRom> in library <work> (Architecture <rtl>).
	c_ds0BaseAddr = "0000000000000000000000000000"
	c_ds0ByteSz = 128
	c_ds0En = '1'
	c_ds1BaseAddr = "0001000000000000000000000000"
	c_ds1ByteSz = 512
	c_ds1En = '1'
	c_romSize = 20
WARNING:Xst:790 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/plxCfgRom.vhd" line 198: Index value(s) does not match array range, simulation mismatch.
Entity <plxCfgRom> analyzed. Unit <plxCfgRom> generated.

Analyzing Entity <clkControlMem_JAH> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "CLKFX_MULTIPLY =  3" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_BASE0> in unit <clkControlMem_JAH>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <clkControlMem_JAH>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IBUFG0> in unit <clkControlMem_JAH>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IBUFG0> in unit <clkControlMem_JAH>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IBUFG0> in unit <clkControlMem_JAH>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IBUFG0> in unit <clkControlMem_JAH>.
Entity <clkControlMem_JAH> analyzed. Unit <clkControlMem_JAH> generated.

Analyzing Entity <reg32_ReadOnly> in library <work> (Architecture <rtl>).
Entity <reg32_ReadOnly> analyzed. Unit <reg32_ReadOnly> generated.

Analyzing Entity <reg32_ReadWrite> in library <work> (Architecture <rtl>).
Entity <reg32_ReadWrite> analyzed. Unit <reg32_ReadWrite> generated.

Analyzing Entity <interrupt_logic> in library <work> (Architecture <behavioral>).
Entity <interrupt_logic> analyzed. Unit <interrupt_logic> generated.

Analyzing Entity <POWER_DOWN_TIMER> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <self_destruct> in unit <POWER_DOWN_TIMER> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <self_destruct_signal> in unit <POWER_DOWN_TIMER> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <POWER_DOWN_TIMER> analyzed. Unit <POWER_DOWN_TIMER> generated.

Analyzing Entity <counter_peripheral> in library <work> (Architecture <behavioral>).
Entity <counter_peripheral> analyzed. Unit <counter_peripheral> generated.

Analyzing Entity <camera_sim> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/camera_sim.vhdl" line 80: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <camera_sim_current_state>, <frame_done_flag>
Entity <camera_sim> analyzed. Unit <camera_sim> generated.

Analyzing Entity <PXL_DATA_GENERATOR> in library <work> (Architecture <behavioral>).
Entity <PXL_DATA_GENERATOR> analyzed. Unit <PXL_DATA_GENERATOR> generated.

Analyzing Entity <camera_interface> in library <work> (Architecture <structural>).
Entity <camera_interface> analyzed. Unit <camera_interface> generated.

Analyzing Entity <SYNC> in library <work> (Architecture <behavioral>).
Entity <SYNC> analyzed. Unit <SYNC> generated.

Analyzing Entity <SYNC16> in library <work> (Architecture <behavioral>).
Entity <SYNC16> analyzed. Unit <SYNC16> generated.

Analyzing Entity <REG16> in library <work> (Architecture <behavioral>).
Entity <REG16> analyzed. Unit <REG16> generated.

Analyzing Entity <DFF> in library <work> (Architecture <behavioral>).
Entity <DFF> analyzed. Unit <DFF> generated.

Analyzing Entity <SHIFT_REG64> in library <work> (Architecture <structural>).
Entity <SHIFT_REG64> analyzed. Unit <SHIFT_REG64> generated.

Analyzing Entity <REG16_EN> in library <work> (Architecture <behavioral>).
Entity <REG16_EN> analyzed. Unit <REG16_EN> generated.

Analyzing generic Entity <COUNTER> in library <work> (Architecture <behavioral>).
	TERMINAL_COUNT = 4
Entity <COUNTER> analyzed. Unit <COUNTER> generated.

Analyzing generic Entity <DDR2_CORE_JAH> in library <work> (Architecture <arc_mem_interface_top>).
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_TYPE = "SINGLE_ENDED"
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DEBUG_EN = 0
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	HIGH_PERFORMANCE_MODE = true
	MULTI_BANK_EN = 1
	NOCLK200 = false
	ODT_TYPE = 3
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	RST_ACT_LOW = 1
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 10500
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500
WARNING:Xst:753 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/DDR2_CORE_JAH.vhd" line 479: Unconnected output port 'rd_ecc_error' of component 'ddr2_top'.
Entity <DDR2_CORE_JAH> analyzed. Unit <DDR2_CORE_JAH> generated.

Analyzing generic Entity <ddr2_idelay_ctrl> in library <work> (Architecture <syn>).
	IODELAY_GRP = "IODELAY_MIG"
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelayctrl> in unit <ddr2_idelay_ctrl>.
Entity <ddr2_idelay_ctrl> analyzed. Unit <ddr2_idelay_ctrl> generated.

Analyzing generic Entity <ddr2_infrastructure> in library <work> (Architecture <syn>).
	CLK_PERIOD = 5000
	CLK_TYPE = "SINGLE_ENDED"
	DLL_FREQ_MODE = "HIGH"
	NOCLK200 = false
	RST_ACT_LOW = 1
    Set user-defined property "KEEP =  true" for signal <clk200_bufg>.
    Set property "max_fanout = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "max_fanout = 10" for signal <rst200_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst200_sync_r>.
    Set property "max_fanout = 10" for signal <rst90_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst90_sync_r>.
    Set property "max_fanout = 10" for signal <rstdiv0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
    Set user-defined property "KEEP =  true" for signal <sys_clk_ibufg>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKFBOUT_MULT =  5" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKIN1_PERIOD =  5.0000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT0_DIVIDE =  5" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT1_DIVIDE =  5" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT1_PHASE =  90.0000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT2_DIVIDE =  10" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "EN_REL =  FALSE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "REF_JITTER =  0.0050000000000000" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <gen_pll_adv.u_pll_adv> in unit <ddr2_infrastructure>.
Entity <ddr2_infrastructure> analyzed. Unit <ddr2_infrastructure> generated.

Analyzing generic Entity <ddr2_top> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 1
	ODT_TYPE = 3
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 10500
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500
	USE_DM_PORT = 1
Entity <ddr2_top> analyzed. Unit <ddr2_top> generated.

Analyzing generic Entity <ddr2_mem_if_top> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 1
	ODT_TYPE = 3
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 10500
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500
	USE_DM_PORT = 1
Entity <ddr2_mem_if_top> analyzed. Unit <ddr2_mem_if_top> generated.

Analyzing generic Entity <ddr2_phy_top> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	ODT_TYPE = 3
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TWO_T_TIME_EN = 0
	TWR = 15000
	USE_DM_PORT = 1
Entity <ddr2_phy_top> analyzed. Unit <ddr2_phy_top> generated.

Analyzing generic Entity <ddr2_phy_write> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CS_NUM = 1
	DDR_TYPE = 1
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ODT_TYPE = 3
	REG_ENABLE = 0
    Set property "syn_maxfan = 10" for signal <rst90_r>.
Entity <ddr2_phy_write> analyzed. Unit <ddr2_phy_write> generated.

Analyzing generic Entity <ddr2_phy_io> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	ODT_WIDTH = 1
	REG_ENABLE = 0
	SIM_ONLY = 0
	USE_DM_PORT = 1
    Set user-defined property "KEEP =  true" for signal <en_dqs>.
    Set property "syn_keep = TRUE" for signal <en_dqs>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
Entity <ddr2_phy_io> analyzed. Unit <ddr2_phy_io> generated.

Analyzing generic Entity <ddr2_phy_calib> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 5000
	DEBUG_EN = 0
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	REG_ENABLE = 0
	SIM_ONLY = 0
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <u_calib_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <u_calib_rden_srl_out_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[0].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[0].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[1].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[1].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[2].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[2].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[3].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[3].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[0].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[1].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[2].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[3].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
INFO:Xst:2679 - Register <calib_err<0>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<1>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <ddr2_phy_calib> analyzed. Unit <ddr2_phy_calib> generated.

Analyzing generic Entity <ddr2_phy_dqs_iob> in library <work> (Architecture <syn>).
	DDR_TYPE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
    Set user-defined property "S =  TRUE" for signal <dqs_oe_n_r>.
    Set property "syn_keep = TRUE" for signal <dqs_oe_n_r>.
    Set property "max_fanout = 1" for signal <dqs_rst_n_r>.
    Set property "syn_maxfan = 1" for signal <dqs_rst_n_r>.
    Set property "equivalent_register_removal = no" for signal <dqs_rst_n_r>.
    Set property "syn_preserve = TRUE" for signal <dqs_rst_n_r>.
    Set property "syn_keep = TRUE" for signal <dqs_rst_n_r>.
WARNING:Xst:2211 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_dqs_iob.vhd" line 185: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
WARNING:Xst:2211 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_dqs_iob.vhd" line 228: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOB =  force" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  1" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOB =  force" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
Entity <ddr2_phy_dqs_iob> analyzed. Unit <ddr2_phy_dqs_iob> generated.

Analyzing Entity <ddr2_phy_dm_iob> in library <work> (Architecture <syn>).
    Set user-defined property "INIT =  0" for instance <u_dm_ce> in unit <ddr2_phy_dm_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
Entity <ddr2_phy_dm_iob> analyzed. Unit <ddr2_phy_dm_iob> generated.

Analyzing generic Entity <ddr2_phy_dq_iob> in library <work> (Architecture <syn>).
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_fall>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_fall>.
    Set property "syn_keep = TRUE" for signal <stg2b_out_fall>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_fall> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_rise>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_rise>.
    Set property "syn_keep = TRUE" for signal <stg2b_out_rise>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_rise> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg3>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg3> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg3>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg3> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg2>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg2>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg1>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg1> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg1>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg1> (previous value was "KEEP soft").
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IOB =  force" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_dq_iob.vhd" line 338: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
Entity <ddr2_phy_dq_iob> analyzed. Unit <ddr2_phy_dq_iob> generated.

Analyzing generic Entity <ddr2_phy_ctl_io> in library <work> (Architecture <syn>).
	BANK_WIDTH = 2
	CKE_WIDTH = 1
	COL_WIDTH = 10
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	ODT_WIDTH = 1
	ROW_WIDTH = 13
	TWO_T_TIME_EN = 0
    Set user-defined property "INIT =  0" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
Entity <ddr2_phy_ctl_io> analyzed. Unit <ddr2_phy_ctl_io> generated.

Analyzing generic Entity <ddr2_phy_init> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	DDR_TYPE = 1
	DQ_WIDTH = 32
	ODT_TYPE = 3
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TWO_T_TIME_EN = 0
	TWR = 15000
WARNING:Xst:790 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_init.vhd" line 813: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_init.vhd" line 817: Index value(s) does not match array range, simulation mismatch.
    Set user-defined property "INIT =  0" for instance <u_ff_phy_init_data_sel> in unit <ddr2_phy_init>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
WARNING:Xst:819 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_init.vhd" line 1043: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <cal4_started_r>
WARNING:Xst:790 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_init.vhd" line 1451: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_init.vhd" line 1451: Index value(s) does not match array range, simulation mismatch.
Entity <ddr2_phy_init> analyzed. Unit <ddr2_phy_init> generated.

Analyzing generic Entity <ddr2_usr_top> in library <work> (Architecture <syn>).
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	DQS_WIDTH = 4
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ROW_WIDTH = 13
Entity <ddr2_usr_top> analyzed. Unit <ddr2_usr_top> generated.

Analyzing generic Entity <ddr2_usr_rd> in library <work> (Architecture <syn>).
	APPDATA_WIDTH = 64
	DQS_WIDTH = 4
	DQ_PER_DQS = 8
	ECC_ENABLE = 0
    Set property "syn_preserve = TRUE" for signal <rden_sel_r>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
Entity <ddr2_usr_rd> analyzed. Unit <ddr2_usr_rd> generated.

Analyzing generic Entity <ddr2_usr_addr_fifo> in library <work> (Architecture <syn>).
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	ROW_WIDTH = 13
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0007" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  000F" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DATA_WIDTH =  36" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DO_REG =  1" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "EN_SYN =  TRUE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
Entity <ddr2_usr_addr_fifo> analyzed. Unit <ddr2_usr_addr_fifo> generated.

Analyzing generic Entity <ddr2_usr_wr> in library <work> (Architecture <syn>).
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ROW_WIDTH = 13
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "DO_REG =  1" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_SYN =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
Entity <ddr2_usr_wr> analyzed. Unit <ddr2_usr_wr> generated.

Analyzing generic Entity <ddr2_ctrl> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	CAS_LAT = 3
	CLK_PERIOD = 5000
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	DDR_TYPE = 1
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	REG_ENABLE = 0
	ROW_WIDTH = 13
	TRAS = 40000
	TRCD = 10500
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRRD = 10000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_preserve = TRUE" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r1>.
    Set property "syn_maxfan = 10" for signal <rst_r1>.
INFO:Xst:2679 - Register <cs_change_r> in unit <ddr2_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cs_change_sticky_r> in unit <ddr2_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wrburst_ok_r> in unit <ddr2_ctrl> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rdburst_ok_r> in unit <ddr2_ctrl> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <ddr2_ctrl> analyzed. Unit <ddr2_ctrl> generated.

Analyzing Entity <DDR2_DataManager> in library <work> (Architecture <behavioral>).
    Set user-defined property "KEEP =  true" for signal <buffer_addr_signal>.
WARNING:Xst:819 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/DDR2_DataManager.vhd" line 302: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <read_fifo_data_reg>
WARNING:Xst:2211 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/DDR2_DataManager.vhd" line 686: Instantiating black box module <DDR2_DataManager_ILA>.
Entity <DDR2_DataManager> analyzed. Unit <DDR2_DataManager> generated.

Analyzing Entity <DDR2_BurstController> in library <work> (Architecture <behavioral>).
    Set user-defined property "ALMOST_EMPTY_OFFSET =  080" for instance <FIFO36_72_READ_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "ALMOST_FULL_OFFSET =  080" for instance <FIFO36_72_READ_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "DO_REG =  1" for instance <FIFO36_72_READ_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <FIFO36_72_READ_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <FIFO36_72_READ_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "EN_SYN =  FALSE" for instance <FIFO36_72_READ_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <FIFO36_72_READ_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <FIFO36_72_READ_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "ALMOST_EMPTY_OFFSET =  080" for instance <FIFO36_72_WRITE_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "ALMOST_FULL_OFFSET =  080" for instance <FIFO36_72_WRITE_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "DO_REG =  1" for instance <FIFO36_72_WRITE_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <FIFO36_72_WRITE_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <FIFO36_72_WRITE_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "EN_SYN =  FALSE" for instance <FIFO36_72_WRITE_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <FIFO36_72_WRITE_DATA> in unit <DDR2_BurstController>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <FIFO36_72_WRITE_DATA> in unit <DDR2_BurstController>.
WARNING:Xst:819 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/DDR2_BurstController.vhd" line 179: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_fifo_empty_signal>
    Set user-defined property "ALMOST_EMPTY_OFFSET =  080" for instance <FIFO36_72_WRITE_ADDR> in unit <DDR2_BurstController>.
    Set user-defined property "ALMOST_FULL_OFFSET =  080" for instance <FIFO36_72_WRITE_ADDR> in unit <DDR2_BurstController>.
    Set user-defined property "DO_REG =  1" for instance <FIFO36_72_WRITE_ADDR> in unit <DDR2_BurstController>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <FIFO36_72_WRITE_ADDR> in unit <DDR2_BurstController>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <FIFO36_72_WRITE_ADDR> in unit <DDR2_BurstController>.
    Set user-defined property "EN_SYN =  FALSE" for instance <FIFO36_72_WRITE_ADDR> in unit <DDR2_BurstController>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <FIFO36_72_WRITE_ADDR> in unit <DDR2_BurstController>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <FIFO36_72_WRITE_ADDR> in unit <DDR2_BurstController>.
WARNING:Xst:819 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/DDR2_BurstController.vhd" line 222: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <addr_fifo_empty_signal>
Entity <DDR2_BurstController> analyzed. Unit <DDR2_BurstController> generated.

Analyzing generic Entity <REG_GENERIC.1> in library <work> (Architecture <behavioral>).
	WIDTH = 9
Entity <REG_GENERIC.1> analyzed. Unit <REG_GENERIC.1> generated.

Analyzing generic Entity <REG_GENERIC.2> in library <work> (Architecture <behavioral>).
	WIDTH = 64
Entity <REG_GENERIC.2> analyzed. Unit <REG_GENERIC.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <plxArb>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/plxArb.vhd".
    Found finite state machine <FSM_0> for signal <curState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | lclk                      (rising_edge)        |
    | Reset              | curState$or0000           (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ds_check                                       |
    | Power Up State     | ds_check                                       |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <plxArb> synthesized.


Synthesizing Unit <plx32BitSlave>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/plx32BitSlave.vhd".
WARNING:Xst:647 - Input <lben> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_1> for signal <ctrlState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | lclk                      (rising_edge)        |
    | Reset              | lresetn                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <plx32BitSlave> synthesized.


Synthesizing Unit <plx32BitMaster>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/plx32BitMaster.vhd".
WARNING:Xst:647 - Input <txfrAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfgRomDout<37:36>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfgRomDout<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <nextAddr<31:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <ctrlState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 10                                             |
    | Clock              | lclk                      (rising_edge)        |
    | Reset              | lresetn                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cfgPending>.
    Found 5-bit adder for signal <cfgRomPtr$addsub0000> created at line 192.
    Found 5-bit up counter for signal <cfgRomPtrCur>.
    Found 4-bit comparator less for signal <ctrlState$cmp_lt0000> created at line 302.
    Found 6-bit comparator greatequal for signal <lastBurst$cmp_ge0000> created at line 390.
    Found 30-bit adder for signal <nextAddr>.
    Found 30-bit up counter for signal <v_cnt0>.
    Found 7-bit adder for signal <v_cnt1$addsub0000> created at line 382.
    Found 7-bit register for signal <v_cnt1$mux0000> created at line 376.
    Found 4-bit up counter for signal <v_cnt2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <plx32BitMaster> synthesized.


Synthesizing Unit <plxCfgRom>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/plxCfgRom.vhd".
    Found 20x48-bit ROM for signal <dout$rom0000> created at line 197.
    Found 48-bit register for signal <dout>.
    Found 5-bit comparator less for signal <dout$cmp_lt0000> created at line 197.
    Summary:
	inferred   1 ROM(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <plxCfgRom> synthesized.


Synthesizing Unit <reg32_ReadOnly>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/reg32_ReadOnly.vhd".
    Found 32-bit register for signal <interrupt>.
    Found 32-bit register for signal <user_Q_signal>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <reg32_ReadOnly> synthesized.


Synthesizing Unit <reg32_ReadWrite>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/reg32_ReadWrite.vhd".
    Found 32-bit register for signal <user_Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg32_ReadWrite> synthesized.


Synthesizing Unit <interrupt_logic>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/interrupt_logic.vhd".
    Found 32-bit register for signal <interrupt>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <interrupt_logic> synthesized.


Synthesizing Unit <POWER_DOWN_TIMER>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/POWER_DOWN_TIMER.vhdl".
    Found 1-bit register for signal <fuse_lit>.
    Found 26-bit up counter for signal <self_destruct_count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <POWER_DOWN_TIMER> synthesized.


Synthesizing Unit <counter_peripheral>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/counter_peripheral.vhdl".
    Found 1-bit register for signal <count_overflow>.
    Found 26-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_peripheral> synthesized.


Synthesizing Unit <PXL_DATA_GENERATOR>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/PXL_DATA_GENERATOR.vhdl".
    Found 1-bit register for signal <clock>.
    Found 2-bit up counter for signal <address_bits>.
    Found 14-bit up counter for signal <data_bits>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <PXL_DATA_GENERATOR> synthesized.


Synthesizing Unit <DFF>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/DFF.vhdl".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF> synthesized.


Synthesizing Unit <COUNTER>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/COUNTER.vhdl".
    Found 1-bit register for signal <flag>.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <COUNTER> synthesized.


Synthesizing Unit <REG16>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/REG16.vhdl".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <REG16> synthesized.


Synthesizing Unit <REG16_EN>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/REG16_EN.vhdl".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <REG16_EN> synthesized.


Synthesizing Unit <ddr2_ctrl>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_ctrl.vhd".
WARNING:Xst:646 - Signal <two_t_enable_r1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sb_open_add_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <no_precharge_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_af_rden_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_change_sticky_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bank_hit_r1<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <af_addr_r3<30:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <af_addr_r3<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 60                                             |
    | Inputs             | 19                                             |
    | Outputs            | 26                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_r1                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ctrl_idle                                      |
    | Power Up State     | ctrl_idle                                      |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <state_r1>.
    Found 1-bit register for signal <ctrl_rden>.
    Found 1-bit register for signal <ctrl_wren>.
    Found 15-bit register for signal <act_addr_r>.
    Found 31-bit register for signal <af_addr_r1>.
    Found 31-bit register for signal <af_addr_r2>.
    Found 31-bit register for signal <af_addr_r3>.
    Found 3-bit register for signal <af_cmd_r1>.
    Found 3-bit register for signal <af_cmd_r2>.
    Found 1-bit register for signal <af_valid_r>.
    Found 1-bit register for signal <af_valid_r1>.
    Found 1-bit register for signal <af_valid_r2>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 1-bit register for signal <auto_ref_r>.
    Found 60-bit register for signal <bank_cmp_addr_r>.
    Found 1-bit register for signal <bank_conflict_r>.
    Found 2-bit comparator equal for signal <bank_hit_0$cmp_eq0000> created at line 634.
    Found 2-bit comparator equal for signal <bank_hit_1$cmp_eq0000> created at line 634.
    Found 2-bit comparator equal for signal <bank_hit_2$cmp_eq0000> created at line 634.
    Found 2-bit comparator equal for signal <bank_hit_3$cmp_eq0000> created at line 634.
    Found 4-bit register for signal <bank_hit_r>.
    Found 4-bit register for signal <bank_hit_r1>.
    Found 4-bit register for signal <bank_valid_r>.
    Found 1-bit register for signal <conflict_detect_r>.
    Found 1-bit register for signal <conflict_resolved_r>.
    Found 15-bit comparator equal for signal <conflict_resolved_r$cmp_eq0000> created at line 612.
    Found 1-bit register for signal <ctrl_af_rden_r>.
    Found 13-bit register for signal <ddr_addr_r>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <no_precharge_wait_r>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 5-bit register for signal <precharge_ok_cnt_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_cnt_r$cmp_le0000> created at line 988.
    Found 5-bit comparator less for signal <precharge_ok_cnt_r$cmp_lt0000> created at line 982.
    Found 5-bit subtractor for signal <precharge_ok_cnt_r$share0000>.
    Found 1-bit register for signal <precharge_ok_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_r$cmp_le0000> created at line 1005.
    Found 5-bit down counter for signal <ras_cnt_r>.
    Found 1-bit register for signal <rcd_cnt_ok_r>.
    Found 4-bit comparator lessequal for signal <rcd_cnt_ok_r$cmp_le0000> created at line 924.
    Found 4-bit down counter for signal <rcd_cnt_r>.
    Found 1-bit register for signal <rd_af_flag_r>.
    Found 1-bit register for signal <rd_flag_r>.
    Found 5-bit down counter for signal <rd_to_wr_cnt_r>.
    Found 1-bit register for signal <rd_to_wr_ok_r>.
    Found 5-bit comparator lessequal for signal <rd_to_wr_ok_r$cmp_le0000> created at line 1056.
    Found 3-bit down counter for signal <rdburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <rdburst_cnt_r$cmp_ge0000> created at line 801.
    Found 1-bit register for signal <rdburst_rden_ok_r>.
    Found 1-bit register for signal <ref_flag_r>.
    Found 1-bit register for signal <refi_cnt_ok_r>.
    Found 12-bit up counter for signal <refi_cnt_r>.
    Found 8-bit down counter for signal <rfc_cnt_r>.
    Found 1-bit register for signal <rfc_ok_r>.
    Found 8-bit comparator lessequal for signal <rfc_ok_r$cmp_le0000> created at line 901.
    Found 4-bit register for signal <row_conflict_r>.
    Found 13-bit comparator not equal for signal <row_miss_0$cmp_ne0000> created at line 643.
    Found 13-bit comparator not equal for signal <row_miss_1$cmp_ne0000> created at line 643.
    Found 13-bit comparator not equal for signal <row_miss_2$cmp_ne0000> created at line 643.
    Found 13-bit comparator not equal for signal <row_miss_3$cmp_ne0000> created at line 643.
    Found 1-bit register for signal <rp_cnt_ok_r>.
    Found 4-bit comparator lessequal for signal <rp_cnt_ok_r$cmp_le0000> created at line 878.
    Found 4-bit down counter for signal <rp_cnt_r>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <rst_r1>.
    Found 1-bit register for signal <sm_rden_r>.
    Found 2-bit comparator less for signal <state_r$cmp_lt0000> created at line 1207.
    Found 12-bit register for signal <state_r1>.
    Found 1-bit register for signal <trrd_cnt_ok_r>.
    Found 3-bit comparator lessequal for signal <trrd_cnt_ok_r$cmp_le0000> created at line 947.
    Found 3-bit down counter for signal <trrd_cnt_r>.
    Found 1-bit register for signal <wr_flag_r>.
    Found 5-bit down counter for signal <wr_to_rd_cnt_r>.
    Found 1-bit register for signal <wr_to_rd_ok_r>.
    Found 5-bit comparator lessequal for signal <wr_to_rd_ok_r$cmp_le0000> created at line 1031.
    Found 3-bit down counter for signal <wrburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <wrburst_cnt_r$cmp_ge0000> created at line 751.
    Found 1-bit register for signal <wrburst_wren_ok_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 Counter(s).
	inferred 255 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  21 Comparator(s).
Unit <ddr2_ctrl> synthesized.


Synthesizing Unit <ddr2_phy_write>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_write.vhd".
WARNING:Xst:646 - Signal <wr_stages<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_mask_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_ecc_mask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <init_data_f<12>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<16>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<20>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<24>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<28>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<4>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<8>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<11>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<13>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<14>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<15>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<17>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<18>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<19>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<1>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<21>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<22>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<23>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<25>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<26>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<27>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<29>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<2>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<30>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<31>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<3>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<5>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<6>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<7>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<9>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_r<12>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<16>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<20>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<24>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<28>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<4>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<8>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<11>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<13>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<14>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<15>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<17>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<18>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<19>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<1>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<21>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<22>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<23>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<25>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<26>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<27>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<29>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<2>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<30>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<31>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<3>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<5>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<6>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<7>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<9>> equivalent to <init_data_r<10>> has been removed
    Found 16x4-bit ROM for signal <init_wdf_cnt_r$rom0000>.
    Found 1-bit register for signal <dqs_oe_n>.
    Found 2-bit register for signal <dq_oe_n>.
    Found 1-bit register for signal <dm_ce>.
    Found 1-bit register for signal <dqs_rst_n>.
    Found 1-bit register for signal <dm_ce_r>.
    Found 2-bit register for signal <dq_oe_270>.
    Found 2-bit register for signal <dq_oe_n_90_r1>.
    Found 1-bit register for signal <dqs_oe_270>.
    Found 1-bit register for signal <dqs_oe_n_180_r1>.
    Found 1-bit register for signal <dqs_rst_270>.
    Found 1-bit register for signal <dqs_rst_n_180_r1>.
    Found 1-bit register for signal <init_data_f<10>>.
    Found 1-bit register for signal <init_data_f<0>>.
    Found 1-bit register for signal <init_data_r<10>>.
    Found 1-bit register for signal <init_data_r<0>>.
    Found 4-bit up counter for signal <init_wdf_cnt_r>.
    Found 1-bit register for signal <rst90_r>.
    Found 64-bit register for signal <wdf_data_r>.
    Found 8-bit register for signal <wdf_mask_r>.
    Found 1-bit register for signal <wdf_rden_270>.
    Found 1-bit register for signal <wdf_rden_90_r>.
    Found 2-bit register for signal <wr_stages<2:1>>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  95 D-type flip-flop(s).
Unit <ddr2_phy_write> synthesized.


Synthesizing Unit <REG_GENERIC_1>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/REG_GENERIC.vhdl".
    Found 9-bit register for signal <Q>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <REG_GENERIC_1> synthesized.


Synthesizing Unit <REG_GENERIC_2>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/REG_GENERIC.vhdl".
    Found 64-bit register for signal <Q>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <REG_GENERIC_2> synthesized.


Synthesizing Unit <clkControlMem_JAH>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/clkControlMem_JAH.vhd".
WARNING:Xst:1780 - Signal <rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lb_lclk_internal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lb_lclk_ODDR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk50_plx_loop_output> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk50_plx_loop_buffered> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk50_plx_loop> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <clkControlMem_JAH> synthesized.


Synthesizing Unit <camera_sim>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/camera_sim.vhdl".
WARNING:Xst:1780 - Signal <pxl_data_var> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pxl_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <camera_sim_current_state<0>>.
    Found 1-bit register for signal <frame_done_flag>.
    Found 5-bit register for signal <pxl_clk_cnt>.
    Found 5-bit adder for signal <pxl_clk_cnt$addsub0000> created at line 124.
    Found 1-bit register for signal <pxl_clk_current>.
    Found 5-bit comparator less for signal <pxl_clk_current$cmp_lt0000> created at line 139.
    Found 1-bit register for signal <pxl_clk_prev>.
    Found 24-bit register for signal <pxl_cnt>.
    Found 24-bit adder for signal <pxl_cnt$addsub0000> created at line 186.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <camera_sim> synthesized.


Synthesizing Unit <SYNC>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/SYNC.vhdl".
Unit <SYNC> synthesized.


Synthesizing Unit <SYNC16>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/SYNC16.vhdl".
Unit <SYNC16> synthesized.


Synthesizing Unit <SHIFT_REG64>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/SHIFT_REG64.vhdl".
Unit <SHIFT_REG64> synthesized.


Synthesizing Unit <ddr2_idelay_ctrl>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_idelay_ctrl.vhd".
Unit <ddr2_idelay_ctrl> synthesized.


Synthesizing Unit <ddr2_infrastructure>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_infrastructure.vhd".
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk200_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk200_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <clk200_ibufg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit register for signal <rst0_sync_r>.
    Found 25-bit register for signal <rst200_sync_r>.
    Found 25-bit register for signal <rst90_sync_r>.
    Found 12-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <ddr2_infrastructure> synthesized.


Synthesizing Unit <ddr2_phy_ctl_io>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_ctl_io.vhd".
WARNING:Xst:647 - Input <clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <addr_mux>.
    Found 2-bit register for signal <ba_mux>.
    Found 1-bit register for signal <cas_n_mux>.
    Found 1-bit register for signal <cs_n_mux<0>>.
    Found 1-bit register for signal <ras_n_mux>.
    Found 1-bit register for signal <we_n_mux>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <ddr2_phy_ctl_io> synthesized.


Synthesizing Unit <ddr2_phy_init>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_init.vhd".
WARNING:Xst:1780 - Signal <load_mode_reg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <load_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <init_state_r1_2t> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_we_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ras_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_cs_n_r1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_cas_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ba_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_addr_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ddr_addr_r<11>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<12>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<3>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<5>> equivalent to <ddr_addr_r<4>> has been removed
    Register <ddr_addr_r<9>> equivalent to <ddr_addr_r<7>> has been removed
INFO:Xst:1799 - State init_wait_dllk_zqinit is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State init_zqcl is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State init_deep_memory_st is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_4> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 80                                             |
    | Inputs             | 31                                             |
    | Outputs            | 35                                             |
    | Clock              | clkdiv0                   (rising_edge)        |
    | Reset              | rstdiv0                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init_idle                                      |
    | Power Up State     | init_cal1_read                                 |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <init_state_r1>.
    Using one-hot encoding for signal <init_state_r2>.
    Found 1-bit register for signal <phy_init_rden>.
    Found 1-bit register for signal <phy_init_wren>.
    Found 1-bit register for signal <calib_ref_done>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 32-bit comparator greatequal for signal <auto_cnt_r$cmp_ge0000> created at line 785.
    Found 2-bit up accumulator for signal <burst_addr_r>.
    Found 2-bit down counter for signal <burst_cnt_r>.
    Found 1-bit register for signal <cal1_started_r>.
    Found 1-bit register for signal <cal2_started_r>.
    Found 1-bit register for signal <cal4_started_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_ref_req_posedge>.
    Found 1-bit register for signal <calib_ref_req_r>.
    Found 16-bit register for signal <calib_start_shift0_r>.
    Found 16-bit register for signal <calib_start_shift1_r>.
    Found 16-bit register for signal <calib_start_shift2_r>.
    Found 16-bit register for signal <calib_start_shift3_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit adder for signal <chip_cnt_r$addsub0000> created at line 758.
    Found 1-bit register for signal <cke_200us_cnt_en_r>.
    Found 5-bit down counter for signal <cke_200us_cnt_r>.
    Found 1-bit register for signal <cnt_200_cycle_done_r>.
    Found 8-bit down counter for signal <cnt_200_cycle_r>.
    Found 1-bit register for signal <cnt_cmd_ok_r>.
    Found 7-bit up counter for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_rd_ok_r>.
    Found 4-bit up counter for signal <cnt_rd_r>.
    Found 1-bit register for signal <ctrl_ref_flag_r>.
    Found 1-bit register for signal <ddr_addr_r<10>>.
    Found 3-bit register for signal <ddr_addr_r<8:6>>.
    Found 1-bit register for signal <ddr_addr_r<4>>.
    Found 3-bit register for signal <ddr_addr_r<2:0>>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cke_r<0>>.
    Found 1-bit register for signal <ddr_cs_disable_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <done_200us_r>.
    Found 4-bit register for signal <i_calib_start>.
    Found 1-bit register for signal <i_phy_init_done>.
    Found 4-bit up counter for signal <init_cnt_r>.
    Found 1-bit register for signal <init_done_r>.
    Found 4-bit comparator greatequal for signal <init_done_r$cmp_ge0000> created at line 1017.
    Found 32-bit comparator less for signal <init_state_r$cmp_lt0000> created at line 1134.
    Found 31-bit register for signal <init_state_r1>.
    Found 31-bit register for signal <init_state_r2>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 1-bit register for signal <phy_init_done_r1>.
    Found 1-bit register for signal <phy_init_done_r2>.
    Found 1-bit register for signal <phy_init_done_r3>.
    Found 1-bit register for signal <refresh_req>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 Counter(s).
	inferred   1 Accumulator(s).
	inferred 173 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ddr2_phy_init> synthesized.


Synthesizing Unit <ddr2_phy_calib>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_calib.vhd".
WARNING:Xst:647 - Input <dbg_idel_down_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <calib_done_tmp<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ctrl_rden_r> equivalent to <calib_ctrl_rden_r> has been removed
    Register <i_dlyrst_dqs> equivalent to <i_dlyrst_dq> has been removed
    Found finite state machine <FSM_5> for signal <cal4_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 16                                             |
    | Outputs            | 11                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal4_idle                                      |
    | Power Up State     | cal4_idle                                      |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <cal1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 27                                             |
    | Inputs             | 12                                             |
    | Outputs            | 15                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal1_idle                                      |
    | Power Up State     | cal1_idle                                      |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <cal2_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal2_idle                                      |
    | Power Up State     | cal2_idle                                      |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <cal3_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal3_idle                                      |
    | Power Up State     | cal3_idle                                      |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_calib.vhd" line 2536: The result of a 2x3-bit multiplication is partially used. Only the 4 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_calib.vhd" line 2022: The result of a 2x3-bit multiplication is partially used. Only the 4 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 4-bit register for signal <calib_rden_sel>.
    Found 1-bit register for signal <calib_ref_req>.
    Found 6-bit register for signal <cal1_bit_time_tap_cnt>.
    Found 6-bit adder for signal <cal1_bit_time_tap_cnt$add0000> created at line 1325.
    Found 6-bit subtractor for signal <cal1_bit_time_tap_cnt$addsub0000> created at line 1325.
    Found 2-bit register for signal <cal1_data_chk_last>.
    Found 1-bit register for signal <cal1_data_chk_last_valid>.
    Found 2-bit register for signal <cal1_data_chk_r>.
    Found 1-bit 32-to-1 multiplexer for signal <cal1_data_chk_r$varindex0000> created at line 1030.
    Found 1-bit 32-to-1 multiplexer for signal <cal1_data_chk_r$varindex0001> created at line 1030.
    Found 2-bit comparator equal for signal <cal1_detect_stable$cmp_eq0000> created at line 1073.
    Found 1-bit register for signal <cal1_dlyce_dq>.
    Found 1-bit register for signal <cal1_dlyinc_dq>.
    Found 1-bit register for signal <cal1_dqs_dq_init_phase>.
    Found 1-bit register for signal <cal1_first_edge_done>.
    Found 6-bit register for signal <cal1_first_edge_tap_cnt>.
    Found 1-bit register for signal <cal1_found_rising>.
    Found 1-bit register for signal <cal1_found_second_edge>.
    Found 1-bit register for signal <cal1_found_window>.
    Found 7-bit register for signal <cal1_idel_dec_cnt>.
    Found 7-bit addsub for signal <cal1_idel_dec_cnt$share0000> created at line 1242.
    Found 6-bit register for signal <cal1_idel_inc_cnt>.
    Found 6-bit adder for signal <cal1_idel_inc_cnt$addsub0000> created at line 1268.
    Found 6-bit register for signal <cal1_idel_max_tap>.
    Found 1-bit register for signal <cal1_idel_max_tap_we>.
    Found 6-bit comparator greatequal for signal <cal1_idel_max_tap_we$cmp_ge0000> created at line 1199.
    Found 6-bit updown counter for signal <cal1_idel_tap_cnt>.
    Found 1-bit register for signal <cal1_idel_tap_limit_hit>.
    Found 7-bit register for signal <cal1_low_freq_idel_dec>.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$add0000> created at line 1178.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$addsub0000> created at line 1178.
    Found 1-bit register for signal <cal1_ref_req>.
    Found 4-bit up counter for signal <cal1_window_cnt>.
    Found 1-bit register for signal <cal2_curr_sel>.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0000> created at line 1504.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0001> created at line 1504.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0002> created at line 1504.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0003> created at line 1504.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0004> created at line 1504.
    Found 1-bit register for signal <cal2_dlyce_dqs>.
    Found 1-bit register for signal <cal2_dlyinc_dqs>.
    Found 6-bit register for signal <cal2_idel_dec_cnt>.
    Found 6-bit subtractor for signal <cal2_idel_dec_cnt$addsub0000> created at line 1689.
    Found 6-bit up counter for signal <cal2_idel_tap_cnt>.
    Found 6-bit register for signal <cal2_idel_tap_limit>.
    Found 6-bit adder for signal <cal2_idel_tap_limit$sub0000> created at line 1491.
    Found 1-bit register for signal <cal2_idel_tap_limit_hit>.
    Found 6-bit subtractor for signal <cal2_idel_tap_limit_hit$addsub0000> created at line 1531.
    Found 6-bit comparator equal for signal <cal2_idel_tap_limit_hit$cmp_eq0000> created at line 1531.
    Found 1-bit register for signal <cal2_rd_data_fall_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_fall_last_pos>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_neg>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_pos>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_pos>.
    Found 4-bit register for signal <cal2_rd_data_sel>.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0000> created at line 150.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0001> created at line 906.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0002> created at line 906.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0003> created at line 906.
    Found 4-bit register for signal <cal2_rd_data_sel_r>.
    Found 1-bit register for signal <cal2_ref_req>.
    Found 1-bit register for signal <cal3_data_match>.
    Found 1-bit register for signal <cal3_data_match_stgd>.
    Found 5-bit subtractor for signal <cal3_rden_dly>.
    Found 5-bit register for signal <cal3_rden_srl_a>.
    Found 5-bit adder for signal <cal3_rden_srl_a$addsub0000> created at line 2045.
    Found 1-bit register for signal <cal4_data_match>.
    Found 1-bit register for signal <cal4_data_match_stgd>.
    Found 1-bit register for signal <cal4_dlyce_gate>.
    Found 1-bit register for signal <cal4_dlyinc_gate>.
    Found 1-bit register for signal <cal4_dlyrst_gate>.
    Found 5-bit register for signal <cal4_gate_srl_a>.
    Found 5-bit adder for signal <cal4_gate_srl_a$addsub0000> created at line 2622.
    Found 6-bit register for signal <cal4_idel_adj_cnt>.
    Found 6-bit subtractor for signal <cal4_idel_adj_cnt$addsub0000> created at line 2705.
    Found 1-bit register for signal <cal4_idel_adj_inc>.
    Found 1-bit register for signal <cal4_idel_bit_tap>.
    Found 1-bit register for signal <cal4_idel_max_tap>.
    Found 6-bit updown counter for signal <cal4_idel_tap_cnt>.
    Found 5-bit register for signal <cal4_rden_srl_a>.
    Found 1-bit register for signal <cal4_ref_req>.
    Found 1-bit register for signal <cal4_seek_left>.
    Found 1-bit register for signal <cal4_stable_window>.
    Found 4-bit up counter for signal <cal4_window_cnt>.
    Found 1-bit register for signal <calib_ctrl_gate_pulse_r>.
    Found 1-bit register for signal <calib_ctrl_rden_negedge_r>.
    Found 1-bit register for signal <calib_ctrl_rden_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_done_tmp<3>>.
    Found 2-bit register for signal <calib_done_tmp<1:0>>.
    Found 2-bit register for signal <calib_err<3:2>>.
    Found 2-bit register for signal <calib_err_2>.
    Found 1-bit register for signal <calib_init_gate_pulse_r>.
    Found 1-bit register for signal <calib_init_gate_pulse_r1>.
    Found 1-bit register for signal <calib_init_rden_r>.
    Found 20-bit register for signal <calib_rden_dly>.
    Found 2x3-bit multiplier for signal <calib_rden_dly$mult0000> created at line 2536.
    Found 1-bit 16-to-1 multiplexer for signal <calib_rden_dly$mux0000> created at line 2536.
    Found 1-bit 16-to-1 multiplexer for signal <calib_rden_dly$mux0001> created at line 2536.
    Found 1-bit 16-to-1 multiplexer for signal <calib_rden_dly$mux0002> created at line 2536.
    Found 1-bit 16-to-1 multiplexer for signal <calib_rden_dly$mux0003> created at line 2536.
    Found 1-bit 16-to-1 multiplexer for signal <calib_rden_dly$mux0004> created at line 2536.
    Found 1-bit register for signal <calib_rden_edge_r>.
    Found 5-bit down counter for signal <calib_rden_pipe_cnt>.
    Found 5-bit register for signal <calib_rden_srl_a>.
    Found 1-bit register for signal <calib_rden_srl_out_r1>.
    Found 1-bit register for signal <calib_rden_valid>.
    Found 1-bit register for signal <calib_rden_valid_stgd>.
    Found 5-bit register for signal <count_dq>.
    Found 2-bit register for signal <count_dqs>.
    Found 2-bit register for signal <count_gate>.
    Found 2-bit register for signal <count_rden>.
    Found 2-bit adder for signal <count_rden$addsub0000> created at line 2064.
    Found 6-bit updown counter for signal <dbg_dq_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_dqs_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_gate_tap_cnt>.
    Found 20-bit register for signal <gate_dly>.
    Found 4-bit register for signal <i_calib_done>.
    Found 32-bit register for signal <i_dlyce_dq>.
    Found 4-bit register for signal <i_dlyce_dqs>.
    Found 4-bit register for signal <i_dlyce_gate>.
    Found 32-bit register for signal <i_dlyinc_dq>.
    Found 4-bit register for signal <i_dlyinc_dqs>.
    Found 4-bit register for signal <i_dlyinc_gate>.
    Found 1-bit register for signal <i_dlyrst_dq>.
    Found 4-bit register for signal <i_dlyrst_gate>.
    Found 3-bit up counter for signal <idel_set_cnt>.
    Found 5-bit register for signal <next_count_dq>.
    Found 5-bit adder for signal <next_count_dq$addsub0000> created at line 1387.
    Found 2-bit register for signal <next_count_dqs>.
    Found 2-bit adder for signal <next_count_dqs$share0000> created at line 1564.
    Found 2-bit register for signal <next_count_gate>.
    Found 2-bit adder for signal <next_count_gate$addsub0000> created at line 2702.
    Found 1-bit register for signal <phy_init_rden_r>.
    Found 1-bit register for signal <phy_init_rden_r1>.
    Found 4-bit register for signal <rd_data_fall_1x_bit1_r1>.
    Found 32-bit register for signal <rd_data_fall_1x_r>.
    Found 4-bit register for signal <rd_data_fall_1x_r1>.
    Found 4-bit register for signal <rd_data_fall_2x_bit1_r>.
    Found 4-bit register for signal <rd_data_fall_2x_r>.
    Found 4-bit register for signal <rd_data_rise_1x_bit1_r1>.
    Found 32-bit register for signal <rd_data_rise_1x_r>.
    Found 4-bit register for signal <rd_data_rise_1x_r1>.
    Found 4-bit register for signal <rd_data_rise_2x_bit1_r>.
    Found 4-bit register for signal <rd_data_rise_2x_r>.
    Found 1-bit register for signal <rdd_fall_q1>.
    Found 1-bit register for signal <rdd_fall_q1_bit1>.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_fall_q1_r>.
    Found 1-bit register for signal <rdd_fall_q1_r1>.
    Found 1-bit register for signal <rdd_fall_q2>.
    Found 1-bit register for signal <rdd_fall_q2_bit1>.
    Found 1-bit register for signal <rdd_fall_q2_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q2_r>.
    Found 2-bit register for signal <rdd_mux_sel>.
    Found 1-bit register for signal <rdd_rise_q1>.
    Found 1-bit register for signal <rdd_rise_q1_bit1>.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_rise_q1_r>.
    Found 1-bit register for signal <rdd_rise_q1_r1>.
    Found 1-bit register for signal <rdd_rise_q2>.
    Found 1-bit register for signal <rdd_rise_q2_bit1>.
    Found 1-bit register for signal <rdd_rise_q2_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q2_r>.
    Found 1-bit register for signal <rden_dec>.
    Found 5-bit comparator greatequal for signal <rden_dec$cmp_ge0000> created at line 2132.
    Found 20-bit register for signal <rden_dly>.
    Found 5-bit register for signal <rden_dly_0>.
    Found 2x3-bit multiplier for signal <rden_dly_10$mult0000> created at line 2022.
    Found 1-bit register for signal <rden_inc>.
    Found 5-bit comparator lessequal for signal <rden_inc$cmp_le0000> created at line 2131.
    Found 4-bit register for signal <rden_mux>.
    Found 5-bit comparator equal for signal <rden_mux_1$cmp_eq0000> created at line 2127.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred  47 Counter(s).
	inferred 449 D-type flip-flop(s).
	inferred  17 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   6 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <ddr2_phy_calib> synthesized.


Synthesizing Unit <ddr2_phy_dqs_iob>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_dqs_iob.vhd".
    Found 1-bit register for signal <dqs_rst_n_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_phy_dqs_iob> synthesized.


Synthesizing Unit <ddr2_phy_dm_iob>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_dm_iob.vhd".
Unit <ddr2_phy_dm_iob> synthesized.


Synthesizing Unit <ddr2_phy_dq_iob>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_dq_iob.vhd".
WARNING:Xst:1780 - Signal <stg1_out_rise_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ddr2_phy_dq_iob> synthesized.


Synthesizing Unit <ddr2_usr_rd>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_usr_rd.vhd".
WARNING:Xst:1305 - Output <rd_ecc_error> is never assigned. Tied to value 00.
WARNING:Xst:1780 - Signal <sb_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rise_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rden_sel_r<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_rise_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_fall_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_rst_r_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fall_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_rden_r<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <rd_data_out_rise>.
    Found 32-bit register for signal <rd_data_out_fall>.
    Found 4-bit register for signal <ctrl_rden_r>.
    Found 1-bit register for signal <fifo_rden_r0>.
    Found 32-bit register for signal <rd_data_in_fall_r>.
    Found 32-bit register for signal <rd_data_in_rise_r>.
    Found 4-bit register for signal <rden_sel_r>.
    Summary:
	inferred 137 D-type flip-flop(s).
Unit <ddr2_usr_rd> synthesized.


Synthesizing Unit <ddr2_usr_addr_fifo>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_usr_addr_fifo.vhd".
WARNING:Xst:646 - Signal <fifo_data_out<35:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_addr_fifo> synthesized.


Synthesizing Unit <ddr2_usr_wr>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_usr_wr.vhd".
WARNING:Xst:1780 - Signal <mask_data_in_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_data_in_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_wr> synthesized.


Synthesizing Unit <DDR2_BurstController>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/DDR2_BurstController.vhd".
WARNING:Xst:1780 - Signal <cmd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_signal<63:42>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NextState> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CurrentState> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <DDR2_BurstController> synthesized.


Synthesizing Unit <camera_interface>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/camera_interface.vhdl".
WARNING:Xst:1780 - Signal <pxl_data_sync2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pxl_data_sync1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pxl_data32> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pxl_clk_sync_RE2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <camera_interface> synthesized.


Synthesizing Unit <DDR2_DataManager>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/DDR2_DataManager.vhd".
WARNING:Xst:646 - Signal <fifo_rstn_signal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_9> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 28                                             |
    | Inputs             | 7                                              |
    | Outputs            | 27                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_n                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 31-bit up accumulator for signal <buffer_addr_signal>.
    Found 1-bit register for signal <error_flag_signal>.
    Found 32-bit up counter for signal <frame_error_count>.
    Found 1-bit register for signal <frame_error_signal>.
    Found 32-bit comparator greatequal for signal <frame_error_signal$cmp_ge0000> created at line 674.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DDR2_DataManager> synthesized.


Synthesizing Unit <ddr2_usr_top>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_usr_top.vhd".
Unit <ddr2_usr_top> synthesized.


Synthesizing Unit <ddr2_phy_io>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_io.vhd".
Unit <ddr2_phy_io> synthesized.


Synthesizing Unit <ddr2_phy_top>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_phy_top.vhd".
Unit <ddr2_phy_top> synthesized.


Synthesizing Unit <ddr2_mem_if_top>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_mem_if_top.vhd".
Unit <ddr2_mem_if_top> synthesized.


Synthesizing Unit <ddr2_top>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/ddr2_top.vhd".
Unit <ddr2_top> synthesized.


Synthesizing Unit <DDR2_CORE_JAH>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/ipcore_dir/DDR2_CORE_JAH/user_design/rtl/DDR2_CORE_JAH.vhd".
WARNING:Xst:1780 - Signal <vio3_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio2_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio1_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio0_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rden_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rd_data_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dqs_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dq_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <DDR2_CORE_JAH> synthesized.


Synthesizing Unit <MOSES_FPGA_Design>.
    Related source file is "D:/MOSES/MOSES_Design/MOSES_FPGA_Design/MOSES_FPGA_Design.vhd".
WARNING:Xst:1780 - Signal <user_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reg_bank_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rden> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pxl_addr_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pxl_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <phy_init_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <output_gpio_registers> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <missed_frame> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mig_af_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_interrupts> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_bus_gpio> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <interrupt_signal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <interrupt_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <interrupt_ack_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <interrupt_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpio_output_register> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpio_input_register> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpio_input_interrupt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <frame_ready> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ds_readyn_ddr_signal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ds_lb_blastn_signal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dma_done_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_wrmask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_wrdata> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_wdf_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr2_readyn_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_lb_blastn_signal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_interface_ila_signal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_interface_ila_ctrl_signal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_ila_signal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_ila_ctrl_signal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_cmd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_clkdv> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_clk90> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_af_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddr2_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <camera_interface_ctrl_signal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <camera_ila_signal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <app_wdf_data_signal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <app_wdf_afull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <app_af_afull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <allClkStable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <count_1Hz>.
    Found 26-bit up counter for signal <count_frame_trigger>.
    Found 1-bit register for signal <frame_trigger>.
    Found 32-bit register for signal <input_gpio_interrupt_ack>.
    Found 1-bit tristate buffer for signal <lb_adsn_signal>.
    Found 1-bit tristate buffer for signal <lb_blastn_signal>.
    Found 1-bit tristate buffer for signal <lb_breqi_signal>.
    Found 4-bit tristate buffer for signal <lb_dp_signal>.
    Found 2-bit tristate buffer for signal <lb_dreqn_signal>.
    Found 1-bit tristate buffer for signal <lb_eotn_signal>.
    Found 30-bit tristate buffer for signal <lb_la_signal>.
    Found 4-bit tristate buffer for signal <lb_lben_signal>.
    Found 32-bit tristate buffer for signal <lb_ld_signal>.
    Found 1-bit tristate buffer for signal <lb_lw_rn_signal>.
    Found 1-bit tristate buffer for signal <lb_pmereon_signal>.
    Found 1-bit tristate buffer for signal <lb_readyn_signal>.
    Found 1-bit tristate buffer for signal <lb_useri_signal>.
    Found 1-bit register for signal <reset_flag>.
    Summary:
	inferred   2 Counter(s).
	inferred  34 D-type flip-flop(s).
	inferred  80 Tristate(s).
Unit <MOSES_FPGA_Design> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x4-bit ROM                                          : 1
 20x48-bit ROM                                         : 1
# Multipliers                                          : 2
 2x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 24
 2-bit adder                                           : 4
 24-bit adder                                          : 1
 30-bit adder                                          : 1
 5-bit adder                                           : 5
 5-bit subtractor                                      : 2
 6-bit adder                                           : 3
 6-bit subtractor                                      : 4
 7-bit adder                                           : 3
 7-bit addsub                                          : 1
# Counters                                             : 77
 12-bit up counter                                     : 1
 14-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 3
 26-bit up counter                                     : 2
 3-bit down counter                                    : 3
 3-bit up counter                                      : 1
 30-bit up counter                                     : 1
 32-bit up counter                                     : 2
 4-bit down counter                                    : 2
 4-bit up counter                                      : 6
 5-bit down counter                                    : 5
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 42
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 2-bit up accumulator                                  : 1
 31-bit up accumulator                                 : 1
# Registers                                            : 689
 1-bit register                                        : 606
 12-bit register                                       : 2
 13-bit register                                       : 2
 15-bit register                                       : 1
 16-bit register                                       : 10
 2-bit register                                        : 15
 24-bit register                                       : 1
 25-bit register                                       : 3
 3-bit register                                        : 2
 31-bit register                                       : 5
 32-bit register                                       : 9
 4-bit register                                        : 9
 48-bit register                                       : 1
 5-bit register                                        : 9
 6-bit register                                        : 7
 64-bit register                                       : 2
 7-bit register                                        : 3
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 35
 13-bit comparator not equal                           : 4
 15-bit comparator equal                               : 1
 2-bit comparator equal                                : 5
 2-bit comparator less                                 : 1
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 1
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 3
 5-bit comparator lessequal                            : 5
 6-bit comparator equal                                : 1
 6-bit comparator greatequal                           : 2
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 7
 1-bit 16-to-1 multiplexer                             : 5
 1-bit 32-to-1 multiplexer                             : 2
# Tristates                                            : 17
 1-bit tristate buffer                                 : 14
 30-bit tristate buffer                                : 1
 32-bit tristate buffer                                : 1
 4-bit tristate buffer                                 : 1
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <DDR2_Manager0/CurrentState/FSM> on signal <CurrentState[1:15]> with one-hot encoding.
-------------------------------------
 State            | Encoding
-------------------------------------
 idle             | 000000000000001
 buffer_data0     | 000000000000010
 buffer_data1     | 000000000001000
 buffer_load_addr | 000000000010000
 dma_init         | 000000000000100
 dma_idle         | 000000000100000
 dma_ddr_fetch    | 000000001000000
 dma_data_wait    | 000000010000000
 dma_data0        | 000000100000000
 dma_data1        | 000010000000000
 dma_data2        | 001000000000000
 dma_data3        | 100000000000000
 dma_data1_wait   | 000001000000000
 dma_data2_wait   | 000100000000000
 dma_data3_wait   | 010000000000000
-------------------------------------
Optimizing FSM <u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state/FSM> on signal <cal3_state[1:5]> with one-hot encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 cal3_idle               | 00001
 cal3_init               | 00010
 cal3_detect             | 10000
 cal3_rden_pipe_clr_wait | 00100
 cal3_done               | 01000
-------------------------------------
Optimizing FSM <u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state/FSM> on signal <cal2_state[1:9]> with one-hot encoding.
-------------------------------------------
 State                        | Encoding
-------------------------------------------
 cal2_idle                    | 000000001
 cal2_init                    | 000000010
 cal2_init_idel_wait          | 000000100
 cal2_find_edge_pos           | 000001000
 cal2_find_edge_idel_wait_pos | 000100000
 cal2_find_edge_neg           | 001000000
 cal2_find_edge_idel_wait_neg | 100000000
 cal2_dec_idel                | 010000000
 cal2_done                    | 000010000
-------------------------------------------
Optimizing FSM <u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state/FSM> on signal <cal1_state[1:11]> with one-hot encoding.
-------------------------------------------
 State                      | Encoding
-------------------------------------------
 cal1_idle                  | 00000000001
 cal1_init                  | 00000000010
 cal1_inc_idel              | 00000000100
 cal1_find_first_edge       | 00000001000
 cal1_first_edge_idel_wait  | 00000100000
 cal1_found_first_edge_wait | 00000010000
 cal1_find_second_edge      | 00001000000
 cal1_second_edge_idel_wait | 00100000000
 cal1_calc_idel             | 00010000000
 cal1_dec_idel              | 01000000000
 cal1_done                  | 10000000000
-------------------------------------------
Optimizing FSM <u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state/FSM> on signal <cal4_state[1:8]> with one-hot encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 cal4_idle               | 00000001
 cal4_init               | 00000010
 cal4_find_window        | 00010000
 cal4_find_edge          | 00001000
 cal4_idel_wait          | 01000000
 cal4_rden_pipe_clr_wait | 00000100
 cal4_adj_idel           | 00100000
 cal4_done               | 10000000
-------------------------------------
Optimizing FSM <u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r/FSM> on signal <init_state_r[1:28]> with one-hot encoding.
---------------------------------------------------------
 State                   | Encoding
---------------------------------------------------------
 init_cal1_read          | 0000000000000000000000000001
 init_cal2_read          | 0000000000000010000000000000
 init_cal3_read          | 0001000000000000000000000000
 init_cal4_read          | 0000000000010000000000000000
 init_cal1_write         | 0000000000000001000000000000
 init_cal2_write         | 0000000000000100000000000000
 init_cal3_write         | 0000000000001000000000000000
 init_dummy_active_wait  | 0000000000000000100000000000
 init_precharge          | 0000000000000000000000001000
 init_load_mode          | 0000000000000000000000010000
 init_auto_refresh       | 0000000000000000000000100000
 init_idle               | 0000000000000000000000000010
 init_cnt_200            | 0000000000000000000000000100
 init_cnt_200_wait       | 0000000000000000000010000000
 init_precharge_wait     | 0000000000000000000100000000
 init_mode_register_wait | 0000000000000000001000000000
 init_auto_refresh_wait  | 0000000000000000010000000000
 init_deep_memory_st     | unreached
 init_dummy_active       | 0000000000000000000001000000
 init_cal1_write_read    | 0000000001000000000000000000
 init_cal1_read_wait     | 0000000010000000000000000000
 init_cal2_write_read    | 0000001000000000000000000000
 init_cal2_read_wait     | 0000010000000000000000000000
 init_cal3_write_read    | 0000100000000000000000000000
 init_cal3_read_wait     | 0010000000000000000000000000
 init_cal4_read_wait     | 1000000000000000000000000000
 init_calib_ref          | 0000000100000000000000000000
 init_zqcl               | unreached
 init_wait_dllk_zqinit   | unreached
 init_cal4_write         | 0000000000100000000000000000
 init_cal4_write_read    | 0100000000000000000000000000
---------------------------------------------------------
Optimizing FSM <u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r/FSM> on signal <state_r[1:12]> with one-hot encoding.
----------------------------------------
 State                  | Encoding
----------------------------------------
 ctrl_idle              | 000000000001
 ctrl_precharge         | 000000100000
 ctrl_precharge_wait    | 000000010000
 ctrl_auto_refresh      | 000000000010
 ctrl_auto_refresh_wait | 000001000000
 ctrl_active            | 000000001000
 ctrl_active_wait       | 000010000000
 ctrl_burst_read        | 001000000000
 ctrl_read_wait         | 100000000000
 ctrl_burst_write       | 000100000000
 ctrl_write_wait        | 010000000000
 ctrl_precharge_wait1   | 000000000100
----------------------------------------
Optimizing FSM <PLX_MASTER/ctrlState/FSM> on signal <ctrlState[1:8]> with one-hot encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 00000001
 req_bus            | 00000010
 address            | 00000100
 transfer           | 00001000
 cfg_complete       | 00010000
 complete           | 01000000
 wait_wr_fifo_empty | 00100000
 back_off           | 10000000
--------------------------------
Optimizing FSM <PLX_SLAVE/ctrlState/FSM> on signal <ctrlState[1:5]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 00001
 addr_valid   | 00010
 addr_invalid | 00100
 ready        | 01000
 wait_blast   | 10000
--------------------------
Optimizing FSM <PLX_ARBITER/curState/FSM> on signal <curState[1:5]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 ds_check    | 00001
 dm_check    | 00100
 ds_transfer | 00010
 dm_transfer | 01000
 dm_backoff  | 10000
-------------------------
Reading core <ipcore_dir/LOCAL_BUS_ILA.ngc>.
Reading core <ipcore_dir/Camera_Interface_ICON.ngc>.
Reading core <ipcore_dir/DDR2_DataManager_ILA.ngc>.
Loading core <LOCAL_BUS_ILA> for timing and area information for instance <LB_ILA0>.
Loading core <Camera_Interface_ICON> for timing and area information for instance <CAMERA_ICON0>.
Loading core <DDR2_DataManager_ILA> for timing and area information for instance <DDR2_DataManager_ILA0>.
INFO:Xst:2261 - The FF/Latch <interrupt_15> in Unit <P_INPUT_GPIO> is equivalent to the following 10 FFs/Latches, which will be removed : <interrupt_16> <interrupt_17> <interrupt_18> <interrupt_19> <interrupt_20> <interrupt_21> <interrupt_22> <interrupt_23> <interrupt_24> <interrupt_25> 
INFO:Xst:2261 - The FF/Latch <dq_oe_270_1> in Unit <u_phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_oe_270> 
INFO:Xst:2261 - The FF/Latch <init_state_r1_17> in Unit <u_phy_init> is equivalent to the following 2 FFs/Latches, which will be removed : <init_state_r1_27> <init_state_r1_28> 
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_25> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_24> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_19> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_23> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_18> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_22> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_17> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_21> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_16> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_20> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_15> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_25> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_24> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_23> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_22> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_21> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_20> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_19> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_18> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_17> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_16> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_15> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_15> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dout_36> of sequential type is unconnected in block <u_CfgRom>.
WARNING:Xst:2677 - Node <dout_37> of sequential type is unconnected in block <u_CfgRom>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <af_addr_r1_25> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_25> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_0> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_1> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_2> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_3> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_4> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_5> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_6> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_7> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_8> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_9> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_25> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_7> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_9> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_15> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_20> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_16> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_21> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_17> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_22> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_18> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_23> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_19> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_24> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_25> is unconnected in block <MOSES_FPGA_Design>.

Synthesizing (advanced) Unit <ddr2_phy_calib>.
	Found pipelined multiplier on signal <calib_rden_dly_mult0000>:
		- 1 pipeline level(s) found in a register on signal <count_gate>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <rden_dly_10_mult0000>:
		- 1 pipeline level(s) found in a register on signal <count_rden>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_calib_rden_dly_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rden_dly_10_mult0000 by adding 1 register level(s).
Unit <ddr2_phy_calib> synthesized (advanced).

Synthesizing (advanced) Unit <plxCfgRom>.
INFO:Xst:3016 - Currently unable to implement the ROM <Mrom_dout_rom0000> as a read-only block RAM. Please look for coming software updates.
Unit <plxCfgRom> synthesized (advanced).
WARNING:Xst:2677 - Node <af_addr_r1_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_0> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_1> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_2> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_3> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_4> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_5> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_6> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_7> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_8> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_9> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_7> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_9> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 10
# ROMs                                                 : 2
 16x4-bit ROM                                          : 1
 20x48-bit ROM                                         : 1
# Multipliers                                          : 2
 2x3-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 23
 2-bit adder                                           : 3
 24-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 5
 5-bit subtractor                                      : 2
 6-bit adder                                           : 3
 6-bit subtractor                                      : 4
 7-bit adder                                           : 3
 7-bit addsub                                          : 1
# Counters                                             : 76
 12-bit up counter                                     : 1
 14-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 3
 26-bit up counter                                     : 2
 3-bit down counter                                    : 3
 3-bit up counter                                      : 1
 30-bit up counter                                     : 1
 32-bit up counter                                     : 2
 4-bit down counter                                    : 2
 4-bit up counter                                      : 6
 5-bit down counter                                    : 4
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 42
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 2-bit up accumulator                                  : 1
 31-bit up accumulator                                 : 1
# Registers                                            : 1936
 Flip-Flops                                            : 1936
# Comparators                                          : 35
 13-bit comparator not equal                           : 4
 15-bit comparator equal                               : 1
 2-bit comparator equal                                : 5
 2-bit comparator less                                 : 1
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 1
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 3
 5-bit comparator lessequal                            : 5
 6-bit comparator equal                                : 1
 6-bit comparator greatequal                           : 2
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 7
 1-bit 16-to-1 multiplexer                             : 5
 1-bit 32-to-1 multiplexer                             : 2
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <dq_oe_270_1> in Unit <ddr2_phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_oe_270> 
INFO:Xst:2146 - In block <plx32BitMaster>, Counter <v_cnt0> <cfgRomPtrCur> are equivalent, XST will keep only <v_cnt0>.
WARNING:Xst:1710 - FF/Latch <dout_3> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_4> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_5> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_36> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_37> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_45> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_46> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_47> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <clkControlMem_JAH>.
WARNING:Xst:1710 - FF/Latch <burst_addr_r_0> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance DCM_BASE0 in unit clkControlMem_JAH of type DCM_BASE has been replaced by DCM_ADV
INFO:Xst:1901 - Instance gen_stg2_sg1.u_iddr_dq in unit ddr2_phy_dq_iob of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance u_af in unit ddr2_usr_addr_fifo of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance gen_no_ecc.gen_wdf[0].u_wdf in unit ddr2_usr_wr of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance FIFO36_72_READ_DATA in unit DDR2_BurstController of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance FIFO36_72_WRITE_DATA in unit DDR2_BurstController of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance FIFO36_72_WRITE_ADDR in unit DDR2_BurstController of type FIFO36_72 has been replaced by FIFO36_72_EXP
WARNING:Xst:1293 - FF/Latch <ctrlState_FSM_FFd3> has a constant value of 0 in block <plx32BitMaster>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ddr_addr_r_1> in Unit <ddr2_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r_4> 
INFO:Xst:2261 - The FF/Latch <count_gate_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult_calib_rden_dly_mult0000_1> 
INFO:Xst:2261 - The FF/Latch <count_gate_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult_calib_rden_dly_mult0000_0> 
INFO:Xst:2261 - The FF/Latch <count_rden_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult_rden_dly_10_mult0000_1> 
INFO:Xst:2261 - The FF/Latch <count_rden_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult_rden_dly_10_mult0000_0> 

Optimizing unit <MOSES_FPGA_Design> ...

Optimizing unit <plxArb> ...

Optimizing unit <plx32BitSlave> ...

Optimizing unit <plx32BitMaster> ...

Optimizing unit <plxCfgRom> ...
INFO:Xst:2261 - The FF/Latch <dout_34> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_35> 
INFO:Xst:2261 - The FF/Latch <dout_17> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_22> <dout_25> <dout_26> <dout_29> 
INFO:Xst:2261 - The FF/Latch <dout_18> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_21> 
INFO:Xst:2261 - The FF/Latch <dout_19> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_20> <dout_23> <dout_27> <dout_31> 
INFO:Xst:2261 - The FF/Latch <dout_9> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_12> 
INFO:Xst:2261 - The FF/Latch <dout_14> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_15> 
INFO:Xst:2261 - The FF/Latch <dout_34> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_35> 
INFO:Xst:2261 - The FF/Latch <dout_17> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_22> <dout_25> <dout_26> <dout_29> 
INFO:Xst:2261 - The FF/Latch <dout_18> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_21> 
INFO:Xst:2261 - The FF/Latch <dout_19> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_20> <dout_23> <dout_27> <dout_31> 
INFO:Xst:2261 - The FF/Latch <dout_9> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_12> 
INFO:Xst:2261 - The FF/Latch <dout_14> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_15> 
INFO:Xst:2261 - The FF/Latch <dout_17> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_22> <dout_25> <dout_26> <dout_29> 
INFO:Xst:2261 - The FF/Latch <dout_34> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_35> 
INFO:Xst:2261 - The FF/Latch <dout_18> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_21> 
INFO:Xst:2261 - The FF/Latch <dout_9> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_12> 
INFO:Xst:2261 - The FF/Latch <dout_19> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_20> <dout_23> <dout_27> <dout_31> 
INFO:Xst:2261 - The FF/Latch <dout_14> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_15> 
INFO:Xst:2261 - The FF/Latch <dout_34> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_35> 
INFO:Xst:2261 - The FF/Latch <dout_17> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_22> <dout_25> <dout_26> <dout_29> 
INFO:Xst:2261 - The FF/Latch <dout_18> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_21> 
INFO:Xst:2261 - The FF/Latch <dout_9> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_12> 
INFO:Xst:2261 - The FF/Latch <dout_19> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_20> <dout_23> <dout_27> <dout_31> 
INFO:Xst:2261 - The FF/Latch <dout_14> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_15> 

Optimizing unit <reg32_ReadOnly> ...

Optimizing unit <reg32_ReadWrite> ...

Optimizing unit <interrupt_logic> ...

Optimizing unit <POWER_DOWN_TIMER> ...

Optimizing unit <counter_peripheral> ...

Optimizing unit <PXL_DATA_GENERATOR> ...

Optimizing unit <DFF> ...

Optimizing unit <COUNTER> ...

Optimizing unit <REG16> ...

Optimizing unit <REG16_EN> ...

Optimizing unit <ddr2_ctrl> ...

Optimizing unit <ddr2_phy_write> ...

Optimizing unit <REG_GENERIC_1> ...

Optimizing unit <REG_GENERIC_2> ...

Optimizing unit <clkControlMem_JAH> ...

Optimizing unit <ddr2_idelay_ctrl> ...

Optimizing unit <ddr2_infrastructure> ...

Optimizing unit <ddr2_phy_ctl_io> ...

Optimizing unit <ddr2_phy_init> ...

Optimizing unit <ddr2_phy_calib> ...

Optimizing unit <ddr2_phy_dqs_iob> ...

Optimizing unit <ddr2_phy_dm_iob> ...

Optimizing unit <ddr2_phy_dq_iob> ...

Optimizing unit <ddr2_usr_rd> ...

Optimizing unit <ddr2_usr_addr_fifo> ...

Optimizing unit <ddr2_usr_wr> ...

Optimizing unit <DDR2_BurstController> ...

Optimizing unit <camera_sim> ...

Optimizing unit <SYNC> ...

Optimizing unit <SYNC16> ...

Optimizing unit <SHIFT_REG64> ...

Optimizing unit <DDR2_DataManager> ...

Optimizing unit <ddr2_usr_top> ...

Optimizing unit <ddr2_phy_io> ...

Optimizing unit <camera_interface> ...

Optimizing unit <ddr2_phy_top> ...

Optimizing unit <ddr2_mem_if_top> ...

Optimizing unit <ddr2_top> ...

Optimizing unit <DDR2_CORE_JAH> ...
WARNING:Xst:1710 - FF/Latch <interrupt_25> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_24> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_19> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_23> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_18> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_22> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_17> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_21> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_16> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_20> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_15> (without init value) has a constant value of 0 in block <P_INPUT_GPIO_INTERRUPT_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_25> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_24> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_23> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_22> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_21> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_15> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_16> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_17> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_18> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_19> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_20> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_21> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_22> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_23> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_24> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <interrupt_25> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_15> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_16> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_17> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_18> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_19> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_Q_signal_20> (without init value) has a constant value of 0 in block <P_INPUT_GPIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <calib_err_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_err_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_err_2_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <rden_dec> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_err_2_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_15> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_20> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_16> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_21> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_17> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_22> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_18> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_23> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_19> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_24> is unconnected in block <MOSES_FPGA_Design>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <input_gpio_interrupt_ack_25> is unconnected in block <MOSES_FPGA_Design>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MOSES_FPGA_Design, actual ratio is 10.
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
FlipFlop u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 has been replicated 3 time(s)
FlipFlop reset_flag has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <u_ddr2_infrastructure> :
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <rst200_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <rst90_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <rst0_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 12-bit shift register was found for signal <rstdiv0_sync_r_11> and currently occupies 12 logic cells (6 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <u_ddr2_infrastructure> processed.

Processing Unit <u_phy_init> :
	Found 15-bit shift register for signal <calib_start_shift3_r_15>.
	Found 15-bit shift register for signal <calib_start_shift0_r_15>.
	Found 15-bit shift register for signal <calib_start_shift1_r_15>.
	Found 16-bit shift register for signal <i_calib_start_2>.
	Found 3-bit shift register for signal <i_phy_init_done>.
Unit <u_phy_init> processed.

Processing Unit <u_phy_write> :
	Found 2-bit shift register for signal <dq_oe_n_0>.
	Found 2-bit shift register for signal <dq_oe_n_1>.
	Found 2-bit shift register for signal <dm_ce>.
	Found 2-bit shift register for signal <dqs_rst_n>.
	Found 2-bit shift register for signal <dqs_oe_n>.
Unit <u_phy_write> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2228
 Flip-Flops                                            : 2228
# Shift Registers                                      : 10
 15-bit shift register                                 : 3
 16-bit shift register                                 : 1
 2-bit shift register                                  : 5
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MOSES_FPGA_Design.ngr
Top Level Output File Name         : MOSES_FPGA_Design
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 216

Cell Usage :
# BELS                             : 4331
#      GND                         : 196
#      INV                         : 149
#      LUT1                        : 315
#      LUT2                        : 402
#      LUT3                        : 401
#      LUT4                        : 351
#      LUT5                        : 288
#      LUT6                        : 777
#      MUXCY                       : 279
#      MUXCY_L                     : 657
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 43
#      MUXF8                       : 4
#      VCC                         : 80
#      XORCY                       : 386
# FlipFlops/Latches                : 6834
#      FD                          : 1590
#      FD_1                        : 2
#      FDC                         : 292
#      FDCE                        : 377
#      FDCPE                       : 21
#      FDCPE_1                     : 4
#      FDE                         : 203
#      FDP                         : 1126
#      FDPE                        : 2055
#      FDR                         : 334
#      FDRE                        : 297
#      FDRS                        : 49
#      FDRSE                       : 196
#      FDRSE_1                     : 68
#      FDS                         : 93
#      FDS_1                       : 2
#      FDSE                        : 18
#      IDDR_2CLK                   : 32
#      LDC                         : 2
#      ODDR                        : 73
# RAMS                             : 30
#      RAMB16                      : 2
#      RAMB36_EXP                  : 28
# Shift Registers                  : 1623
#      SRL16                       : 1024
#      SRL16E                      : 2
#      SRLC16E                     : 152
#      SRLC32E                     : 445
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 210
#      IBUF                        : 42
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 103
#      IOBUFDS                     : 4
#      OBUF                        : 49
#      OBUFDS                      : 1
#      OBUFT                       : 9
# DCM_ADVs                         : 2
#      DCM_ADV                     : 2
# Others                           : 52
#      BSCAN_VIRTEX5               : 1
#      BUFIO                       : 4
#      FIFO36_72_EXP               : 4
#      FIFO36_EXP                  : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 40
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff665-1 


Slice Logic Utilization: 
 Number of Slice Registers:            6833  out of  28800    23%  
 Number of Slice LUTs:                 4306  out of  28800    14%  
    Number used as Logic:              2683  out of  28800     9%  
    Number used as Memory:             1623  out of   7680    21%  
       Number used as SRL:             1623

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8827
   Number with an unused Flip Flop:    1994  out of   8827    22%  
   Number with an unused LUT:          4521  out of   8827    51%  
   Number of fully used LUT-FF pairs:  2312  out of   8827    26%  
   Number of unique control sets:       308

IO Utilization: 
 Number of IOs:                         216
 Number of bonded IOBs:                 215  out of    360    59%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:               29  out of     60    48%  
    Number using Block RAM only:         29
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  
 Number of DCM_ADVs:                      2  out of     12    16%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                             | Clock buffer(FF name)                                                                                       | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
lb_lclko_fb                                                                                                                                                                                              | DCM_ADV_INST:CLK0                                                                                           | 6072  |
CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                                                      | BUFG                                                                                                        | 268   |
CAMERA_ICON0/CONTROL1<13>(CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                                                                                                                   | NONE(*)(LB_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                         | 1     |
CAMERA_ICON0/U0/iUPDATE_OUT                                                                                                                                                                              | NONE(CAMERA_ICON0/U0/U_ICON/U_iDATA_CMD)                                                                    | 1     |
mainclkp                                                                                                                                                                                                 | IBUFGDS                                                                                                     | 4     |
u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in                                                                                                                                                           | BUFG                                                                                                        | 746   |
mainclkp                                                                                                                                                                                                 | DCM_BASE0:CLK2X                                                                                             | 25    |
u_DDR2_CORE/u_ddr2_infrastructure/clk90_bufg_in                                                                                                                                                          | BUFG                                                                                                        | 190   |
u_DDR2_CORE/u_ddr2_infrastructure/clkdiv0_bufg_in                                                                                                                                                        | BUFG                                                                                                        | 668   |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                  | Buffer(FF name)                                                                                                                                                                           | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
DDR2_Manager0/DDR2_DataManager_ILA0/N0(DDR2_Manager0/DDR2_DataManager_ILA0/XST_GND:G)                                                                                                           | NONE(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                     | 769   |
CAMERA_ICON0/CONTROL1<20>(CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE:O)                                                                                                          | NONE(LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 512   |
LB_ILA0/N0(LB_ILA0/XST_GND:G)                                                                                                                                                                   | NONE(LB_ILA0/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                                                 | 257   |
DDR2_Manager0/DDR2_DataManager_ILA0/N1(DDR2_Manager0/DDR2_DataManager_ILA0/XST_VCC:P)                                                                                                           | NONE(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16)| 86    |
DDR2_Manager0/REG1/rst_n_inv(DDR2_Manager0/REG1/rst_n_inv1_INV_0:O)                                                                                                                             | NONE(DDR2_Manager0/REG1/Q_0)                                                                                                                                                              | 64    |
u_DDR2_CORE/u_ddr2_infrastructure/rst_tmp(u_DDR2_CORE/u_ddr2_infrastructure/rst_tmp1:O)                                                                                                         | NONE(u_DDR2_CORE/u_ddr2_infrastructure/rst0_sync_r_0)                                                                                                                                     | 62    |
output_gpio_register<26>_inv(output_gpio_register<26>_inv1_INV_0:O)                                                                                                                             | NONE(count_1Hz_0)                                                                                                                                                                         | 61    |
LB_ILA0/N1(LB_ILA0/XST_VCC:P)                                                                                                                                                                   | NONE(LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16)                            | 60    |
DDR2_Manager0/CurrentState_FSM_Acst_FSM_inv(DDR2_Manager0/CurrentState_FSM_Acst_FSM_inv1_INV_0:O)                                                                                               | NONE(DDR2_Manager0/CurrentState_FSM_FFd1)                                                                                                                                                 | 49    |
PLX_MASTER/ctrlState_FSM_Acst_FSM_inv(PLX_MASTER/ctrlState_FSM_Acst_FSM_inv1_INV_0:O)                                                                                                           | NONE(PLX_MASTER/cfgPending)                                                                                                                                                               | 49    |
P_INPUT_GPIO/rst_n_inv(P_INPUT_GPIO/rst_n_inv1_INV_0:O)                                                                                                                                         | NONE(P_INPUT_GPIO/interrupt_0)                                                                                                                                                            | 42    |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/N0(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/XST_GND:G)                                                         | NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr)                                                                                                  | 36    |
CAMERA_SIM0/rst_n_inv(CAMERA_SIM0/rst_n_inv1_INV_0:O)                                                                                                                                           | NONE(CAMERA_SIM0/camera_sim_current_state_0)                                                                                                                                              | 33    |
OUTPUT_DDR2_ADDR/rst_n_inv(OUTPUT_DDR2_ADDR/rst_n_inv321_INV_0:O)                                                                                                                               | NONE(OUTPUT_DDR2_ADDR/user_Q_0)                                                                                                                                                           | 32    |
OUTPUT_DDR2_CTRL/rst_n_inv(OUTPUT_DDR2_CTRL/rst_n_inv321_INV_0:O)                                                                                                                               | NONE(OUTPUT_DDR2_CTRL/user_Q_0)                                                                                                                                                           | 32    |
OUTPUT_GPIO/rst_n_inv(OUTPUT_GPIO/rst_n_inv321_INV_0:O)                                                                                                                                         | NONE(OUTPUT_GPIO/user_Q_0)                                                                                                                                                                | 32    |
P_INPUT_GPIO_INTERRUPT_ENABLE/rst_n_inv(P_INPUT_GPIO_INTERRUPT_ENABLE/rst_n_inv321_INV_0:O)                                                                                                     | NONE(P_INPUT_GPIO_INTERRUPT_ENABLE/user_Q_0)                                                                                                                                              | 32    |
COUNTER0/rst_n_inv(COUNTER0/rst_n_inv1_INV_0:O)                                                                                                                                                 | NONE(COUNTER0/count_0)                                                                                                                                                                    | 27    |
u_DDR2_CORE/u_ddr2_infrastructure/locked_inv(u_DDR2_CORE/u_ddr2_infrastructure/locked_inv1_INV_0:O)                                                                                             | NONE(u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_0)                                                                                                                                   | 25    |
P_INPUT_GPIO_INTERRUPT_LOGIC/rst_n_inv(P_INPUT_GPIO_INTERRUPT_LOGIC/rst_n_inv321_INV_0:O)                                                                                                       | NONE(P_INPUT_GPIO_INTERRUPT_LOGIC/interrupt_0)                                                                                                                                            | 21    |
lb_lresetn_inv(lb_lresetn_inv1_INV_0:O)                                                                                                                                                         | NONE(input_gpio_interrupt_ack_0)                                                                                                                                                          | 21    |
CAMERA_SIM0/PXL_DATA_GEN0/rst_n_inv(CAMERA_SIM0/PXL_DATA_GEN0/rst_n_inv1_INV_0:O)                                                                                                               | NONE(CAMERA_SIM0/PXL_DATA_GEN0/address_bits_0)                                                                                                                                            | 17    |
CAMERA_INTERFACE0/DATA_SYNC0/REG0/rst_n_inv(CAMERA_INTERFACE0/DATA_SYNC0/REG0/rst_n_inv1_INV_0:O)                                                                                               | NONE(CAMERA_INTERFACE0/DATA_SYNC0/REG0/Q_0)                                                                                                                                               | 16    |
CAMERA_INTERFACE0/DATA_SYNC0/REG1/rst_n_inv(CAMERA_INTERFACE0/DATA_SYNC0/REG1/rst_n_inv1_INV_0:O)                                                                                               | NONE(CAMERA_INTERFACE0/DATA_SYNC0/REG1/Q_0)                                                                                                                                               | 16    |
CAMERA_INTERFACE0/SHIFT_REG3/REG0/rst_n_inv(CAMERA_INTERFACE0/SHIFT_REG3/REG0/rst_n_inv1_INV_0:O)                                                                                               | NONE(CAMERA_INTERFACE0/SHIFT_REG3/REG0/Q_0)                                                                                                                                               | 16    |
CAMERA_INTERFACE0/SHIFT_REG3/REG1/rst_n_inv(CAMERA_INTERFACE0/SHIFT_REG3/REG1/rst_n_inv1_INV_0:O)                                                                                               | NONE(CAMERA_INTERFACE0/SHIFT_REG3/REG1/Q_0)                                                                                                                                               | 16    |
CAMERA_INTERFACE0/SHIFT_REG3/REG2/rst_n_inv(CAMERA_INTERFACE0/SHIFT_REG3/REG2/rst_n_inv1_INV_0:O)                                                                                               | NONE(CAMERA_INTERFACE0/SHIFT_REG3/REG2/Q_0)                                                                                                                                               | 16    |
CAMERA_INTERFACE0/SHIFT_REG3/REG3/rst_n_inv(CAMERA_INTERFACE0/SHIFT_REG3/REG3/rst_n_inv1_INV_0:O)                                                                                               | NONE(CAMERA_INTERFACE0/SHIFT_REG3/REG3/Q_0)                                                                                                                                               | 16    |
DDR2_Manager0/DDR2_BC0/N1(DDR2_Manager0/DDR2_BC0/XST_VCC:P)                                                                                                                                     | NONE(DDR2_Manager0/DDR2_BC0/FIFO36_72_READ_DATA)                                                                                                                                          | 12    |
CAMERA_ICON0/U0/U_ICON/U_CMD/iSEL_n(CAMERA_ICON0/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                                                                     | NONE(CAMERA_ICON0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                                            | 10    |
u_DDR2_CORE/u_ddr2_infrastructure/rst0_sync_r_24(u_DDR2_CORE/u_ddr2_infrastructure/rst0_sync_r_24:Q)                                                                                            | NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                                    | 10    |
CAMERA_INTERFACE0/COUNTER3/rst_n_inv(CAMERA_INTERFACE0/COUNTER3/rst_n_inv1_INV_0:O)                                                                                                             | NONE(CAMERA_INTERFACE0/COUNTER3/count_0)                                                                                                                                                  | 9     |
DDR2_Manager0/REG0/rst_n_inv(DDR2_Manager0/REG0/rst_n_inv1_INV_0:O)                                                                                                                             | NONE(DDR2_Manager0/REG0/Q_0)                                                                                                                                                              | 9     |
PLX_ARBITER/curState_or0000(PLX_ARBITER/curState_or00001:O)                                                                                                                                     | NONE(PLX_ARBITER/curState_FSM_FFd1)                                                                                                                                                       | 5     |
PLX_SLAVE/ctrlState_FSM_Acst_FSM_inv(PLX_SLAVE/ctrlState_FSM_Acst_FSM_inv1_INV_0:O)                                                                                                             | NONE(PLX_SLAVE/ctrlState_FSM_FFd1)                                                                                                                                                        | 5     |
LB_ILA0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(LB_ILA0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                                               | NONE(LB_ILA0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                    | 4     |
LB_ILA0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(LB_ILA0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                                             | NONE(LB_ILA0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                   | 4     |
LB_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(LB_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                                                     | NONE(LB_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                       | 4     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/N1(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/XST_VCC:P)                                                                 | NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf)                                                                                                | 4     |
DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                       | NONE(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                        | 3     |
DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                     | NONE(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                       | 3     |
DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                             | NONE(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                           | 3     |
DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/iRESET<1>(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                       | NONE(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                          | 3     |
LB_ILA0/U0/I_NO_D.U_ILA/iARM(LB_ILA0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                                                                                                    | NONE(LB_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                                                                                         | 2     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/N1(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/XST_VCC:P)                                                   | NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af)                                                                                                                | 2     |
CAMERA_ICON0/CONTROL1<13>(CAMERA_ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                                                                                                          | NONE(LB_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                                                                                         | 1     |
CAMERA_ICON0/U0/U_ICON/iSEL_n(CAMERA_ICON0/U0/U_ICON/U_iSEL_n:O)                                                                                                                                | NONE(CAMERA_ICON0/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                  | 1     |
CAMERA_INTERFACE0/CLK_REG1/rst_n_inv(CAMERA_INTERFACE0/CLK_REG1/rst_n_inv1_INV_0:O)                                                                                                             | NONE(CAMERA_INTERFACE0/CLK_REG1/Q)                                                                                                                                                        | 1     |
CAMERA_INTERFACE0/CLK_SYNC0/DFF0/rst_n_inv(CAMERA_INTERFACE0/CLK_SYNC0/DFF0/rst_n_inv1_INV_0:O)                                                                                                 | NONE(CAMERA_INTERFACE0/CLK_SYNC0/DFF0/Q)                                                                                                                                                  | 1     |
CAMERA_INTERFACE0/CLK_SYNC0/DFF1/rst_n_inv(CAMERA_INTERFACE0/CLK_SYNC0/DFF1/rst_n_inv1_INV_0:O)                                                                                                 | NONE(CAMERA_INTERFACE0/CLK_SYNC0/DFF1/Q)                                                                                                                                                  | 1     |
DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                               | NONE(DDR2_Manager0/DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                 | 1     |
DDR2_Manager0/DFF0/rst_n_inv(DDR2_Manager0/DFF0/rst_n_inv1_INV_0:O)                                                                                                                             | NONE(DDR2_Manager0/DFF0/Q)                                                                                                                                                                | 1     |
LB_ILA0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(LB_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                                       | NONE(LB_ILA0/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                                             | 1     |
LB_ILA0/U0/I_NO_D.U_ILA/iRESET<1>(LB_ILA0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                                               | NONE(LB_ILA0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                      | 1     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/N0(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/XST_GND:G)                       | NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                          | 1     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                          | 1     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/N0(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/XST_GND:G)                       | NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                          | 1     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                          | 1     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/N0(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/XST_GND:G)                       | NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                          | 1     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                          | 1     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/N0(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/XST_GND:G)                       | NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                          | 1     |
u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                          | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.762ns (Maximum Frequency: 128.833MHz)
   Minimum input arrival time before clock: 5.982ns
   Maximum output required time after clock: 9.996ns
   Maximum combinational path delay: 11.303ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'lb_lclko_fb'
  Clock period: 6.678ns (frequency: 149.754MHz)
  Total number of paths / destination ports: 18333 / 7629
-------------------------------------------------------------------------
Delay:               6.678ns (Levels of Logic = 6)
  Source:            DDR2_Manager0/CurrentState_FSM_FFd14 (FF)
  Destination:       DDR2_Manager0/error_flag_signal (FF)
  Source Clock:      lb_lclko_fb rising
  Destination Clock: lb_lclko_fb rising

  Data Path: DDR2_Manager0/CurrentState_FSM_FFd14 to DDR2_Manager0/error_flag_signal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             41   0.471   0.839  CurrentState_FSM_FFd14 (CurrentState_FSM_FFd14)
     LUT3:I0->O            1   0.094   0.480  lb_ld_signal<0>2_SW0 (N12)
     LUT6:I5->O           34   0.094   1.197  lb_ld_signal<0>2 (N2)
     LUT6:I0->O            4   0.094   1.085  lb_ld_signal<14>1 (lb_ld<14>)
     LUT6:I0->O            1   0.094   1.069  error_flag_signal_mux000210 (error_flag_signal_mux000210)
     LUT6:I0->O            1   0.094   0.973  error_flag_signal_mux0002227 (error_flag_signal_mux0002227)
     LUT5:I0->O            1   0.094   0.000  error_flag_signal_mux0002240 (error_flag_signal_mux0002)
     FDC:D                    -0.018          error_flag_signal
    ----------------------------------------
    Total                      6.678ns (1.035ns logic, 5.643ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 7.762ns (frequency: 128.833MHz)
  Total number of paths / destination ports: 4549 / 709
-------------------------------------------------------------------------
Delay:               7.762ns (Levels of Logic = 8)
  Source:            LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Destination:       CAMERA_ICON0/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 to CAMERA_ICON0/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAU->DOA15    1   2.180   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<106>)
     LUT6:I1->O            1   0.094   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_164 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_164)
     LUT6:I1->O            1   0.094   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_111 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_111)
     LUT6:I1->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6)
     MUXF7:I1->O           1   0.254   0.480  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7)
     LUT3:I2->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>1 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.094   0.789  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'LB_ILA0'
     begin scope: 'CAMERA_ICON0'
     LUT6:I2->O            1   0.094   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.018          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      7.762ns (2.998ns logic, 4.764ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CAMERA_ICON0/U0/iUPDATE_OUT'
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.392ns (Levels of Logic = 1)
  Source:            CAMERA_ICON0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       CAMERA_ICON0/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      CAMERA_ICON0/U0/iUPDATE_OUT rising
  Destination Clock: CAMERA_ICON0/U0/iUPDATE_OUT rising

  Data Path: CAMERA_ICON0/U0/U_ICON/U_iDATA_CMD to CAMERA_ICON0/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mainclkp'
  Clock period: 1.615ns (frequency: 619.195MHz)
  Total number of paths / destination ports: 38 / 32
-------------------------------------------------------------------------
Delay:               1.615ns (Levels of Logic = 1)
  Source:            CLK_CONTROL/cnt_3 (FF)
  Destination:       CLK_CONTROL/cnt_0 (FF)
  Source Clock:      mainclkp rising
  Destination Clock: mainclkp rising

  Data Path: CLK_CONTROL/cnt_3 to CLK_CONTROL/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.341  cnt_3 (cnt_3)
     INV:I->O              4   0.238   0.352  cnt<3>_inv1_INV_0 (cnt<3>_inv)
     FDE:CE                    0.213          cnt_0
    ----------------------------------------
    Total                      1.615ns (0.922ns logic, 0.693ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in'
  Clock period: 5.162ns (frequency: 193.723MHz)
  Total number of paths / destination ports: 2597 / 872
-------------------------------------------------------------------------
Delay:               5.162ns (Levels of Logic = 5)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_0 (FF)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7 (FF)
  Source Clock:      u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in rising
  Destination Clock: u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in rising

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_0 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.471   0.789  row_conflict_r_0 (row_conflict_r_0)
     LUT4:I0->O            1   0.094   0.973  conflict_detect_or0000_SW0 (N29)
     LUT5:I0->O            3   0.094   0.491  conflict_detect_or0000 (conflict_detect_or0000)
     LUT3:I2->O            5   0.094   0.995  conflict_detect1 (conflict_detect)
     LUT6:I1->O            1   0.094   0.973  state_r_FSM_FFd7-In17 (state_r_FSM_FFd7-In17)
     LUT6:I1->O            1   0.094   0.000  state_r_FSM_FFd7_rstpot (state_r_FSM_FFd7_rstpot)
     FDR:D                    -0.018          state_r_FSM_FFd7
    ----------------------------------------
    Total                      5.162ns (0.941ns logic, 4.221ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_DDR2_CORE/u_ddr2_infrastructure/clk90_bufg_in'
  Clock period: 3.478ns (frequency: 287.522MHz)
  Total number of paths / destination ports: 306 / 288
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 (FF)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (FF)
  Source Clock:      u_DDR2_CORE/u_ddr2_infrastructure/clk90_bufg_in falling
  Destination Clock: u_DDR2_CORE/u_ddr2_infrastructure/clk90_bufg_in rising

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  dq_oe_270_1 (dq_oe_270_1)
     INV:I->O              1   0.238   0.336  dq_oe_n_90_r1_1_rstpot1_INV_0 (dq_oe_n_90_r1_1_rstpot)
     SRLC16E:D                 0.357          Mshreg_dq_oe_n_1
    ----------------------------------------
    Total                      1.739ns (1.062ns logic, 0.677ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_DDR2_CORE/u_ddr2_infrastructure/clkdiv0_bufg_in'
  Clock period: 5.189ns (frequency: 192.715MHz)
  Total number of paths / destination ports: 7886 / 1131
-------------------------------------------------------------------------
Delay:               5.189ns (Levels of Logic = 5)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_5 (FF)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_1 (FF)
  Source Clock:      u_DDR2_CORE/u_ddr2_infrastructure/clkdiv0_bufg_in rising
  Destination Clock: u_DDR2_CORE/u_ddr2_infrastructure/clkdiv0_bufg_in rising

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_5 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_idel_dec_cnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   1.074  cal2_idel_dec_cnt_5 (cal2_idel_dec_cnt_5)
     LUT6:I0->O           10   0.094   0.625  cal2_state_cmp_eq00001 (cal2_state_cmp_eq0000)
     LUT3:I1->O            1   0.094   1.069  cal2_idel_dec_cnt_mux0000<0>1_SW0 (N59)
     LUT6:I0->O            6   0.094   0.507  cal2_idel_dec_cnt_mux0000<0>1 (N11)
     LUT5:I4->O            1   0.094   0.973  cal2_idel_dec_cnt_mux0000<1>_SW0 (N81)
     LUT5:I0->O            1   0.094   0.000  cal2_idel_dec_cnt_1_rstpot (cal2_idel_dec_cnt_1_rstpot)
     FD:D                     -0.018          cal2_idel_dec_cnt_1
    ----------------------------------------
    Total                      5.189ns (0.941ns logic, 4.248ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 302 / 292
-------------------------------------------------------------------------
Offset:              3.900ns (Levels of Logic = 5)
  Source:            CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE (FF)
  Destination Clock: CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to LB_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.491  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           64   0.094   0.922  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           21   0.094   0.684  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE (CONTROL1<14>)
     end scope: 'CAMERA_ICON0'
     begin scope: 'LB_ILA0'
     LUT2:I0->O            1   0.094   0.480  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_OR_RST_RD_ROW_WIDE (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide_rst)
     LUT2:I1->O            8   0.094   0.374  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst)
     FDRE:R                    0.573          U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[7].U_FDRE
    ----------------------------------------
    Total                      3.900ns (0.949ns logic, 2.951ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lb_lclko_fb'
  Total number of paths / destination ports: 5681 / 537
-------------------------------------------------------------------------
Offset:              5.982ns (Levels of Logic = 7)
  Source:            lb_la<11> (PAD)
  Destination:       DDR2_Manager0/CurrentState_FSM_FFd10 (FF)
  Destination Clock: lb_lclko_fb rising

  Data Path: lb_la<11> to DDR2_Manager0/CurrentState_FSM_FFd10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   0.818   1.080  lb_la_11_IOBUF (N129)
     LUT6:I0->O            2   0.094   0.794  address_valid35 (address_valid35)
     LUT5:I1->O           33   0.094   1.100  address_valid175 (address_valid)
     LUT6:I1->O           30   0.094   0.703  ddr2_read_en_and0000 (ddr2_read_en)
     LUT2:I0->O            9   0.094   1.017  ddr2_lb_adsn_signal1 (ddr2_lb_adsn_signal)
     begin scope: 'DDR2_Manager0'
     LUT6:I1->O            1   0.094   0.000  CurrentState_FSM_FFd10-In (CurrentState_FSM_FFd10-In)
     FDC:D                    -0.018          CurrentState_FSM_FFd10
    ----------------------------------------
    Total                      5.982ns (1.288ns logic, 4.694ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq:Q1 (PAD)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination Clock: u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in rising

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq:Q1 to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.341  gen_stg2_sg1.u_iddr_dq (stg1_out_fall_sg1)
     FDRSE:D                  -0.018          gen_stg2_sg1.u_ff_stg2a_fall
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lb_lclko_fb'
  Total number of paths / destination ports: 1313 / 88
-------------------------------------------------------------------------
Offset:              9.996ns (Levels of Logic = 9)
  Source:            DDR2_Manager0/CurrentState_FSM_FFd14 (FF)
  Destination:       lb_ld<3> (PAD)
  Source Clock:      lb_lclko_fb rising

  Data Path: DDR2_Manager0/CurrentState_FSM_FFd14 to lb_ld<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             41   0.471   0.839  CurrentState_FSM_FFd14 (CurrentState_FSM_FFd14)
     LUT3:I0->O            1   0.094   0.480  lb_ld_signal<0>2_SW0 (N12)
     LUT6:I5->O           34   0.094   1.197  lb_ld_signal<0>2 (N2)
     LUT6:I0->O            5   0.094   0.732  lb_ld_signal<3>1 (lb_ld<3>)
     end scope: 'DDR2_Manager0'
     LUT5:I2->O            1   0.094   0.973  ld_out_signal<3>106_SW0 (N324)
     LUT6:I1->O            1   0.094   0.789  ld_out_signal<3>106 (ld_out_signal<3>106)
     LUT5:I1->O            1   0.094   1.069  ld_out_signal<3>176_SW0 (N292)
     LUT6:I0->O            1   0.094   0.336  ld_out_signal<3>176 (ld_out_signal<3>)
     IOBUF:I->IO               2.452          lb_ld_3_IOBUF (lb_ld<3>)
    ----------------------------------------
    Total                      9.996ns (3.581ns logic, 6.415ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in'
  Total number of paths / destination ports: 51 / 39
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 4)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       ddr2_dqs<3> (PAD)
  Source Clock:      u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in falling

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs to ddr2_dqs<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  u_oddr_dqs (dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs (ddr_dqs_n)
     end scope: 'gen_dqs[3].u_iob_dqs'
     end scope: 'u_phy_io'
     end scope: 'u_phy_top'
     end scope: 'u_mem_if_top'
     end scope: 'u_ddr2_top_0'
     end scope: 'u_DDR2_CORE'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_DDR2_CORE/u_ddr2_infrastructure/clk90_bufg_in'
  Total number of paths / destination ports: 68 / 36
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 4)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_oddr_dq (FF)
  Destination:       ddr2_dq<31> (PAD)
  Source Clock:      u_DDR2_CORE/u_ddr2_infrastructure/clk90_bufg_in rising

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_oddr_dq to ddr2_dq<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  u_oddr_dq (dq_out)
     IOBUF:I->IO               2.452          u_iobuf_dq (ddr_dq)
     end scope: 'gen_dq[31].u_iob_dq'
     end scope: 'u_phy_io'
     end scope: 'u_phy_top'
     end scope: 'u_mem_if_top'
     end scope: 'u_ddr2_top_0'
     end scope: 'u_DDR2_CORE'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            CAMERA_ICON0/U0/U_ICON/U_TDO_reg (FF)
  Destination:       CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: CAMERA_ICON0/U0/U_ICON/U_TDO_reg to CAMERA_ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.471   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX5:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_DDR2_CORE/u_ddr2_infrastructure/clkdiv0_bufg_in'
  Total number of paths / destination ports: 120 / 120
-------------------------------------------------------------------------
Offset:              0.935ns (Levels of Logic = 1)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/i_dlyrst_dq (FF)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs:RST (PAD)
  Source Clock:      u_DDR2_CORE/u_ddr2_infrastructure/clkdiv0_bufg_in rising

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/i_dlyrst_dq to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              36   0.471   0.464  i_dlyrst_dq (i_dlyrst_dq)
     end scope: 'u_phy_calib'
     begin scope: 'gen_dq[31].u_iob_dq'
    IODELAY:RST                0.000          u_idelay_dq
    ----------------------------------------
    Total                      0.935ns (0.471ns logic, 0.464ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[3].u_iob_dqs'
     begin scope: 'gen_dq[31].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[2].u_iob_dqs'
     begin scope: 'gen_dq[23].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[1].u_iob_dqs'
     begin scope: 'gen_dq[15].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[0].u_iob_dqs'
     begin scope: 'gen_dq[7].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 11399 / 135
-------------------------------------------------------------------------
Delay:               11.303ns (Levels of Logic = 9)
  Source:            lb_la<11> (PAD)
  Destination:       lb_ld<4> (PAD)

  Data Path: lb_la<11> to lb_ld<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   0.818   1.080  lb_la_11_IOBUF (N129)
     LUT6:I0->O            2   0.094   0.794  address_valid35 (address_valid35)
     LUT5:I1->O           33   0.094   1.100  address_valid175 (address_valid)
     LUT6:I1->O           30   0.094   1.196  ddr2_read_en_and0000 (ddr2_read_en)
     LUT6:I0->O            8   0.094   1.011  ld_out_signal<14>111 (N76)
     LUT6:I1->O            1   0.094   0.789  ld_out_signal<4>35 (ld_out_signal<4>35)
     LUT5:I1->O            1   0.094   1.069  ld_out_signal<4>99_SW0 (N294)
     LUT6:I0->O            1   0.094   0.336  ld_out_signal<4>99 (ld_out_signal<4>)
     IOBUF:I->IO               2.452          lb_ld_4_IOBUF (lb_ld<4>)
    ----------------------------------------
    Total                     11.303ns (3.928ns logic, 7.375ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================


Total REAL time to Xst completion: 81.00 secs
Total CPU time to Xst completion: 81.71 secs
 
--> 

Total memory usage is 568336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  875 (   0 filtered)
Number of infos    :   60 (   0 filtered)

