VERILOG_SOURCES += \
    ./rdl-rtl/regblock.sv \

include ../tests.mak
