.device LFE5U-25F

.comment Part: LFE5U-25F-6CABGA256

.tile CIB_R12C1:CIB_LR
arc: S3_V06S0103 E3_H06W0103

.tile CIB_R13C10:CIB_DSP
arc: E3_H06E0003 V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 S3_V06N0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501

.tile CIB_R13C11:CIB_DSP
arc: E1_H02E0001 V06S0003
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 V01N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0501 V01N0101

.tile CIB_R13C12:CIB_DSP
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701

.tile CIB_R13C13:CIB_DSP
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 N1_V02S0701

.tile CIB_R13C14:CIB_DSP
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 V06S0303
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R13C15:CIB_DSP
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0103 V01N0101
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0001 S3_V06N0003

.tile CIB_R13C16:CIB_DSP
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 N1_V01S0000
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 S3_V06N0003

.tile CIB_R13C17:CIB_DSP
arc: E1_H01E0101 JQ5
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 JQ7
arc: E3_H06E0003 V01N0001
arc: H01W0000 JQ4
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 V01N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H06W0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 JQ6
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V01S0100

.tile CIB_R13C18:CIB_DSP
arc: E1_H01E0001 JQ1
arc: E1_H01E0101 JQ4
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 JQ6
arc: E1_H02E0701 V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H01W0000 JQ0
arc: H01W0100 JQ7
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 JQ2
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 JQ5
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0

.tile CIB_R13C19:CIB_DSP
arc: E1_H01E0001 JQ5
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 JQ7
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 JQ4
arc: H01W0000 JQ1
arc: H01W0100 JQ0
arc: JB6 V00B0100
arc: JB7 V00T0000
arc: JD6 V02N0401
arc: JD7 V00B0000
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 JQ2
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02E0401
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0601
arc: V01S0100 JQ6
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 N1_V01S0100
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R13C20:CIB_DSP
arc: E1_H01E0001 JQ2
arc: E1_H01E0101 JQ3
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 JQ5
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 JQ7
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: H01W0100 JQ0
arc: JB0 H00R0100
arc: JB1 W1_H02E0101
arc: JB2 N1_V02S0101
arc: JB3 W1_H02E0301
arc: JB4 H02E0101
arc: JB5 H00R0000
arc: JB6 V02S0501
arc: JB7 H02E0301
arc: JD0 V02S0001
arc: JD1 V00B0100
arc: JD2 H02E0201
arc: JD3 V02N0201
arc: JD4 N1_V02S0601
arc: JD5 W1_H02E0201
arc: JD6 H00L0100
arc: JD7 V00B0000
arc: JLSR1 V00T0000
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 JQ1
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 H01E0001
arc: V00B0000 H02E0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: V01S0000 JQ4
arc: V01S0100 JQ6
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R13C21:CIB_DSP
arc: E1_H01E0001 JQ0
arc: E1_H01E0101 JQ3
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 V06N0003
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: JB0 H02E0301
arc: JB1 H00R0100
arc: JB2 S1_V02N0101
arc: JB3 V02N0301
arc: JB4 N1_V01S0000
arc: JB5 E1_H02W0301
arc: JB6 V00T0000
arc: JB7 V02N0701
arc: JCE3 H00L0000
arc: JD0 N1_V02S0201
arc: JD1 H00R0000
arc: JD2 V02S0201
arc: JD3 V00B0100
arc: JD4 V02S0601
arc: JD5 S1_V02N0401
arc: JD6 N1_V02S0601
arc: JD7 H02W0001
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V01N0101 JQ1
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 JQ2
arc: W1_H02W0001 S1_V02N0001
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0

.tile CIB_R13C22:CIB_DSP
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF6
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 JQ7
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0501
arc: H01W0000 JF3
arc: H01W0100 JF4
arc: JB0 H00R0100
arc: JB1 V00T0000
arc: JB2 H00R0000
arc: JB3 N1_V02S0301
arc: JB4 W1_H02E0101
arc: JB5 S1_V02N0701
arc: JB6 H02E0301
arc: JB7 V00B0100
arc: JCE0 H00L0000
arc: JD0 V00T0100
arc: JD1 V02N0201
arc: JD2 E1_H02W0201
arc: JD3 S1_V02N0001
arc: JD4 H00L0100
arc: JD5 H02W0201
arc: JD6 E1_H02W0001
arc: JD7 W1_H02E0201
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V01N0001 JF1
arc: N1_V01N0101 JQ6
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 JF0
arc: S3_V06S0103 JF2
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 JF5
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0501
arc: V01S0100 JQ3
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 JQ0
arc: W1_H02W0301 JQ1
arc: W1_H02W0401 JQ4
arc: W1_H02W0701 JQ5
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: W3_H06W0103 JQ2
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R13C23:CIB_DSP
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 S1_V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0501
arc: H01W0000 JF4
arc: H01W0100 JQ0
arc: JB0 V00T0000
arc: JB1 E1_H02W0101
arc: JB2 V02S0301
arc: JB3 H00R0100
arc: JB4 W1_H02E0101
arc: JB5 V02S0701
arc: JB6 V00B0000
arc: JD0 V00T0100
arc: JD1 H00R0000
arc: JD2 E1_H02W0001
arc: JD3 V02N0001
arc: JD4 H00L0100
arc: JD5 W1_H02E0201
arc: JD7 V02N0401
arc: JLSR1 E1_H02W0301
arc: N1_V01N0101 JQ5
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 JQ3
arc: S1_V02S0401 JQ4
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 JF3
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 JF5
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 JQ2
arc: W1_H02W0001 JF0
arc: W1_H02W0101 JQ1
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0701 N1_V01S0100
arc: E1_H02E0301 W3_H06E0003
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R13C24:CIB_DSP
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0501
arc: JB0 V00B0000
arc: JB2 W1_H02E0101
arc: JB3 E1_H02W0301
arc: JB4 H02E0101
arc: JB5 W1_H02E0301
arc: JB6 V02N0701
arc: JB7 V00T0000
arc: JD1 H00R0000
arc: JD2 W1_H02E0001
arc: JD3 S1_V02N0001
arc: JD4 W1_H02E0201
arc: JD5 H02E0201
arc: JD6 H00L0100
arc: JD7 H00R0100
arc: JLSR0 H02W0301
arc: JLSR1 H02W0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: V00B0000 W1_H02E0601
arc: V00T0000 S1_V02N0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 W3_H06E0303
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R13C25:CIB_DSP
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: JB0 V00B0000
arc: JB1 V02S0301
arc: JB2 H00R0100
arc: JB3 V02N0301
arc: JB4 H00R0000
arc: JB5 H02E0101
arc: JB6 V02N0501
arc: JB7 H02E0301
arc: JD0 H02W0001
arc: JD1 S1_V02N0201
arc: JD2 W1_H02E0001
arc: JD3 V00T0100
arc: JD4 V02N0401
arc: JD5 H00L0100
arc: JD6 H02W0201
arc: JD7 H02E0201
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E1_H02W0501
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0

.tile CIB_R13C26:CIB_DSP
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 V06N0203
arc: H00L0000 H02E0001
arc: H00R0100 S1_V02N0701
arc: JB1 H02E0101
arc: JB3 H00R0100
arc: JCE0 H00L0000
arc: JCE1 H00L0000
arc: JD0 W1_H02E0001
arc: JD2 V00B0100
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0

.tile CIB_R13C27:CIB_DSP
arc: E1_H02E0601 S3_V06N0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R13C28:CIB_DSP
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0701 S3_V06N0203
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 S1_V02N0701

.tile CIB_R13C29:CIB_DSP
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 E1_H02W0701
arc: N1_V02N0201 W3_H06E0103

.tile CIB_R13C2:CIB_DSP
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003

.tile CIB_R13C30:CIB_DSP
arc: N1_V02N0501 W3_H06E0303

.tile CIB_R13C31:CIB_DSP
arc: W1_H02W0701 S3_V06N0203

.tile CIB_R13C3:CIB_DSP
arc: S3_V06S0203 E1_H01W0000

.tile CIB_R13C4:CIB_DSP
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF2
arc: E1_H02E0501 V01N0101
arc: H01W0000 JF0
arc: JB1 W1_H02E0101
arc: JB3 W1_H02E0301
arc: JB5 V02N0501
arc: JCE0 V02N0201
arc: JD0 S1_V02N0201
arc: JD2 W1_H02E0201
arc: JD4 V02N0401
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S3_V06S0003 JF3
arc: S3_V06S0103 JF1
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JF5
arc: V00B0000 V02N0201
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R13C5:CIB_DSP
arc: E1_H02E0001 S1_V02N0001
arc: JLSR1 H02E0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 S1_V02N0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R13C6:CIB_DSP
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0701
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R13C7:CIB_DSP
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: W1_H02W0401 S1_V02N0401

.tile CIB_R13C8:CIB_DSP
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201

.tile CIB_R13C9:CIB_DSP
arc: E1_H02E0401 V06S0203
arc: E3_H06E0203 S3_V06N0203
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: V01S0100 S3_V06N0303

.tile CIB_R18C1:CIB_LR
arc: S3_V06S0203 N3_V06S0103
arc: V01S0000 N3_V06S0103

.tile CIB_R19C1:CIB_LR
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 E3_H06W0303
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303

.tile CIB_R1C10:CIB
arc: W3_H06W0003 JQ0
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R1C11:CIB
arc: JA0 W1_H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C16:CIB
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R1C22:CIB
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R1C28:CIB
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R1C34:CIB
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R1C39:CIB
arc: JD7 E1_H01W0100

.tile CIB_R1C3:CIB
arc: S1_V02S0301 S3_V06N0003

.tile CIB_R1C40:CIB
arc: H01W0100 W3_H06E0303

.tile CIB_R1C4:CIB
arc: E3_H06E0303 V06N0303

.tile CIB_R1C7:CIB
arc: S3_V06S0003 H06W0003

.tile CIB_R1C9:CIB
arc: E1_H02E0501 S1_V02N0501

.tile CIB_R20C1:CIB_LR
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 S1_V02N0701
arc: S3_V06S0303 H06W0303

.tile CIB_R21C1:CIB_LR
arc: E1_H02E0001 E3_H06W0003

.tile CIB_R22C1:CIB_LR
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0701 S3_V06N0203
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 S3_V06N0103

.tile CIB_R23C1:CIB_LR
arc: E1_H02E0101 V02S0101

.tile CIB_R24C1:CIB_LR
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N3_V06S0203

.tile CIB_R25C10:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V01N0101
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: H01W0000 JF6
arc: H01W0100 JF3
arc: JA0 N1_V02S0501
arc: JA1 W1_H02E0501
arc: JA2 S1_V02N0701
arc: JA3 H02W0701
arc: JA4 V02S0101
arc: JA5 E1_H02W0501
arc: JB0 W1_H02E0101
arc: JB1 S1_V02N0101
arc: JB2 N1_V02S0101
arc: JB3 W1_H02E0301
arc: JB4 H02W0101
arc: JB5 N1_V02S0701
arc: JB6 S1_V02N0501
arc: JB7 H02E0301
arc: JC0 H00L0000
arc: JC1 H02E0401
arc: JC2 W1_H02E0401
arc: JC3 H00L0100
arc: JC4 V02S0201
arc: JC5 W1_H02E0601
arc: JCE1 E1_H02W0101
arc: JCLK0 G_HPBX0000
arc: JD0 V02N0201
arc: JD1 S1_V02N0201
arc: JD2 H02E0001
arc: JD3 H00R0000
arc: JD4 H00R0100
arc: JD5 V02S0401
arc: JD6 S1_V02N0601
arc: JD7 S1_V02N0401
arc: N1_V01N0001 JQ3
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 JF5
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 JQ7
arc: S3_V06S0003 JF0
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 JQ5
arc: V01S0000 N3_V06S0103
arc: V01S0100 JQ0
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 JF4
arc: W1_H02W0701 JF7
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 JQ6
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R25C11:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 W1_H02E0701
arc: H01W0000 JF4
arc: H01W0100 JQ7
arc: JA0 V02S0501
arc: JA1 H00L0000
arc: JA2 V02N0701
arc: JA3 V00T0000
arc: JA5 V02S0101
arc: JA7 V02S0101
arc: JB0 V02S0301
arc: JB1 V00B0000
arc: JB2 S1_V02N0301
arc: JB3 H00R0100
arc: JB4 V02S0701
arc: JB5 W1_H02E0101
arc: JB6 S1_V02N0701
arc: JB7 H02E0301
arc: JC2 W1_H02E0601
arc: JC3 V02S0601
arc: JC4 V02S0201
arc: JC6 V02S0201
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JD1 V00T0100
arc: JD2 H02W0201
arc: JD3 V02N0001
arc: JD4 H00L0100
arc: JD5 H02W0001
arc: JD6 S1_V02N0401
arc: JD7 W1_H02E0201
arc: N1_V01N0001 JF0
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 JF3
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 JF1
arc: S1_V02S0201 JF2
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 JF5
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JQ2
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 JF6
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0501
arc: V01S0000 JQ6
arc: V01S0100 JQ4
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 JQ1
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06N0203
arc: E1_H01E0101 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JQ5
arc: E3_H06E0203 W3_H06E0103
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R25C12:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 W1_H02E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0501
arc: H01W0000 JQ7
arc: H01W0100 JF2
arc: JA0 V02N0501
arc: JA1 H00R0000
arc: JA4 H02W0501
arc: JA5 V02S0101
arc: JA6 H02E0701
arc: JA7 W1_H02E0701
arc: JB0 H02W0301
arc: JB1 S1_V02N0301
arc: JB2 H02W0101
arc: JB3 W1_H02E0101
arc: JB4 V02S0501
arc: JB5 S1_V02N0501
arc: JB6 S1_V02N0701
arc: JB7 V02S0701
arc: JC0 H00L0000
arc: JC1 S1_V02N0401
arc: JC4 S1_V02N0201
arc: JC5 H02E0601
arc: JC6 W1_H02E0401
arc: JC7 S1_V02N0001
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: JD0 V02N0201
arc: JD1 W1_H02E0201
arc: JD2 H02W0201
arc: JD3 E1_H02W0201
arc: JD4 V00B0000
arc: JD5 V02S0601
arc: JD6 H00R0100
arc: JD7 H00L0100
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 JQ2
arc: S1_V02S0201 JF0
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 JQ5
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 JQ6
arc: V00B0000 E1_H02W0601
arc: V01S0000 S3_V06N0103
arc: V01S0100 JF3
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 JF4
arc: W1_H02W0701 JF7
arc: E1_H01E0101 W3_H06E0203
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JF5
arc: E3_H06E0103 W3_H06E0003
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0

.tile CIB_R25C13:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: H01W0000 JF2
arc: H01W0100 JF4
arc: JA0 E1_H02W0501
arc: JA1 S1_V02N0501
arc: JA2 E1_H02W0701
arc: JA3 H02E0501
arc: JA5 H02W0701
arc: JA7 H02W0701
arc: JB0 H00R0100
arc: JB1 S1_V02N0101
arc: JB3 V02S0301
arc: JB5 V02S0501
arc: JB7 V00T0000
arc: JC2 V02S0601
arc: JC3 H00L0000
arc: JC4 S1_V02N0001
arc: JC6 S1_V02N0001
arc: JCLK0 G_HPBX0100
arc: JD0 V00B0100
arc: JD1 V02S0001
arc: JD2 N1_V02S0201
arc: JD3 H00R0000
arc: JD4 V00B0000
arc: JD6 S1_V02N0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF3
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 JF1
arc: N1_V02N0401 JF6
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 JF7
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 JF5
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 JQ0
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S3_V06N0303
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R25C14:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 V06S0303
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: H01W0000 JF6
arc: H01W0100 JF4
arc: JA0 H00L0100
arc: JA4 V00T0000
arc: JA5 H02E0501
arc: JA7 W1_H02E0701
arc: JB1 H02E0101
arc: JB3 H00R0000
arc: JB5 H02W0101
arc: JB7 W1_H02E0101
arc: JC0 W1_H02E0401
arc: JC1 S1_V02N0601
arc: JC4 S1_V02N0201
arc: JC5 W1_H02E0601
arc: JC6 V02S0201
arc: JC7 V00T0100
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0201
arc: JD2 H02W0001
arc: JD4 W1_H02E0001
arc: JD6 H00R0100
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 JF1
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 JF5
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 JF3
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 V06S0203
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JA1MUX 0

.tile CIB_R25C15:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 V02S0201
arc: H00L0100 E1_H02W0101
arc: H00R0100 V02S0701
arc: H01W0000 JQ7
arc: H01W0100 JQ5
arc: JA0 E1_H02W0501
arc: JA1 H02W0501
arc: JA2 V00B0000
arc: JA3 S1_V02N0501
arc: JA5 V00T0000
arc: JB1 W1_H02E0301
arc: JB3 H02E0301
arc: JB5 V02S0501
arc: JB7 V00B0100
arc: JC0 E1_H02W0401
arc: JC1 H00L0100
arc: JC2 H00L0000
arc: JC3 N1_V01S0100
arc: JC4 V00T0000
arc: JCLK0 G_HPBX0100
arc: JD0 W1_H02E0001
arc: JD2 H02E0201
arc: JD4 H00R0100
arc: JD6 V02S0601
arc: JLSR1 V00T0000
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 JF1
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 JF0
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ6
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C16:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0000 N1_V02S0001
arc: H01W0000 JQ2
arc: H01W0100 JQ3
arc: JA0 W1_H02E0501
arc: JA1 V02N0701
arc: JA4 W1_H02E0701
arc: JA5 V02N0101
arc: JA6 H02E0501
arc: JA7 S1_V02N0301
arc: JB1 V00T0000
arc: JB3 W1_H02E0101
arc: JB5 N1_V02S0501
arc: JB7 N1_V02S0701
arc: JC0 H02E0601
arc: JC1 H00L0000
arc: JC4 V00B0100
arc: JC5 H02E0401
arc: JC6 W1_H02E0401
arc: JC7 W1_H02E0601
arc: JCLK0 G_HPBX0100
arc: JD0 V00T0100
arc: JD2 N1_V02S0201
arc: JD4 V02S0401
arc: JD6 V02N0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 JQ6
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ5
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R25C17:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: H00R0100 W1_H02E0701
arc: H01W0000 JQ0
arc: JB1 H00R0100
arc: JB3 H01W0100
arc: JB5 V00B0100
arc: JB7 V01S0000
arc: JD0 V02N0201
arc: JD2 N1_V02S0001
arc: JD4 N1_V02S0401
arc: JD6 H02E0001
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 JQ5
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 JQ6
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 S1_V02N0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: H01W0100 W3_H06E0303
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0

.tile CIB_R25C18:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 W1_H02E0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: H01W0000 JQ0
arc: H01W0100 JQ4
arc: JA0 S1_V02N0501
arc: JA1 V02N0501
arc: JA2 V00B0000
arc: JA3 V00T0000
arc: JA5 W1_H02E0701
arc: JB1 H02E0301
arc: JB3 V02S0301
arc: JB5 N1_V02S0501
arc: JB7 V00B0100
arc: JC0 H00R0100
arc: JC1 H02E0601
arc: JC2 H00L0000
arc: JC3 V02S0601
arc: JC4 W1_H02E0601
arc: JCLK0 G_HPBX0100
arc: JD0 H00R0000
arc: JD2 H02W0201
arc: JD4 H00L0100
arc: JD6 N1_V02S0401
arc: JLSR1 W1_H02E0301
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 JQ3
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 JQ7
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 JQ5
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: W1_H02W0201 JQ2
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 JQ6
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C19:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: JA0 H02E0701
arc: JA1 W1_H02E0501
arc: JA2 H02W0501
arc: JA3 V00T0000
arc: JA4 N1_V02S0301
arc: JA5 W1_H02E0701
arc: JC0 W1_H02E0401
arc: JC1 H02W0601
arc: JC2 H00L0100
arc: JC3 H00L0000
arc: JC4 V00B0100
arc: JC5 H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 H00R0000
arc: JD1 H02W0001
arc: N1_V01N0101 JQ6
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: V01S0000 JQ7
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R25C1:CIB_LR_S
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 N3_V06S0303

.tile CIB_R25C20:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0301
arc: H01W0000 JQ1
arc: H01W0100 JQ0
arc: JA0 H00L0100
arc: JA2 H02E0501
arc: JC1 N1_V02S0601
arc: JC3 H00L0000
arc: N1_V01N0001 JQ6
arc: N1_V01N0101 JQ2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 JQ7
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E1_H01W0000
arc: E1_H02E0001 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 JQ3
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ5
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C21:CIB_EBR
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V06S0003
arc: H00L0000 W1_H02E0001
arc: H00R0100 H02E0701
arc: H01W0100 JQ4
arc: JA0 V02S0501
arc: JA4 N1_V02S0101
arc: JA6 H00L0000
arc: JC1 H00R0100
arc: JC5 V00B0100
arc: JC7 V02S0001
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JQ6
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 JQ3
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 JQ1
arc: W1_H02W0201 JQ0
arc: W1_H02W0501 JQ7
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: E1_H01E0101 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 JQ2
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C22:CIB_EBR
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 V01N0101
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0501
arc: H01W0000 JQ0
arc: H01W0100 JQ5
arc: JA0 V02N0501
arc: JA1 S1_V02N0701
arc: JA2 H00L0100
arc: JA3 V00T0000
arc: JA5 V00B0000
arc: JB1 H02E0101
arc: JB3 H00L0000
arc: JB5 V00B0100
arc: JB7 N1_V01S0000
arc: JC0 W1_H02E0601
arc: JC1 S1_V02N0401
arc: JC2 E1_H02W0601
arc: JC3 S1_V02N0601
arc: JC4 H02W0401
arc: JCLK0 G_HPBX0100
arc: JD0 H00R0000
arc: JD2 W1_H02E0001
arc: JD4 H00R0100
arc: JD6 W1_H02E0201
arc: JLSR1 V00B0000
arc: N1_V01N0001 JQ1
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 JQ7
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 JQ2
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 JQ6
arc: V00B0000 H02W0401
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C23:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0501
arc: H01W0000 JQ7
arc: H01W0100 E3_H06W0303
arc: JA0 H00L0100
arc: JA1 H00L0000
arc: JA4 V02N0101
arc: JA5 S1_V02N0301
arc: JA6 W1_H02E0701
arc: JA7 H02W0501
arc: JB1 H00R0100
arc: JB3 S1_V02N0101
arc: JB5 V02N0701
arc: JB7 H02E0101
arc: JC0 V02N0401
arc: JC1 S1_V02N0601
arc: JC4 V00T0100
arc: JC5 W1_H02E0601
arc: JC6 W1_H02E0401
arc: JC7 H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 H00R0000
arc: JD2 E1_H02W0201
arc: JD4 H02E0201
arc: JD6 V01N0001
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 JQ2
arc: S1_V02S0301 JQ3
arc: S1_V02S0401 JQ6
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 JQ5
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06E0303
arc: V00T0100 H02W0101
arc: V01S0000 JQ4
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 V06S0003
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R25C24:CIB_EBR
arc: E1_H01E0001 JQ4
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 V06S0203
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 S1_V02N0701
arc: H01W0000 JQ6
arc: JA0 W1_H02E0501
arc: JA1 N1_V02S0501
arc: JA2 V00T0000
arc: JA3 N1_V02S0701
arc: JA5 W1_H02E0701
arc: JB1 N1_V02S0301
arc: JB3 V02S0301
arc: JB5 V02S0501
arc: JB7 E1_H02W0301
arc: JC0 H00R0100
arc: JC1 S1_V02N0401
arc: JC2 H00L0000
arc: JC3 W1_H02E0601
arc: JC4 H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 N1_V02S0201
arc: JD2 N1_V02S0001
arc: JD4 V00B0000
arc: JD6 H00L0100
arc: JLSR1 V00B0100
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 JQ0
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 JQ7
arc: S3_V06S0303 JQ5
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0001
arc: V01S0100 JQ2
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E3_H06W0203
arc: E1_H01E0101 W3_H06E0203
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0

.tile CIB_R25C25:CIB_EBR
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0000 S1_V02N0001
arc: H01W0000 JQ4
arc: H01W0100 JQ7
arc: JA0 W1_H02E0701
arc: JA1 H00L0000
arc: JA4 V00T0100
arc: JA5 S1_V02N0301
arc: JA6 V02N0101
arc: JA7 H02E0501
arc: JB1 H02E0101
arc: JB3 W1_H02E0101
arc: JB5 S1_V02N0501
arc: JB7 V00T0000
arc: JC0 V02S0401
arc: JC1 H02E0401
arc: JC4 V02S0201
arc: JC5 W1_H02E0601
arc: JC6 S1_V02N0201
arc: JC7 H02E0601
arc: JCLK0 G_HPBX0100
arc: JD0 V02N0001
arc: JD2 H01E0101
arc: JD4 H02E0201
arc: JD6 N1_V02S0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 JQ2
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 JQ6
arc: V00T0000 W1_H02E0201
arc: V00T0100 W1_H02E0301
arc: V01S0000 JQ5
arc: V01S0100 JQ3
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R25C26:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: H01W0000 JQ6
arc: H01W0100 JQ5
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 JQ4
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 V01N0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R25C27:CIB_EBR
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V02S0701
arc: H00L0000 W1_H02E0001
arc: H01W0000 JQ4
arc: H01W0100 JQ3
arc: JA0 H02W0701
arc: JA2 V00T0000
arc: JC1 W1_H02E0601
arc: JC3 H00L0000
arc: N1_V01N0101 JQ2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 JQ0
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 JQ6
arc: S1_V02S0501 JQ7
arc: V00T0000 H02E0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 JQ1
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 JQ5
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C28:CIB_EBR
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 V02N0301
arc: H01W0000 JQ5
arc: H01W0100 JQ3
arc: JA0 H02E0501
arc: JA1 W1_H02E0701
arc: JA2 V00B0000
arc: JA3 H00L0100
arc: JA4 W1_H02E0501
arc: JA5 V02S0301
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JQ0
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 JQ7
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V01S0000 JQ1
arc: V01S0100 JQ4
arc: W1_H02W0001 JQ2
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N1_V02S0701
arc: E1_H02E0201 W3_H06E0103
arc: N3_V06N0303 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 JQ6
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0

.tile CIB_R25C29:CIB_EBR
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02E0501
arc: H01W0000 JQ7
arc: H01W0100 JQ0
arc: JA0 H02E0701
arc: JA2 V00B0000
arc: JC1 H00R0100
arc: JC3 H00L0100
arc: N1_V01N0101 JQ1
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 JQ6
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H02E0601
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0001
arc: V01S0100 JQ5
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: E1_H02E0501 W3_H06E0303
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C2:CIB_EBR
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303

.tile CIB_R25C30:CIB_EBR
arc: E1_H01E0001 JQ0
arc: H01W0000 JQ7
arc: H01W0100 JQ3
arc: JA0 V02S0501
arc: JA4 H02E0701
arc: JA6 V02N0301
arc: JC1 H02E0601
arc: JC5 H02E0401
arc: JC7 S1_V02N0001
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JQ2
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 E3_H06W0203
arc: V01S0000 JQ6
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 JQ1
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C31:CIB_EBR
arc: E1_H02E0001 W1_H02E0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: N3_V06N0103 W3_H06E0103
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R25C32:CIB_EBR
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E3_H06W0303
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R25C33:CIB_EBR
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: H01W0000 JQ7
arc: H01W0100 JQ6
arc: JA0 N1_V02S0701
arc: JA2 V02N0701
arc: JC1 N1_V02S0601
arc: JC3 H02E0401
arc: N1_V01N0001 JQ0
arc: N1_V01N0101 JQ1
arc: N1_V02N0001 JQ2
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 JQ3
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 JQ5
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 JQ4
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C34:CIB_EBR
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 H02E0601
arc: H01W0000 JQ5
arc: H01W0100 JQ3
arc: JA0 W1_H02E0701
arc: JA4 V02N0301
arc: JA6 H00R0000
arc: JC1 V02N0401
arc: JC5 H02E0401
arc: JC7 S1_V02N0201
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JQ0
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0101 E3_H06W0103
arc: V01S0000 JQ1
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 JQ2
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 JQ6
arc: W1_H02W0501 JQ7
arc: W1_H02W0601 JQ4
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C35:CIB_EBR
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 N1_V02S0101
arc: H01W0000 JQ5
arc: H01W0100 JQ3
arc: JA0 V02N0501
arc: JA2 V00B0000
arc: JC1 H02E0601
arc: JC3 H00L0100
arc: N1_V01N0101 JQ0
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 JQ7
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 JQ1
arc: V00B0000 N1_V02S0201
arc: V01S0000 JQ4
arc: V01S0100 JQ6
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: E1_H02E0501 W3_H06E0303
arc: W3_H06W0103 JQ2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0

.tile CIB_R25C36:CIB_EBR
arc: H00L0000 V02S0001
arc: H01W0000 JQ0
arc: H01W0100 JQ7
arc: JA0 H00L0000
arc: JA4 H02E0701
arc: JA6 V02N0301
arc: JC1 H02E0601
arc: JC5 V01N0101
arc: JC7 S1_V02N0201
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0100
arc: N1_V01N0101 JQ6
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0601 JQ4
arc: V01S0100 JQ3
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 JQ2
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 JQ5
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C37:CIB_EBR
arc: E1_H01E0101 JQ6
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H01W0000 JQ3
arc: H01W0100 JQ2
arc: N1_V01N0001 JQ5
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 JQ1
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0401 E1_H02W0401
arc: W1_H02W0001 JQ0
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 JQ7
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0203 JQ4
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0

.tile CIB_R25C38:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 V06S0203
arc: H00L0100 N1_V02S0101
arc: H01W0000 JQ1
arc: H01W0100 JQ6
arc: JA0 H02E0701
arc: JA2 H00L0100
arc: JC1 H02E0601
arc: JC3 H02E0401
arc: N1_V01N0001 JQ4
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 JQ5
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: V01S0000 JQ0
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 JQ2
arc: W1_H02W0301 JQ3
arc: W1_H02W0501 JQ7
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C39:CIB_EBR
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: H01W0000 JQ6
arc: H01W0100 JQ0
arc: JA0 V02N0701
arc: JA1 V02S0701
arc: JA2 S1_V02N0701
arc: JA3 V00T0000
arc: JA4 H02E0701
arc: JA5 V02S0101
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0100
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 JQ7
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC2MUX 0

.tile CIB_R25C3:CIB_EBR
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 V06N0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06W0303

.tile CIB_R25C40:CIB_EBR
arc: E1_H02E0401 W1_H02E0401
arc: H00L0000 N1_V02S0001
arc: H01W0000 JQ2
arc: JA0 N1_V02S0501
arc: JA2 V02N0701
arc: JC1 H00L0000
arc: JC3 H02W0601
arc: N1_V01N0001 JQ4
arc: N1_V02N0001 JQ0
arc: N1_V02N0401 JQ6
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 JQ7
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 JQ1
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 JQ5
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C41:CIB_EBR
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 W1_H02E0201
arc: H01W0000 JQ1
arc: H01W0100 E3_H06W0303
arc: JA0 H00L0000
arc: JA4 W1_H02E0701
arc: JA6 V02N0101
arc: JC1 H02E0401
arc: JC5 W1_H02E0601
arc: JC7 V02S0201
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 JQ3
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0001 JQ2
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 JQ0
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C42:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H01W0000 JQ4
arc: H01W0100 JQ1
arc: JA0 V02S0701
arc: JA2 V02N0701
arc: JC1 H00L0100
arc: JC3 H00L0000
arc: N1_V01N0001 JQ6
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 JQ3
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 JQ7
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 JQ5
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: W3_H06W0003 JQ0
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C43:CIB_EBR
arc: E1_H02E0501 V02S0501
arc: H00R0000 V02S0401
arc: H01W0000 JQ4
arc: H01W0100 JQ3
arc: JA0 W1_H02E0701
arc: JA4 V02N0301
arc: JA6 V02S0301
arc: JC1 H02E0401
arc: JC5 V02S0201
arc: JC7 S1_V02N0201
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JQ1
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 JQ0
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0501 E1_H02W0501
arc: V01S0100 JQ2
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 JQ5
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C44:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: H01W0000 JQ3
arc: H01W0100 JQ5
arc: JA0 H02E0501
arc: JA2 N1_V02S0701
arc: JC1 N1_V02S0401
arc: JC3 N1_V02S0601
arc: N1_V01N0001 JQ4
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 JQ2
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: V01S0000 JQ6
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0701 JQ7
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C45:CIB_EBR
arc: H00L0100 V02S0301
arc: H01W0000 JQ3
arc: H01W0100 JQ2
arc: JA0 H00L0100
arc: JA4 H02E0501
arc: JA6 V02N0301
arc: JC1 H02E0401
arc: JC5 V00T0100
arc: JC7 V00T0000
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JQ6
arc: N1_V02N0201 JQ0
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 JQ7
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C46:CIB_EBR
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 N1_V02S0701
arc: H01W0000 JQ3
arc: H01W0100 JQ5
arc: N1_V01N0001 JQ0
arc: N1_V01N0101 JQ2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 JQ7
arc: S3_V06S0203 N1_V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0

.tile CIB_R25C47:CIB_EBR
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 H02E0301
arc: H00R0100 N1_V02S0501
arc: H01W0000 JQ0
arc: H01W0100 JQ5
arc: JA0 H00L0100
arc: JA2 H02E0701
arc: JC1 N1_V02S0401
arc: JC3 H00R0100
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 JQ2
arc: N1_V02N0401 JQ6
arc: N1_V02N0501 JQ7
arc: S1_V02S0001 E1_H02W0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 JQ3
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C48:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 V02S0701
arc: H01W0000 JQ6
arc: H01W0100 JQ0
arc: JA0 V02N0701
arc: JA1 H02E0701
arc: JA2 S1_V02N0501
arc: JA3 V00T0000
arc: JA4 V00T0100
arc: JA5 V02S0301
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0100
arc: N1_V02N0101 JQ1
arc: N1_V02N0501 JQ7
arc: N1_V02N0701 E3_H06W0203
arc: S3_V06S0203 N1_V02S0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: E1_H01E0101 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0

.tile CIB_R25C49:CIB_EBR
arc: E1_H02E0101 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H01W0000 JQ3
arc: H01W0100 JQ1
arc: JA0 H00L0100
arc: JA2 H02E0701
arc: JC1 H00L0000
arc: JC3 W1_H02E0401
arc: N1_V02N0401 JQ6
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 JQ4
arc: S1_V02S0001 E1_H01W0000
arc: W1_H02W0001 JQ2
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 JQ7
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C4:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF3
arc: E1_H02E0001 JF2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 JF0
arc: E3_H06E0203 JF7
arc: E3_H06E0303 JF6
arc: H00L0000 V02S0001
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0501
arc: H01W0000 JQ0
arc: H01W0100 JQ4
arc: JA0 V02N0501
arc: JA1 E1_H02W0701
arc: JA2 N1_V02S0701
arc: JA3 W1_H02E0501
arc: JA5 S1_V02N0301
arc: JA7 S1_V02N0301
arc: JB0 W1_H02E0101
arc: JB1 V00T0000
arc: JB2 H02E0301
arc: JB3 H00R0100
arc: JB4 H00L0000
arc: JB5 V02N0701
arc: JB6 V00B0100
arc: JB7 W1_H02E0301
arc: JC2 H02E0601
arc: JC3 N1_V01S0100
arc: JC4 V02N0001
arc: JC6 V02N0001
arc: JCLK0 G_HPBX0000
arc: JD0 N1_V02S0201
arc: JD1 V00T0100
arc: JD2 H02W0201
arc: JD3 H00R0000
arc: JD4 E1_H02W0201
arc: JD5 H02E0001
arc: JD6 V00B0000
arc: JD7 S1_V02N0401
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JQ5
arc: N1_V02N0401 JF4
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 JQ7
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 JQ6
arc: W1_H02W0201 JQ2
arc: W1_H02W0301 JQ1
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R25C50:CIB_EBR
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02S0601
arc: H01W0000 JQ2
arc: H01W0100 JQ0
arc: JA0 H00L0000
arc: JA4 S1_V02N0301
arc: JA6 V02N0301
arc: JC1 W1_H02E0601
arc: JC5 V00T0000
arc: JC7 W1_H02E0401
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0100
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 JQ1
arc: V00T0000 V02N0601
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R25C51:CIB_EBR
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02W0001
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0501
arc: H01W0000 JQ6
arc: H01W0100 JQ2
arc: JA0 H00L0100
arc: JA1 H00L0100
arc: JA2 V00T0000
arc: JA3 V00T0000
arc: JA6 N1_V02S0301
arc: JA7 N1_V02S0101
arc: JB1 H00R0100
arc: JB3 H02W0101
arc: JB5 V02S0501
arc: JB7 W1_H02E0101
arc: JC0 H00L0000
arc: JC1 H00L0000
arc: JC2 V02S0601
arc: JC3 V02S0601
arc: JCLK0 G_HPBX0100
arc: JD0 H00R0000
arc: JD2 V02N0001
arc: JD4 V02N0401
arc: JD6 H02E0201
arc: JLSR1 H02W0301
arc: N1_V02N0101 JQ3
arc: N1_V02N0501 JQ7
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 JQ5
arc: V00T0000 V02N0601
arc: E1_H01E0101 W3_H06E0203
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JQ4
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C52:CIB_EBR
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02S0401
arc: JA0 H02E0501
arc: JA1 H00R0000
arc: JA4 W1_H02E0501
arc: JA5 H02E0501
arc: JA6 V02S0101
arc: JA7 W1_H02E0701
arc: JC0 H02E0601
arc: JC1 W1_H02E0601
arc: JC4 W1_H02E0601
arc: JC5 V02N0001
arc: JC6 V02N0001
arc: JC7 H02E0601
arc: JCLK0 G_HPBX0100
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C53:CIB_EBR
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0501
arc: H01W0000 JQ5
arc: H01W0100 JQ2
arc: JA0 H00L0000
arc: JA1 H00L0000
arc: JA2 V00B0000
arc: JA3 V00B0000
arc: JA6 V02N0301
arc: JA7 V02N0301
arc: JB3 E1_H02W0301
arc: JB5 H02E0101
arc: JB7 V02S0501
arc: JC0 H00L0100
arc: JC1 H00L0100
arc: JC2 H00R0100
arc: JC3 H00R0100
arc: JCLK0 G_HPBX0100
arc: JD2 H00R0000
arc: JD4 V02N0401
arc: JD6 E1_H02W0001
arc: JLSR1 V00B0100
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0401 JQ6
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 JQ7
arc: V00B0000 H02W0401
arc: V00B0100 W1_H02E0701
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C54:CIB_EBR
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: H01W0000 JQ1
arc: H01W0100 JQ0
arc: JA0 W1_H02E0701
arc: JA1 W1_H02E0701
arc: JA4 S1_V02N0301
arc: JA5 S1_V02N0301
arc: JA6 V02S0101
arc: JA7 V02S0101
arc: JB1 H00R0100
arc: JC0 H00L0000
arc: JC1 H00L0000
arc: JC4 H02E0601
arc: JC5 H02E0601
arc: JC6 W1_H02E0401
arc: JC7 W1_H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 H00R0000
arc: W1_H02W0401 V01N0001
arc: E1_H01E0101 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C55:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: H00R0100 V02N0701
arc: H01W0000 JQ5
arc: H01W0100 JQ4
arc: JB5 H01E0101
arc: JB7 S1_V02N0701
arc: JD4 V02N0401
arc: JD6 H00R0100
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 H01E0101
arc: E1_H01E0101 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ6
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R25C56:CIB_EBR
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 V02S0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: JA0 V02S0701
arc: JA1 V02S0701
arc: JA2 V00B0000
arc: JA3 V00B0000
arc: JA6 N1_V02S0301
arc: JA7 N1_V02S0301
arc: JC0 H00L0000
arc: JC1 H00L0100
arc: JC2 W1_H02E0601
arc: JC3 W1_H02E0601
arc: JC6 N1_V02S0201
arc: JC7 V00T0000
arc: JCLK0 G_HPBX0100
arc: JLSR1 V00B0100
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C57:CIB_EBR
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0601
arc: JA0 S1_V02N0501
arc: JA1 H00R0000
arc: JA2 W1_H02E0501
arc: JA3 H00L0100
arc: JA4 V00B0000
arc: JA5 V02N0301
arc: JC0 S1_V02N0601
arc: JC1 W1_H02E0601
arc: JC2 H02E0401
arc: JC3 H00L0000
arc: JC4 W1_H02E0401
arc: JC5 V02N0001
arc: JCLK0 G_HPBX0100
arc: JD6 H02W0001
arc: JD7 V02S0601
arc: V00B0000 W1_H02E0401
arc: E1_H01E0001 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ6
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C58:CIB_EBR
arc: E1_H02E0601 V06S0303
arc: H00L0100 H02W0101
arc: H00R0000 V02S0601
arc: JA0 W1_H02E0701
arc: JA1 W1_H02E0701
arc: JA2 V00B0000
arc: JA3 V00B0000
arc: JA6 N1_V02S0301
arc: JA7 N1_V02S0301
arc: JB1 W1_H02E0101
arc: JC0 H00L0100
arc: JC1 H00L0100
arc: JC2 H02E0401
arc: JC3 H02E0401
arc: JC6 N1_V02S0201
arc: JC7 N1_V02S0201
arc: JCLK0 G_HPBX0100
arc: JD0 H00R0000
arc: JLSR1 W1_H02E0301
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 H01E0001
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C59:CIB_EBR
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: JA0 V02N0701
arc: JA1 V02N0701
arc: JA4 V02N0101
arc: JA5 V02N0101
arc: JA6 V02S0101
arc: JA7 V02S0101
arc: JC0 H02E0601
arc: JC1 H02E0601
arc: JC4 W1_H02E0601
arc: JC5 W1_H02E0601
arc: JC6 V02S0201
arc: JC7 V02S0201
arc: JCLK0 G_HPBX0100
arc: W1_H02W0101 N1_V02S0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C5:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF1
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 V06N0203
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0701
arc: H01W0000 JF7
arc: JA0 H00R0000
arc: JA1 V02N0501
arc: JA4 V00T0000
arc: JA5 W1_H02E0701
arc: JA6 W1_H02E0501
arc: JA7 H02E0701
arc: JB0 V02N0101
arc: JB1 S1_V02N0301
arc: JB2 H00L0000
arc: JB3 H02W0301
arc: JB4 V02N0701
arc: JB5 S1_V02N0501
arc: JB6 V00B0000
arc: JB7 S1_V02N0701
arc: JC0 W1_H02E0401
arc: JC1 H02E0601
arc: JC4 S1_V02N0001
arc: JC5 V02N0001
arc: JC6 S1_V02N0201
arc: JC7 V00B0100
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: JD0 H02W0001
arc: JD1 V00T0100
arc: JD2 W1_H02E0201
arc: JD3 V02N0201
arc: JD4 V02N0401
arc: JD5 S1_V02N0601
arc: JD6 S1_V02N0401
arc: JD7 V02N0601
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JF6
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 JQ0
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 JF5
arc: S1_V02S0601 JQ4
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06W0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: V01S0000 JQ3
arc: V01S0100 JF2
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 JF4
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0

.tile CIB_R25C60:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02W0001
arc: H00L0100 H02E0101
arc: H00R0100 H02W0701
arc: H01W0000 JQ1
arc: H01W0100 JQ0
arc: JA0 H02E0501
arc: JA1 H02E0501
arc: JA2 V00T0000
arc: JA3 V00T0000
arc: JA6 H00L0000
arc: JA7 H00L0000
arc: JB1 V02N0301
arc: JB3 H00R0100
arc: JC0 H02E0601
arc: JC1 H00L0100
arc: JC2 S1_V02N0401
arc: JC3 S1_V02N0401
arc: JC6 H02W0401
arc: JC7 V00T0100
arc: JCLK0 G_HPBX0100
arc: JD0 V00B0100
arc: JD2 V02N0001
arc: JLSR1 H02E0301
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 H02W0101
arc: E1_H02E0301 W3_H06E0003
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ2
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R25C61:CIB_EBR
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 V06S0303
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: JA0 H00L0000
arc: JA1 H00L0100
arc: JA4 H02E0701
arc: JA5 V02N0301
arc: JA6 V02N0101
arc: JA7 H02E0701
arc: JC0 V02S0401
arc: JC1 H02E0401
arc: JC4 V02S0201
arc: JC5 W1_H02E0401
arc: JC6 W1_H02E0401
arc: JC7 V00T0000
arc: JCLK0 G_HPBX0100
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 N1_V02S0701
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C62:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 N1_V02S0701
arc: JA0 H00L0100
arc: JA1 H00L0100
arc: JA2 V00B0000
arc: JA3 V00B0000
arc: JA6 V02N0101
arc: JA7 V02N0101
arc: JB3 V02S0301
arc: JB5 W1_H02E0301
arc: JC0 H00L0000
arc: JC1 H00R0100
arc: JC2 W1_H02E0601
arc: JC3 W1_H02E0601
arc: JC6 V00T0100
arc: JC7 V00T0100
arc: JCLK0 G_HPBX0100
arc: JD2 V02N0001
arc: JD4 V02N0401
arc: JLSR1 V00T0000
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0101
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ5
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R25C63:CIB_EBR
arc: H00L0000 V02N0001
arc: H00R0100 W1_H02E0501
arc: JA0 H00L0000
arc: JA1 H00L0000
arc: JA4 V02N0301
arc: JA5 V02N0301
arc: JA6 V00T0100
arc: JA7 V00T0100
arc: JC0 H00R0100
arc: JC1 H00R0100
arc: JC4 S1_V02N0201
arc: JC5 S1_V02N0201
arc: JC6 H02E0401
arc: JC7 H02E0401
arc: JCLK0 G_HPBX0100
arc: V00T0100 V02S0701
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R25C64:CIB_EBR
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R25C6:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF0
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 V06N0203
arc: H00L0000 E1_H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0701
arc: H01W0000 JQ2
arc: H01W0100 JQ0
arc: JA0 W1_H02E0501
arc: JA1 H00R0000
arc: JA2 V02N0701
arc: JA3 S1_V02N0701
arc: JA5 V02N0101
arc: JA7 V02N0101
arc: JB0 V00T0000
arc: JB1 H02E0101
arc: JB2 H02W0301
arc: JB3 H00L0000
arc: JB4 E1_H02W0301
arc: JB5 V02N0501
arc: JB6 W1_H02E0301
arc: JB7 N1_V02S0501
arc: JC2 H02W0401
arc: JC3 H02W0601
arc: JC4 V01N0101
arc: JC6 V01N0101
arc: JCLK0 G_HPBX0000
arc: JD0 W1_H02E0201
arc: JD1 V02N0201
arc: JD2 H02W0201
arc: JD3 V00B0100
arc: JD4 H00R0100
arc: JD5 V02N0401
arc: JD6 H00L0100
arc: JD7 V00B0000
arc: N1_V01N0001 JF3
arc: N1_V01N0101 JQ7
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 JF7
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 JF4
arc: S1_V02S0501 JF5
arc: S1_V02S0601 JF6
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 N1_V02S0601
arc: V01S0000 JF1
arc: V01S0100 JQ5
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 JQ6
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R25C7:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: H01W0000 JF1
arc: H01W0100 JF0
arc: JA0 E1_H02W0501
arc: JA1 W1_H02E0501
arc: JA4 H02E0501
arc: JA5 V02N0301
arc: JA6 V02S0301
arc: JA7 V02S0101
arc: JB0 V00B0000
arc: JB1 N1_V02S0101
arc: JB2 H00R0000
arc: JB3 W1_H02E0301
arc: JB4 V02S0501
arc: JB5 H02E0301
arc: JB6 S1_V02N0501
arc: JB7 V00T0000
arc: JC0 V02S0401
arc: JC1 W1_H02E0601
arc: JC4 S1_V02N0201
arc: JC5 N1_V02S0201
arc: JC6 H02W0401
arc: JC7 S1_V02N0001
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JD1 N1_V02S0001
arc: JD2 H02E0001
arc: JD3 V00T0100
arc: JD4 H02E0201
arc: JD5 H00L0100
arc: JD6 V02N0601
arc: JD7 H02W0001
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JF5
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 JQ3
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 JF4
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 JF6
arc: V00B0000 W1_H02E0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: V01S0000 JQ7
arc: V01S0100 JQ6
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 JQ1
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 JF7
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JQ4
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0

.tile CIB_R25C8:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 S1_V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0501
arc: H01W0000 JF2
arc: H01W0100 JF1
arc: JB0 V00T0000
arc: JB1 V02N0301
arc: JB2 H00R0000
arc: JB3 H02E0101
arc: JB4 H02W0301
arc: JB5 V02N0701
arc: JB6 V00B0100
arc: JB7 S1_V02N0701
arc: JD0 V01S0100
arc: JD1 V02S0201
arc: JD2 H02W0001
arc: JD3 V00T0100
arc: JD4 H02E0201
arc: JD5 H00R0100
arc: JD6 V00B0000
arc: JD7 H00L0100
arc: N1_V01N0001 JQ7
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF3
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 JQ5
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 JF6
arc: S1_V02S0501 JF5
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JQ6
arc: V00B0000 H02E0401
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 W1_H02E0101
arc: V01S0000 JQ4
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06N0203
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 W3_H06E0303
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H02W0601
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1

.tile CIB_R25C9:CIB_EBR
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0701
arc: H01W0000 JQ3
arc: H01W0100 JF6
arc: JA0 W1_H02E0701
arc: JA1 H00L0100
arc: JA2 V00T0000
arc: JA3 V02N0501
arc: JA5 V00T0100
arc: JA7 V00T0100
arc: JB0 S1_V02N0301
arc: JB1 H00R0100
arc: JB2 H00R0000
arc: JB3 S1_V02N0101
arc: JB4 S1_V02N0701
arc: JB5 H02W0301
arc: JB6 W1_H02E0301
arc: JB7 V00B0000
arc: JC2 H00L0000
arc: JC3 W1_H02E0601
arc: JC4 V01N0101
arc: JC6 V01N0101
arc: JCLK0 G_HPBX0000
arc: JD0 H02W0201
arc: JD1 V02N0001
arc: JD2 H02W0001
arc: JD3 V00B0100
arc: JD4 S1_V02N0401
arc: JD5 W1_H02E0001
arc: JD6 V02N0401
arc: JD7 H02E0201
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JF0
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 JF1
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 JF2
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 JQ5
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 JF5
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 JF4
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 JF3
arc: W1_H02W0201 JQ2
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ6
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R26C1:CIB_LR
arc: N1_V02N0201 S1_V02N0201
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R28C1:CIB_LR
arc: N1_V02N0201 E3_H06W0103
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E3_H06W0203

.tile CIB_R29C1:CIB_LR
arc: JD7 V00B0000
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0201

.tile CIB_R2C1:CIB_LR
arc: E1_H02E0501 S1_V02N0501

.tile CIB_R31C1:CIB_LR
arc: N1_V02N0201 S3_V06N0103

.tile CIB_R32C1:CIB_LR
arc: JA0 H02W0501
arc: S1_V02S0501 E1_H02W0501
arc: V01S0100 N3_V06S0303
enum: CIB.JB0MUX 0

.tile CIB_R33C1:CIB_LR
arc: E1_H02E0001 E1_H01W0000
arc: S1_V02S0501 N1_V01S0100

.tile CIB_R34C1:CIB_LR
arc: E1_H02E0201 S1_V02N0201
arc: JA3 N1_V02S0501
arc: S3_V06S0203 E3_H06W0203
enum: CIB.JB3MUX 0

.tile CIB_R35C1:CIB_LR
arc: JA0 N1_V02S0501
arc: S1_V02S0701 N3_V06S0203
enum: CIB.JB0MUX 0

.tile CIB_R36C1:CIB_LR
arc: E1_H02E0001 V02N0001
arc: N1_V02N0201 E3_H06W0103

.tile CIB_R37C10:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 JQ6
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 JQ2
arc: JA0 E1_H02W0701
arc: JA1 H02E0701
arc: JA2 H00L0100
arc: JA3 H02W0701
arc: JA4 S1_V02N0301
arc: JA5 E1_H02W0501
arc: JB0 W1_H02E0301
arc: JB1 N1_V02S0101
arc: JB2 E1_H02W0301
arc: JB3 H00R0100
arc: JB4 H02E0101
arc: JB5 W1_H02E0101
arc: JB6 S1_V02N0501
arc: JB7 H02W0301
arc: JC0 H00L0000
arc: JC1 H02E0401
arc: JC2 H02W0401
arc: JC3 N1_V01S0100
arc: JC4 V02S0001
arc: JC5 H02W0601
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 H00R0000
arc: JD1 V00B0100
arc: JD2 W1_H02E0001
arc: JD3 H02E0201
arc: JD4 V00B0000
arc: JD5 V02S0401
arc: JD6 S1_V02N0401
arc: JD7 V02N0401
arc: N1_V01N0001 JF2
arc: N1_V01N0101 JQ7
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 JF3
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 JQ5
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JF5
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: N1_V02N0001 W3_H06E0003
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF4
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R37C11:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF0
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 JF7
arc: H00L0000 V02N0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: H01W0000 JQ7
arc: H01W0100 JQ5
arc: JA0 H02E0701
arc: JA1 H00L0000
arc: JA2 S1_V02N0501
arc: JA3 N1_V02S0501
arc: JA5 H02E0501
arc: JA7 H02E0501
arc: JB0 S1_V02N0101
arc: JB1 H00R0100
arc: JB2 S1_V02N0301
arc: JB3 V02S0101
arc: JB4 S1_V02N0701
arc: JB5 N1_V01S0000
arc: JB6 H02W0101
arc: JB7 V00B0000
arc: JC2 N1_V02S0401
arc: JC3 H00L0100
arc: JC4 V00B0100
arc: JC6 V00B0100
arc: JCLK0 G_HPBX0000
arc: JD0 V02S0201
arc: JD1 H02W0201
arc: JD2 H02W0001
arc: JD3 H00R0000
arc: JD4 V02N0401
arc: JD5 V02S0601
arc: JD6 V02S0401
arc: JD7 N1_V02S0601
arc: N1_V01N0001 JQ4
arc: N1_V01N0101 JF5
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 JF1
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 JF6
arc: S1_V02S0601 JF4
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V01S0000 JQ6
arc: V01S0100 JQ0
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 JF2
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R37C12:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF3
arc: E1_H02E0001 JF0
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 JQ6
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 JQ0
arc: E3_H06E0103 JQ2
arc: E3_H06E0203 JQ7
arc: E3_H06E0303 JF6
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: H01W0000 JQ1
arc: H01W0100 JQ5
arc: JA0 V02N0501
arc: JA1 H02E0501
arc: JA4 V00T0100
arc: JA5 V02S0101
arc: JA6 H02W0701
arc: JA7 S1_V02N0101
arc: JB0 N1_V02S0101
arc: JB1 V00B0000
arc: JB2 E1_H02W0101
arc: JB3 V02N0101
arc: JB4 S1_V02N0501
arc: JB5 N1_V02S0501
arc: JB6 V02S0701
arc: JB7 W1_H02E0101
arc: JC0 H00L0000
arc: JC1 V02N0601
arc: JC4 H02W0601
arc: JC5 S1_V02N0001
arc: JC6 V02N0201
arc: JC7 W1_H02E0401
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JD1 E1_H02W0201
arc: JD2 H02W0001
arc: JD3 S1_V02N0201
arc: JD4 H00R0100
arc: JD5 S1_V02N0601
arc: JD6 W1_H02E0001
arc: JD7 V02S0601
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 JF2
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 JQ4
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 V02N0701
arc: V01S0000 JF1
arc: V01S0100 JF7
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0

.tile CIB_R37C13:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF6
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 JQ3
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: H01W0000 JF1
arc: H01W0100 JQ7
arc: JA0 H02W0701
arc: JA1 H00L0000
arc: JA2 V02S0701
arc: JA3 N1_V02S0701
arc: JA5 V02S0301
arc: JA7 V02S0301
arc: JB0 V02S0101
arc: JB1 V00T0000
arc: JB2 S1_V02N0101
arc: JB3 H00R0100
arc: JB4 S1_V02N0701
arc: JB5 S1_V02N0501
arc: JB6 V00B0100
arc: JB7 W1_H02E0101
arc: JC2 W1_H02E0601
arc: JC3 N1_V01S0100
arc: JC4 V02S0001
arc: JC6 V02S0001
arc: JCLK0 G_HPBX0000
arc: JD0 E1_H02W0201
arc: JD1 H00R0000
arc: JD2 V02N0201
arc: JD3 S1_V02N0201
arc: JD4 V00B0000
arc: JD5 V02S0601
arc: JD6 W1_H02E0201
arc: JD7 V02N0601
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JQ4
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JF3
arc: N1_V02N0201 JF0
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 JQ0
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 JQ6
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V01S0000 JF4
arc: V01S0100 JQ2
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 JQ1
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 JQ5
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R37C14:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 JQ4
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 JF2
arc: H00L0000 W1_H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: H01W0000 JQ1
arc: H01W0100 JQ6
arc: JA0 S1_V02N0701
arc: JA1 V02N0701
arc: JA4 V02S0301
arc: JA5 S1_V02N0101
arc: JA6 W1_H02E0501
arc: JA7 V02N0301
arc: JB0 V00B0000
arc: JB1 V02N0101
arc: JB2 W1_H02E0101
arc: JB3 H00L0000
arc: JB4 V02S0701
arc: JB5 H02E0101
arc: JB6 V02N0501
arc: JB7 H02W0301
arc: JC0 H00R0100
arc: JC1 H02E0601
arc: JC4 H02W0601
arc: JC5 E1_H02W0401
arc: JC6 V00T0000
arc: JC7 V01N0101
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JD1 S1_V02N0001
arc: JD2 H00R0000
arc: JD3 N1_V02S0201
arc: JD4 V02S0601
arc: JD5 V02N0601
arc: JD6 H00L0100
arc: JD7 S1_V02N0601
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JF6
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 JF4
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 JQ0
arc: S1_V02S0301 JF1
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 JF3
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0401
arc: V01S0000 JQ2
arc: V01S0100 JF0
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 JF5
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 JQ3
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ5
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0

.tile CIB_R37C15:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 JQ5
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: H01W0000 JF4
arc: H01W0100 JQ4
arc: JA0 V01N0101
arc: JA1 H00L0000
arc: JA2 S1_V02N0701
arc: JA3 W1_H02E0701
arc: JA5 N1_V02S0101
arc: JA7 N1_V02S0101
arc: JB0 V00T0000
arc: JB1 V02S0101
arc: JB2 V02N0101
arc: JB3 H00R0000
arc: JB4 V02N0501
arc: JB5 V02N0701
arc: JB6 N1_V02S0501
arc: JB7 S1_V02N0501
arc: JC2 H00L0100
arc: JC3 N1_V01S0100
arc: JC4 V00B0100
arc: JC6 V00B0100
arc: JCLK0 G_HPBX0000
arc: JD0 S1_V02N0001
arc: JD1 V02N0001
arc: JD2 S1_V02N0201
arc: JD3 V02S0001
arc: JD4 V00B0000
arc: JD5 W1_H02E0201
arc: JD6 H00R0100
arc: JD7 V02S0601
arc: N1_V01N0001 JF2
arc: N1_V01N0101 JF5
arc: N1_V02N0001 JQ0
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 JQ7
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 JQ3
arc: S1_V02S0201 JF0
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 JQ2
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0401
arc: V01S0000 JF3
arc: V01S0100 JF6
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 JF7
arc: W3_H06W0303 JQ6
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R37C16:CIB_EBR
arc: E1_H01E0001 JQ3
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 JF4
arc: E1_H02E0501 JF5
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: H01W0000 JQ4
arc: H01W0100 JF1
arc: JA0 H02E0701
arc: JA1 W1_H02E0501
arc: JA4 V02S0301
arc: JA5 S1_V02N0101
arc: JA6 V02N0301
arc: JA7 V02S0101
arc: JB0 S1_V02N0301
arc: JB1 H02E0101
arc: JB2 H00L0000
arc: JB3 H00R0100
arc: JB4 N1_V02S0701
arc: JB5 W1_H02E0301
arc: JB6 W1_H02E0101
arc: JB7 V00B0100
arc: JC0 N1_V02S0601
arc: JC1 V02N0401
arc: JC4 N1_V02S0001
arc: JC5 V02S0001
arc: JC6 W1_H02E0401
arc: JC7 V00T0000
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 V00T0100
arc: JD1 S1_V02N0001
arc: JD2 H02E0001
arc: JD3 H00R0000
arc: JD4 V00B0000
arc: JD5 W1_H02E0201
arc: JD6 V02N0601
arc: JD7 S1_V02N0401
arc: N1_V01N0001 JQ6
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 JQ1
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 JF6
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 JF3
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 JF2
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: V01S0000 JQ2
arc: W1_H02W0001 JF0
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 JQ0
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 JF7
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ5
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0

.tile CIB_R37C17:CIB_EBR
arc: E1_H01E0101 JF0
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: H00R0000 W1_H02E0401
arc: H00R0100 W1_H02E0501
arc: H01W0000 JQ0
arc: H01W0100 JF1
arc: JB0 H00R0100
arc: JB1 V02N0301
arc: JB2 H00R0000
arc: JB3 W1_H02E0301
arc: JB4 V02S0501
arc: JB5 V02S0701
arc: JB6 V00T0000
arc: JB7 V00B0000
arc: JD0 H02E0001
arc: JD1 V00B0100
arc: JD2 V02S0201
arc: JD3 H02E0201
arc: JD4 S1_V02N0401
arc: JD5 S1_V02N0601
arc: JD6 W1_H02E0201
arc: JD7 V02N0401
arc: N1_V01N0001 JF6
arc: N1_V01N0101 JQ7
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 JQ3
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 JF4
arc: N1_V02N0501 JF7
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 JF3
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 JQ5
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V01S0000 JF2
arc: V01S0100 JQ4
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 JF5
arc: W1_H02W0601 JQ6
arc: W1_H02W0701 E1_H02W0601
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0201 W3_H06E0103
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1

.tile CIB_R37C18:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF6
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02N0001
arc: H00R0100 V02S0501
arc: H01W0000 JQ2
arc: H01W0100 JQ6
arc: JA0 V02S0701
arc: JA1 H00L0000
arc: JA2 S1_V02N0701
arc: JA3 N1_V02S0501
arc: JA5 W1_H02E0701
arc: JA7 W1_H02E0701
arc: JB0 V02N0101
arc: JB1 H00R0100
arc: JB2 S1_V02N0301
arc: JB3 V02S0301
arc: JB4 V02N0701
arc: JB5 V02N0501
arc: JB6 V00B0000
arc: JB7 N1_V02S0701
arc: JC2 V02N0601
arc: JC3 H02E0601
arc: JC4 W1_H02E0601
arc: JC6 W1_H02E0601
arc: JCLK0 G_HPBX0000
arc: JD0 V02N0201
arc: JD1 V00B0100
arc: JD2 V02S0201
arc: JD3 V02S0001
arc: JD4 N1_V02S0401
arc: JD5 V02S0601
arc: JD6 V02N0401
arc: JD7 H02E0001
arc: N1_V01N0001 JQ0
arc: N1_V01N0101 JQ7
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 JF2
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 JF5
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0501
arc: V01S0000 JF3
arc: V01S0100 JF4
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 JF1
arc: W1_H02W0201 JF0
arc: W1_H02W0301 JQ1
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 JQ4
arc: W1_H02W0701 E1_H01W0100
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: W3_H06W0003 JQ3
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 JQ5
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R37C19:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 V06S0103
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: H01W0000 JF3
arc: H01W0100 JQ0
arc: JA0 H00L0100
arc: JA1 H02E0501
arc: JA2 S1_V02N0501
arc: JA3 W1_H02E0501
arc: JA4 V00T0000
arc: JA5 H02E0701
arc: JB0 V02N0101
arc: JB1 V02S0301
arc: JB2 W1_H02E0101
arc: JB3 H00R0000
arc: JB4 S1_V02N0701
arc: JB5 H02E0101
arc: JB6 N1_V02S0701
arc: JB7 H02W0301
arc: JC0 N1_V02S0601
arc: JC1 H02E0401
arc: JC2 W1_H02E0401
arc: JC3 V02N0601
arc: JC4 V02N0001
arc: JC5 H02W0601
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: JD0 S1_V02N0001
arc: JD1 N1_V02S0001
arc: JD2 V02S0001
arc: JD3 V00B0100
arc: JD4 H02W0201
arc: JD5 S1_V02N0601
arc: JD6 S1_V02N0401
arc: JD7 V02S0601
arc: N1_V01N0001 JQ1
arc: N1_V01N0101 JQ5
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JF1
arc: N1_V02N0201 JF0
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 JF6
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 JF5
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0401
arc: V01S0000 JQ7
arc: V01S0100 JQ2
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 JQ3
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 JQ6
arc: W1_H02W0701 E3_H06W0203
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0701 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0203 JF7
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R37C1:CIB_LR_S
arc: E1_H02E0701 V06S0203
arc: JA0 N1_V02S0701
arc: JA3 V00T0000
arc: N1_V02N0001 H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: V00T0000 H02W0001
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R37C20:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 V06S0103
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: H01W0000 JQ7
arc: H01W0100 JF2
arc: JA0 N1_V02S0701
arc: JA1 H00L0100
arc: JA2 S1_V02N0501
arc: JA3 N1_V02S0501
arc: JA5 V02S0101
arc: JA7 V02S0101
arc: JB0 V00T0000
arc: JB1 H00R0100
arc: JB2 V02N0301
arc: JB3 V02S0301
arc: JB4 S1_V02N0701
arc: JB5 W1_H02E0301
arc: JB6 V02S0701
arc: JB7 V02N0501
arc: JC2 V02S0401
arc: JC3 S1_V02N0601
arc: JC4 H02E0401
arc: JC6 H02E0401
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JD1 H02E0201
arc: JD2 V02S0201
arc: JD3 H00R0000
arc: JD4 W1_H02E0201
arc: JD5 W1_H02E0001
arc: JD6 V02N0401
arc: JD7 V00B0000
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JQ3
arc: N1_V02N0101 JF3
arc: N1_V02N0201 JF0
arc: N1_V02N0301 JF1
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 JQ1
arc: S1_V02S0401 JF6
arc: S1_V02S0501 JF5
arc: S1_V02S0601 JF4
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0601
arc: V01S0000 JQ0
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 JQ4
arc: E1_H02E0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JQ6
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R37C21:CIB_EBR
arc: E1_H01E0101 JF0
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 V06S0203
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: H01W0000 JQ4
arc: H01W0100 JQ2
arc: JA0 S1_V02N0701
arc: JA1 H02E0501
arc: JA4 S1_V02N0301
arc: JA5 V00T0100
arc: JA6 V02S0301
arc: JA7 E1_H02W0701
arc: JB0 N1_V02S0101
arc: JB1 H00R0100
arc: JB2 H00L0000
arc: JB3 W1_H02E0301
arc: JB4 V02N0501
arc: JB5 V02N0701
arc: JB6 V02S0501
arc: JB7 S1_V02N0501
arc: JC0 V02N0601
arc: JC1 V02S0401
arc: JC4 N1_V02S0001
arc: JC5 V02S0201
arc: JC6 H02E0401
arc: JC7 V00T0000
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 H00R0000
arc: JD1 V02N0001
arc: JD2 W1_H02E0001
arc: JD3 H02E0201
arc: JD4 H02W0001
arc: JD5 V02N0401
arc: JD6 S1_V02N0401
arc: JD7 S1_V02N0601
arc: N1_V01N0001 JF3
arc: N1_V01N0101 JF5
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 JF1
arc: N1_V02N0201 JF2
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 JQ7
arc: S1_V02S0001 JQ0
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 N1_V02S0601
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: V01S0000 JF7
arc: V01S0100 JF6
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 JF4
arc: W1_H02W0501 JQ5
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JQ6
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0

.tile CIB_R37C22:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: H01W0000 JQ7
arc: H01W0100 JQ3
arc: JA0 S1_V02N0501
arc: JA1 H00L0100
arc: JA2 V02N0701
arc: JA3 V02N0501
arc: JA5 V00T0100
arc: JA7 V00T0100
arc: JB0 W1_H02E0301
arc: JB1 V00T0000
arc: JB2 E1_H02W0301
arc: JB3 W1_H02E0101
arc: JB4 H00L0000
arc: JB5 H02W0301
arc: JB6 V00B0000
arc: JB7 H02W0101
arc: JC2 V02N0401
arc: JC3 S1_V02N0601
arc: JC4 V00T0100
arc: JC6 V00T0100
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JD1 S1_V02N0001
arc: JD2 V02N0201
arc: JD3 H00R0000
arc: JD4 H02W0201
arc: JD5 H00R0100
arc: JD6 V02S0401
arc: JD7 W1_H02E0001
arc: N1_V01N0001 JF2
arc: N1_V01N0101 JQ4
arc: N1_V02N0001 JF0
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 JQ0
arc: N1_V02N0301 JF3
arc: N1_V02N0401 JF4
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 JQ1
arc: S1_V02S0201 JQ2
arc: S1_V02S0401 JF6
arc: S1_V02S0501 JF7
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 JQ5
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 JF5
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 JQ6
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R37C23:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 H01E0101
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02W0001
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: H01W0000 JQ2
arc: JA0 H00L0000
arc: JA1 H02E0501
arc: JA4 V02N0301
arc: JA5 W1_H02E0701
arc: JA6 V02N0101
arc: JA7 H02E0701
arc: JB0 S1_V02N0101
arc: JB1 H02E0301
arc: JB2 H02W0101
arc: JB3 N1_V02S0101
arc: JB4 S1_V02N0501
arc: JB5 W1_H02E0101
arc: JB6 V00B0100
arc: JB7 V00B0000
arc: JC0 W1_H02E0601
arc: JC1 H00L0100
arc: JC4 N1_V02S0201
arc: JC5 V02N0001
arc: JC6 H02E0401
arc: JC7 S1_V02N0001
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 H00R0000
arc: JD1 N1_V02S0001
arc: JD2 V00T0100
arc: JD3 H02W0201
arc: JD4 W1_H02E0001
arc: JD5 V02N0401
arc: JD6 H02E0001
arc: JD7 H00R0100
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 JF3
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 JF4
arc: N1_V02N0501 JF7
arc: N1_V02N0601 JF6
arc: N1_V02N0701 JQ7
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 JQ4
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0501
arc: V01S0000 JF1
arc: V01S0100 JQ0
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 JQ6
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 JQ5
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0

.tile CIB_R37C24:CIB_EBR
arc: E1_H01E0101 JF4
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: H01W0000 JQ2
arc: H01W0100 JQ6
arc: JA0 V02S0501
arc: JA1 H00L0100
arc: JA2 S1_V02N0501
arc: JA3 V00T0000
arc: JA5 V02S0101
arc: JA7 V02S0101
arc: JB0 V02S0301
arc: JB1 H02W0101
arc: JB2 H02E0101
arc: JB3 H00R0000
arc: JB4 N1_V02S0501
arc: JB5 E1_H02W0301
arc: JB6 V02N0701
arc: JB7 H02E0301
arc: JC2 V02S0401
arc: JC3 S1_V02N0401
arc: JC4 V02S0201
arc: JC6 V02S0201
arc: JCLK0 G_HPBX0000
arc: JD0 S1_V02N0201
arc: JD1 W1_H02E0201
arc: JD2 V00B0100
arc: JD3 S1_V02N0001
arc: JD4 V02N0401
arc: JD5 H02W0201
arc: JD6 H02W0001
arc: JD7 H00R0100
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JF6
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JQ1
arc: N1_V02N0201 JQ0
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 JQ7
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 JF7
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 JF0
arc: S1_V02S0101 JQ3
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 JF1
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 JQ4
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 JF5
arc: W3_H06W0003 JF3
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R37C25:CIB_EBR
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02N0401
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: H01W0000 JQ6
arc: H01W0100 JQ2
arc: JA0 H02E0501
arc: JA1 H02W0501
arc: JA4 V00T0000
arc: JA5 V00T0100
arc: JA6 V02S0101
arc: JA7 W1_H02E0701
arc: JB0 S1_V02N0101
arc: JB1 V02N0101
arc: JB2 V02N0301
arc: JB3 H00R0100
arc: JB4 H02E0101
arc: JB5 N1_V02S0501
arc: JB6 V02S0501
arc: JB7 V00B0000
arc: JC0 V02N0601
arc: JC1 N1_V02S0401
arc: JC4 V02N0001
arc: JC5 W1_H02E0401
arc: JC6 H02W0401
arc: JC7 V00B0100
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 H00R0000
arc: JD1 V02S0201
arc: JD2 S1_V02N0001
arc: JD3 W1_H02E0001
arc: JD4 V02S0601
arc: JD5 H02W0201
arc: JD6 E1_H02W0001
arc: JD7 H02E0201
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JF7
arc: N1_V02N0001 JQ0
arc: N1_V02N0101 JF1
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 JF6
arc: N1_V02N0501 JQ7
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 JF0
arc: S1_V02S0301 JF3
arc: S1_V02S0701 JF5
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: V01S0100 JF2
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 JQ4
arc: W1_H02W0601 JF4
arc: W1_H02W0701 E3_H06W0203
arc: E1_H01E0101 W3_H06E0203
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0

.tile CIB_R37C26:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF4
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02N0701
arc: H01W0000 JQ2
arc: H01W0100 JF2
arc: JB0 W1_H02E0301
arc: JB1 V00T0000
arc: JB2 V02S0301
arc: JB3 V02S0101
arc: JB4 N1_V02S0701
arc: JB5 V02S0501
arc: JB7 V00B0100
arc: JD0 V02S0001
arc: JD1 N1_V02S0201
arc: JD2 V02S0201
arc: JD3 H02W0201
arc: JD4 V00B0000
arc: JD5 H00L0100
arc: JD6 H02E0201
arc: JD7 H00R0100
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JQ1
arc: N1_V02N0001 JF0
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 JF6
arc: N1_V02N0501 JF7
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 JQ5
arc: S1_V02S0201 JQ0
arc: S1_V02S0301 JF3
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 JQ6
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1

.tile CIB_R37C27:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0501
arc: H01W0000 JF3
arc: JA0 V02S0701
arc: JA1 H00R0000
arc: JA2 H02W0501
arc: JA3 V02N0501
arc: JA5 V02S0301
arc: JA7 V02S0301
arc: JB1 V00B0000
arc: JB3 H02W0301
arc: JB5 H02E0101
arc: JB7 V02S0501
arc: JC2 N1_V02S0601
arc: JC3 H02E0601
arc: JC4 V00B0100
arc: JC6 V00B0100
arc: JCLK0 G_HPBX0100
arc: JD0 H02W0001
arc: JD2 V00T0100
arc: JD4 H00L0100
arc: JD6 H00R0100
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JF1
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 JF6
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 JF7
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0701 JF5
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R37C28:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: JA0 H00L0000
arc: JA1 H02E0701
arc: JA2 H00L0100
arc: JA3 V02S0701
arc: JA4 H02E0501
arc: JC0 S1_V02N0401
arc: JC1 V02N0401
arc: JC2 V02N0601
arc: JC3 H02W0401
arc: JC4 H02W0601
arc: JCLK0 G_HPBX0100
arc: JD0 W1_H02E0001
arc: JD1 H00R0000
arc: JD2 V00T0100
arc: JD3 V02S0001
arc: JD4 H00R0100
arc: JD5 H01W0000
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 JF2
arc: N1_V02N0301 JF3
arc: N1_V02N0601 JF4
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 JF5
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0

.tile CIB_R37C29:CIB_EBR
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 N1_V02S0301
arc: H01W0000 JQ7
arc: H01W0100 JQ4
arc: JA0 H02E0501
arc: JA2 V00T0000
arc: JC1 H02E0601
arc: JC3 H00L0100
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 JQ6
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: V00T0000 N1_V02S0401
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V02S0601
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
arc: W3_H06W0303 JQ5
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C2:CIB_EBR
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02N0301
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0701 H06W0203
arc: W1_H02W0001 N1_V02S0001

.tile CIB_R37C30:CIB_EBR
arc: H01W0000 JQ7
arc: H01W0100 JQ0
arc: JA0 H02E0501
arc: JA4 H02E0701
arc: JA6 V02N0301
arc: JC1 H02E0601
arc: JC5 V02N0001
arc: JC7 W1_H02E0401
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0100
arc: N1_V02N0301 JQ1
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0303 JQ6
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R37C31:CIB_EBR
arc: N1_V02N0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R37C32:CIB_EBR
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: N1_V02N0301 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R37C33:CIB_EBR
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02W0001
arc: H00L0100 H02E0301
arc: H01W0100 JQ2
arc: JA0 H02W0501
arc: JA2 H02E0701
arc: JC1 H00L0000
arc: JC3 H00L0100
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 JQ0
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 JQ7
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ6
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C34:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0501 N1_V02S0501
arc: H00R0000 V02S0401
arc: H01W0000 JQ5
arc: JA0 W1_H02E0501
arc: JA4 V02N0301
arc: JA6 V02S0101
arc: JC1 H02E0401
arc: JC5 H02E0601
arc: JC7 W1_H02E0401
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0100
arc: N1_V02N0101 JQ3
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 JQ4
arc: N3_V06N0103 JQ2
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R37C35:CIB_EBR
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: JA0 H02E0501
arc: JA2 V00T0000
arc: JC1 H00L0000
arc: JC3 H00L0100
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 JQ3
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 JQ5
arc: N1_V02N0701 JQ7
arc: V00T0000 N1_V02S0601
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0303 JQ6
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C36:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0001
arc: H00R0000 N1_V02S0601
arc: H01W0000 JQ1
arc: H01W0100 JQ6
arc: JA0 H00L0000
arc: JA4 H02E0501
arc: JA6 V02N0301
arc: JC1 H02E0601
arc: JC5 V01N0101
arc: JC7 S1_V02N0201
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0100
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 JQ3
arc: N1_V02N0501 JQ5
arc: N1_V02N0701 JQ7
arc: N3_V06N0203 JQ4
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R37C37:CIB_EBR
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02S0101
arc: JB5 H02E0101
arc: JB7 V00B0000
arc: JD4 H00L0100
arc: JD6 W1_H02E0001
arc: N1_V01N0001 JQ6
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 W1_H02E0701
arc: V00B0000 V02N0201
arc: W3_H06W0203 JQ7
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R37C38:CIB_EBR
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V06S0203
arc: H00L0000 N1_V02S0001
arc: H00R0100 N1_V02S0701
arc: H01W0000 JQ1
arc: H01W0100 JQ3
arc: JA0 H00L0000
arc: JA1 H00L0000
arc: JA2 W1_H02E0701
arc: JA3 W1_H02E0701
arc: JA6 N1_V02S0301
arc: JA7 N1_V02S0301
arc: JB1 H02E0301
arc: JB3 H02E0101
arc: JC0 H00R0100
arc: JC1 H00R0100
arc: JC2 N1_V02S0401
arc: JC3 N1_V02S0401
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0001
arc: JD2 H02E0001
arc: JLSR1 W1_H02E0301
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ2
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C39:CIB_EBR
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 W1_H02E0201
arc: H00R0000 N1_V02S0601
arc: JA0 H00R0000
arc: JA1 S1_V02N0701
arc: JA2 V00T0000
arc: JA3 H02E0701
arc: JA4 V02S0301
arc: JA5 W1_H02E0701
arc: JC0 N1_V02S0601
arc: JC1 S1_V02N0401
arc: JC2 H00L0000
arc: JC3 N1_V02S0401
arc: JC4 V02S0001
arc: JC5 W1_H02E0401
arc: JCLK0 G_HPBX0100
arc: JD6 H02E0001
arc: JD7 V00B0000
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 JQ6
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 W1_H02E0201
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 JQ7
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R37C3:CIB_EBR
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 H01E0101
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06W0303
arc: S1_V02S0501 V01N0101

.tile CIB_R37C40:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06S0203
arc: H00L0100 W1_H02E0101
arc: H00R0100 N1_V02S0501
arc: H01W0000 JQ4
arc: H01W0100 JQ3
arc: JA0 H00L0100
arc: JA1 W1_H02E0501
arc: JA2 V00B0000
arc: JA3 V00B0000
arc: JA6 N1_V02S0301
arc: JA7 N1_V02S0301
arc: JB1 V00T0000
arc: JB3 H02E0101
arc: JB5 V02N0701
arc: JC0 H00R0100
arc: JC1 H00R0100
arc: JC2 W1_H02E0401
arc: JC3 W1_H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 S1_V02N0201
arc: JD2 V02S0001
arc: JD4 S1_V02N0401
arc: JLSR1 H02E0501
arc: N1_V01N0101 JQ2
arc: N1_V02N0301 JQ1
arc: N1_V02N0701 JQ5
arc: V00B0000 V02N0201
arc: V00T0000 V02N0601
arc: W3_H06W0003 JQ0
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C41:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: JA0 H02E0701
arc: JA1 H02E0701
arc: JA4 W1_H02E0701
arc: JA5 W1_H02E0701
arc: JA6 N1_V02S0301
arc: JA7 N1_V02S0301
arc: JC0 W1_H02E0401
arc: JC1 W1_H02E0401
arc: JC4 H02E0601
arc: JC5 H02E0601
arc: JC6 H02E0401
arc: JC7 H02E0401
arc: JCLK0 G_HPBX0100
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R37C42:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: H00L0000 H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: H01W0000 JQ3
arc: H01W0100 JQ1
arc: JA0 V02N0701
arc: JA1 V02N0701
arc: JA2 H02E0501
arc: JA3 H02E0501
arc: JA6 H00R0000
arc: JA7 H00R0000
arc: JB1 H00R0100
arc: JB3 H02W0301
arc: JC0 H00L0000
arc: JC1 H00L0100
arc: JC2 V02N0601
arc: JC3 V02N0601
arc: JC6 V00T0000
arc: JC7 V00T0000
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0001
arc: JD2 V00T0100
arc: JLSR1 V00B0100
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 V02N0501
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C43:CIB_EBR
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 V02N0301
arc: JA0 H00L0100
arc: JA1 N1_V02S0701
arc: JA4 V02S0301
arc: JA5 V02N0101
arc: JA6 V00T0100
arc: JA7 V02S0301
arc: JC0 N1_V02S0601
arc: JC1 H02E0401
arc: JC4 H02E0401
arc: JC5 W1_H02E0401
arc: JC6 W1_H02E0401
arc: JC7 V02N0201
arc: JCLK0 G_HPBX0100
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R37C44:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: JA0 H00L0000
arc: JA1 H00L0000
arc: JA2 V02N0501
arc: JA3 V02N0501
arc: JA6 V02S0101
arc: JA7 V02S0101
arc: JB3 W1_H02E0101
arc: JB5 S1_V02N0701
arc: JC0 H00L0100
arc: JC1 H00L0100
arc: JC2 H02W0401
arc: JC3 H02W0401
arc: JC6 V02N0201
arc: JC7 V02N0201
arc: JCLK0 G_HPBX0100
arc: JD2 H02E0201
arc: JD4 S1_V02N0601
arc: JLSR1 V00B0100
arc: V00B0100 N1_V02S0301
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ5
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C45:CIB_EBR
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V06S0303
arc: H00R0000 V02S0401
arc: JA0 W1_H02E0701
arc: JA1 W1_H02E0701
arc: JA4 V02N0101
arc: JA5 V02N0101
arc: JA6 V02S0101
arc: JA7 H00R0000
arc: JC0 W1_H02E0401
arc: JC1 W1_H02E0401
arc: JC4 S1_V02N0001
arc: JC5 S1_V02N0001
arc: JC6 H02E0401
arc: JC7 H02E0401
arc: JCLK0 G_HPBX0100
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R37C46:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 H02E0601
arc: H01W0000 JQ6
arc: H01W0100 JQ4
arc: JB5 H00R0000
arc: JB7 H02E0101
arc: JD4 H02E0201
arc: JD6 V02N0401
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ5
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R37C47:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 V02S0201
arc: JA0 H02E0701
arc: JA1 H02E0701
arc: JA2 S1_V02N0701
arc: JA3 S1_V02N0701
arc: JA6 N1_V02S0101
arc: JA7 N1_V02S0101
arc: JC0 H00L0000
arc: JC1 V02S0601
arc: JC2 W1_H02E0401
arc: JC3 W1_H02E0401
arc: JC6 H02E0401
arc: JC7 H02E0401
arc: JCLK0 G_HPBX0100
arc: JLSR1 V00B0100
arc: V00B0100 S1_V02N0301
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C48:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: JA0 S1_V02N0501
arc: JA1 H00R0000
arc: JA2 V00T0000
arc: JA3 V00B0000
arc: JA4 W1_H02E0501
arc: JA5 H02E0501
arc: JC0 S1_V02N0601
arc: JC1 V02S0601
arc: JC2 H02E0401
arc: JC3 V02S0401
arc: JC4 V00B0100
arc: JC5 W1_H02E0601
arc: JCLK0 G_HPBX0100
arc: JD6 S1_V02N0401
arc: JD7 H00L0100
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0001
arc: W3_H06W0203 JQ7
arc: W3_H06W0303 JQ6
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0

.tile CIB_R37C49:CIB_EBR
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 N1_V02S0201
arc: JA0 H02E0501
arc: JA1 H02E0501
arc: JA2 S1_V02N0701
arc: JA3 S1_V02N0701
arc: JA6 N1_V02S0101
arc: JA7 N1_V02S0101
arc: JB1 H02E0301
arc: JC0 H00L0000
arc: JC1 W1_H02E0601
arc: JC2 H02E0401
arc: JC3 H02E0401
arc: JC6 N1_V02S0001
arc: JC7 N1_V02S0001
arc: JCLK0 G_HPBX0100
arc: JD0 S1_V02N0201
arc: JLSR1 W1_H02E0301
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R37C4:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 JF0
arc: E3_H06E0203 JF7
arc: E3_H06E0303 JF6
arc: H00L0000 N1_V02S0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: H01W0000 JQ0
arc: H01W0100 JQ5
arc: JA0 H02W0501
arc: JA1 H00L0000
arc: JA2 V02N0501
arc: JA3 N1_V02S0701
arc: JA5 N1_V01S0100
arc: JA7 N1_V01S0100
arc: JB0 H02W0101
arc: JB1 V00T0000
arc: JB2 H02E0301
arc: JB3 V02N0101
arc: JB4 V00B0100
arc: JB5 H00R0000
arc: JB6 V00B0000
arc: JB7 W1_H02E0101
arc: JC2 V02S0401
arc: JC3 V02N0601
arc: JC4 V00T0100
arc: JC6 V00T0100
arc: JCLK0 G_HPBX0000
arc: JD0 V02S0201
arc: JD1 S1_V02N0001
arc: JD2 H02E0201
arc: JD3 V02S0001
arc: JD4 H00L0100
arc: JD5 H00R0100
arc: JD6 W1_H02E0201
arc: JD7 S1_V02N0401
arc: N1_V01N0001 JQ6
arc: N1_V01N0101 JQ4
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 JQ1
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 JF5
arc: N1_V02N0601 JF4
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 JF1
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H02W0601
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: V01S0000 JQ7
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E3_H06W0103
arc: W3_H06W0003 JQ3
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R37C50:CIB_EBR
arc: JA0 H02E0701
arc: JA1 H02E0701
arc: JA4 V02N0101
arc: JA5 V02N0101
arc: JA6 W1_H02E0701
arc: JA7 W1_H02E0701
arc: JC0 H02E0401
arc: JC1 H02E0401
arc: JC4 V00T0100
arc: JC5 V00T0100
arc: JC6 V02S0001
arc: JC7 V02S0001
arc: JCLK0 G_HPBX0100
arc: V00T0100 W1_H02E0101
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R37C5:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF3
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: H01W0000 JQ2
arc: H01W0100 JQ6
arc: JA0 H00L0100
arc: JA1 H02W0701
arc: JA4 V00T0000
arc: JA5 S1_V02N0101
arc: JA6 W1_H02E0501
arc: JA7 V02N0101
arc: JB0 V02S0101
arc: JB1 H00R0100
arc: JB2 E1_H02W0301
arc: JB3 H02W0301
arc: JB4 H00R0000
arc: JB5 V02S0501
arc: JB6 N1_V02S0501
arc: JB7 S1_V02N0701
arc: JC0 H00L0000
arc: JC1 S1_V02N0601
arc: JC4 V00B0100
arc: JC5 V02S0201
arc: JC6 V00T0100
arc: JC7 W1_H02E0601
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: JD0 W1_H02E0001
arc: JD1 H02E0001
arc: JD2 S1_V02N0201
arc: JD3 H02W0201
arc: JD4 V00B0000
arc: JD5 N1_V02S0601
arc: JD6 S1_V02N0401
arc: JD7 H02W0001
arc: N1_V01N0001 JQ0
arc: N1_V01N0101 JF2
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 JF6
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ5
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 JQ4
arc: V00B0000 W1_H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 JF5
arc: W1_H02W0001 JF0
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JF7
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0

.tile CIB_R37C6:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF4
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 JF5
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 E1_H02W0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0501
arc: H01W0000 JQ1
arc: H01W0100 JQ6
arc: JA0 W1_H02E0701
arc: JA1 V02S0501
arc: JA2 W1_H02E0501
arc: JA3 V02S0701
arc: JA5 V00T0000
arc: JA7 H00R0000
arc: JB0 H00R0100
arc: JB1 W1_H02E0101
arc: JB2 H02E0101
arc: JB3 N1_V02S0101
arc: JB4 S1_V02N0701
arc: JB5 V02N0701
arc: JB6 W1_H02E0301
arc: JB7 S1_V02N0501
arc: JC2 V02S0401
arc: JC3 V02S0601
arc: JC4 V00T0000
arc: JC6 V00T0000
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JD1 V00T0100
arc: JD2 H02W0201
arc: JD3 S1_V02N0001
arc: JD4 V00B0000
arc: JD5 H00L0100
arc: JD6 S1_V02N0401
arc: JD7 H02W0001
arc: N1_V01N0001 JQ7
arc: N1_V01N0101 JF3
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 JF6
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 JQ5
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 JF0
arc: S1_V02S0301 JF1
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 V01N0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0000 JQ2
arc: V01S0100 JQ4
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 JQ0
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R37C7:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF0
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 H02E0001
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0701
arc: H01W0000 JQ5
arc: H01W0100 JF7
arc: JA0 H00L0100
arc: JA1 H02W0501
arc: JA4 H02E0501
arc: JA5 V00T0100
arc: JA6 S1_V02N0301
arc: JA7 V02S0101
arc: JB0 V00B0000
arc: JB1 N1_V02S0101
arc: JB2 S1_V02N0101
arc: JB3 H00L0000
arc: JB4 W1_H02E0301
arc: JB5 V02S0501
arc: JB6 V02S0701
arc: JB7 S1_V02N0501
arc: JC0 H02E0601
arc: JC1 V02S0401
arc: JC4 S1_V02N0001
arc: JC5 N1_V02S0001
arc: JC6 V00T0000
arc: JC7 W1_H02E0601
arc: JCE1 N1_V02S0201
arc: JCLK0 G_HPBX0000
arc: JD0 V02S0201
arc: JD1 S1_V02N0201
arc: JD2 H00R0000
arc: JD3 V02N0201
arc: JD4 W1_H02E0001
arc: JD5 H02W0201
arc: JD6 H00R0100
arc: JD7 S1_V02N0601
arc: N1_V01N0001 JF4
arc: N1_V01N0101 JQ3
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 JF2
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ6
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 JQ2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06E0203
arc: V00B0000 W1_H02E0401
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 JQ7
arc: W1_H02W0701 JF5
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 E1_H02W0401
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JLSR0MUX 0

.tile CIB_R37C8:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: H01W0000 JQ5
arc: H01W0100 JF4
arc: JB0 V02N0301
arc: JB1 S1_V02N0301
arc: JB2 V02S0101
arc: JB3 W1_H02E0301
arc: JB4 N1_V02S0501
arc: JB5 S1_V02N0701
arc: JB6 V00T0000
arc: JB7 V00B0100
arc: JD0 N1_V02S0001
arc: JD1 W1_H02E0201
arc: JD2 H02E0001
arc: JD3 H00R0000
arc: JD4 V00B0000
arc: JD5 S1_V02N0601
arc: JD6 H00R0100
arc: JD7 H00L0100
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JQ0
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 JF7
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JF6
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 E3_H06W0203
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V01S0100 JF3
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 JQ3
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 JQ6
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1

.tile CIB_R37C9:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0201
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H01W0000 JF6
arc: H01W0100 JQ6
arc: JA0 H02W0701
arc: JA1 H00L0000
arc: JA2 V00T0000
arc: JA3 E1_H02W0501
arc: JA5 H02E0701
arc: JA7 H02E0701
arc: JB0 V02N0301
arc: JB1 V00B0000
arc: JB2 H00R0000
arc: JB3 W1_H02E0101
arc: JB4 S1_V02N0701
arc: JB5 H02W0301
arc: JB6 W1_H02E0301
arc: JB7 S1_V02N0501
arc: JC2 N1_V01S0100
arc: JC3 V02S0601
arc: JC4 H02E0401
arc: JC6 H02E0401
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JD1 S1_V02N0201
arc: JD2 H02W0201
arc: JD3 S1_V02N0001
arc: JD4 H00L0100
arc: JD5 S1_V02N0401
arc: JD6 V02S0401
arc: JD7 H02E0201
arc: N1_V01N0001 JQ5
arc: N1_V01N0101 JF0
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 JQ0
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 JF7
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JF5
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 H02W0601
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0201
arc: V01S0100 JF1
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 JF4
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06S0203
arc: E1_H02E0201 W3_H06E0103
arc: W3_H06W0003 JQ3
arc: W3_H06W0103 JQ2
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R38C1:CIB_LR
arc: JA0 H02W0701
arc: JA3 H02W0501
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R39C1:CIB_LR
arc: S1_V02S0501 H02W0501

.tile CIB_R3C1:CIB_LR
arc: E1_H02E0701 E3_H06W0203

.tile CIB_R41C1:CIB_LR
arc: JA0 H02W0501
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 E1_H02W0701
enum: CIB.JB0MUX 0

.tile CIB_R43C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: JA0 N1_V02S0701
arc: JA3 N1_V02S0501
arc: N3_V06N0003 S3_V06N0303
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R44C1:CIB_LR
arc: S1_V02S0701 H02W0701

.tile CIB_R46C1:CIB_LR
arc: JA0 N1_V02S0701
arc: JA3 H02W0701
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R47C1:CIB_LR
arc: JA3 V02N0501
arc: S1_V02S0501 E1_H02W0501
enum: CIB.JB3MUX 0

.tile CIB_R48C1:CIB_LR
arc: N1_V02N0501 E1_H02W0501

.tile CIB_R49C10:CIB
arc: JA0 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R49C12:CIB
arc: E1_H02E0701 V02S0701

.tile CIB_R49C13:CIB
arc: JA0 N1_V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R49C14:CIB
arc: JA0 W1_H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R49C16:CIB
arc: JA0 V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R49C17:CIB
arc: E1_H02E0701 V02S0701

.tile CIB_R49C18:CIB
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R49C1:CIB_LR_S
arc: JA3 N1_V02S0501
arc: N3_V06N0303 JF5
enum: CIB.JB3MUX 0

.tile CIB_R49C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C4:CIB
arc: H00L0100 V02S0101
arc: JA0 H00L0100
enum: CIB.JB0MUX 0

.tile CIB_R49C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R49C69:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C6:CIB_EFB0
arc: N3_V06N0003 JQ0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C7:CIB_EFB1
arc: E1_H02E0701 V02S0701
arc: JA0 N1_V02S0701
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R49C9:CIB
arc: JA0 W1_H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R4C1:CIB_LR
arc: N1_V02N0501 E3_H06W0303

.tile CIB_R8C1:CIB_LR
arc: S1_V02S0501 H06W0303

.tile CIB_R9C1:CIB_LR
arc: E1_H02E0501 V02S0501

.tile MIB_R0C10:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R0C11:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C31:TMID_0
arc: G_TDCC0CLKI G_JTRQPCLKCIB1

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R13C21:DSP_SPINE_UL0
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R13C22:MIB_DSP0
arc: JMULTA0 JMUIA0
arc: JMULTA1 JMUIA1
arc: JMULTA10 JMUIA10
arc: JMULTA11 JMUIA11
arc: JMULTA12 JMUIA12
arc: JMULTA13 JMUIA13
arc: JMULTA2 JMUIA2
arc: JMULTA3 JMUIA3
arc: JMULTA4 JMUIA4
arc: JMULTA5 JMUIA5
arc: JMULTA6 JMUIA6
arc: JMULTA7 JMUIA7
arc: JMULTA8 JMUIA8
arc: JMULTA9 JMUIA9

.tile MIB_R13C31:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_VPFS0000
arc: G_ULPCLK1 G_HPFE0000

.tile MIB_R13C32:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_VPFS0000
arc: G_URPCLK1 G_HPFE0000

.tile MIB_R13C3:DSP_SPINE_UL1
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile MIB_R13C41:DSP_SPINE_UR0
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R13C4:MIB_DSP0
arc: JMULTA0 JMUIA0
arc: JMULTA1 JMUIA1
arc: JMULTA2 JMUIA2
arc: JMULTA3 JMUIA3
arc: JMULTA4 JMUIA4
arc: JMULTA5 JMUIA5

.tile MIB_R13C59:DSP_SPINE_UR1
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R1C10:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C11:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R25C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0

.tile MIB_R32C0:PICL0_DQS2
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R33C0:PICL1_DQS3
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R34C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R35C0:PICL0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R36C0:PICL1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R37C0:MIB_CIB_LR
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R37C21:EBR_SPINE_LL0
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R37C31:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_VPFS0000
arc: G_LLPCLK1 G_HPFE0000

.tile MIB_R37C32:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_VPFS0000
arc: G_LRPCLK1 G_HPFE0000

.tile MIB_R37C3:EBR_SPINE_LL3
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R37C41:EBR_SPINE_LR0
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R38C0:PICL0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R39C0:PICL1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R41C0:PICL0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R42C0:PICL1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R43C0:PICL2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R45C0:PICL1_DQS3
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R46C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R47C0:PICL0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R49C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R50C10:PICB1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R50C13:PICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R50C14:PICB1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R50C16:PICB1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R50C18:SPICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R50C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R50C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R50C4:EFB0_PICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R50C6:EFB2_PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R50C7:EFB3_PICB1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R50C9:PICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile R10C10:PLC2
arc: E1_H02E0101 V02N0101
arc: H00L0000 H02W0201
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H02E0201
arc: V00B0000 H02W0601
arc: W1_H02W0401 S1_V02N0401
arc: A0 H00L0000
arc: A1 H02W0701
arc: B0 E1_H02W0301
arc: B1 S1_V02N0101
arc: C0 E1_H02W0601
arc: C1 W1_H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 V02N0201
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: V01S0100 Q0
word: SLICEA.K1.INIT 0100000001111111
word: SLICEA.K0.INIT 0010101100101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C11:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02N0201
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A1 V02N0501
arc: A4 F7
arc: A7 V02N0301
arc: B0 W1_H02E0301
arc: B1 V02N0301
arc: B3 H02E0301
arc: B7 W1_H02E0101
arc: C0 H00L0000
arc: C3 S1_V02N0601
arc: C4 S1_V02N0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0201
arc: D3 V02N0201
arc: D4 H00R0100
arc: D7 V02S0601
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
word: SLICEB.K1.INIT 1111001100000011
word: SLICED.K1.INIT 0001010111010101
word: SLICEC.K0.INIT 1111010100000101
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1010101011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R10C12:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0501
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: A0 V02N0701
arc: A3 V00T0000
arc: A4 F7
arc: A7 H02W0701
arc: B1 N1_V02S0301
arc: B3 V02N0301
arc: B4 F3
arc: B7 V00T0000
arc: C0 H02W0401
arc: C1 H00L0000
arc: C3 N1_V02S0401
arc: C4 V01N0101
arc: C7 S1_V02N0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02W0201
arc: D3 V02N0201
arc: D4 H02W0001
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0301 Q1
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q0
arc: V01S0100 F4
word: SLICEB.K1.INIT 0011000100100000
word: SLICED.K1.INIT 0100000001110000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 0000000100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R10C13:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 V02N0701
arc: S1_V02S0401 W3_H06E0203
arc: A1 F5
arc: A2 E1_H01E0001
arc: A3 V00T0000
arc: A4 V00T0000
arc: A5 N1_V01N0101
arc: A6 H02E0701
arc: A7 H02W0501
arc: B1 H01W0100
arc: B2 H02E0301
arc: B3 Q3
arc: B4 V02N0701
arc: B5 W1_H02E0301
arc: B6 F3
arc: B7 H02E0301
arc: C1 F4
arc: C2 W1_H02E0601
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C6 V01N0101
arc: C7 E1_H02W0401
arc: CE0 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 F2
arc: D2 E1_H02W0201
arc: D3 H02W0201
arc: D4 S1_V02N0601
arc: D5 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F6
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F7
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: N1_V02N0301 F3
arc: N1_V02N0701 Q5
arc: S1_V02S0701 Q7
arc: S3_V06S0103 Q1
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: V01S0100 Q6
arc: W1_H02W0001 F0
word: SLICEB.K0.INIT 0000101100001000
word: SLICED.K1.INIT 0100011100000000
word: SLICEB.K1.INIT 0010001001110111
word: SLICED.K0.INIT 0000011100000111
word: SLICEC.K1.INIT 0010001000110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000110100001000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R10C14:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V01N0001
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 N1_V01S0100
arc: A0 H02E0501
arc: A1 H00L0000
arc: A2 V02N0701
arc: A3 H02E0701
arc: A4 V02N0101
arc: A5 F7
arc: A7 V02N0101
arc: B1 V00B0000
arc: B4 V02N0501
arc: B5 V02S0701
arc: B6 V01S0000
arc: B7 V02S0501
arc: C0 N1_V02S0601
arc: C2 H02E0601
arc: C3 W1_H02E0601
arc: C4 V00B0100
arc: C5 F4
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 N1_V02S0201
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 V02N0401
arc: D6 H01W0000
arc: D7 S1_V02N0401
arc: E1_H01E0101 Q2
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F5
arc: S3_V06S0303 F6
arc: V01S0000 Q0
word: SLICED.K1.INIT 0101010000010000
word: SLICEC.K0.INIT 1000100010100000
word: SLICEC.K1.INIT 1100110011111010
word: SLICEA.K1.INIT 1011101110001000
word: SLICED.K0.INIT 0000000000000011
word: SLICEA.K0.INIT 1111101000001010
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C15:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 S1_V02N0701
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0701
arc: A1 F7
arc: A2 E1_H01E0001
arc: A3 V02S0701
arc: A4 H02W0501
arc: A6 H02W0701
arc: A7 V02N0101
arc: B0 H02E0101
arc: B1 H02E0301
arc: B2 S1_V02N0301
arc: B3 H02E0301
arc: B4 V02N0501
arc: B5 H02W0101
arc: B6 V02N0501
arc: C0 N1_V01N0001
arc: C1 H02W0601
arc: C2 S1_V02N0401
arc: C3 H02W0601
arc: C4 V00B0100
arc: C6 E1_H01E0101
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 E1_H02W0201
arc: D2 H02E0201
arc: D3 N1_V02S0201
arc: D4 H00L0100
arc: D5 H02W0201
arc: D6 N1_V02S0601
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q2
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F1
arc: N1_V02N0001 Q2
arc: S1_V02S0001 F0
arc: S1_V02S0201 Q0
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0000 F2
arc: W1_H02W0001 Q2
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 0000000011001100
word: SLICED.K0.INIT 0001000000110010
word: SLICEC.K0.INIT 0001001100010000
word: SLICED.K1.INIT 0101010100001111
word: SLICEA.K1.INIT 0000001000001110
word: SLICEA.K0.INIT 1100110100000001
word: SLICEB.K1.INIT 0000000100001101
word: SLICEB.K0.INIT 1100110000000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R10C16:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 N1_V02S0101
arc: V00B0000 E1_H02W0401
arc: V00T0000 N1_V02S0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02S0701
arc: A0 H00R0000
arc: A1 H02W0501
arc: A2 H00L0100
arc: A3 E1_H02W0701
arc: A5 N1_V01S0100
arc: A6 V02S0101
arc: A7 E1_H02W0701
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 V02N0301
arc: B3 E1_H02W0101
arc: B5 S1_V02N0701
arc: B6 F3
arc: C0 H02W0401
arc: C1 N1_V02S0401
arc: C2 H02W0401
arc: C3 V02N0601
arc: C5 V02S0001
arc: C6 N1_V02S0001
arc: C7 V00T0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 N1_V02S0201
arc: D2 S1_V02N0201
arc: D3 E1_H02W0001
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 W1_H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F3
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q0
arc: N3_V06N0003 F3
arc: S1_V02S0501 F5
arc: S3_V06S0103 F1
word: SLICEA.K1.INIT 0001010100000100
word: SLICEB.K0.INIT 1010111010100010
word: SLICEA.K0.INIT 1010111010100010
word: SLICEB.K1.INIT 1011000011110000
word: SLICED.K1.INIT 0000000001011111
word: SLICED.K0.INIT 0000000001001100
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R10C17:PLC2
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 H01E0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0501
arc: A1 V02S0501
arc: A2 V00T0000
arc: A4 N1_V01N0101
arc: B0 V00B0000
arc: B2 W1_H02E0301
arc: B6 S1_V02N0701
arc: C0 E1_H02W0601
arc: C2 H00L0100
arc: C3 H02E0601
arc: C4 N1_V02S0201
arc: C5 V02N0001
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 V02N0201
arc: D2 H00R0000
arc: D3 V00B0100
arc: D5 S1_V02N0601
arc: D6 S1_V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F3
arc: E1_H02E0301 F1
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 1010110010101010
word: SLICEC.K1.INIT 0000111111110000
word: SLICEA.K1.INIT 0101010110101010
word: SLICED.K0.INIT 1100110011111111
word: SLICEC.K0.INIT 1111010111110101
word: SLICEB.K1.INIT 1111000011111111
word: SLICED.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 1010000010110001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R10C18:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V06S0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02E0401
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: A0 V02S0501
arc: A2 V02S0501
arc: A3 H02W0701
arc: A5 V02S0301
arc: A6 S1_V02N0301
arc: A7 V00T0100
arc: B2 H00L0000
arc: B3 V02N0301
arc: B4 V02S0701
arc: B5 H01E0101
arc: B6 S1_V02N0701
arc: B7 V00B0000
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00R0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q7
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 Q7
arc: W1_H02W0101 Q3
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R10C19:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V06S0303
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: V00B0000 N1_V02S0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 S3_V06N0103
arc: A0 S1_V02N0501
arc: A1 H02E0501
arc: A2 S1_V02N0701
arc: A3 W1_H02E0701
arc: A4 H02W0701
arc: A5 N1_V01S0100
arc: A6 V02S0101
arc: A7 H00R0000
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 W1_H02E0101
arc: B3 N1_V02S0101
arc: B4 V00B0100
arc: B5 N1_V01S0000
arc: B6 V00T0000
arc: B7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: N1_V02N0101 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: V01S0100 F2
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R10C20:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02S0201
arc: H00R0000 H02W0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02S0601
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 S3_V06N0303
arc: A0 N1_V02S0501
arc: A1 V02S0501
arc: A2 H01E0001
arc: A3 H02W0701
arc: A4 W1_H02E0701
arc: A5 V00B0000
arc: A6 H02W0501
arc: A7 H00R0000
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 E1_H02W0101
arc: B4 S1_V02N0501
arc: B5 W1_H02E0101
arc: B6 E1_H02W0301
arc: B7 H02W0301
arc: E1_H01E0001 F4
arc: E1_H01E0101 F5
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
arc: V01S0000 F6
arc: V01S0100 F0
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R10C21:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0101
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 H01E0001
arc: V00B0000 H02W0601
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 V01N0101
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0701
arc: A1 E1_H02W0501
arc: A2 E1_H02W0701
arc: A3 V02S0701
arc: A4 W1_H02E0701
arc: A5 W1_H02E0501
arc: A6 H02W0501
arc: A7 V02S0101
arc: B0 V00B0000
arc: B1 V00T0000
arc: B2 S1_V02N0301
arc: B3 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 H00L0000
arc: B6 V02S0501
arc: B7 V00B0100
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0001 F2
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0301
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 F0
arc: V01S0000 F6
arc: V01S0100 F7
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C22:PLC2
arc: E1_H02E0101 V02N0101
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 E1_H02W0601
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: A0 E1_H02W0701
arc: A1 H00R0000
arc: A2 H02E0701
arc: A6 H00L0000
arc: B0 E1_H02W0101
arc: B1 V00T0000
arc: B6 S1_V02N0701
arc: C6 W1_H02E0401
arc: C7 N1_V02S0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D6 V00B0000
arc: D7 W1_H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0301 F1
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR0 W1_H02E0301
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C23:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 V01N0101
arc: A2 V02S0701
arc: A3 E1_H02W0501
arc: A5 E1_H02W0701
arc: B1 V02N0101
arc: B2 S1_V02N0101
arc: B5 H02W0101
arc: C0 V02N0401
arc: C4 V00T0000
arc: C5 V00B0100
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0001
arc: D3 V00T0100
arc: D4 W1_H02E0201
arc: D5 H00L0100
arc: D6 W1_H02E0201
arc: D7 V02N0401
arc: E1_H01E0101 F7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: LSR1 V00B0000
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0701 F7
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
arc: W1_H02W0301 F1
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 1111000011111111
word: SLICEC.K0.INIT 1111000011111111
word: SLICEB.K0.INIT 1101110111011101
word: SLICEA.K1.INIT 1100110011111111
word: SLICEB.K1.INIT 1010101011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C24:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 E1_H02W0001
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H01W0100
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0701 W3_H06E0203
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: A5 E1_H02W0501
arc: A6 E1_H02W0501
arc: B0 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 S1_V02N0701
arc: C1 V02N0401
arc: C2 H00L0000
arc: C7 S1_V02N0201
arc: D0 V02S0201
arc: D1 V00T0100
arc: D2 S1_V02N0201
arc: D3 V02S0201
arc: D4 V02N0601
arc: D5 S1_V02N0401
arc: D6 S1_V02N0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W3_H06W0103 F1
word: SLICEB.K1.INIT 0011001111001100
word: SLICEB.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0101010110101010
word: SLICEC.K0.INIT 0011001111001100
word: SLICED.K1.INIT 1111111100001111
word: SLICED.K0.INIT 1010101011111111
word: SLICEA.K1.INIT 1111111100001111
word: SLICEA.K0.INIT 1111111100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R10C25:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0701 V02N0701
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 V02S0201
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 H01E0101
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0303 W3_H06E0203
arc: A2 F5
arc: A4 E1_H02W0501
arc: A5 V00B0000
arc: B0 F3
arc: B2 H02W0101
arc: B4 H00L0000
arc: B5 V02S0501
arc: B6 V02S0701
arc: B7 V02S0701
arc: C0 N1_V01S0100
arc: C2 H00R0100
arc: C3 N1_V02S0601
arc: C4 V02N0201
arc: C5 V01N0101
arc: D0 V00T0100
arc: D1 H02E0001
arc: D2 V02S0001
arc: D3 E1_H02W0001
arc: D4 F2
arc: D5 H02E0201
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F7
arc: H01W0100 F4
arc: M0 V00T0000
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0011001111001100
word: SLICED.K0.INIT 1111111100110011
word: SLICEB.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 1111001111110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000100010001000
word: SLICEC.K0.INIT 0000000001011101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R10C26:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E1_H01W0100
arc: A0 N1_V02S0501
arc: A3 F5
arc: A5 H02E0701
arc: A6 E1_H02W0701
arc: B0 E1_H02W0301
arc: B3 H02E0101
arc: B5 N1_V01S0000
arc: B6 V00B0100
arc: C0 V02N0601
arc: C3 S1_V02N0601
arc: C4 V02N0201
arc: C5 H02E0601
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: D0 H00R0000
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: D6 N1_V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: M0 V00T0100
arc: M2 V00T0000
arc: N1_V02N0001 F0
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: V00T0000 F0
arc: V01S0000 F0
arc: W1_H02W0601 F4
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111100001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000110001
word: SLICEB.K1.INIT 1111111110111010
word: SLICEA.K0.INIT 0010011111111111
word: SLICED.K0.INIT 0100010001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R10C27:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02N0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H02E0601
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 H02E0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: A2 V00T0000
arc: A3 V02S0701
arc: A4 F5
arc: A5 N1_V01S0100
arc: A6 V02N0101
arc: A7 V02N0301
arc: B0 F3
arc: B2 V02S0101
arc: B3 H00R0000
arc: B4 H01E0101
arc: B5 S1_V02N0501
arc: B6 E1_H02W0101
arc: C0 H00L0000
arc: C2 H00R0100
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: C5 H02E0401
arc: C6 V00B0100
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V02S0001
arc: D3 H01E0101
arc: D4 E1_H02W0201
arc: D5 V00B0000
arc: D6 F2
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 F0
arc: V01S0000 F6
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0010101000000000
word: SLICED.K1.INIT 1010101011111111
word: SLICEB.K1.INIT 0000000101010101
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 0010000010100000
word: SLICEC.K0.INIT 0001000100010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R10C28:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: W1_H02W0201 W3_H06E0103
arc: A0 E1_H01E0001
arc: A1 F5
arc: A2 F7
arc: A3 H02E0501
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 N1_V02S0101
arc: A7 H02E0701
arc: B0 V00T0000
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 H00R0100
arc: B4 V02S0701
arc: B5 N1_V01S0000
arc: B6 V02S0501
arc: B7 V02S0701
arc: C0 N1_V01S0100
arc: C1 H00L0100
arc: C2 F4
arc: C3 H02W0601
arc: C4 V00T0100
arc: C5 H02W0601
arc: C6 H02W0401
arc: C7 H02E0601
arc: D0 H02E0201
arc: D1 N1_V02S0201
arc: D2 S1_V02N0001
arc: D3 V02S0201
arc: D4 E1_H02W0201
arc: D5 S1_V02N0601
arc: D6 H02E0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F1
arc: H01W0100 F0
arc: V01S0100 F6
word: SLICED.K0.INIT 0000000100110011
word: SLICEC.K1.INIT 0000111000000010
word: SLICEB.K1.INIT 0101111100111111
word: SLICEA.K1.INIT 0001000011011100
word: SLICEC.K0.INIT 0000000011100010
word: SLICED.K1.INIT 0001110111111111
word: SLICEB.K0.INIT 0000001011001110
word: SLICEA.K0.INIT 0000000100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R10C29:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0401 H02W0401
arc: S1_V02S0401 S3_V06N0203
arc: V00B0000 S1_V02N0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 V02N0601
arc: H01W0100 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: A2 W1_H02E0701
arc: A3 V02S0701
arc: A4 F5
arc: A5 W1_H02E0701
arc: A7 V02N0301
arc: B2 H00R0100
arc: B3 S1_V02N0101
arc: B4 H00L0000
arc: B5 H00R0000
arc: B7 V00B0000
arc: C2 V02S0401
arc: C3 H02W0401
arc: C4 E1_H01E0101
arc: C5 V02N0001
arc: C7 H02W0401
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V02N0401
arc: D5 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: V01S0100 F2
arc: W1_H02W0401 F4
word: SLICEB.K1.INIT 0100010001010000
word: SLICEB.K0.INIT 0011111101011111
word: SLICED.K1.INIT 0000000011011000
word: SLICEC.K1.INIT 0011010111111111
word: SLICEC.K0.INIT 0011001100001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R10C2:PLC2
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0701
arc: A2 V02N0701
arc: B0 E1_H01W0100
arc: B2 V01N0001
arc: C2 V02N0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 V02N0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 0011001111001100
word: SLICEB.K0.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C30:PLC2
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701

.tile R10C3:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: H00L0100 N1_V02S0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02S0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V02S0701
arc: A1 F5
arc: A3 V02N0701
arc: A5 V02N0301
arc: A7 S1_V02N0101
arc: B1 F3
arc: B3 V02N0101
arc: B5 V02N0501
arc: B7 V00B0000
arc: C1 F6
arc: C3 V02N0401
arc: C5 V01N0101
arc: C7 V02N0001
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D2 Q2
arc: D3 S1_V02N0001
arc: D5 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F1
arc: E1_H02E0001 Q2
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: S1_V02S0101 F1
arc: S3_V06S0103 F1
word: SLICEA.K1.INIT 0111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C4:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 H01E0001
arc: A1 V01N0101
arc: A4 V02S0101
arc: A6 F7
arc: B1 V01N0001
arc: B6 V02S0701
arc: B7 V02N0701
arc: C1 V02N0401
arc: C4 S1_V02N0001
arc: C6 S1_V02N0201
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D4 H02W0001
arc: D6 V00B0000
arc: D7 V02N0601
arc: E1_H01E0101 F1
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK3 CLK0
arc: S3_V06S0303 Q6
arc: V00B0000 F4
word: SLICEC.K0.INIT 0000000000000101
word: SLICED.K1.INIT 0011000011000000
word: SLICED.K0.INIT 1100110000000100
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R10C5:PLC2
arc: E1_H02E0201 V02N0201
arc: H00L0100 S1_V02N0301
arc: H00R0100 V02N0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0601
arc: V00B0000 E1_H02W0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 H01E0101
arc: B1 V02N0301
arc: C1 V02N0601
arc: C2 S1_V02N0401
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02S0001
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1100111100000011
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R10C6:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: A0 H00L0100
arc: A4 F5
arc: A5 V00B0000
arc: A7 V02N0101
arc: B0 V00T0000
arc: B1 E1_H01W0100
arc: B4 H02E0301
arc: B5 H00R0000
arc: C0 H02W0401
arc: C1 V02N0601
arc: C4 V00B0100
arc: C5 S1_V02N0201
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D4 V02S0401
arc: D5 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: MUXCLK2 CLK0
arc: S3_V06S0203 Q4
arc: V00B0100 F7
word: SLICEA.K0.INIT 0000111000001111
word: SLICEA.K1.INIT 1111110011111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K1.INIT 1010010110100000
word: SLICEC.K1.INIT 0000000010101011
word: SLICEC.K0.INIT 0011101100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C7:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 N1_V02S0201
arc: N1_V02N0601 H01E0001
arc: S1_V02S0601 E1_H02W0601
arc: V00T0000 V02S0401
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: A1 V01N0101
arc: A5 V02N0101
arc: A7 S1_V02N0301
arc: B0 V00B0000
arc: B1 V00T0000
arc: B2 S1_V02N0301
arc: B5 H02E0101
arc: C1 V02N0401
arc: C2 H00L0000
arc: C5 V02S0201
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V02S0201
arc: D2 W1_H02E0201
arc: D5 V01N0001
arc: D7 F0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M3 H00L0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0301 F1
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: V01S0000 Q0
arc: V01S0100 Q3
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 0011001100000000
word: SLICED.K1.INIT 1111111110100000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1111110011110000
word: SLICEC.K1.INIT 0100000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R10C8:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S1_V02N0301

.tile R10C9:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0401 H02W0401
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02E0701
arc: W1_H02W0601 S3_V06N0303
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C10:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0103 H01E0101
arc: H00L0100 H02E0101
arc: H00R0100 V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N3_V06N0003 S3_V06N0003
arc: V00B0000 H02W0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0701 N1_V01S0100
arc: A0 V02N0701
arc: A3 H02E0701
arc: A6 S1_V02N0101
arc: B0 V02N0301
arc: B3 V02N0101
arc: C0 V02N0601
arc: C3 H00L0100
arc: C6 E1_H01E0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D3 V02S0001
arc: D6 E1_H02W0001
arc: E1_H01E0101 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
word: SLICEB.K1.INIT 0001010111010101
word: SLICED.K0.INIT 1010101000001111
word: SLICEA.K0.INIT 1000101010001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C11:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E1_H01W0000
arc: H00L0000 V02S0201
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: V00B0100 N1_V02S0101
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0303 S3_V06N0303
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 H02E0501
arc: B0 V02N0301
arc: B1 N1_V02S0301
arc: B4 N1_V01S0000
arc: C0 E1_H02W0401
arc: C1 N1_V02S0401
arc: C2 H00L0000
arc: C3 F4
arc: C4 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0010000001111111
word: SLICEB.K1.INIT 1010101000001111
word: SLICEB.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C12:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V01N0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 H02W0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 E1_H02W0601
arc: V00T0000 H02W0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02W0501
arc: A1 V02S0701
arc: A2 E1_H01E0001
arc: A4 S1_V02N0301
arc: A5 Q5
arc: B0 H01W0100
arc: B2 E1_H01W0100
arc: B4 V02N0701
arc: B5 V02N0501
arc: C0 H00L0000
arc: C1 N1_V01S0100
arc: C2 V02N0401
arc: C4 Q4
arc: C5 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 F2
arc: D2 V02N0001
arc: D4 H02W0001
arc: D5 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q6
arc: M1 H00R0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: S1_V02S0201 F2
word: SLICEA.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 0100000000000000
word: SLICEC.K0.INIT 0011100101101100
word: SLICEA.K0.INIT 0010000000101010
word: SLICEC.K1.INIT 1001110010010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C13:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E3_H06W0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: A0 H02W0701
arc: A4 V02S0301
arc: A5 V02S0301
arc: A6 F7
arc: A7 H00R0000
arc: B0 H02E0301
arc: B2 H00L0000
arc: B4 S1_V02N0501
arc: B5 W1_H02E0101
arc: B6 V00T0000
arc: B7 H02E0301
arc: C0 W1_H02E0401
arc: C2 V02N0401
arc: C4 V01N0101
arc: C5 E1_H02W0401
arc: C6 F4
arc: C7 S1_V02N0201
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 V02S0001
arc: D4 S1_V02N0401
arc: D5 H02W0201
arc: D6 F0
arc: E1_H01E0001 Q2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q5
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 E1_H01E0101
arc: M5 W1_H02E0001
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F5
arc: N1_V02N0401 Q4
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q3
arc: S1_V02S0701 Q5
arc: S3_V06S0103 Q1
arc: V01S0000 Q4
arc: V01S0100 Q3
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0100101101111000
word: SLICED.K0.INIT 0000000000000110
word: SLICEC.K0.INIT 0011100101101100
word: SLICEC.K1.INIT 0000110100001000
word: SLICED.K1.INIT 0100011101000111
word: SLICEB.K0.INIT 1100111111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R11C14:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 V02N0101
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H01E0001
arc: V00B0100 V02N0101
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A0 W1_H02E0701
arc: B0 W1_H02E0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B7 H02W0301
arc: C0 S1_V02N0401
arc: C2 H00L0100
arc: C3 H02E0401
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 S1_V02N0001
arc: D3 V00B0100
arc: D7 N1_V02S0401
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M2 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 F2
arc: N3_V06N0003 Q0
arc: V01S0100 F7
arc: W1_H02W0701 Q7
word: SLICEB.K1.INIT 0000001100001111
word: SLICEA.K0.INIT 0101010101000000
word: SLICED.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 0000110000111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R11C15:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0501 E3_H06W0303
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02W0101
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0203 V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02W0501
arc: A2 V00T0000
arc: A3 S1_V02N0701
arc: A4 N1_V02S0101
arc: A5 W1_H02E0501
arc: B0 V01N0001
arc: B1 H02E0301
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: C0 N1_V02S0601
arc: C1 H00L0100
arc: C2 S1_V02N0401
arc: C3 E1_H02W0401
arc: C4 H01E0001
arc: C5 N1_V02S0201
arc: CE0 V02N0201
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D4 H02W0201
arc: D5 H02E0001
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S3_V06S0003 F0
arc: V01S0000 F1
arc: V01S0100 F0
arc: W3_H06W0103 Q1
word: SLICEB.K1.INIT 1011100010101010
word: SLICEB.K0.INIT 1111001011010000
word: SLICEA.K0.INIT 1010101000000011
word: SLICEA.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 0000101001011111
word: SLICEC.K1.INIT 0000101010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R11C16:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 N1_V02S0201
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0401
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 E1_H02W0401
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103
arc: A4 V00B0000
arc: A5 V00T0000
arc: A7 H00L0000
arc: B0 V02S0101
arc: B2 V02N0101
arc: B3 V02N0301
arc: B6 V02N0701
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 0101010101010000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C17:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02N0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 N1_V02S0201
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: A1 H00R0000
arc: A2 V00T0000
arc: A4 V02N0301
arc: A5 N1_V02S0101
arc: A7 E1_H02W0701
arc: B0 V00B0000
arc: B3 E1_H02W0301
arc: B6 S1_V02N0701
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: LSR1 V00T0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0301 Q3
arc: N3_V06N0003 Q3
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 0101010101010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C18:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 H06E0103
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H02W0501
arc: A2 E1_H02W0701
arc: A6 H00R0000
arc: B0 V00B0000
arc: B3 H02W0101
arc: B4 E1_H02W0101
arc: B5 V02S0501
arc: B7 E1_H02W0301
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V02N0401 Q6
word: SLICEA.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 0011001100110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C19:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 E1_H02W0601
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V01N0101
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 W1_H02E0501
arc: A2 E1_H02W0701
arc: A6 E1_H02W0501
arc: B0 E1_H02W0301
arc: B3 V02S0101
arc: B4 E1_H02W0101
arc: B5 H00R0000
arc: B7 V00B0000
word: SLICEA.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 0011001100110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C20:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06N0303
arc: H00L0100 V02S0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H02W0701
arc: A4 N1_V01S0100
arc: A5 V02N0101
arc: A6 H02E0501
arc: A7 F5
arc: B0 E1_H02W0101
arc: B6 V00B0100
arc: B7 V00B0000
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 W1_H02E0401
arc: C7 H02E0401
arc: D4 V02S0401
arc: D5 H00L0100
arc: D6 W1_H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0701 F5
arc: E3_H06E0203 F4
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: V00B0000 F4
arc: V00B0100 F7
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1010111110100000
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R11C21:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02E0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 E1_H02W0601
arc: V00T0000 H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: A0 H01E0001
arc: A1 V01N0101
arc: A2 V02N0701
arc: A3 V01N0101
arc: A4 N1_V01S0100
arc: A5 V02S0101
arc: A6 H02W0501
arc: A7 F5
arc: B0 V00T0000
arc: B2 H02E0101
arc: B4 S1_V02N0701
arc: B7 F3
arc: C0 E1_H02W0401
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 V02S0401
arc: C4 V01N0101
arc: C5 H02W0601
arc: C6 V01N0101
arc: C7 F6
arc: CE0 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H02E0001
arc: D3 V02N0001
arc: D5 V02N0401
arc: D6 H02E0201
arc: D7 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: N1_V02N0601 Q6
arc: N3_V06N0303 Q6
arc: S3_V06S0003 Q0
arc: W1_H02W0001 F2
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 1010111110100000
word: SLICEB.K0.INIT 1010110010101100
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K1.INIT 1111000010101010
word: SLICEA.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 1100101011001010
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000100000001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C22:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 V02S0201
arc: V00T0000 H02W0201
arc: V00T0100 H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 S3_V06N0203
arc: A2 F5
arc: A3 V02S0501
arc: A5 V00T0100
arc: A7 H02W0501
arc: B0 F3
arc: B1 H02E0301
arc: B2 H00R0100
arc: B3 H02E0301
arc: B4 H02E0301
arc: B5 F3
arc: B7 E1_H02W0101
arc: C0 N1_V02S0601
arc: C1 V02S0401
arc: C2 E1_H01W0000
arc: C4 V02N0001
arc: C5 F4
arc: C6 V00T0000
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02N0201
arc: D2 H01E0101
arc: D3 S1_V02N0001
arc: D4 H02E0201
arc: D5 E1_H01W0100
arc: D6 S1_V02N0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F1
arc: E1_H02E0601 F4
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q0
arc: H01W0100 F4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F1
arc: S1_V02S0201 Q0
arc: S3_V06S0003 F0
arc: W1_H02W0201 F2
arc: W1_H02W0301 F3
word: SLICEB.K1.INIT 1110111000100010
word: SLICEC.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111110000110000
word: SLICED.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000100000001
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C23:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 E1_H01W0100
arc: V00T0100 W1_H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 N1_V02S0601
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: A1 F7
arc: A2 F5
arc: A6 V02N0301
arc: B0 E1_H02W0101
arc: B2 F3
arc: B3 W1_H02E0301
arc: B4 W1_H02E0301
arc: B5 W1_H02E0301
arc: B6 H02E0301
arc: B7 W1_H02E0301
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 F4
arc: C3 V02N0601
arc: C4 V01N0101
arc: C5 V02S0001
arc: C6 V00T0100
arc: C7 S1_V02N0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V02S0201
arc: D2 H01E0101
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 V01N0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0601 F6
arc: S3_V06S0003 F0
arc: V01S0000 F1
arc: W1_H02W0101 F3
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1010110010101100
word: SLICEC.K1.INIT 1111110000110000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C24:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 E1_H02W0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A1 S1_V02N0501
arc: A2 V00T0000
arc: A3 V02S0501
arc: A5 N1_V01N0101
arc: A7 W1_H02E0501
arc: B0 F3
arc: B2 H00R0000
arc: B4 V02S0701
arc: B6 V02S0501
arc: B7 V00B0000
arc: C0 E1_H02W0601
arc: C1 H00L0000
arc: C2 E1_H02W0601
arc: C3 V02S0401
arc: C4 E1_H02W0601
arc: C6 V00B0100
arc: C7 H02E0601
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H01E0101
arc: D2 V00T0100
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 H02W0001
arc: D6 V01N0001
arc: D7 H00L0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F4
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0201 Q2
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0401 F6
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V01S0000 F0
arc: V01S0100 F1
arc: W1_H02W0101 F3
arc: W1_H02W0201 Q2
arc: W1_H02W0601 F6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 0000011100000100
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K1.INIT 0101010110101010
word: SLICED.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 1100000011000101
word: SLICEC.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 1100111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R11C25:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H02W0501
arc: A1 F7
arc: A2 F5
arc: A3 N1_V02S0501
arc: A4 H02W0701
arc: A5 E1_H01W0000
arc: A6 V02S0301
arc: A7 E1_H01W0000
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 V02N0301
arc: B5 F3
arc: B6 V00B0000
arc: B7 N1_V02S0501
arc: C0 H02E0601
arc: C1 H02W0601
arc: C2 V02N0401
arc: C3 E1_H02W0601
arc: C4 W1_H02E0401
arc: C5 N1_V02S0001
arc: C6 W1_H02E0601
arc: C7 V02N0001
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 N1_V02S0201
arc: D4 S1_V02N0601
arc: D5 W1_H02E0001
arc: D6 H02E0201
arc: D7 N1_V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N3_V06N0003 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0601 F6
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: V01S0000 Q0
arc: V01S0100 Q4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000010100001100
word: SLICEA.K0.INIT 1111000010101010
word: SLICED.K1.INIT 0010101000000000
word: SLICEA.K1.INIT 1111000100000001
word: SLICEC.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0000100010001000
word: SLICEB.K0.INIT 1100110100000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C26:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0000 W1_H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W1_H02W0401 W3_H06E0203
arc: A0 F5
arc: A1 E1_H02W0701
arc: A2 V00B0000
arc: A3 F7
arc: A4 N1_V02S0101
arc: A5 S1_V02N0301
arc: A6 S1_V02N0101
arc: A7 N1_V02S0301
arc: B1 E1_H01W0100
arc: B2 V02N0301
arc: B3 S1_V02N0301
arc: B4 V02S0701
arc: B5 N1_V01S0000
arc: B6 F1
arc: B7 W1_H02E0101
arc: C0 S1_V02N0601
arc: C1 H00L0100
arc: C2 S1_V02N0401
arc: C3 E1_H01W0000
arc: C4 H02E0401
arc: C5 F6
arc: C6 V00T0000
arc: C7 F4
arc: CE0 V02N0201
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 S1_V02N0001
arc: D2 H02E0201
arc: D3 N1_V01S0000
arc: D4 H02W0001
arc: D5 N1_V02S0401
arc: D6 V02S0401
arc: D7 H01W0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q5
arc: N1_V02N0401 Q6
arc: N1_V02N0701 Q5
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q5
arc: V00T0000 Q2
arc: V01S0000 F0
arc: V01S0100 Q5
arc: W1_H02W0101 F3
arc: W3_H06W0003 Q0
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1010111010100010
word: SLICEA.K1.INIT 0111011101011111
word: SLICED.K0.INIT 0000101001001110
word: SLICEC.K1.INIT 0000000000110111
word: SLICEA.K0.INIT 1111101000001010
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0111000000000000
word: SLICEB.K1.INIT 0000000101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C27:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 V02N0701
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: V00B0100 E1_H02W0501
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0201 W3_H06E0103
arc: A0 H02W0501
arc: A1 S1_V02N0701
arc: A2 F5
arc: A3 V02N0701
arc: A4 W1_H02E0501
arc: A5 V02N0101
arc: A6 V02S0301
arc: A7 H02E0501
arc: B1 F3
arc: B2 E1_H02W0301
arc: B3 H01W0100
arc: B4 H00R0000
arc: B5 H00L0000
arc: B6 N1_V01S0000
arc: B7 V02N0701
arc: C0 H02E0601
arc: C1 F4
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 V00T0100
arc: C5 H02W0601
arc: C6 H02E0401
arc: C7 H02W0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 W1_H02E0001
arc: D4 W1_H02E0001
arc: D5 H00R0100
arc: D6 F2
arc: D7 E1_H02W0001
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: S1_V02S0201 Q0
arc: S3_V06S0303 F6
arc: V01S0100 F0
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 0010001100100000
word: SLICED.K1.INIT 0101001111111111
word: SLICEB.K0.INIT 0011001101010000
word: SLICED.K0.INIT 0001000100010011
word: SLICEA.K0.INIT 1111101000001010
word: SLICEC.K0.INIT 0011000000100010
word: SLICEB.K1.INIT 0011111101011111
word: SLICEA.K1.INIT 0101010100001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C28:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: H00L0100 S1_V02N0301
arc: H00R0100 V02S0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0100 N1_V02S0301
arc: V00T0000 W1_H02E0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: N1_V02N0101 W3_H06E0103
arc: W3_H06W0003 S3_V06N0003
arc: A0 H02E0501
arc: A1 F7
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A5 W1_H02E0701
arc: A6 F5
arc: A7 S1_V02N0301
arc: B0 W1_H02E0301
arc: B1 V00T0000
arc: B3 E1_H01W0100
arc: B4 V01S0000
arc: B5 H02E0101
arc: B6 H02E0301
arc: B7 H02W0101
arc: C0 V02N0401
arc: C1 W1_H02E0401
arc: C3 F4
arc: C4 H02W0401
arc: C5 N1_V02S0001
arc: C6 V00B0100
arc: C7 S1_V02N0001
arc: D0 H02E0001
arc: D1 F0
arc: D3 S1_V02N0201
arc: D4 V02N0601
arc: D5 V02S0601
arc: D6 H00R0100
arc: D7 V02S0401
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000100010001000
word: SLICED.K1.INIT 0000101001001110
word: SLICEA.K1.INIT 0000000000110111
word: SLICEC.K0.INIT 0011001000000010
word: SLICEB.K1.INIT 0000010010101110
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0000100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C29:PLC2
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: A3 W1_H02E0701
arc: B3 H00R0000
arc: C3 V02S0401
arc: D3 H02E0201
arc: F3 F3_SLICE
arc: H01W0100 F3
word: SLICEB.K1.INIT 0011010111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C2:PLC2
arc: H00R0000 V02S0601
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 E1_H02W0101
arc: B3 Q3
arc: B6 V01S0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0001 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0701 Q5
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C30:PLC2
arc: S3_V06S0003 H06E0003
arc: W1_H02W0701 V02N0701

.tile R11C3:PLC2
arc: H00L0100 V02S0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H02E0701
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0601 Q6
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C4:PLC2
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: V00T0100 V02N0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0501 V02N0501
arc: A4 V00B0000
arc: A5 Q5
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q2
arc: N1_V02N0401 Q4
arc: V00B0000 Q4
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C5:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: A0 S1_V02N0701
arc: B0 V02N0101
arc: C0 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: E1_H02E0001 Q0
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 0100000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R11C6:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 H02W0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: S1_V02S0201 S3_V06N0103
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: A2 F7
arc: A6 V02N0301
arc: A7 V02N0301
arc: B2 H02W0101
arc: B4 V01S0000
arc: B6 V02S0701
arc: B7 V01S0000
arc: C2 E1_H01W0000
arc: C4 V02N0001
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0201
arc: D4 S1_V02N0601
arc: D5 H00R0100
arc: D6 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M4 H02W0401
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: S1_V02S0301 F1
arc: S3_V06S0203 Q7
arc: V01S0100 F6
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1110101010101010
word: SLICED.K0.INIT 1000100000000000
word: SLICED.K1.INIT 1000000010000000
word: SLICEC.K0.INIT 1100110011001111
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C7:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: H00L0000 W1_H02E0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 E1_H01W0000
arc: V00B0100 V02N0101
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303
arc: A3 H02E0701
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 H00L0000
arc: B3 S1_V02N0101
arc: B5 N1_V01S0000
arc: B6 N1_V01S0000
arc: C0 V02N0601
arc: C3 S1_V02N0601
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D3 H02W0201
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 F0
arc: E1_H01E0101 F7
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q5
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEC.K1.INIT 1110110010100000
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0000111100000000
word: SLICED.K1.INIT 1111111110100000
word: SLICEB.K1.INIT 0100000000000000
word: SLICEC.K0.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C8:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: H01W0000 E3_H06W0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0701 V02N0701
arc: C0 V02N0401
arc: CE0 V02N0201
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q0
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C9:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0101 N1_V02S0101
arc: C0 E1_H01W0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C10:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02W0601
arc: V00T0000 H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 V00T0000
arc: B0 V02N0301
arc: B2 H02E0101
arc: B3 H00R0100
arc: B4 F3
arc: B5 H00R0000
arc: C0 H02E0601
arc: C1 W1_H02E0601
arc: C2 V02N0401
arc: C3 H00L0100
arc: C4 W1_H02E0601
arc: C5 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 H02W0001
arc: D5 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEB.K0.INIT 0000100001111111
word: SLICEC.K1.INIT 1100000011001111
word: SLICEB.K1.INIT 0010000001111111
word: SLICEC.K0.INIT 1111000000110011
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111010110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R12C11:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0301
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02N0601
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: A1 V02S0501
arc: A2 V00B0000
arc: B0 H02E0101
arc: B2 W1_H02E0301
arc: C0 H02E0601
arc: C1 H00L0000
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 Q0
arc: V01S0000 Q2
word: SLICEB.K0.INIT 1110111001000100
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C12:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 H02E0201
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: A2 F5
arc: A3 S1_V02N0701
arc: A5 N1_V02S0101
arc: A7 E1_H02W0701
arc: B0 F1
arc: B1 E1_H02W0301
arc: B2 V02N0101
arc: B3 F1
arc: B4 H00L0000
arc: B6 V00T0000
arc: B7 F3
arc: C1 F6
arc: C2 N1_V02S0601
arc: C3 W1_H02E0401
arc: C4 V02N0201
arc: C5 H02E0401
arc: C6 V00T0100
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 V02S0201
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: D5 S1_V02N0401
arc: D6 H01W0000
arc: D7 F2
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: S1_V02S0001 F2
arc: S1_V02S0301 Q1
arc: S3_V06S0103 Q2
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q4
arc: V01S0100 Q0
arc: W1_H02W0401 F6
word: SLICEB.K0.INIT 0010101010101010
word: SLICEA.K1.INIT 1100111111001111
word: SLICEB.K1.INIT 0000101000001000
word: SLICED.K1.INIT 1100110010001100
word: SLICEA.K0.INIT 0000000000110011
word: SLICED.K0.INIT 1111111111110011
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1010000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R12C13:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 S3_V06N0303
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02S0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 N1_V01S0100
arc: A1 W1_H02E0701
arc: B1 E1_H02W0301
arc: C1 E1_H02W0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: F0 F5A_SLICE
arc: H01W0000 Q7
arc: M0 H02W0601
arc: M2 V00B0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q2
arc: S1_V02S0501 Q7
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1101000011011101
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C14:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 H06W0203
arc: V00T0100 V02S0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: N1_V02N0101 W3_H06E0103
arc: W3_H06W0103 V06S0103
arc: A1 V02N0701
arc: B1 H02E0301
arc: C1 H02W0601
arc: D1 N1_V02S0201
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: S3_V06S0003 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1011000010111011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C15:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02E0601
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: S1_V02S0101 W3_H06E0103
arc: A0 H00L0100
arc: A1 H02W0701
arc: A2 V02S0701
arc: B0 V00T0000
arc: B2 N1_V02S0301
arc: B5 H00R0000
arc: C0 S1_V02N0601
arc: C1 N1_V02S0601
arc: C2 E1_H02W0601
arc: C5 W1_H02E0401
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 W1_H02E0201
arc: D2 V00T0100
arc: D5 H02E0201
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S3_V06S0303 F5
arc: V01S0100 F1
word: SLICEB.K0.INIT 0000010000000000
word: SLICEA.K0.INIT 1111000010111000
word: SLICEA.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1111110000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R12C16:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 H02E0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02S0701
arc: A2 V02N0501
arc: A6 V02S0101
arc: B0 V00T0000
arc: B2 H02E0101
arc: B6 V02S0501
arc: C0 V02N0601
arc: C2 V02S0401
arc: C3 H02E0601
arc: C6 V02S0001
arc: CE0 V02S0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D6 V02N0401
arc: E1_H01E0101 Q0
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q5
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: LSR0 E1_H02W0501
arc: LSR1 H02E0501
arc: M2 V00B0100
arc: M5 H00L0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0601 Q6
arc: N3_V06N0303 Q6
arc: V01S0000 F6
arc: V01S0100 Q5
arc: W1_H02W0501 Q5
word: SLICED.K0.INIT 0001000100110000
word: SLICEA.K0.INIT 1010101011100010
word: SLICEB.K0.INIT 1100010111000101
word: SLICEB.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R12C17:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06E0303
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02E0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A1 E1_H02W0701
arc: A4 S1_V02N0101
arc: A5 S1_V02N0301
arc: A6 V02S0101
arc: B0 E1_H02W0301
arc: B2 N1_V02S0101
arc: B4 S1_V02N0701
arc: B5 H01E0101
arc: B6 N1_V02S0701
arc: C0 H02W0601
arc: C1 N1_V02S0601
arc: C2 V02S0401
arc: C3 S1_V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 H02W0001
arc: D5 V00B0000
arc: D6 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F1
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: S1_V02S0001 Q0
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: S3_V06S0303 F6
arc: V01S0100 Q1
arc: W1_H02W0301 F1
word: SLICEB.K0.INIT 1100000011001111
word: SLICEB.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0000000000010001
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 0110011001100110
word: SLICEC.K1.INIT 0001000101010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C18:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 V06S0303
arc: H00L0000 E1_H02W0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0701
arc: A1 H02W0701
arc: A2 V01N0101
arc: A4 V00T0000
arc: A5 V02N0101
arc: A6 H02W0701
arc: B3 N1_V02S0101
arc: B5 F3
arc: B7 V02N0701
arc: C0 H02W0401
arc: C1 H00L0000
arc: C2 W1_H02E0401
arc: C3 H00L0100
arc: C4 W1_H02E0601
arc: C5 H01E0001
arc: C6 N1_V02S0201
arc: CE0 V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 N1_V02S0001
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 F0
arc: D6 E1_H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: S1_V02S0001 F0
arc: S1_V02S0201 Q0
arc: S3_V06S0303 Q6
arc: V01S0100 F1
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1111010110100000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1010111110100000
word: SLICED.K0.INIT 1111101001010000
word: SLICED.K1.INIT 1100110011111111
word: SLICEC.K0.INIT 1010000011111010
word: SLICEB.K0.INIT 0101101010100101
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C19:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 H01E0101
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 H06E0303
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A2 V02N0501
arc: A5 E1_H02W0501
arc: A6 E1_H02W0701
arc: A7 W1_H02E0501
arc: B0 V00B0000
arc: B2 V02N0301
arc: B5 N1_V02S0501
arc: C0 H02W0401
arc: C1 V02S0601
arc: C2 H00L0000
arc: C3 V02S0601
arc: C4 H02W0601
arc: C5 E1_H02W0401
arc: C6 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 H02E0201
arc: D2 W1_H02E0001
arc: D3 H02E0201
arc: D4 S1_V02N0601
arc: D6 N1_V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H02E0301 F1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N1_V02N0301 F1
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: V01S0000 Q0
arc: V01S0100 F6
arc: W1_H02W0201 Q2
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1010100000100000
word: SLICEB.K0.INIT 1100101000000000
word: SLICED.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1010110010101100
word: SLICED.K1.INIT 0101010110101010
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K1.INIT 1111000011111111
word: SLICEC.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R12C20:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02E0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02E0601
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0303 V06N0303
arc: A0 H00R0000
arc: A2 V00B0000
arc: A3 W1_H02E0501
arc: A4 W1_H02E0701
arc: A5 V00T0100
arc: A6 V02N0301
arc: A7 H00L0000
arc: B2 W1_H02E0101
arc: B3 H02E0101
arc: B4 W1_H02E0301
arc: B5 E1_H02W0301
arc: B6 V00T0000
arc: B7 N1_V01S0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: W1_H02W0201 F2
arc: W1_H02W0301 F3
arc: W1_H02W0701 F5
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C21:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 V02S0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H06W0303
arc: V00B0000 H02E0601
arc: V00T0000 S1_V02N0401
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 S3_V06N0203
arc: A0 V02S0501
arc: A1 H02W0501
arc: A2 W1_H02E0501
arc: A3 E1_H02W0501
arc: A4 S1_V02N0101
arc: A5 V02N0301
arc: A6 W1_H02E0701
arc: A7 S1_V02N0301
arc: B0 H02E0301
arc: B1 E1_H02W0301
arc: B2 V02S0301
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: B5 S1_V02N0501
arc: B6 V00B0000
arc: B7 H02E0101
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0101 F1
arc: N3_V06N0003 F3
arc: N3_V06N0203 Q4
arc: V01S0000 Q0
arc: V01S0100 Q4
arc: W1_H02W0201 F2
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C22:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 H01E0101
arc: H00L0000 H02W0201
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02W0701
arc: V00B0000 H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: W1_H02W0301 S1_V02N0301
arc: N1_V02N0501 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0701
arc: A1 S1_V02N0501
arc: A2 E1_H02W0501
arc: A3 W1_H02E0701
arc: A4 V02N0301
arc: A5 E1_H02W0701
arc: A6 H00L0000
arc: A7 S1_V02N0101
arc: B0 H02W0101
arc: B1 V00T0000
arc: B2 V02N0101
arc: B3 H00R0000
arc: B4 V02S0701
arc: B5 V00B0100
arc: B6 V02N0501
arc: B7 E1_H02W0301
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 H02W0601
arc: M1 H00R0100
arc: M3 H00L0100
arc: M6 V00B0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0601 Q6
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V01S0000 F7
arc: W1_H02W0001 F0
arc: W1_H02W0101 F1
arc: W1_H02W0601 F6
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C23:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V01N0101
arc: H01W0100 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: A0 H00L0100
arc: A1 W1_H02E0701
arc: A2 V00T0000
arc: A3 V02N0501
arc: A4 E1_H02W0501
arc: A5 V00T0100
arc: A6 H00L0000
arc: A7 W1_H02E0501
arc: B0 E1_H02W0101
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 V02S0101
arc: B4 S1_V02N0701
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 V02N0701
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 E1_H02W0301
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0301 F1
arc: N1_V02N0601 F4
arc: N3_V06N0103 Q2
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0001 F0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C24:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02S0701
arc: E1_H02E0501 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: A0 V02N0701
arc: A1 S1_V02N0501
arc: A6 H02E0501
arc: B0 S1_V02N0101
arc: B1 W1_H02E0301
arc: B6 V00T0000
arc: B7 H02E0301
arc: C6 V02N0201
arc: C7 H02E0401
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D6 N1_V02S0601
arc: D7 F2
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q4
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F0
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: S1_V02S0401 Q4
arc: S1_V02S0701 F7
arc: S3_V06S0003 Q3
arc: S3_V06S0303 F6
arc: V01S0000 Q5
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICED.K0.INIT 0000010001010100
word: SLICED.K1.INIT 1111001100000011
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R12C25:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02S0301
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N1_V02S0101
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 N1_V01S0100
arc: A0 H01E0001
arc: A1 E1_H02W0501
arc: A2 E1_H02W0701
arc: A3 H02E0501
arc: A4 H02E0501
arc: A5 V02N0101
arc: A6 H00L0000
arc: A7 H02E0501
arc: B1 V02S0301
arc: B3 H00R0000
arc: B4 H02W0101
arc: B5 N1_V02S0501
arc: B6 N1_V02S0701
arc: C2 H02E0601
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 F4
arc: C6 E1_H02W0401
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 W1_H02E0001
arc: D3 N1_V02S0001
arc: D4 N1_V02S0401
arc: D5 E1_H02W0001
arc: D6 H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0501 F7
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 H02E0401
arc: M5 H02E0001
arc: M6 H02W0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F7
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q3
arc: S1_V02S0101 Q1
arc: S1_V02S0401 Q4
arc: S3_V06S0003 Q3
arc: S3_V06S0303 F5
arc: V01S0000 Q7
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 0000000010100000
word: SLICEA.K0.INIT 0000000010101010
word: SLICEA.K1.INIT 1011101110001000
word: SLICED.K0.INIT 0000000001000101
word: SLICEB.K1.INIT 0111000000000000
word: SLICEB.K0.INIT 1010111110101111
word: SLICEC.K0.INIT 0100110000000000
word: SLICEC.K1.INIT 0000001100000111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R12C26:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02S0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0303 V01N0101
arc: A1 H02E0701
arc: A2 F5
arc: A3 V00T0000
arc: A4 S1_V02N0301
arc: A5 W1_H02E0701
arc: A6 S1_V02N0101
arc: A7 H02W0501
arc: B1 V02N0101
arc: B2 V01N0001
arc: B3 W1_H02E0301
arc: B4 F3
arc: B5 H02E0101
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: C1 S1_V02N0401
arc: C2 S1_V02N0601
arc: C3 H02E0601
arc: C4 H02W0601
arc: C5 E1_H02W0601
arc: C6 H01E0001
arc: C7 W1_H02E0401
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 E1_H02W0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 V01N0001
arc: D5 V02S0601
arc: D6 F2
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q3
arc: E1_H02E0301 Q1
arc: E1_H02E0401 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q5
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H00R0000
arc: M5 H00L0100
arc: M6 H02E0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q2
arc: N1_V02N0701 Q7
arc: N3_V06N0303 Q5
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q6
arc: V00B0100 F7
arc: V01S0000 Q7
word: SLICEC.K1.INIT 0101000001000100
word: SLICED.K1.INIT 0101111100111111
word: SLICEB.K0.INIT 0001110100001100
word: SLICED.K0.INIT 0000001100000111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111110100
word: SLICEB.K1.INIT 0000000011011000
word: SLICEC.K0.INIT 0101010100110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R12C27:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: H00L0000 S1_V02N0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 S3_V06N0203
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0203 S3_V06N0203
arc: A0 H02W0501
arc: A2 V00T0000
arc: A3 H02E0701
arc: A6 H00R0000
arc: A7 N1_V02S0301
arc: B1 S1_V02N0301
arc: B2 V02N0301
arc: B3 H02E0301
arc: B4 W1_H02E0101
arc: B5 V02S0501
arc: B6 V02S0501
arc: B7 H02E0101
arc: C0 F4
arc: C2 V02N0401
arc: C3 V02S0601
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 S1_V02N0001
arc: D3 H02E0001
arc: D5 W1_H02E0201
arc: D6 E1_H02W0201
arc: D7 F0
arc: E1_H01E0001 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 E1_H02W0401
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V02N0501 Q7
arc: N3_V06N0103 Q2
arc: S1_V02S0701 F7
arc: S3_V06S0303 Q5
arc: V00T0100 F3
arc: V01S0000 Q7
arc: V01S0100 Q6
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 1100101011001100
word: SLICEA.K0.INIT 1111000011111010
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K1.INIT 0010000010100000
word: SLICED.K1.INIT 0000011100000101
word: SLICEC.K0.INIT 0000110000001100
word: SLICEC.K1.INIT 1100111111000000
word: SLICED.K0.INIT 0010011111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C28:PLC2
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H01W0000
arc: N1_V02N0301 W3_H06E0003
arc: A0 V02N0501
arc: A3 F5
arc: A4 H02E0501
arc: A5 E1_H01W0000
arc: A7 N1_V01S0100
arc: B3 V02N0101
arc: B4 V02N0701
arc: B5 V02N0701
arc: B7 F3
arc: C0 N1_V01N0001
arc: C3 F4
arc: C4 H02E0601
arc: C5 E1_H02W0401
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 V02N0601
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: S3_V06S0003 F0
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 0010001000110000
word: SLICEC.K0.INIT 0111001101111111
word: SLICEB.K1.INIT 0011001101010000
word: SLICED.K1.INIT 0000010100010101
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R12C29:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003

.tile R12C2:PLC2
arc: E1_H02E0001 V06S0003

.tile R12C30:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: W1_H02W0501 V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203

.tile R12C3:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 N3_V06S0003
arc: S3_V06S0003 H06W0003

.tile R12C4:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: V00B0100 H02W0501
arc: V00T0100 V02N0701
arc: A5 V02S0301
arc: A7 V02N0101
arc: B0 V02S0101
arc: B1 V02S0101
arc: B5 S1_V02N0701
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C5 H02W0601
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02W0001
arc: D5 H00R0100
arc: D7 V02N0601
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0501 F7
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111011101100010
word: SLICED.K1.INIT 1111111101011111
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1100000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R12C5:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 E1_H02W0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: A1 V02S0501
arc: A2 H01E0001
arc: A6 E1_H02W0701
arc: B1 E1_H02W0301
arc: B2 E1_H01W0100
arc: B4 F3
arc: B5 E1_H02W0101
arc: B6 V02S0501
arc: C1 N1_V01S0100
arc: C2 V02N0401
arc: C3 S1_V02N0601
arc: C5 F6
arc: C6 V02S0001
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 V01S0100
arc: D3 V00T0100
arc: D5 F0
arc: D6 V02S0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: M0 V00B0100
arc: M3 H00R0000
arc: M4 E1_H02W0401
arc: MUXCLK1 CLK0
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: V01S0100 F3
word: SLICEC.K0.INIT 0011001100110011
word: SLICEC.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010100100010010
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1001111011011110
word: SLICEB.K0.INIT 1110000011101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C6:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02W0001
arc: H00L0100 V02S0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H02W0601
arc: V00T0000 V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E1_H01W0000
arc: A1 S1_V02N0501
arc: A3 H02E0501
arc: A5 V02N0101
arc: B1 H00R0100
arc: B3 S1_V02N0101
arc: B4 E1_H02W0301
arc: B5 N1_V01S0000
arc: C1 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V02S0201
arc: C5 V02N0001
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 W1_H02E0001
arc: D5 N1_V02S0601
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F0
arc: N1_V02N0201 F2
arc: N1_V02N0501 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: V01S0000 F2
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
word: SLICEC.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 0000100000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000100000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C7:PLC2
arc: H00R0100 V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0601 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: A4 E1_H02W0701
arc: A5 H02E0701
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: C0 S1_V02N0601
arc: C2 E1_H02W0401
arc: C3 N1_V02S0601
arc: C4 W1_H02E0601
arc: C5 W1_H02E0601
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: E1_H01E0101 F2
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F2
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q0
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: W1_H02W0201 F0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1000001101011111
word: SLICEC.K1.INIT 0101111110111101
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R12C8:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H01E0101
arc: V00B0000 V02N0001
arc: V00T0100 V02N0501
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 S1_V02N0601
arc: B0 H02W0301
arc: CE0 E1_H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
word: SLICEA.K0.INIT 1111111111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C9:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V02N0601
arc: H00L0000 N1_V02S0201
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: A3 V02S0501
arc: B1 V00B0000
arc: B2 F3
arc: B3 E1_H02W0101
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D2 E1_H02W0001
arc: D3 H02W0201
arc: E3_H06E0103 F2
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0103 Q1
word: SLICEB.K1.INIT 0010000001111111
word: SLICEB.K0.INIT 1111000000110011
word: SLICEA.K1.INIT 1111001111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R14C10:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 H02W0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V02S0701
arc: V00T0000 V02S0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 E1_H01W0100
arc: B0 V00B0000
arc: B4 H00L0000
arc: C1 N1_V02S0601
arc: C3 N1_V01N0001
arc: C4 H02W0601
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 E1_H02W0001
arc: D3 V00T0100
arc: D4 V02S0401
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F3
arc: H01W0100 F0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 H00R0100
arc: M3 H02E0201
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: V00B0000 Q6
arc: V00T0100 Q1
arc: V01S0000 Q4
arc: V01S0100 Q3
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R14C11:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 H02E0501
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0303 V06N0303
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0103 E3_H06W0103
arc: A2 H02W0701
arc: A4 N1_V02S0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B3 V02N0301
arc: B4 V01S0000
arc: C0 N1_V01N0001
arc: C2 E1_H02W0401
arc: C3 F4
arc: C4 H02E0601
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 H02E0201
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F3
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0100 F3
arc: H01W0000 Q2
arc: H01W0100 F3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q6
arc: N1_V02N0101 F3
arc: N1_V02N0301 F3
arc: N1_V02N0601 Q6
arc: N3_V06N0003 F3
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: V01S0100 F3
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 0011001100000011
word: SLICEC.K0.INIT 0000111100000111
word: SLICEA.K0.INIT 0000110011000000
word: SLICEA.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C12:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 H02W0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H01E0001
arc: V00B0100 V02N0101
arc: V00T0100 H02W0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 H02W0501
arc: A3 W1_H02E0501
arc: A7 H02W0701
arc: B4 W1_H02E0301
arc: B7 E1_H02W0301
arc: C0 N1_V02S0401
arc: C1 E1_H02W0601
arc: C2 W1_H02E0601
arc: C3 V02S0401
arc: C4 Q4
arc: C7 N1_V02S0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 N1_V02S0201
arc: D2 H00R0000
arc: D3 H02W0201
arc: D4 N1_V02S0601
arc: D7 V02N0601
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: S3_V06S0103 Q1
arc: V01S0000 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0501 F7
arc: W3_H06W0003 Q3
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 1011000010001000
word: SLICEB.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 1111110000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R14C13:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 V02N0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 V01N0101
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: A1 H00R0000
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 S1_V02N0301
arc: A6 V00T0100
arc: B1 E1_H02W0301
arc: B5 H02W0301
arc: C1 E1_H01W0000
arc: C2 H00L0000
arc: C3 V02N0401
arc: C4 V00B0100
arc: C5 H02E0601
arc: C6 Q6
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0001
arc: D2 V02S0001
arc: D3 E1_H02W0201
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 H02E0001
arc: E1_H02E0001 F0
arc: E1_H02E0501 F5
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q2
arc: V00T0100 Q3
arc: V01S0100 F6
arc: W3_H06W0203 Q4
word: SLICEC.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000101011001111
word: SLICEB.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1111010110100000
word: SLICEC.K0.INIT 1010111110100000
word: SLICED.K0.INIT 1010101011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R14C14:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 H06E0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0601
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V01N0001
arc: H01W0000 W3_H06E0103
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0501
arc: A3 V00B0000
arc: A5 N1_V02S0301
arc: A7 V02N0101
arc: B3 V02N0301
arc: B5 H02E0101
arc: B7 H02E0101
arc: C0 E1_H02W0401
arc: C3 H02W0601
arc: C5 V02S0001
arc: C6 N1_V02S0001
arc: C7 H02W0401
arc: D0 E1_H02W0001
arc: D1 H02E0001
arc: D3 H02E0201
arc: D5 N1_V02S0601
arc: D6 N1_V02S0601
arc: E1_H01E0001 F2
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00T0000
arc: N3_V06N0303 F6
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0100 F6
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1101010101010101
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1101100011011000
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1101000011011101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C15:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 H02W0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: H01W0000 W3_H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02W0501
arc: A1 V02N0501
arc: A3 V01N0101
arc: A4 V02N0101
arc: A5 V02N0101
arc: A7 V02N0101
arc: B0 N1_V02S0301
arc: B1 V02S0301
arc: B3 H02W0101
arc: C0 E1_H02W0601
arc: C1 H00R0100
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 W1_H02E0401
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00B0100
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 E1_H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F1
arc: E1_H02E0401 F4
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F5
arc: S1_V02S0001 F2
arc: S3_V06S0003 Q0
arc: S3_V06S0203 F7
arc: V01S0000 Q0
arc: V01S0100 F1
arc: W1_H02W0101 F1
word: SLICEA.K1.INIT 0000010001010100
word: SLICEA.K0.INIT 0000000001001110
word: SLICEC.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1011000010111011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C16:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 V01N0101
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00B0100 V02S0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: A2 S1_V02N0501
arc: A4 V02S0101
arc: B0 H02E0301
arc: B4 H02W0301
arc: C0 V02N0401
arc: C2 V02S0601
arc: C3 S1_V02N0601
arc: C4 V02N0001
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02E0201
arc: D2 V02N0201
arc: D4 V00B0000
arc: E1_H02E0101 Q3
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F2
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q3
arc: N1_V02N0201 F0
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q4
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
word: SLICEB.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1100000011001111
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0100010000000101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R14C17:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 V02N0701
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0301
arc: H00R0100 H02W0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0100 V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 S3_V06N0203
arc: A4 E1_H02W0701
arc: B7 H02E0101
arc: C4 V02S0201
arc: C7 S1_V02N0201
arc: CE0 H00L0100
arc: CE1 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 H02E0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: E1_H01E0101 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M1 H00R0000
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: V01S0000 Q6
arc: V01S0100 Q2
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 1010000011110101
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1100111111001111
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C18:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E1_H02W0701
arc: S1_V02S0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 W1_H02E0501
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D7 V02S0401
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0000
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V01S0000 F3
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0101010101010101
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R14C19:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0701 V02N0701
arc: S1_V02S0601 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: A4 N1_V02S0101
arc: A5 V02N0301
arc: A7 V02N0301
arc: B0 V02N0101
arc: B1 V02N0101
arc: B4 H02W0101
arc: B5 V00B0100
arc: B7 V00B0100
arc: C2 H02E0601
arc: C3 H02E0601
arc: C5 F4
arc: C7 W1_H02E0401
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 W1_H02E0001
arc: D3 V02S0001
arc: D4 E1_H02W0201
arc: D5 H02E0201
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 H02W0501
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S1_V02S0301 F1
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 0001000111011101
word: SLICEC.K1.INIT 0001001100000010
word: SLICED.K1.INIT 0001000000110010
word: SLICEB.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R14C20:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 H02E0001
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06E0103
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 S3_V06N0203
arc: A0 V02N0501
arc: A1 S1_V02N0501
arc: A2 V02N0701
arc: A6 W1_H02E0501
arc: B0 V02N0101
arc: B1 V00T0000
arc: B2 S1_V02N0301
arc: B3 E1_H02W0301
arc: B6 V00B0100
arc: C0 N1_V02S0601
arc: C1 H02E0601
arc: C2 H00L0000
arc: C3 H02W0601
arc: C6 E1_H02W0401
arc: C7 E1_H02W0601
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 H02E0201
arc: D4 N1_V02S0401
arc: D6 V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: N1_V02N0301 Q1
arc: N1_V02N0501 F7
arc: N1_V02N0601 Q4
arc: S1_V02S0001 Q2
arc: S3_V06S0303 F6
arc: V01S0000 Q5
arc: V01S0100 Q0
arc: W1_H02W0601 Q4
arc: W3_H06W0103 Q1
word: SLICEB.K1.INIT 0000001111001111
word: SLICED.K0.INIT 0000010101000100
word: SLICEA.K0.INIT 1010000011000000
word: SLICEB.K0.INIT 1010000011000000
word: SLICEA.K1.INIT 1100000010001000
word: SLICED.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R14C21:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 V01N0101
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 V06S0003
arc: W3_H06W0303 V06N0303
arc: A2 W1_H02E0501
arc: A3 V02S0501
arc: A4 W1_H02E0701
arc: A5 H02W0501
arc: A6 H00R0000
arc: A7 V02S0101
arc: B0 V00B0000
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 W1_H02E0101
arc: B5 H02E0101
arc: B6 V00T0000
arc: B7 V02S0701
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q2
arc: E1_H02E0601 Q4
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: M2 N1_V01N0001
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: N3_V06N0103 Q2
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S3_V06S0003 F3
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F6
arc: V01S0100 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C22:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V06N0303
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0303 V01N0101
arc: E3_H06E0103 W3_H06E0103
arc: A0 N1_V02S0501
arc: A1 V02S0501
arc: A2 V02S0701
arc: A3 H02W0701
arc: A4 V00T0000
arc: A5 H02E0501
arc: A6 H00R0000
arc: A7 V02S0301
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 W1_H02E0301
arc: B3 V02S0101
arc: B4 H02W0101
arc: B5 H02W0301
arc: B6 H02E0301
arc: B7 N1_V02S0701
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0501
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: N3_V06N0203 Q4
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S3_V06S0203 F4
arc: V01S0000 F7
arc: V01S0100 F2
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C23:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 N1_V02S0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 V02S0701
arc: N1_V02N0301 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: A2 V00B0000
arc: A3 F7
arc: A5 V00T0000
arc: A6 N1_V02S0101
arc: B2 W1_H02E0101
arc: B3 H02E0301
arc: B4 N1_V01S0000
arc: B7 N1_V01S0000
arc: C2 E1_H02W0401
arc: C3 V02N0601
arc: C4 V02N0201
arc: C5 V02S0001
arc: C6 V00B0100
arc: C7 V02N0201
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 H02E0201
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 H02E0001
arc: D7 H02E0001
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: W1_H02W0501 F5
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0011001100001111
word: SLICEB.K1.INIT 0000000001011100
word: SLICEC.K1.INIT 0101010100001111
word: SLICEC.K0.INIT 0000111100110011
word: SLICEB.K0.INIT 1100111011000100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000111101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R14C24:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 V02S0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 V02S0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 V06S0003
arc: E3_H06E0203 W3_H06E0203
arc: A0 N1_V02S0701
arc: A1 H02E0701
arc: A3 H02E0701
arc: A4 H02E0501
arc: A5 V02S0101
arc: A6 F5
arc: A7 V00T0100
arc: B5 H02E0101
arc: B6 V02N0701
arc: B7 H02W0101
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 W1_H02E0601
arc: C6 V02S0001
arc: C7 V01N0101
arc: D0 V00B0100
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 V02S0401
arc: D5 W1_H02E0001
arc: D6 H02E0001
arc: D7 H02E0001
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0100 F4
word: SLICEC.K1.INIT 0011001101010101
word: SLICED.K0.INIT 0000000001110100
word: SLICED.K1.INIT 0000000001011100
word: SLICEA.K0.INIT 0000101010101010
word: SLICEA.K1.INIT 0101111101011111
word: SLICEB.K0.INIT 1111111100001111
word: SLICEB.K1.INIT 0000000011110101
word: SLICEC.K0.INIT 1111010101010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R14C25:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02E0201
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: A0 E1_H02W0701
arc: A1 H02E0501
arc: A2 H00L0100
arc: A5 H02E0701
arc: A6 F7
arc: B2 H00R0000
arc: B5 H00L0000
arc: B6 H02E0301
arc: B7 W1_H02E0301
arc: C0 N1_V02S0601
arc: C1 E1_H02W0601
arc: C2 S1_V02N0401
arc: C5 V00T0000
arc: C6 N1_V02S0201
arc: C7 V02N0001
arc: CE0 E1_H02W0101
arc: CE1 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 S1_V02N0201
arc: D5 V02N0601
arc: D6 W1_H02E0001
arc: D7 H02E0001
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F6
arc: LSR1 H02W0501
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
arc: S3_V06S0003 F0
arc: S3_V06S0303 F5
arc: V01S0000 F6
arc: V01S0100 Q1
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 0001000000110010
word: SLICED.K1.INIT 0011001100001111
word: SLICED.K0.INIT 0000000001110100
word: SLICEB.K0.INIT 1111110100100000
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R14C26:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 S1_V02N0201
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02S0501
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: W3_H06W0303 V06N0303
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 H02E0001
arc: D7 V02S0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N3_V06N0203 Q7
arc: V01S0100 Q7
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R14C27:PLC2
arc: E1_H02E0301 V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0701 H02E0701
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: A0 H02W0701
arc: A1 E1_H02W0701
arc: A2 S1_V02N0501
arc: A3 V02N0701
arc: B0 E1_H02W0101
arc: B1 V02N0101
arc: B2 H02W0101
arc: B3 V02N0301
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: N1_V02N0301 Q3
word: SLICEB.K1.INIT 1010101011001010
word: SLICEA.K0.INIT 1111010010110000
word: SLICEA.K1.INIT 1010101011001010
word: SLICEB.K0.INIT 1010101011001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C28:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 W1_H02E0301
arc: H00L0100 H02W0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02E0301
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0701 V02S0701
arc: N1_V02N0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: A0 H00L0100
arc: A1 V02S0701
arc: B0 S1_V02N0301
arc: B1 V02N0301
arc: C0 H00R0100
arc: C1 V02N0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 W1_H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0103 Q1
word: SLICEA.K0.INIT 1100111011000100
word: SLICEA.K1.INIT 1111010010110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C29:PLC2
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: V00B0100 V02S0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: A0 H00L0100
arc: A1 W1_H02E0501
arc: B0 V02N0301
arc: B1 S1_V02N0101
arc: C0 H02E0601
arc: C1 H00R0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H00R0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1100110011100100
word: SLICEA.K1.INIT 1111101100001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C2:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V02N0601
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701

.tile R14C30:PLC2
arc: N1_V02N0201 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R14C31:PLC2
arc: W1_H02W0401 S1_V02N0401
arc: E3_H06E0003 W3_H06E0003

.tile R14C33:PLC2
arc: S3_V06S0203 H06E0203

.tile R14C34:PLC2
arc: S3_V06S0003 H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R14C36:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203

.tile R14C37:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003

.tile R14C39:PLC2
arc: S3_V06S0203 H06E0203

.tile R14C3:PLC2
arc: E1_H02E0001 V02N0001

.tile R14C40:PLC2
arc: S3_V06S0003 H06E0003
arc: E3_H06E0303 W3_H06E0203

.tile R14C42:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203

.tile R14C43:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003

.tile R14C45:PLC2
arc: S3_V06S0203 H06E0203

.tile R14C46:PLC2
arc: S3_V06S0003 H06E0003
arc: E3_H06E0003 W3_H06E0303

.tile R14C48:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203

.tile R14C49:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003

.tile R14C4:PLC2
arc: E1_H02E0701 S3_V06N0203
arc: H00R0000 V02N0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 S3_V06N0203
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: D0 H02E0001
arc: D1 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: S1_V02S0101 F1
word: SLICEA.K0.INIT 1010101110001101
word: SLICEA.K1.INIT 1101011100111000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R14C51:PLC2
arc: S3_V06S0303 H06E0303

.tile R14C52:PLC2
arc: S3_V06S0003 H06E0003
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003

.tile R14C53:PLC2
arc: S3_V06S0203 H01E0001

.tile R14C54:PLC2
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303

.tile R14C55:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003

.tile R14C57:PLC2
arc: S3_V06S0003 H06E0003

.tile R14C58:PLC2
arc: S3_V06S0003 H06E0003

.tile R14C5:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: H00R0100 H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: S3_V06S0203 E1_H01W0000
arc: C0 E1_H02W0401
arc: C4 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D4 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 Q0
arc: S3_V06S0003 Q0
arc: V00B0000 F4
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEC.K0.INIT 1111111111110000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C60:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R14C61:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R14C6:PLC2
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E3_H06W0203
arc: A1 H01E0001
arc: B1 V02N0301
arc: C1 S1_V02N0401
arc: D1 S1_V02N0201
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: M0 E1_H02W0601
arc: N1_V02N0001 F0
arc: S3_V06S0003 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C7:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 V01N0001
arc: V00T0000 W1_H02E0201
arc: W1_H02W0401 S1_V02N0401
arc: A1 H02W0501
arc: B1 V00T0000
arc: C1 S1_V02N0401
arc: D1 S1_V02N0001
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: M0 H02W0601
arc: N3_V06N0003 F0
arc: S3_V06S0003 F0
arc: V01S0000 F0
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C8:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06E0003
arc: S3_V06S0003 H06E0003
arc: V00T0100 V02S0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 S3_V06N0303
arc: A3 V00T0000
arc: B3 H02W0301
arc: B5 F3
arc: C0 H02E0401
arc: C5 V02N0001
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D3 N1_V02S0201
arc: D5 S1_V02N0601
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 1111001100000000
word: SLICEB.K1.INIT 0000000000010001
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C9:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 V02N0001
arc: H00R0100 V02N0701
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V06S0003
arc: A0 S1_V02N0501
arc: A1 H02W0501
arc: A2 E1_H01E0001
arc: A5 Q5
arc: A6 H02W0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 H02W0301
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C6 N1_V02S0001
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 N1_V02S0201
arc: D5 H02W0001
arc: D6 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S3_V06S0303 F5
word: SLICEB.K0.INIT 0000011110001111
word: SLICED.K0.INIT 1010000010101111
word: SLICEA.K0.INIT 1011101110001000
word: SLICEA.K1.INIT 1011100010111000
word: SLICEC.K1.INIT 1010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R15C10:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 V02S0001
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 S3_V06N0103
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 E1_H02W0501
arc: A0 N1_V02S0701
arc: A1 F5
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A6 N1_V02S0101
arc: A7 F5
arc: B1 E1_H02W0301
arc: B2 H00L0000
arc: B3 Q3
arc: B6 V02N0701
arc: B7 F3
arc: C0 S1_V02N0401
arc: C1 F4
arc: C2 N1_V01N0001
arc: C3 V02S0401
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: C7 F4
arc: CE1 W1_H02E0101
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 N1_V01S0000
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 E1_H02W0001
arc: D6 V02N0601
arc: D7 F2
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 H02W0601
arc: M3 H00R0000
arc: M5 H00R0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q7
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: V01S0000 F2
arc: V01S0100 F3
arc: W1_H02W0101 F1
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 0000111100110011
word: SLICED.K1.INIT 0100000000000000
word: SLICEA.K0.INIT 1010111110100000
word: SLICED.K0.INIT 0100000000000000
word: SLICEC.K0.INIT 0000010111110101
word: SLICEB.K0.INIT 0000001111001111
word: SLICEC.K1.INIT 0000010111110101
word: SLICEA.K1.INIT 0000000010000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R15C11:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00T0000 V02S0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V01N0101
arc: A1 V02S0501
arc: A2 V02S0501
arc: A4 V00T0000
arc: A6 V02N0301
arc: B0 N1_V02S0101
arc: B2 N1_V02S0301
arc: B3 E1_H01W0100
arc: B4 F3
arc: C0 V02N0601
arc: C1 H02E0401
arc: C3 N1_V02S0601
arc: C4 H02W0401
arc: C6 Q6
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 N1_V02S0201
arc: D2 V00T0100
arc: D3 V02S0001
arc: D4 H00R0100
arc: D6 H02E0001
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q1
arc: E3_H06E0003 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 E1_H01E0101
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0203 F4
arc: S1_V02S0201 Q0
arc: S3_V06S0203 F4
arc: V01S0000 Q2
arc: W1_H02W0301 F3
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 1110111001000100
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111101001010000
word: SLICED.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111000011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R15C12:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 V06S0103
arc: H00L0000 V02N0201
arc: H00R0100 V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: A1 E1_H02W0701
arc: A3 H02E0701
arc: A4 V02S0301
arc: A5 N1_V01N0101
arc: A6 H00R0000
arc: A7 F5
arc: B1 S1_V02N0101
arc: B2 E1_H02W0101
arc: B3 N1_V02S0301
arc: B4 N1_V02S0701
arc: B5 H02E0301
arc: B7 V02S0701
arc: C1 H02W0401
arc: C2 H02W0601
arc: C4 H02E0401
arc: C5 V02S0001
arc: C6 V02S0001
arc: C7 V00T0100
arc: CE1 H02E0101
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 N1_V02S0201
arc: D2 V02S0201
arc: D3 H02E0201
arc: D5 V01N0001
arc: D6 V02N0401
arc: D7 V02S0601
arc: E1_H01E0101 F0
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q3
arc: N1_V02N0401 F4
arc: N1_V02N0601 F4
arc: V01S0000 Q2
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000001000000010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1011000010111011
word: SLICEC.K1.INIT 0000000000010000
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1010101011001100
word: SLICED.K0.INIT 1111101000001010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R15C13:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02N0001
arc: H00R0000 E1_H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 H02W0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V01S0100
arc: A0 H00R0000
arc: A2 V02S0701
arc: A3 F5
arc: A5 N1_V02S0301
arc: B2 H00L0000
arc: B3 H02E0101
arc: B5 E1_H02W0301
arc: C0 V02S0401
arc: C1 N1_V02S0601
arc: C5 V00B0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V00B0100
arc: D3 V02S0201
arc: D5 V01N0001
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: S1_V02S0001 F0
arc: S3_V06S0003 F0
arc: V01S0000 Q6
word: SLICEC.K1.INIT 0000011110001111
word: SLICEB.K1.INIT 1101110100010001
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 1011101110001000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R15C14:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06N0303
arc: H00L0000 E1_H02W0001
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0303 N3_V06S0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: A3 V02N0501
arc: A4 E1_H01W0000
arc: A6 S1_V02N0301
arc: A7 H00L0000
arc: B1 E1_H02W0101
arc: B3 N1_V02S0301
arc: B4 V02N0701
arc: B5 H02E0301
arc: B6 H02W0101
arc: C1 H02E0601
arc: C4 V01N0101
arc: C5 V00T0000
arc: C6 V02N0201
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 H00R0000
arc: D3 H02W0001
arc: D5 H00R0100
arc: D6 V02N0601
arc: D7 V02S0401
arc: E1_H01E0101 F0
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F0
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S3_V06S0003 F0
arc: S3_V06S0303 F5
arc: V01S0000 Q3
arc: V01S0100 F7
word: SLICEC.K1.INIT 1100110011110000
word: SLICEB.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 1011000010110000
word: SLICED.K1.INIT 0000111101010101
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0011000011111111
word: SLICED.K0.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R15C15:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W1_H02W0101 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: A0 H02W0501
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 V02S0301
arc: A5 F7
arc: A6 V02S0301
arc: A7 V02N0101
arc: B0 E1_H01W0100
arc: B2 H00L0000
arc: B3 E1_H02W0101
arc: B4 N1_V01S0000
arc: B5 H02E0101
arc: B6 N1_V01S0000
arc: B7 H02E0301
arc: C2 V02N0401
arc: C3 E1_H02W0601
arc: C4 H02W0601
arc: C5 H02E0601
arc: C6 H02W0601
arc: C7 V00B0100
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02S0201
arc: D2 V00T0100
arc: D3 N1_V02S0001
arc: D4 H02W0201
arc: D6 H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M4 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F6
arc: N1_V02N0601 F4
arc: N3_V06N0103 Q2
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: S3_V06S0303 F5
arc: V01S0000 F3
arc: W1_H02W0401 F4
arc: W1_H02W0601 Q4
word: SLICEB.K1.INIT 0000001000001110
word: SLICEB.K0.INIT 1111000010111000
word: SLICED.K1.INIT 0101001100110011
word: SLICEC.K1.INIT 1101000111010001
word: SLICED.K0.INIT 1101111011011111
word: SLICEC.K0.INIT 0010000100100101
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R15C16:PLC2
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 N1_V02S0101
arc: V00T0000 E1_H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: A4 H02E0501
arc: B2 N1_V02S0101
arc: B3 V02S0301
arc: C3 S1_V02N0601
arc: C4 N1_V02S0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 W1_H02E0001
arc: D4 E1_H02W0201
arc: D5 H02W0001
arc: E1_H01E0001 F1
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: H01W0100 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: M4 V00B0100
arc: M5 H00R0000
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0701 Q5
arc: N3_V06N0303 Q5
word: SLICEC.K0.INIT 1111000001010101
word: SLICEC.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 0000110000001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1

.tile R15C17:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V02N0601
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: LSR0 H02W0501
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 E1_H02W0401
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V01S0000 F3
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R15C18:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0303 V06S0303
arc: E3_H06E0303 W3_H06E0303
arc: A0 H00R0000
arc: A1 E1_H01E0001
arc: A2 H02E0701
arc: A4 N1_V01N0101
arc: A6 V02S0301
arc: B0 V00T0000
arc: B1 V02N0101
arc: B2 H00R0000
arc: B4 H00R0000
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: C2 V02S0601
arc: C4 S1_V02N0201
arc: C6 V02S0001
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D4 H02W0201
arc: D6 E1_H02W0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 E1_H02W0501
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: S1_V02S0401 Q6
arc: V00T0000 Q2
arc: W1_H02W0101 Q1
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1111000010111000
word: SLICEB.K0.INIT 1100000010001000
word: SLICEA.K0.INIT 1000100010100000
word: SLICEA.K1.INIT 1010000011000000
word: SLICED.K0.INIT 1010101011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R15C19:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 V01N0101
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A1 V02N0701
arc: A2 V00B0000
arc: A4 V02N0101
arc: A5 N1_V02S0301
arc: B0 V00T0000
arc: B1 H01W0100
arc: B2 V02N0301
arc: B4 H02E0301
arc: B5 H01E0101
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C4 V00B0100
arc: C5 W1_H02E0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H00L0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D4 W1_H02E0001
arc: D5 E1_H02W0001
arc: E1_H01E0001 Q2
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M3 W1_H02E0201
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q4
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: S3_V06S0303 F5
arc: V01S0000 Q1
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEC.K1.INIT 0000001000001110
word: SLICEA.K0.INIT 1100000010100000
word: SLICEA.K1.INIT 1100000010100000
word: SLICEB.K0.INIT 1010000011000000
word: SLICEC.K0.INIT 0100000001000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C20:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 S1_V02N0701
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A0 H02E0501
arc: A1 H01E0001
arc: A2 H00L0100
arc: A3 E1_H01E0001
arc: A6 H00R0000
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B6 V00B0100
arc: C0 N1_V01N0001
arc: C1 V02N0601
arc: C2 H00R0100
arc: C3 W1_H02E0601
arc: C6 V00T0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 S1_V02N0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D6 H02E0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q6
arc: H01W0100 Q0
arc: LSR1 V00T0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q4
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: V00T0100 Q3
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q1
word: SLICED.K0.INIT 1010101011100010
word: SLICEA.K1.INIT 1000100011000000
word: SLICEB.K0.INIT 1000100011000000
word: SLICEB.K1.INIT 1000100011000000
word: SLICEA.K0.INIT 1100000010001000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C21:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 H02W0601
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 H01E0001
arc: W3_H06W0003 V06N0003
arc: E3_H06E0003 W3_H06E0003
arc: A0 W1_H02E0701
arc: A1 V02N0501
arc: A2 E1_H02W0501
arc: A3 H02W0501
arc: A4 W1_H02E0701
arc: B0 E1_H02W0301
arc: B1 V00B0000
arc: B2 V01N0001
arc: B3 H00L0000
arc: B4 E1_H02W0101
arc: C0 W1_H02E0601
arc: C1 N1_V01N0001
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 W1_H02E0001
arc: E1_H01E0001 Q2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q3
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N3_V06N0203 Q4
arc: S1_V02S0301 Q1
arc: V01S0100 Q0
arc: W1_H02W0301 Q1
word: SLICEC.K0.INIT 1100110010101100
word: SLICEB.K1.INIT 1010000011000000
word: SLICEB.K0.INIT 1010000011000000
word: SLICEA.K0.INIT 1000100011000000
word: SLICEA.K1.INIT 1100000010001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C22:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 H02W0201
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: E1_H02E0601 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 H01E0001
arc: A5 F7
arc: A6 V02S0301
arc: A7 V02S0301
arc: B0 E1_H02W0101
arc: B1 V00T0000
arc: B2 H02E0301
arc: B3 S1_V02N0101
arc: B5 V00B0100
arc: C0 H00L0100
arc: C1 H02W0601
arc: C2 H00L0100
arc: C5 N1_V02S0201
arc: C6 N1_V02S0001
arc: C7 N1_V02S0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 W1_H02E0001
arc: D2 H02W0201
arc: D3 V02N0201
arc: D5 H00R0100
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H01E0001 Q6
arc: E1_H02E0001 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F3
arc: LSR0 V00B0000
arc: LSR1 W1_H02E0501
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q2
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q6
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q1
word: SLICED.K1.INIT 0000101001011111
word: SLICEC.K1.INIT 0000000001110100
word: SLICED.K0.INIT 0000010110101111
word: SLICEB.K0.INIT 1010000011000000
word: SLICEA.K0.INIT 1110000001000000
word: SLICEA.K1.INIT 1000100010100000
word: SLICEB.K1.INIT 1111111100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C23:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V01N0101
arc: H00L0000 V02N0201
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 W1_H02E0501
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: A2 W1_H02E0701
arc: A4 H02E0701
arc: A5 F7
arc: A6 E1_H01W0000
arc: B0 H02W0301
arc: B1 H02E0101
arc: B2 H00L0000
arc: B4 E1_H02W0301
arc: B5 S1_V02N0501
arc: B6 S1_V02N0501
arc: B7 N1_V01S0000
arc: C0 E1_H02W0601
arc: C1 H00L0100
arc: C2 W1_H02E0601
arc: C4 V00T0100
arc: C5 N1_V02S0201
arc: C6 E1_H01E0101
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02S0001
arc: D2 V02N0001
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 V02S0401
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q0
arc: E1_H02E0001 F0
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N3_V06N0003 Q0
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0000 Q2
arc: V01S0100 F1
arc: W1_H02W0001 Q2
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 0000010100001100
word: SLICED.K0.INIT 0001000000110010
word: SLICED.K1.INIT 0000001111110011
word: SLICEC.K1.INIT 0001000100110000
word: SLICEA.K1.INIT 0000111100110011
word: SLICEB.K0.INIT 1011100000000000
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R15C24:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 H02E0201
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: N1_V02N0101 W3_H06E0103
arc: E3_H06E0003 W3_H06E0303
arc: A0 V02N0701
arc: A1 V01N0101
arc: A2 E1_H02W0501
arc: A4 V02N0101
arc: A7 V02S0101
arc: B0 H02E0301
arc: B1 V00T0000
arc: B2 H02E0101
arc: B4 W1_H02E0301
arc: B5 V01S0000
arc: B7 V02S0501
arc: C0 V02S0601
arc: C1 E1_H02W0401
arc: C2 H00L0000
arc: C4 V00T0100
arc: C5 E1_H02W0601
arc: C7 V00B0100
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02N0201
arc: D4 W1_H02E0001
arc: D5 E1_H02W0001
arc: D7 H01W0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q4
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N1_V02N0701 Q7
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F5
arc: S3_V06S0203 F7
arc: V01S0000 Q0
arc: W1_H02W0501 Q7
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 0000010100001100
word: SLICEA.K0.INIT 1010101011100010
word: SLICEA.K1.INIT 1010101011100010
word: SLICEC.K0.INIT 1101110010001100
word: SLICEB.K0.INIT 1000110010000000
word: SLICEC.K1.INIT 0000001100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R15C25:PLC2
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V06S0303
arc: E1_H01E0101 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 N1_V01S0100
arc: C7 V02S0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N3_V06N0203 Q7
arc: V01S0000 F3
word: SLICED.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R15C26:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H06E0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V02N0601
arc: D7 V02S0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: W1_H02W0101 F3
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R15C27:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 V01N0101
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H06E0003
arc: V00B0100 S1_V02N0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06N0203
arc: H01W0000 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: A4 H02E0501
arc: A5 H02E0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C7 S1_V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D6 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q7
arc: W1_H02W0301 F3
arc: W1_H02W0501 Q7
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 1111000011110000
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R15C28:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0401 S3_V06N0203
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: E1_H01E0101 W3_H06E0203
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: A0 S1_V02N0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: B0 V02S0301
arc: B2 H00R0100
arc: B3 H00R0100
arc: C1 H02W0401
arc: C2 S1_V02N0401
arc: C3 V02N0401
arc: CE1 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 V02N0201
arc: D3 E1_H02W0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 F0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02E0601
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0701 Q7
arc: N3_V06N0203 Q7
arc: W3_H06W0203 Q7
word: SLICEB.K0.INIT 1111110100100000
word: SLICEB.K1.INIT 1111001011010000
word: SLICEA.K0.INIT 1101110110001000
word: SLICEA.K1.INIT 1111000011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C29:PLC2
arc: N1_V02N0301 S1_V02N0201
arc: V00T0000 H02W0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 S1_V02N0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: A0 W1_H02E0501
arc: C0 S1_V02N0401
arc: D0 S1_V02N0001
arc: D1 V00T0100
arc: F0 F5A_SLICE
arc: M0 V00T0000
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R15C2:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0601 S1_V02N0601
arc: S3_V06S0203 H06W0203

.tile R15C30:PLC2
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0701 S1_V02N0701
arc: W1_H02W0201 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003

.tile R15C32:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R15C33:PLC2
arc: S3_V06S0103 H06E0103
arc: E3_H06E0203 W3_H06E0103

.tile R15C35:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R15C36:PLC2
arc: S3_V06S0203 H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103

.tile R15C38:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R15C39:PLC2
arc: S3_V06S0103 H06E0103

.tile R15C3:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 V02N0001
arc: V01S0000 S3_V06N0103
arc: A0 V02N0501
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0000000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C41:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R15C42:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103

.tile R15C44:PLC2
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R15C45:PLC2
arc: S3_V06S0203 H06E0203

.tile R15C47:PLC2
arc: S3_V06S0203 H06E0203
arc: E1_H01E0101 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R15C48:PLC2
arc: S3_V06S0303 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203

.tile R15C4:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 E3_H06W0203
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 W1_H02E0101
arc: S3_V06S0003 H06W0003
arc: V00B0000 V02N0201
arc: A1 H01E0001
arc: B1 V00T0000
arc: B3 Q3
arc: C1 H02W0401
arc: C2 W1_H02E0401
arc: C3 V02N0401
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 Q2
arc: D3 H02E0001
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0001 F0
arc: V00T0000 Q2
arc: V00T0100 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0011000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R15C50:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R15C51:PLC2
arc: S3_V06S0303 H06E0303

.tile R15C53:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R15C54:PLC2
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303

.tile R15C56:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203

.tile R15C57:PLC2
arc: S3_V06S0003 H06E0003

.tile R15C59:PLC2
arc: S3_V06S0303 H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R15C5:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 V02N0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02W0701
arc: A4 V02N0301
arc: B1 E1_H02W0301
arc: C1 V02N0401
arc: C4 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D4 H02E0201
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0001 F0
arc: S3_V06S0003 F0
arc: S3_V06S0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000001000000
word: SLICEC.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R15C60:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R15C62:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R15C6:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H01E0101
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 H01E0101
arc: A1 F5
arc: A5 V02N0101
arc: B1 H02E0101
arc: B7 F1
arc: C1 V02N0601
arc: C5 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 E1_H02W0301
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0701 F7
arc: N3_V06N0103 F1
arc: S3_V06S0003 Q3
arc: S3_V06S0303 F5
arc: V01S0000 F7
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0011001111111111
word: SLICEC.K1.INIT 0101000001010000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R15C7:PLC2
arc: E1_H02E0101 V06S0103
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 H01E0101
arc: W3_H06W0303 V06N0303
arc: A1 W1_H02E0501
arc: B1 V00B0000
arc: B2 V02S0101
arc: B3 V01N0001
arc: B4 E1_H02W0301
arc: C1 V02N0401
arc: C5 V02S0001
arc: D1 V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 V00B0000
arc: E1_H01E0101 F4
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M0 H02W0601
arc: M2 H02E0601
arc: N1_V01N0001 F2
arc: N1_V02N0401 F4
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V01S0100 F0
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000000000
word: SLICEB.K0.INIT 0011001100000000
word: SLICEC.K0.INIT 0011001111111111
word: SLICEB.K1.INIT 0011001111001100
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R15C8:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 S1_V02N0501
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H06W0203
arc: V00B0100 H02W0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 H01E0101
arc: A1 E1_H02W0701
arc: A2 F7
arc: A3 F7
arc: A5 F7
arc: A6 F7
arc: B1 V02N0301
arc: B3 V02N0101
arc: B6 N1_V01S0000
arc: C1 F4
arc: C2 V02N0601
arc: C4 V02S0201
arc: C5 V02N0201
arc: C7 V02N0001
arc: D1 E1_H02W0201
arc: D2 S1_V02N0001
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: D6 V02N0601
arc: D7 F0
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: M0 V00B0100
arc: N1_V01N0001 F4
arc: S1_V02S0601 F4
arc: S3_V06S0003 F0
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1000100000000000
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K0.INIT 1000100000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0000000000001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R15C9:PLC2
arc: E3_H06E0103 V06S0103
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02E0301
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0101
arc: V00T0100 H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0303 E1_H01W0100
arc: A1 F7
arc: A2 F7
arc: A3 V00B0000
arc: A7 V02S0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V01N0001
arc: B5 V02S0701
arc: C1 V02N0601
arc: C2 E1_H02W0401
arc: C3 V02N0401
arc: C5 E1_H01E0101
arc: C7 V02S0001
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 F0
arc: D5 H00R0100
arc: D7 E1_H02W0001
arc: E1_H01E0101 F7
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0001 F0
arc: S3_V06S0003 F0
arc: S3_V06S0103 Q2
arc: V01S0000 Q2
arc: V01S0100 F7
arc: W1_H02W0201 Q2
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0100000000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0000000000110000
word: SLICED.K1.INIT 0101000001011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R16C10:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N3_V06S0003
arc: H00L0100 H02W0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0501
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02S0701
arc: A0 H02E0701
arc: A2 S1_V02N0701
arc: A4 V00B0000
arc: A5 V02N0301
arc: A6 F5
arc: B1 S1_V02N0301
arc: B5 H02W0301
arc: C0 E1_H02W0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C4 S1_V02N0001
arc: C5 V00T0000
arc: C6 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 V02N0001
arc: D4 E1_H02W0001
arc: D5 V02N0601
arc: D6 S1_V02N0401
arc: E1_H01E0101 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M4 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: V00B0000 Q4
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
word: SLICEC.K1.INIT 0010000001111111
word: SLICED.K0.INIT 1111010100000101
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 0000010111110101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R16C11:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 V01N0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: A1 N1_V02S0701
arc: A5 Q5
arc: A6 F5
arc: A7 Q7
arc: B0 H02W0101
arc: B1 W1_H02E0301
arc: C0 V02N0401
arc: C2 N1_V01N0001
arc: C3 E1_H01W0000
arc: C5 N1_V02S0001
arc: C6 E1_H01E0101
arc: C7 V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02E0201
arc: D2 V01S0100
arc: D3 N1_V01S0000
arc: D5 V01N0001
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q3
arc: N3_V06N0003 Q3
arc: S1_V02S0101 F1
arc: V01S0100 Q6
arc: W1_H02W0001 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1110111001000100
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 0000000000001111
word: SLICED.K1.INIT 0000111101010101
word: SLICEC.K1.INIT 0000010111110101
word: SLICED.K0.INIT 1010000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R16C12:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V01N0101
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02N0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0601
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A5 S1_V02N0301
arc: A6 F5
arc: A7 E1_H01W0000
arc: B0 V00B0000
arc: B1 E1_H02W0301
arc: B5 H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 H00L0000
arc: C3 V02S0401
arc: C5 V02N0001
arc: C6 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02N0201
arc: D2 V02S0201
arc: D3 V00B0100
arc: D5 V02N0401
arc: D6 H00R0100
arc: D7 H02W0001
arc: E1_H01E0101 F6
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1110111101000000
word: SLICEA.K1.INIT 1101110010001100
word: SLICEC.K1.INIT 0100000001111111
word: SLICED.K0.INIT 1111010100000101
word: SLICEB.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 1111101001010000
word: SLICED.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R16C13:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 H01E0101
arc: H00L0000 W1_H02E0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0301
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A1 W1_H02E0701
arc: A2 V02S0501
arc: A3 F5
arc: A4 V00T0100
arc: A5 N1_V02S0301
arc: A7 W1_H02E0701
arc: B0 H02E0101
arc: B2 H00R0100
arc: B4 E1_H02W0101
arc: B5 E1_H02W0301
arc: B6 N1_V01S0000
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: C2 E1_H02W0401
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 S1_V02N0201
arc: C6 S1_V02N0001
arc: C7 F4
arc: CE1 H00R0000
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 H02E0201
arc: D4 S1_V02N0401
arc: D5 W1_H02E0201
arc: D6 V00B0000
arc: D7 H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q1
arc: E3_H06E0003 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00T0000
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: S1_V02S0401 Q4
arc: S3_V06S0003 Q0
arc: V00T0000 Q2
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1111010010110000
word: SLICEC.K1.INIT 0000100001111111
word: SLICEB.K1.INIT 1111000001010101
word: SLICEC.K0.INIT 0010000001111111
word: SLICED.K1.INIT 1010101000001111
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1010101011110000
word: SLICED.K0.INIT 1111110000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R16C14:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02N0601
arc: H00R0000 S1_V02N0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A2 H02W0501
arc: A4 V02N0301
arc: A5 V00B0000
arc: A7 V02N0301
arc: B4 H02E0301
arc: B5 E1_H02W0301
arc: B7 E1_H02W0101
arc: C0 H02W0601
arc: C2 E1_H02W0401
arc: C4 E1_H02W0601
arc: C5 H01E0001
arc: C7 V00T0000
arc: D0 N1_V02S0201
arc: D1 V00T0100
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: D4 V01N0001
arc: D5 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 H02E0601
arc: N1_V01N0101 F7
arc: N3_V06N0303 F5
arc: S1_V02S0201 F2
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 0000101011111010
word: SLICEA.K1.INIT 0000000011111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 0000000011111111
word: SLICED.K1.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R16C15:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02W0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 S3_V06N0103
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02E0601
arc: M1 H00L0000
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 H00L0000
arc: M6 H02E0401
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R16C16:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: N1_V02N0101 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 S3_V06N0003
arc: E3_H06E0203 W3_H06E0103
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 V02N0401
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 W1_H02E0601
arc: M1 H00L0000
arc: M2 W1_H02E0601
arc: M3 H00R0000
arc: M4 W1_H02E0401
arc: M5 H00L0000
arc: M6 W1_H02E0401
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R16C17:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 H01E0101
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V06N0203
arc: H01W0100 W3_H06E0303
arc: S1_V02S0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: A2 N1_V02S0501
arc: A3 E1_H02W0701
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 H02E0701
arc: A7 N1_V02S0301
arc: B0 S1_V02N0101
arc: B2 W1_H02E0101
arc: B3 S1_V02N0301
arc: B4 H02W0301
arc: B5 H02W0101
arc: B6 V00B0100
arc: B7 S1_V02N0501
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F4
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M3 H00R0000
arc: M4 H02W0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F7
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0103 F2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C18:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 V02N0601
arc: V00T0100 H02W0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 S3_V06N0103
arc: E3_H06E0303 W3_H06E0203
arc: A0 N1_V02S0501
arc: A1 H02E0501
arc: A2 H00L0100
arc: A3 V02S0501
arc: A4 V00T0100
arc: A5 V02S0301
arc: A6 H00R0000
arc: A7 V02S0101
arc: B0 N1_V02S0101
arc: B1 H00R0100
arc: B2 W1_H02E0101
arc: B3 V01N0001
arc: B4 V00B0100
arc: B5 E1_H02W0301
arc: B6 H02E0301
arc: B7 V02N0701
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 W1_H02E0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q0
arc: N1_V02N0101 F1
arc: N1_V02N0701 Q5
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q7
arc: V01S0000 Q7
arc: V01S0100 F2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C19:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 V02N0701
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0601
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0003 W3_H06E0303
arc: A0 V02S0501
arc: A1 E1_H02W0701
arc: A2 S1_V02N0501
arc: A3 V02N0501
arc: A4 V02N0301
arc: A5 V02S0101
arc: A6 W1_H02E0701
arc: A7 V00T0100
arc: B0 H02E0301
arc: B1 V00T0000
arc: B2 V02S0301
arc: B3 V02N0101
arc: B4 N1_V02S0701
arc: B5 H00L0000
arc: B6 V00B0100
arc: B7 N1_V02S0501
arc: CE0 H00R0000
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F1
arc: E1_H02E0001 F2
arc: E1_H02E0301 F3
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M1 H00L0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N1_V02N0601 Q4
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C20:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 H01E0101
arc: H00L0000 E1_H02W0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A1 E1_H02W0501
arc: A2 H02E0701
arc: A3 V02S0501
arc: A4 N1_V02S0301
arc: A5 N1_V02S0101
arc: A6 S1_V02N0101
arc: A7 V00T0100
arc: B0 H02E0101
arc: B1 V02N0301
arc: B2 V02S0101
arc: B3 V02S0301
arc: B4 N1_V02S0701
arc: B5 H02W0301
arc: B6 V02N0501
arc: B7 S1_V02N0501
arc: CE1 E1_H02W0101
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 Q6
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0501 F5
arc: V01S0000 Q3
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C21:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N1_V01S0100
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0203 V01N0001
arc: E3_H06E0203 W3_H06E0203
arc: A0 E1_H02W0701
arc: A1 N1_V02S0701
arc: A7 S1_V02N0301
arc: B0 V02S0101
arc: B1 V02N0101
arc: B6 V00B0000
arc: B7 W1_H02E0301
arc: C6 W1_H02E0401
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D6 H02W0201
arc: D7 F2
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: N1_V02N0101 Q1
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: S1_V02S0601 F6
arc: S3_V06S0003 Q0
arc: V01S0000 Q5
arc: V01S0100 F6
arc: W1_H02W0001 F2
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W3_H06W0103 Q1
word: SLICED.K1.INIT 1010000010001000
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 1100111111001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C22:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0003 H01E0001
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0203 N1_V01S0000
arc: A0 H00L0000
arc: A1 S1_V02N0501
arc: A2 H02E0501
arc: A6 V00T0100
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 V01N0001
arc: B6 H02E0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0401
arc: C2 N1_V01S0100
arc: C6 V00B0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 V00B0100
arc: D6 H02E0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q5
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M4 V00B0000
arc: M5 H02E0001
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: S1_V02S0301 Q3
arc: V01S0000 Q1
arc: V01S0100 Q6
arc: W1_H02W0001 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 1000100011000000
word: SLICEA.K1.INIT 1000100011000000
word: SLICED.K0.INIT 1100000010100000
word: SLICEB.K0.INIT 1100000010001000
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C23:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 V06N0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: N1_V02N0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: A0 W1_H02E0701
arc: A2 H01E0001
arc: A4 V02S0101
arc: A6 N1_V01S0100
arc: B0 E1_H02W0101
arc: B2 H02W0101
arc: B4 V02S0501
arc: B6 V02N0501
arc: B7 V02N0701
arc: C0 H00L0000
arc: C2 N1_V01N0001
arc: C4 N1_V02S0201
arc: C6 V00T0000
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D2 W1_H02E0201
arc: D4 H00R0100
arc: D6 V02S0401
arc: D7 H02E0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q3
arc: E1_H02E0401 Q4
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M3 E1_H02W0201
arc: M4 H02W0401
arc: M5 E1_H02W0001
arc: M6 E1_H02W0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N3_V06N0003 Q0
arc: N3_V06N0203 F7
arc: S3_V06S0203 Q4
arc: S3_V06S0303 F6
arc: V01S0000 Q3
arc: V01S0100 F4
word: SLICEC.K0.INIT 0000000001110010
word: SLICED.K0.INIT 0001000100110000
word: SLICEA.K0.INIT 1110111100100000
word: SLICEB.K0.INIT 1010000011000000
word: SLICED.K1.INIT 1100110011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C24:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 H02E0001
arc: H00L0100 V02N0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 S1_V02N0401
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 V06N0203
arc: N1_V02N0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: A4 V02S0101
arc: A5 V02S0101
arc: B6 H02E0101
arc: C7 V02S0001
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02W0501
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: V01S0000 Q7
word: SLICED.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0011001100110011
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C25:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S3_V06N0303
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: A4 N1_V01N0101
arc: A5 N1_V01N0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D6 S1_V02N0601
arc: D7 V00B0000
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 H02W0601
arc: M3 E1_H02W0201
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C26:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V01N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0303 H06E0303
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 V01N0101
arc: S3_V06S0103 H06E0103
arc: V00B0100 H02W0501
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V01N0001
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A4 V02N0101
arc: A5 V02N0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D6 V02N0401
arc: D7 H02E0001
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q7
arc: LSR0 E1_H02W0501
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N3_V06N0203 Q7
arc: W1_H02W0101 F3
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R16C27:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 H01E0101
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0103 N3_V06S0003
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V02N0701
arc: E1_H02E0201 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0303 W3_H06E0203
arc: B0 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: C6 W1_H02E0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D4 V02S0601
arc: D5 V02S0601
arc: D7 H02E0201
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: LSR1 H02W0501
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 H02E0401
arc: M7 H02W0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111000011110000
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R16C28:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V02S0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0401
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 N1_V02S0201
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V02N0501
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: B6 N1_V01S0000
arc: C7 V02N0201
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02S0401
arc: D5 V02S0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M3 H00L0100
arc: M4 W1_H02E0401
arc: M5 H00R0000
arc: M6 W1_H02E0401
word: SLICED.K1.INIT 1111000011110000
word: SLICED.K0.INIT 1100110011001100
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R16C29:PLC2
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 W1_H02E0501
arc: V00T0000 V02N0401
arc: W1_H02W0701 V02N0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C3 E1_H02W0401
arc: D2 H00R0000
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 V00T0000
arc: W3_H06W0003 F3
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R16C2:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0501 E3_H06W0303
arc: V01S0100 N3_V06S0303

.tile R16C30:PLC2
arc: S1_V02S0401 V01N0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: E3_H06E0103 W3_H06E0003

.tile R16C31:PLC2
arc: N1_V02N0401 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103

.tile R16C32:PLC2
arc: S3_V06S0103 H06E0103
arc: W3_H06W0303 E3_H06W0303

.tile R16C33:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R16C35:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103

.tile R16C36:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103

.tile R16C37:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203

.tile R16C38:PLC2
arc: S3_V06S0103 H06E0103
arc: W3_H06W0303 E3_H06W0203

.tile R16C39:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R16C3:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: A0 V02N0501
arc: B0 H02W0101
arc: C0 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 0011010100110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C40:PLC2
arc: S3_V06S0303 H06E0303

.tile R16C42:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R16C43:PLC2
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303

.tile R16C44:PLC2
arc: W3_H06W0203 S3_V06N0203

.tile R16C45:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R16C46:PLC2
arc: S3_V06S0003 H06E0003

.tile R16C49:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003

.tile R16C4:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C51:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R16C52:PLC2
arc: S3_V06S0103 H06E0103

.tile R16C55:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103

.tile R16C58:PLC2
arc: S3_V06S0203 H06E0203

.tile R16C5:PLC2
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0501 E1_H02W0401
arc: A1 V02N0701
arc: B1 V02N0301
arc: C0 E1_H02W0601
arc: C1 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00B0100
arc: E1_H02E0001 F0
arc: E1_H02E0201 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: S3_V06S0003 F0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0011010100111010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C61:PLC2
arc: S3_V06S0203 W3_H06E0203

.tile R16C6:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02N0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: A2 V02S0501
arc: A7 H02W0701
arc: B2 S1_V02N0301
arc: B3 W1_H02E0301
arc: B7 V02S0701
arc: C0 W1_H02E0601
arc: C2 S1_V02N0601
arc: C3 H00L0000
arc: C7 V01N0101
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 H02E0201
arc: D3 V00T0100
arc: D7 H01W0000
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 F3
arc: H01W0000 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S3_V06S0103 Q2
arc: V01S0000 Q2
arc: W1_H02W0001 Q0
word: SLICEB.K1.INIT 1111110011110000
word: SLICEA.K0.INIT 0000000011110000
word: SLICED.K1.INIT 1010001000100010
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R16C7:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 H01E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: A1 E1_H02W0701
arc: A2 V02N0501
arc: A6 N1_V02S0101
arc: A7 H02W0501
arc: B1 V00B0000
arc: B6 V00T0000
arc: C0 V02N0601
arc: C1 H00R0100
arc: C2 V02N0401
arc: C4 V01N0101
arc: C5 E1_H01E0101
arc: C6 Q6
arc: CE0 H00L0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 H02W0001
arc: D2 H02W0001
arc: D4 H02E0001
arc: D5 V02N0601
arc: D6 V01N0001
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q0
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 F1
arc: H01W0000 F4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V02N0401 F4
arc: N3_V06N0203 F7
arc: S1_V02S0401 Q6
arc: S1_V02S0601 F4
arc: S3_V06S0203 F4
arc: V01S0000 Q7
arc: V01S0100 Q7
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 0000111100001111
word: SLICEB.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0001110100001100
word: SLICEA.K1.INIT 1111111100100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C8:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02S0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: A1 E1_H02W0501
arc: A3 H02W0501
arc: A4 E1_H02W0701
arc: A5 Q5
arc: B1 N1_V02S0301
arc: B3 E1_H02W0301
arc: B4 E1_H02W0301
arc: C1 H02E0601
arc: C3 E1_H02W0601
arc: C4 E1_H02W0401
arc: C5 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D3 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 W1_H02E0201
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 F4
arc: H01W0000 F2
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M2 V00B0100
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S1_V02S0201 F2
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: W1_H02W0201 F2
arc: W1_H02W0501 Q5
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000001000
word: SLICEA.K1.INIT 0010000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R16C9:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: H00L0100 V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00R0000
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: A3 V01N0101
arc: A5 Q5
arc: A7 N1_V01N0101
arc: B0 W1_H02E0301
arc: B1 V02S0301
arc: B2 H01W0100
arc: B3 V02N0101
arc: B7 H02E0301
arc: C0 H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0401
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C6 V02S0201
arc: C7 V02S0001
arc: CE0 W1_H02E0101
arc: CE2 E1_H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 H02W0001
arc: D4 V02N0601
arc: D6 H00L0100
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F4
arc: H01W0100 F4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F4
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111111111011111
word: SLICED.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1101110110001000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010000010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1

.tile R17C10:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 E1_H01W0000
arc: A1 S1_V02N0701
arc: A3 V00T0000
arc: A4 V00T0000
arc: B0 H02W0301
arc: B1 S1_V02N0301
arc: B3 H02E0301
arc: B4 H02E0301
arc: B5 V02S0501
arc: B6 F3
arc: B7 F1
arc: C1 H02E0601
arc: C3 E1_H02W0401
arc: C4 S1_V02N0001
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE0 H00L0000
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02E0001
arc: D3 S1_V02N0201
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0101 F0
arc: E1_H02E0201 F0
arc: E1_H02E0501 F5
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q0
arc: H01W0100 F0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: S1_V02S0101 Q3
arc: S1_V02S0201 F0
arc: S1_V02S0501 Q5
arc: S3_V06S0103 Q2
arc: V00B0000 F4
arc: V01S0000 Q4
arc: V01S0100 Q0
arc: W1_H02W0001 F0
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 0000011110001111
word: SLICEC.K1.INIT 1100000011001111
word: SLICEB.K1.INIT 0000100001111111
word: SLICED.K0.INIT 1111001100000011
word: SLICEA.K1.INIT 0011010101010101
word: SLICED.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C11:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 V06S0103
arc: H00L0000 H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S3_V06N0003
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A5 E1_H02W0701
arc: A6 E1_H02W0501
arc: B0 H02E0301
arc: B1 V02S0101
arc: B2 V02N0101
arc: B3 H02W0301
arc: B6 V01S0000
arc: C0 H02W0601
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 H02E0601
arc: C4 Q4
arc: C5 V00B0100
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H00L0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02W0001
arc: D2 H00R0000
arc: D3 V02S0201
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: E1_H01E0101 Q1
arc: E1_H02E0301 Q1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: H01W0100 F6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0601 Q6
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q0
arc: S1_V02S0701 Q5
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V00T0000 Q2
arc: V01S0100 F3
arc: W1_H02W0101 Q3
arc: W1_H02W0401 Q6
arc: W1_H02W0501 F5
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111000011011000
word: SLICEA.K1.INIT 1100111011000100
word: SLICEB.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1100110011100100
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K0.INIT 1100110010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R17C12:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 H01E0101
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: E1_H02E0101 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0701
arc: A2 V00B0000
arc: A4 F5
arc: A5 V02S0101
arc: A6 F7
arc: A7 V02S0301
arc: B1 V00T0000
arc: B3 V02N0101
arc: B5 H00R0000
arc: B7 H02W0101
arc: C0 H00L0000
arc: C1 H02E0601
arc: C2 H02E0401
arc: C3 H02W0401
arc: C4 V02N0201
arc: C5 H02E0601
arc: C6 V02N0201
arc: C7 H02E0401
arc: CE2 H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 H02E0201
arc: D2 E1_H02W0001
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 H00L0100
arc: D6 V00B0000
arc: D7 H02E0001
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0601 Q6
arc: S1_V02S0001 Q2
arc: S3_V06S0003 F3
arc: S3_V06S0203 Q4
arc: V01S0000 Q6
arc: V01S0100 Q5
arc: W3_H06W0003 F3
word: SLICEC.K1.INIT 0100011100001111
word: SLICEC.K0.INIT 1111010100000101
word: SLICED.K1.INIT 0010011100001111
word: SLICED.K0.INIT 1111010100000101
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111110000110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R17C13:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0201
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H01W0100
arc: E1_H02E0101 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: A0 E1_H02W0701
arc: A2 N1_V02S0701
arc: A3 F5
arc: A5 V02S0301
arc: B5 E1_H02W0301
arc: C0 S1_V02N0401
arc: C2 H02E0401
arc: C3 N1_V02S0401
arc: C4 V02N0001
arc: C5 H02E0401
arc: C6 V02N0001
arc: CE0 H02W0101
arc: CE2 W1_H02E0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 H02E0201
arc: D4 V02S0401
arc: D5 N1_V02S0601
arc: D6 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q1
arc: H01W0100 F0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00L0100
arc: M5 H00L0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F6
arc: V01S0000 F0
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q7
word: SLICEC.K1.INIT 0000011110001111
word: SLICEB.K1.INIT 1111000001010101
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 1010101011110000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R17C14:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: E1_H02E0001 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0203 W3_H06E0103
arc: A0 H02W0501
arc: A2 W1_H02E0501
arc: A3 V02S0701
arc: A4 N1_V02S0101
arc: A5 W1_H02E0701
arc: A6 F5
arc: A7 V02S0101
arc: B0 N1_V02S0301
arc: B1 H02W0301
arc: B3 H02W0301
arc: B4 F3
arc: B5 H02W0301
arc: B6 V02N0701
arc: B7 E1_H02W0301
arc: C1 E1_H02W0401
arc: C2 V02N0601
arc: C3 H00L0000
arc: C5 E1_H02W0601
arc: C7 V01N0101
arc: CE1 E1_H02W0101
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 N1_V02S0201
arc: D2 H02W0001
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 H00L0100
arc: D6 W1_H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q4
arc: LSR1 V00T0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: V01S0000 F1
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1010111100000101
word: SLICEA.K1.INIT 1100000000000000
word: SLICEB.K1.INIT 0000100001111111
word: SLICEC.K0.INIT 1011101100010001
word: SLICEC.K1.INIT 0100011100001111
word: SLICED.K0.INIT 1100110001010101
word: SLICEA.K0.INIT 1010101011001100
word: SLICED.K1.INIT 0000011101110111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R17C15:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02W0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H02W0501
arc: A1 E1_H02W0701
arc: A2 V02N0701
arc: A3 H02W0701
arc: A5 V00T0000
arc: A7 F5
arc: B0 H00R0100
arc: B1 S1_V02N0101
arc: B2 H02E0101
arc: B3 H00L0000
arc: B4 E1_H02W0301
arc: B5 E1_H02W0101
arc: B6 N1_V02S0501
arc: B7 S1_V02N0501
arc: C0 H00L0100
arc: C3 V02N0601
arc: C4 E1_H01E0101
arc: C5 V02N0001
arc: C6 E1_H01E0101
arc: CE0 S1_V02N0201
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 E1_H02W0001
arc: D3 S1_V02N0001
arc: D4 N1_V02S0601
arc: D5 W1_H02E0001
arc: D6 V00B0000
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 Q0
arc: H01W0100 F4
arc: LSR1 H02E0501
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N1_V02N0101 F3
arc: N3_V06N0303 F6
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0601 F4
arc: W1_H02W0701 Q5
word: SLICEB.K0.INIT 1010101000110011
word: SLICEA.K0.INIT 1110001011110000
word: SLICEA.K1.INIT 1010101011001100
word: SLICED.K0.INIT 1100111111000000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 0100011100001111
word: SLICED.K1.INIT 1100110001010101
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C16:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02S0601
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: A7 V02N0101
arc: C6 N1_V02S0201
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M3 H02W0201
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: M6 E1_H02W0401
arc: N1_V01N0001 F3
word: SLICED.K1.INIT 1010101010101010
word: SLICED.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R17C17:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V01N0001
arc: E3_H06E0203 V01N0001
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: E1_H02E0501 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: A1 V02N0701
arc: A2 V02S0701
arc: A7 V02S0101
arc: B1 E1_H02W0101
arc: B3 H02W0301
arc: B4 S1_V02N0701
arc: B5 V02S0701
arc: C1 H02E0401
arc: C2 E1_H02W0401
arc: C4 N1_V02S0201
arc: C5 S1_V02N0001
arc: C7 V02N0001
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 H02W0201
arc: D4 V00B0000
arc: D5 H00R0100
arc: D7 E1_H02W0001
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H01W0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: V01S0000 F0
arc: V01S0100 F7
arc: W1_H02W0701 Q5
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1010101000001111
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K1.INIT 1100000011001111
word: SLICEC.K0.INIT 1111000000110011
word: SLICED.K1.INIT 1010101011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R17C18:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 V02N0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: H01W0100 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: A0 H00L0000
arc: A3 V02N0701
arc: A4 E1_H02W0701
arc: A6 V02N0301
arc: A7 H02W0701
arc: B0 H02E0101
arc: B3 E1_H02W0301
arc: B6 W1_H02E0301
arc: B7 N1_V02S0501
arc: C0 N1_V01S0100
arc: C3 V02N0401
arc: C4 V02S0001
arc: C6 W1_H02E0601
arc: C7 S1_V02N0201
arc: CE0 V02S0201
arc: CE1 H00L0100
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D3 S1_V02N0001
arc: D4 H02W0201
arc: D5 H00R0100
arc: D6 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H02E0201 Q0
arc: E1_H02E0301 F3
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q5
arc: S3_V06S0303 Q6
arc: V01S0100 F6
arc: W1_H02W0001 Q2
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1000100010100000
word: SLICEC.K0.INIT 1010111100000101
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C19:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 S1_V02N0001
arc: H00R0000 W1_H02E0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06N0203
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 V02S0401
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0000 Q7
arc: LSR0 E1_H02W0301
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 H02W0401
arc: M5 H00L0000
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V01S0000 Q7
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C20:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 V02N0001
arc: H00R0100 V02S0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: V00T0100 H02W0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: C4 H02W0601
arc: C5 H02W0601
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D6 H02E0201
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 E1_H01E0101
arc: M5 H02E0001
arc: M6 V00T0100
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1

.tile R17C21:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H02W0501
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 N3_V06S0003
arc: E3_H06E0303 W3_H06E0303
arc: A0 H02W0701
arc: A1 H02E0501
arc: A5 V00T0100
arc: A6 V02N0301
arc: A7 V02N0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B5 H00L0000
arc: B7 E1_H02W0101
arc: C1 H00R0100
arc: C2 H02W0601
arc: C3 H02W0401
arc: C5 V00T0000
arc: C7 W1_H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D5 V02N0401
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: E1_H02E0501 F7
arc: E1_H02E0601 Q6
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F7
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 W1_H02E0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F7
arc: N1_V02N0701 F7
arc: N3_V06N0203 F7
arc: S1_V02S0601 Q4
arc: S1_V02S0701 F7
arc: S3_V06S0303 F5
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 Q6
arc: V01S0100 Q1
arc: W1_H02W0501 F7
arc: W1_H02W0701 Q7
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1100000010001000
word: SLICED.K0.INIT 1111111101010101
word: SLICEB.K1.INIT 1100000011000000
word: SLICEA.K0.INIT 1000100010001000
word: SLICEB.K0.INIT 1100000011000000
word: SLICED.K1.INIT 0000001011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R17C22:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0501 V06S0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 V06N0203
arc: A0 V02S0701
arc: A3 H02E0701
arc: A5 V00T0000
arc: A6 H00L0000
arc: B2 V02S0301
arc: B4 H01E0101
arc: B7 V00B0000
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00L0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N3_V06N0203 Q7
arc: V01S0000 F3
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: A3 S1_V02N0501
arc: B2 H02W0301
arc: C2 S1_V02N0601
arc: C3 N1_V01N0001
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 H02W0201
arc: D3 E1_H02W0001
arc: E3_H06E0103 Q1
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 H00L0100
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q5
arc: N3_V06N0303 Q5
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 1100000011001111
word: SLICEB.K1.INIT 1010000011110101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C24:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 N3_V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: B4 V02N0701
arc: B5 V02N0701
arc: C0 H02E0601
arc: C1 H02E0401
arc: C2 H02E0601
arc: C3 H02E0401
arc: C6 S1_V02N0201
arc: C7 H02W0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0000
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0101 F3
arc: N1_V02N0501 Q7
arc: N3_V06N0203 Q7
word: SLICED.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1100110011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R17C25:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02N0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 H02W0501
arc: V00T0000 V02N0401
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A4 S1_V02N0301
arc: A6 V02N0301
arc: B0 E1_H01W0100
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: B4 H02E0101
arc: C0 H02W0601
arc: C2 N1_V01N0001
arc: C6 V00T0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H02W0001
arc: D2 V00B0100
arc: D4 E1_H01W0100
arc: D5 W1_H02E0001
arc: D6 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: H01W0100 F2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F6
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 1100110001010101
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1010101000001111
word: SLICED.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1100110011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R17C26:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: H00R0000 H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: A0 V02S0501
arc: A1 V02N0701
arc: A2 F7
arc: A7 V02N0101
arc: B0 H02W0101
arc: B4 H02E0301
arc: B7 H02W0301
arc: C2 H02E0601
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 H02E0201
arc: D3 N1_V01S0000
arc: D4 V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: E1_H02E0501 F7
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 F7
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q3
arc: N3_V06N0303 Q6
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: V00T0000 F0
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W3_H06W0003 Q3
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111111100000000
word: SLICED.K1.INIT 0000000010001000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R17C27:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 S3_V06N0303
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V02S0601
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103
arc: E3_H06E0303 W3_H06E0303
arc: B4 V02N0701
arc: B5 V02N0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C6 H02E0401
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02W0501
arc: M0 H01E0001
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q7
arc: W3_H06W0003 F3
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111000011110000
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1100110011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R17C28:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 V02S0201
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: A0 W1_H02E0701
arc: A2 W1_H02E0701
arc: B2 H02W0301
arc: B3 V02N0101
arc: C0 H00L0000
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V02N0001
arc: D2 V02S0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0101 Q1
arc: N3_V06N0303 Q6
arc: V00T0000 F0
arc: V01S0100 F2
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1110111001000100
word: SLICEB.K1.INIT 1100110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C29:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0601 W1_H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: A6 V02S0301
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0601
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: W3_H06W0003 F3
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1010101010101010
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R17C2:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0601 H06W0303

.tile R17C30:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 S3_V06N0003
arc: V00B0100 E1_H02W0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 H01E0101
arc: H01W0100 W3_H06E0303
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H01W0100
arc: B3 H01W0100
arc: C6 H02E0601
arc: D4 V02N0401
arc: D5 V02N0401
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: M6 E1_H02W0401
arc: W3_H06W0003 F3
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111000011110000
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R17C31:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R17C32:PLC2
arc: S3_V06S0103 H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203

.tile R17C33:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R17C34:PLC2
arc: S3_V06S0203 H06E0203

.tile R17C35:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R17C37:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203

.tile R17C38:PLC2
arc: S3_V06S0103 H06E0103

.tile R17C39:PLC2
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303

.tile R17C3:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 H02E0501
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 E1_H02W0401
arc: A0 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: B6 N1_V02S0701
arc: B7 N1_V02S0701
arc: C0 H02E0401
arc: C2 H02E0401
arc: C3 V02N0601
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 H02E0401
arc: C7 H02E0401
arc: D0 H02E0001
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H02W0201
arc: M4 E1_H02W0401
arc: M5 E1_H02W0001
arc: M6 E1_H02W0401
arc: V01S0000 F3
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0111111111111111
word: SLICED.K1.INIT 0111111111111111
word: SLICEC.K0.INIT 0111111111111111
word: SLICEC.K1.INIT 0111111111111111
word: SLICEB.K0.INIT 0111111111111111
word: SLICEB.K1.INIT 0111111111111111
word: SLICEA.K0.INIT 0111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R17C40:PLC2
arc: S3_V06S0303 H06E0303

.tile R17C41:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R17C43:PLC2
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003

.tile R17C44:PLC2
arc: S3_V06S0203 H06E0203

.tile R17C45:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R17C46:PLC2
arc: S3_V06S0003 H06E0003

.tile R17C47:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R17C48:PLC2
arc: S3_V06S0003 H06E0003

.tile R17C49:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R17C4:PLC2
arc: E1_H02E0601 S3_V06N0303
arc: H00R0100 H02W0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02S0601
arc: W1_H02W0201 S1_V02N0201
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A4 N1_V02S0101
arc: A5 W1_H02E0701
arc: A6 V02S0301
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C6 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 E1_H02W0201
arc: E1_H01E0101 F6
arc: E1_H02E0301 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0000
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S1_V02S0701 Q5
arc: S3_V06S0203 Q4
word: SLICEC.K1.INIT 1000100000000000
word: SLICEC.K0.INIT 1000100000000000
word: SLICED.K0.INIT 1000110000001100
word: SLICEA.K0.INIT 1000111100000000
word: SLICEA.K1.INIT 1111011000000000
word: SLICEB.K0.INIT 1110110000000000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R17C50:PLC2
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303

.tile R17C52:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103

.tile R17C53:PLC2
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R17C55:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R17C56:PLC2
arc: S3_V06S0303 H06E0303

.tile R17C58:PLC2
arc: S3_V06S0003 H06E0003

.tile R17C59:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303

.tile R17C5:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0701 H01E0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 E1_H02W0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H02W0501
arc: A0 E1_H01E0001
arc: B1 Q1
arc: B7 E1_H02W0301
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D7 V00B0000
arc: E1_H01E0001 Q1
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0101000010100000
word: SLICED.K1.INIT 1111110011110000
word: SLICEA.K1.INIT 0011000000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C61:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203

.tile R17C62:PLC2
arc: S3_V06S0003 H06E0003

.tile R17C6:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 V02S0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: A1 H02W0501
arc: A7 E1_H02W0701
arc: B1 E1_H01W0100
arc: B5 F1
arc: B6 H02E0101
arc: B7 V01S0000
arc: C1 N1_V02S0401
arc: C5 V02N0001
arc: C6 H02W0601
arc: C7 H02W0601
arc: D1 H02E0001
arc: D6 H02E0201
arc: D7 E1_H02W0201
arc: E1_H02E0401 F6
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S3_V06S0103 F1
arc: V01S0000 F6
arc: W1_H02W0301 F1
arc: W1_H02W0701 F7
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111100011111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K1.INIT 0011001000100010
word: SLICED.K0.INIT 0011000011110000
word: SLICEC.K1.INIT 0000110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1

.tile R17C7:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0501 V02N0501
arc: H00L0000 N1_V02S0201
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 E1_H01W0000
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0401
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0003 S3_V06N0003
arc: A0 H00L0000
arc: A1 V02N0701
arc: A3 E1_H02W0701
arc: A4 V00B0000
arc: A5 E1_H02W0701
arc: A6 H02W0701
arc: A7 H02E0501
arc: B0 H02W0301
arc: B1 H02E0101
arc: B2 H02E0101
arc: B5 W1_H02E0101
arc: B6 V00B0000
arc: B7 N1_V01S0000
arc: C0 N1_V02S0601
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 N1_V01S0100
arc: C6 H02E0401
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: D3 W1_H02E0201
arc: D4 E1_H01W0100
arc: D5 V02S0401
arc: D6 H02W0001
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0401 Q6
arc: E1_H02E0601 F4
arc: E1_H02E0701 Q5
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F4
arc: H01W0100 F3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M4 V00T0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N1_V02N0501 F7
arc: N3_V06N0003 F3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F5
arc: S1_V02S0301 F3
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V00B0000 Q6
arc: V00T0100 F1
arc: V01S0000 F0
arc: V01S0100 F4
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q6
arc: W1_H02W0701 F5
word: SLICEA.K1.INIT 1111111110111111
word: SLICEB.K0.INIT 0000000011000000
word: SLICEA.K0.INIT 0010101011111111
word: SLICED.K0.INIT 1111101011111110
word: SLICED.K1.INIT 0010101000000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 1110111001000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R17C8:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 H02E0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N1_V02S0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N1_V01S0100
arc: A0 W1_H02E0501
arc: A2 H02W0701
arc: A3 H02W0701
arc: A6 S1_V02N0301
arc: B0 H00R0100
arc: C0 H00L0000
arc: C3 W1_H02E0601
arc: C6 S1_V02N0001
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D6 N1_V02S0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: LSR1 V00B0100
arc: M0 H01E0001
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F3
arc: S1_V02S0301 F3
arc: S3_V06S0003 F3
arc: V00B0100 F7
arc: V01S0000 F6
arc: W1_H02W0001 F2
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
word: SLICED.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 0000000001010101
word: SLICEA.K0.INIT 1111111110100010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 0000000010100000
word: SLICED.K0.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R17C9:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02S0501
arc: A1 V02S0701
arc: A2 W1_H02E0501
arc: A3 V00T0000
arc: A4 F5
arc: A5 V00B0000
arc: A7 V02N0101
arc: B1 H02E0101
arc: B2 V02S0301
arc: B3 V01N0001
arc: B5 H02W0301
arc: B7 H02E0101
arc: C0 H02E0401
arc: C1 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V00B0100
arc: C5 S1_V02N0201
arc: C7 E1_H01E0101
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 S1_V02N0201
arc: D3 H02E0201
arc: D4 H00L0100
arc: D5 H01W0000
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M5 H00R0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S3_V06S0203 F7
arc: S3_V06S0303 Q5
arc: V01S0000 Q7
arc: V01S0100 Q1
word: SLICEB.K1.INIT 0010011100001111
word: SLICED.K1.INIT 1000110110001101
word: SLICEC.K1.INIT 0100011100001111
word: SLICEC.K0.INIT 1111000001010101
word: SLICEA.K1.INIT 1101100011011000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1011101110001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C10:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06S0203
arc: A0 N1_V02S0701
arc: A3 H00L0100
arc: A4 H02E0701
arc: A6 F7
arc: A7 V02S0301
arc: B0 E1_H02W0301
arc: B3 H02E0301
arc: B4 F3
arc: B5 N1_V01S0000
arc: B7 H02E0301
arc: C0 H00R0100
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: C6 V01N0101
arc: C7 E1_H01E0101
arc: CE0 H02W0101
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 S1_V02N0001
arc: D3 N1_V02S0001
arc: D6 E1_H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q0
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M1 W1_H02E0001
arc: M2 H02E0601
arc: M3 H02W0201
arc: M4 E1_H02W0401
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0101 Q1
arc: N3_V06N0103 Q1
arc: S3_V06S0103 Q2
arc: V01S0000 Q3
arc: V01S0100 F2
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1110010011100100
word: SLICEB.K1.INIT 0000011110001111
word: SLICEC.K0.INIT 1010001110100011
word: SLICED.K1.INIT 0000100001111111
word: SLICED.K0.INIT 1111000001010101
word: SLICEC.K1.INIT 1100000011000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R18C11:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E3_H06E0303 V01N0101
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 S3_V06N0103
arc: E3_H06E0103 W3_H06E0003
arc: A0 H02W0501
arc: A1 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 H02W0501
arc: A4 F5
arc: A5 N1_V02S0301
arc: A7 Q7
arc: B0 F1
arc: B1 E1_H01W0100
arc: B2 H02W0101
arc: B3 H02E0101
arc: B5 V02N0701
arc: C0 H02E0401
arc: C1 V02N0601
arc: C2 S1_V02N0401
arc: C3 N1_V01S0100
arc: C4 H02E0601
arc: C5 V00T0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 H02W0201
arc: D5 V01N0001
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: N3_V06N0103 Q2
arc: S1_V02S0501 Q5
arc: S3_V06S0203 F7
arc: V00T0100 Q3
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1101100011001100
word: SLICEA.K1.INIT 1110010011100100
word: SLICEB.K0.INIT 1110010011100100
word: SLICEB.K1.INIT 1110010011110000
word: SLICEC.K1.INIT 0001001110110011
word: SLICEC.K0.INIT 1111000001010101
word: SLICED.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R18C12:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: V00T0000 H02E0001
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 H01E0101
arc: E1_H01E0001 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0103 N3_V06S0103
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0501
arc: A2 H01E0001
arc: A3 E1_H02W0701
arc: A5 V00B0000
arc: A7 Q7
arc: B2 V02N0301
arc: B3 S1_V02N0301
arc: B6 V02N0701
arc: C0 N1_V01N0001
arc: C2 E1_H02W0401
arc: C3 N1_V02S0401
arc: C6 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D5 W1_H02E0001
arc: D6 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00B0000 Q6
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1100110011100100
word: SLICEB.K0.INIT 1010101011001010
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R18C13:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 H01E0001
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: A0 N1_V02S0501
arc: A2 F7
arc: A5 V02N0301
arc: A6 H02W0501
arc: B3 N1_V02S0101
arc: B4 H02E0301
arc: B7 V02N0701
arc: C0 F4
arc: C2 S1_V02N0601
arc: C4 V01N0101
arc: C5 H02E0401
arc: C6 H02E0601
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 N1_V01S0000
arc: D4 H00L0100
arc: D5 V01N0001
arc: D7 H00L0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0401 Q6
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: M0 V00T0000
arc: M2 V00T0000
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0601 Q6
arc: N3_V06N0303 Q6
arc: V00B0000 F6
word: SLICEA.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0101010100001111
word: SLICEC.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 0000101001011111
word: SLICEB.K1.INIT 0011001100110011
word: SLICEB.K0.INIT 0000101011111010
word: SLICED.K1.INIT 0011001100001111
word: SLICED.K0.INIT 1010111110101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C14:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0303 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0501
arc: A1 V02N0701
arc: A2 H02E0701
arc: A4 V00T0000
arc: A5 E1_H02W0701
arc: B0 V00B0000
arc: B1 V00B0000
arc: B3 N1_V02S0301
arc: B4 E1_H02W0301
arc: B6 H02E0301
arc: C2 H02E0601
arc: C4 H02W0601
arc: C6 H02E0601
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H00R0000
arc: D2 V00B0100
arc: D4 H00L0100
arc: D5 N1_V02S0401
arc: D6 V02N0601
arc: E1_H01E0101 F2
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F6
arc: LSR1 W1_H02E0501
arc: M2 V00T0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q1
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q1
arc: V00T0000 Q0
arc: V01S0000 F2
arc: V01S0100 Q0
word: SLICEB.K1.INIT 0011001100110011
word: SLICEB.K0.INIT 0000101011111010
word: SLICED.K0.INIT 0011111100110000
word: SLICED.K1.INIT 0000111100001111
word: SLICEC.K1.INIT 1111111110101010
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1110111000100010
word: SLICEA.K1.INIT 1110111000100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R18C15:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 H01E0101
arc: E3_H06E0003 N1_V01S0000
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0501
arc: V00T0100 H02W0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0501
arc: A2 N1_V02S0501
arc: B2 S1_V02N0301
arc: B4 V02N0701
arc: B6 S1_V02N0701
arc: C0 S1_V02N0401
arc: C3 N1_V02S0401
arc: C4 H02W0601
arc: C6 V00T0000
arc: D0 S1_V02N0001
arc: D1 N1_V02S0001
arc: D2 H02E0201
arc: D4 F0
arc: D5 N1_V02S0601
arc: D6 H00R0100
arc: D7 N1_V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0401 F6
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F0
arc: M0 V00T0100
arc: M2 V00B0100
arc: M4 V00B0000
arc: M6 V00B0100
arc: S1_V02S0001 F0
arc: V00T0000 F0
arc: V01S0000 F0
arc: V01S0100 F2
arc: W1_H02W0201 F0
word: SLICEC.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 0100010011101110
word: SLICEB.K1.INIT 0000111100001111
word: SLICED.K0.INIT 0000111111001100
word: SLICED.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R18C16:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V01N0101
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A2 H01E0001
arc: A4 S1_V02N0301
arc: A7 E1_H02W0501
arc: B0 E1_H02W0301
arc: B3 S1_V02N0101
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 F3
arc: B7 F3
arc: C0 W1_H02E0401
arc: C2 V02S0401
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 E1_H02W0001
arc: D3 V00T0100
arc: D4 V00B0000
arc: D5 E1_H02W0001
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: H01W0100 Q5
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0201 F0
arc: N1_V02N0601 F4
arc: N3_V06N0003 F0
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: W1_H02W0201 Q2
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1100110011001100
word: SLICED.K1.INIT 1111111011011100
word: SLICEB.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1100110000001111
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R18C17:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06N0103
arc: W1_H02W0401 E3_H06W0203
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: A1 S1_V02N0501
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 F7
arc: A5 F7
arc: A6 V00T0100
arc: B0 H02W0101
arc: B3 H02E0301
arc: B5 W1_H02E0301
arc: B6 H01E0101
arc: C0 W1_H02E0401
arc: C3 H02W0601
arc: C5 V02N0001
arc: C6 V00T0000
arc: C7 V02S0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D3 V02N0001
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F4
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M2 E1_H02W0601
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0401 F4
arc: N3_V06N0303 Q6
arc: V01S0000 F0
arc: W1_H02W0501 Q5
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1110101011101111
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1111101010111011
word: SLICEA.K0.INIT 1100110000001111
word: SLICEA.K1.INIT 1010101010101010
word: SLICED.K0.INIT 1110000001000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R18C18:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: B4 V02N0701
arc: B5 V02N0701
arc: C1 N1_V02S0401
arc: C3 N1_V02S0401
arc: D0 H00R0000
arc: D2 H00R0000
arc: D6 H00R0100
arc: D7 N1_V02S0601
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 V00T0100
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1100110011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R18C19:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: H00L0000 V02N0001
arc: H00L0100 W1_H02E0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0100 H02E0701
arc: V00T0100 V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0103 E3_H06W0003
arc: B4 V02N0701
arc: B5 V02N0701
arc: C6 N1_V02S0001
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: N1_V02N0301 F3
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1100110011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R18C20:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 V06N0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 V02N0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 V01N0101
arc: A2 V02S0701
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 H02E0501
arc: A7 S1_V02N0101
arc: B1 H02W0301
arc: B2 N1_V02S0301
arc: B3 W1_H02E0301
arc: B5 V02N0501
arc: B6 H02E0301
arc: B7 E1_H02W0101
arc: C1 N1_V02S0601
arc: C5 V01N0101
arc: C6 H02E0601
arc: C7 V02S0001
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H02W0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02W0001
arc: D2 S1_V02N0001
arc: D5 N1_V02S0401
arc: D6 S1_V02N0601
arc: D7 H02E0001
arc: E1_H01E0101 Q6
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 Q5
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02W0601
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 H02W0401
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q1
arc: N1_V02N0601 F4
arc: N3_V06N0303 Q6
arc: S1_V02S0001 F0
arc: S1_V02S0601 F4
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0101 Q3
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1111101110101011
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111011011100
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1000100011011101
word: SLICEB.K1.INIT 1100110011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C21:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: H00L0100 W1_H02E0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H01E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0601
arc: V00B0100 H02W0501
arc: V00T0000 H02W0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: A4 E1_H02W0501
arc: A6 H02E0501
arc: B0 V02S0101
arc: B1 V01N0001
arc: B2 E1_H02W0301
arc: B3 V02N0101
arc: B4 V02N0701
arc: B5 H02W0301
arc: C0 H02E0401
arc: C2 H02W0601
arc: C4 H02W0401
arc: C5 S1_V02N0001
arc: C6 V00T0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D3 S1_V02N0201
arc: D6 S1_V02N0401
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H01W0000 F4
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M5 H00L0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q2
arc: N1_V02N0701 Q5
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: V01S0000 Q6
arc: V01S0100 Q7
arc: W1_H02W0301 F3
arc: W1_H02W0701 F5
arc: W3_H06W0203 Q4
word: SLICEB.K1.INIT 1100110000000000
word: SLICEC.K1.INIT 1100000011000000
word: SLICEC.K0.INIT 0001000000010000
word: SLICEB.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 1100000011001111
word: SLICEA.K1.INIT 1100110011001100
word: SLICED.K0.INIT 1010101011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C22:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 W1_H02E0701
arc: A1 N1_V02S0501
arc: A3 V02N0501
arc: A6 S1_V02N0301
arc: B3 H01W0100
arc: B4 H02E0301
arc: B6 H02E0101
arc: B7 V00B0100
arc: C0 V02N0601
arc: C2 F6
arc: C3 E1_H02W0401
arc: C4 V02S0001
arc: C6 V00T0000
arc: C7 V02S0201
arc: CE2 V02S0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D3 H00R0000
arc: D4 H02W0201
arc: D5 H00R0100
arc: D6 H00L0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 E1_H02W0601
arc: M2 H02W0601
arc: M4 V00T0100
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0201 F2
arc: S3_V06S0203 Q7
arc: V00B0100 Q5
arc: V01S0000 F4
arc: W1_H02W0001 F2
word: SLICED.K0.INIT 1111000010000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1110111111001101
word: SLICEA.K0.INIT 1010101000001111
word: SLICEA.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1100000011001111
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1100110011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C23:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 V02N0501
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N3_V06S0203
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V01N0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: D4 N1_V02S0601
arc: D5 N1_V02S0601
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: N1_V01N0001 F3
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R18C24:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S3_V06N0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 F7
arc: A3 V02N0701
arc: A4 H02E0501
arc: A6 H02E0501
arc: A7 V02S0101
arc: B1 H02W0101
arc: B3 W1_H02E0101
arc: B6 V01S0000
arc: B7 V02N0701
arc: C1 H00R0100
arc: C3 V02N0601
arc: C4 H02W0401
arc: C6 V00B0100
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D3 N1_V01S0000
arc: D4 E1_H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M1 H00L0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0201 F0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
word: SLICEB.K1.INIT 1110000010100000
word: SLICED.K1.INIT 1110110000000000
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1111101110101011
word: SLICEC.K0.INIT 1111010110100000
word: SLICED.K0.INIT 1000110110001101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C25:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02S0701
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 S1_V02N0701
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: W3_H06W0103 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 V02S0701
arc: A4 V02S0301
arc: B1 V02S0101
arc: B2 V02S0301
arc: B4 N1_V01S0000
arc: C1 H00R0100
arc: C4 E1_H02W0401
arc: C5 H02W0401
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: D2 S1_V02N0201
arc: D3 V00B0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F0
arc: LSR0 H02W0301
arc: M0 V00T0100
arc: M2 H02E0601
arc: M4 V00B0000
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F0
arc: N1_V02N0201 F2
arc: N3_V06N0303 Q5
arc: V01S0000 F4
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1110111111101010
word: SLICEC.K0.INIT 1101100011011000
word: SLICEC.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1011101110001000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R18C26:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: H00L0100 H02E0301
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 V02S0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 N3_V06S0203
arc: N3_V06N0303 W3_H06E0303
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A7 H02E0701
arc: C4 H02W0601
arc: C5 H02W0601
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D6 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 V00T0100
word: SLICED.K1.INIT 1010101010101010
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1

.tile R18C27:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02N0201
arc: H00L0100 V02N0301
arc: H00R0100 V02S0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N3_V06S0203
arc: N3_V06N0303 W3_H06E0303
arc: W3_H06W0103 N3_V06S0103
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 S1_V02N0701
arc: B5 S1_V02N0701
arc: C6 S1_V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D7 W1_H02E0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q7
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111000011110000
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1100110011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R18C28:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: V00T0100 V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 S3_V06N0203
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: C6 H02E0601
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D7 V02S0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00T0100
arc: W3_H06W0003 F3
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111000011110000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R18C29:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: N1_V02N0101 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A7 V02S0301
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 S1_V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 V00T0000
arc: W3_H06W0003 F3
word: SLICED.K1.INIT 1010101010101010
word: SLICED.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R18C2:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: S1_V02S0001 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003

.tile R18C30:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 E1_H01W0000
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203

.tile R18C31:PLC2
arc: H01W0000 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003

.tile R18C32:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R18C33:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303

.tile R18C34:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R18C35:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R18C36:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003

.tile R18C37:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R18C38:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R18C39:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103

.tile R18C3:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: H00R0000 H02E0601
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0201
arc: A0 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V02N0101
arc: A5 V02S0101
arc: A6 V02N0101
arc: A7 V02N0101
arc: B0 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 V02N0001
arc: C6 V02S0201
arc: C7 V02S0201
arc: D0 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00B0000
word: SLICEA.K0.INIT 1101111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1101111111111111
word: SLICED.K1.INIT 1101111111111111
word: SLICEC.K0.INIT 1101111111111111
word: SLICEC.K1.INIT 1101111111111111
word: SLICEB.K0.INIT 1101111111111111
word: SLICEB.K1.INIT 1101111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R18C40:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R18C41:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R18C42:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003

.tile R18C43:PLC2
arc: W3_H06W0303 S3_V06N0303

.tile R18C44:PLC2
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0303 W3_H06E0303

.tile R18C45:PLC2
arc: S3_V06S0003 H06E0003

.tile R18C46:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R18C47:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R18C48:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003

.tile R18C4:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: H00L0100 H02E0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0001
arc: V00T0100 H02W0101
arc: A0 H02W0501
arc: B0 V00B0000
arc: C0 E1_H01W0000
arc: D0 V02S0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: S1_V02S0101 F3
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111111011111010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R18C50:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R18C51:PLC2
arc: S3_V06S0103 H06E0103

.tile R18C52:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203

.tile R18C53:PLC2
arc: S3_V06S0303 H06E0303

.tile R18C54:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103

.tile R18C56:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R18C57:PLC2
arc: S3_V06S0103 H06E0103

.tile R18C58:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R18C5:PLC2
arc: E1_H02E0001 V06S0003
arc: N1_V02N0001 H06W0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 E1_H02W0601
arc: A5 V02N0101
arc: A6 E1_H02W0701
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B5 V02S0701
arc: B6 H02E0101
arc: C0 N1_V02S0601
arc: C1 H02W0601
arc: C5 S1_V02N0201
arc: C6 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0201
arc: D5 V02S0601
arc: D6 S1_V02N0401
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000000011
word: SLICEA.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0100000000000000
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R18C60:PLC2
arc: S3_V06S0203 W3_H06E0203

.tile R18C6:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 E1_H02W0301
arc: A7 V02N0301
arc: B4 H02W0301
arc: B7 V00T0000
arc: C0 F4
arc: C1 F4
arc: C4 V02S0001
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D7 S1_V02N0601
arc: E1_H01E0101 F4
arc: E1_H02E0701 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N3_V06N0203 F4
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: V01S0100 F4
word: SLICEC.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K1.INIT 1000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R18C7:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: A0 V02N0701
arc: A1 H00L0100
arc: A2 S1_V02N0701
arc: A3 V02N0701
arc: A5 H02W0701
arc: A6 H02E0501
arc: B0 H00R0100
arc: B1 F3
arc: B5 H00L0000
arc: C0 H02W0401
arc: C1 H02E0401
arc: C2 V02N0601
arc: C3 N1_V01N0001
arc: C5 N1_V02S0201
arc: C6 N1_V02S0001
arc: CE0 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 E1_H02W0001
arc: D3 S1_V02N0001
arc: D5 N1_V02S0601
arc: D6 H02W0201
arc: E1_H01E0001 Q6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F5
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0501 Q5
arc: N3_V06N0303 F5
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S3_V06S0103 Q1
arc: V00T0000 F0
arc: V01S0000 F1
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 1111111111011111
word: SLICEB.K1.INIT 0000000010100000
word: SLICEA.K1.INIT 0011101110111011
word: SLICEB.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 0010000000000000
word: SLICED.K0.INIT 0101000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R18C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 N1_V02S0201
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: A1 V02S0501
arc: B1 S1_V02N0301
arc: C1 V02S0601
arc: D1 E1_H02W0201
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: N3_V06N0003 F3
arc: S1_V02S0301 F3
arc: S3_V06S0003 F3
arc: V01S0100 F3
arc: W1_H02W0301 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1100110111001100
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C9:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02W0501
arc: A2 F7
arc: A3 V00B0000
arc: A4 N1_V02S0101
arc: A7 N1_V02S0101
arc: B0 E1_H01W0100
arc: B2 V02N0301
arc: B3 S1_V02N0101
arc: B7 H02E0101
arc: C0 S1_V02N0401
arc: C2 H02W0401
arc: C3 F4
arc: C4 H02E0601
arc: C7 W1_H02E0401
arc: CE0 E1_H02W0101
arc: CE1 W1_H02E0101
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 V00B0100
arc: D3 H02W0001
arc: D4 H02E0201
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 H00R0000
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q5
arc: N1_V02N0601 Q4
arc: N3_V06N0103 Q1
arc: V00T0000 F2
arc: V01S0000 Q0
arc: V01S0100 Q1
word: SLICED.K1.INIT 0010000000100000
word: SLICEB.K0.INIT 0101110111011101
word: SLICEC.K0.INIT 0000101000000000
word: SLICEB.K1.INIT 0010111110101111
word: SLICEA.K0.INIT 1101110010001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C10:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 V02S0501
arc: A2 H02E0701
arc: A3 H02W0701
arc: A4 H02W0501
arc: A5 H02E0701
arc: A7 V02N0301
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 E1_H02W0101
arc: B4 W1_H02E0301
arc: C0 V02N0601
arc: C1 H02E0601
arc: C2 W1_H02E0601
arc: C3 F4
arc: C4 N1_V02S0001
arc: C5 H02W0401
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 V00B0100
arc: D2 E1_H02W0201
arc: D3 V00T0100
arc: D4 V02S0601
arc: D5 V00B0000
arc: D7 V02S0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F0
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0100 Q0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M4 E1_H01E0101
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q7
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V00B0100 F7
arc: V00T0000 F2
arc: V01S0100 Q1
word: SLICEC.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 0101110111011101
word: SLICEB.K0.INIT 1111110111111111
word: SLICED.K1.INIT 0101000000000000
word: SLICEA.K1.INIT 0100110011111111
word: SLICEC.K0.INIT 0011010101010101
word: SLICEB.K1.INIT 1010111100000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R19C11:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 W1_H02E0701
arc: A3 H00L0100
arc: A5 V02N0101
arc: A6 F5
arc: A7 H02W0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 S1_V02N0101
arc: B3 V02S0301
arc: B5 E1_H02W0301
arc: B6 V02S0701
arc: B7 N1_V01S0000
arc: C0 H02W0401
arc: C1 H02E0401
arc: C3 S1_V02N0401
arc: C5 V00T0100
arc: C6 H02W0601
arc: C7 V02N0201
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 W1_H02E0201
arc: D2 V02S0201
arc: D3 F2
arc: D5 E1_H02W0201
arc: D7 H02E0201
arc: E1_H02E0701 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: M4 V00T0000
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q4
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S3_V06S0003 Q3
arc: V01S0000 F3
arc: V01S0100 Q6
word: SLICEB.K0.INIT 0010001000000000
word: SLICEB.K1.INIT 0010101011111111
word: SLICED.K1.INIT 0000000001000000
word: SLICEA.K0.INIT 1111001011010000
word: SLICEA.K1.INIT 1111110100100000
word: SLICEC.K1.INIT 0000100001111111
word: SLICED.K0.INIT 1101000111010001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1

.tile R19C12:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: H00L0100 V02N0101
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: E1_H01E0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 H02W0501
arc: A5 V02S0301
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 V02N0501
arc: B5 H02W0101
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 H02W0601
arc: C5 S1_V02N0001
arc: C6 H02E0601
arc: C7 V00T0000
arc: CLK1 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H00L0100
arc: D5 H00R0100
arc: D6 E1_H02W0201
arc: D7 V02N0401
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0000 Q7
arc: LSR0 W1_H02E0501
arc: LSR1 V00B0100
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1111111110000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R19C13:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06N0203
arc: H00L0000 H02W0001
arc: H00L0100 H02E0101
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: H01W0000 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 V02S0301
arc: A6 N1_V02S0301
arc: A7 S1_V02N0301
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B6 H02E0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 S1_V02N0201
arc: C5 N1_V02S0001
arc: C6 V02S0001
arc: C7 E1_H01E0101
arc: CE1 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H00L0100
arc: D5 V02S0401
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0601 F6
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: M4 H02E0401
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F3
arc: N1_V02N0001 F2
arc: V01S0100 Q4
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 0000010110101111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000100001111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C14:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: E1_H01E0001 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A2 H02W0701
arc: A5 V02N0101
arc: A6 H02W0701
arc: B2 H02W0301
arc: B4 H00R0000
arc: B7 V02N0501
arc: C0 H02W0601
arc: C2 S1_V02N0401
arc: C4 H02E0601
arc: C5 V01N0101
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 E1_H02W0201
arc: D2 H02E0201
arc: D4 V02N0401
arc: D5 H00R0100
arc: D6 H02W0001
arc: D7 H02E0001
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0001 F0
arc: V01S0000 F4
word: SLICED.K1.INIT 0000110000111111
word: SLICEC.K1.INIT 0000111101010101
word: SLICED.K0.INIT 0000000001010000
word: SLICEB.K0.INIT 1111111100010000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100111100000011
word: SLICEA.K0.INIT 0000101011111010
word: SLICEA.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R19C15:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 V02S0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H02E0201
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: N1_V02N0501 W3_H06E0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0103 W3_H06E0103
arc: A0 V02N0501
arc: A3 V01N0101
arc: A4 S1_V02N0301
arc: A6 S1_V02N0101
arc: B1 V02S0301
arc: B2 E1_H01W0100
arc: C0 S1_V02N0401
arc: C1 H02E0401
arc: C2 H02W0401
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 H02E0601
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H00L0100
arc: D6 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR1 H02E0501
arc: M4 V00B0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: N1_V02N0101 Q1
arc: N1_V02N0401 F4
arc: N3_V06N0303 F6
arc: V01S0000 Q3
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 0101111100001010
word: SLICED.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0000111110101010
word: SLICEC.K1.INIT 0000111100001111
word: SLICEA.K1.INIT 1100110000001111
word: SLICEB.K1.INIT 1111000001010101
word: SLICEB.K0.INIT 1111000000110011
word: SLICEA.K0.INIT 1111000001010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C16:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 H02E0301
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 H06W0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: V00T0000 H02W0201
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02W0501
arc: A1 E1_H01E0001
arc: A2 S1_V02N0501
arc: A5 S1_V02N0101
arc: A6 H02E0701
arc: A7 W1_H02E0501
arc: B1 V02N0301
arc: B3 V02S0301
arc: B4 H01E0101
arc: B6 S1_V02N0701
arc: B7 V02N0701
arc: C0 H02W0601
arc: C1 S1_V02N0601
arc: C2 V02N0601
arc: C4 N1_V02S0201
arc: C6 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02E0201
arc: D2 S1_V02N0001
arc: D4 H00L0100
arc: D6 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F7
arc: N1_V02N0201 Q0
arc: N1_V02N0301 F1
arc: S1_V02S0001 Q0
arc: S1_V02S0601 F4
arc: V00B0100 F7
arc: V01S0100 F1
arc: W1_H02W0201 F0
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0011001100110011
word: SLICEB.K0.INIT 0000101011111010
word: SLICED.K1.INIT 1110111011101110
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 1111001100000011
word: SLICEC.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1010000011110101
word: SLICEA.K1.INIT 0000000100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C17:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 H01E0101
arc: H00L0000 H02E0001
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 N1_V02S0001
arc: V00T0100 H02E0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02S0601
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: A0 F7
arc: A1 F7
arc: A3 S1_V02N0501
arc: A5 H02W0701
arc: A7 V02N0301
arc: B1 H02E0101
arc: B3 H00R0000
arc: B5 V02S0701
arc: C1 H00L0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C5 V02N0001
arc: C6 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D1 H02W0001
arc: D3 H02W0001
arc: D4 H00R0100
arc: D5 H02W0001
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M2 H02E0601
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F6
arc: N1_V02N0201 F2
arc: N3_V06N0003 F0
arc: S1_V02S0401 F4
arc: V01S0000 F2
arc: V01S0100 Q6
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111101010111011
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1110111010101111
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111110011110101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C18:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H02W0501
arc: W3_H06W0003 E3_H06W0303
arc: A1 E1_H02W0501
arc: A2 F7
arc: A3 E1_H02W0501
arc: A4 E1_H02W0501
arc: B1 V02S0301
arc: B3 H01W0100
arc: B5 H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C3 V02S0401
arc: C4 H02W0401
arc: C6 H02E0401
arc: C7 N1_V02S0201
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0101 F2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 W1_H02E0601
arc: M1 H00R0100
arc: M2 W1_H02E0601
arc: M3 H02E0201
arc: M5 H00L0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q4
arc: N1_V02N0501 Q5
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S1_V02S0201 F0
arc: S1_V02S0301 Q3
arc: S3_V06S0203 Q7
arc: V01S0000 Q5
arc: W1_H02W0101 Q1
arc: W1_H02W0701 F5
arc: W3_H06W0203 Q7
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111100011111101
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1110110011111101
word: SLICEC.K0.INIT 1010000011110101
word: SLICEC.K1.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R19C19:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: E3_H06E0303 W3_H06E0203
arc: A4 H02W0701
arc: C5 V00B0100
arc: C7 H02E0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D6 V01N0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q7
word: SLICED.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1111000011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1

.tile R19C20:PLC2
arc: E1_H02E0101 V01N0101
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 V01N0101
arc: A1 F5
arc: A2 N1_V02S0701
arc: A3 V02S0701
arc: A5 S1_V02N0301
arc: A6 W1_H02E0501
arc: A7 N1_V01S0100
arc: B1 N1_V02S0101
arc: B2 V02S0101
arc: B6 H02E0101
arc: B7 N1_V01S0000
arc: C0 F4
arc: C1 F4
arc: C4 S1_V02N0001
arc: C5 N1_V02S0201
arc: C6 H02E0601
arc: C7 V00B0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D4 H02W0001
arc: D5 V02N0401
arc: D6 H00R0100
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: N1_V02N0301 Q3
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: N1_V02N0701 Q5
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F6
arc: S1_V02S0201 F0
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0303 F6
arc: V01S0000 F6
arc: V01S0100 F6
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q6
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q4
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111111011111010
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111100011111101
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1000100011011101
word: SLICEB.K1.INIT 1010101010101010
word: SLICEC.K1.INIT 0000000010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R19C21:PLC2
arc: E1_H02E0501 H01E0101
arc: E3_H06E0003 H01E0001
arc: H00L0000 H02W0001
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 H02E0401
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0103 W3_H06E0103
arc: A2 V00T0000
arc: A3 N1_V02S0501
arc: A4 V00T0100
arc: A5 N1_V01N0101
arc: A6 N1_V02S0301
arc: A7 H02W0501
arc: B0 H02W0301
arc: B2 H00L0000
arc: B3 V02N0301
arc: B4 H02W0101
arc: B5 V02N0501
arc: B6 V01S0000
arc: B7 V02N0701
arc: CE1 H02E0101
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E1_H02E0101 Q3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0401 Q6
arc: S3_V06S0303 Q5
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C22:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 W1_H02E0401
arc: H00L0100 H02W0101
arc: H00R0000 V02S0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0601
arc: V00T0100 E1_H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0100
arc: A1 H02W0701
arc: A2 N1_V02S0701
arc: A3 H02W0501
arc: A4 V00T0100
arc: A5 V02S0101
arc: A6 H00R0000
arc: A7 S1_V02N0301
arc: B0 V02S0301
arc: B1 N1_V02S0301
arc: B2 N1_V02S0101
arc: B3 E1_H02W0301
arc: B4 V02N0701
arc: B5 H02W0301
arc: B6 N1_V02S0501
arc: B7 V00B0000
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q2
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: S1_V02S0101 Q1
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C23:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 V02N0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02E0401
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A2 H02E0501
arc: A3 H02E0701
arc: A4 H02E0501
arc: A5 N1_V01N0101
arc: A7 V02N0101
arc: B4 N1_V02S0701
arc: C2 V02S0401
arc: C3 V02N0401
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 H00R0000
arc: D3 V02S0201
arc: D4 H02W0001
arc: D5 V02S0601
arc: D7 H02E0201
arc: E1_H01E0001 F5
arc: E1_H02E0501 F5
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F5
arc: LSR0 V00B0000
arc: M1 H00L0000
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q5
arc: S1_V02S0501 F5
arc: V01S0000 F5
arc: V01S0100 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 1010111100000101
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 1000100011011101
word: SLICED.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0000000001010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R19C24:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 H01E0001
arc: H01W0100 W3_H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: A0 F7
arc: A1 F7
arc: A3 W1_H02E0501
arc: A4 H02E0701
arc: A6 H00L0000
arc: A7 N1_V01N0101
arc: B1 V02S0301
arc: B3 E1_H02W0101
arc: B4 V02S0501
arc: B5 H02W0301
arc: B6 V02S0501
arc: B7 H02W0101
arc: C1 E1_H02W0601
arc: C2 F4
arc: C3 F4
arc: C4 H02W0401
arc: C5 E1_H02W0601
arc: C6 H02E0601
arc: C7 N1_V02S0001
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D3 N1_V01S0000
arc: D4 V02N0601
arc: D5 V02S0401
arc: D6 H00L0100
arc: D7 H00R0100
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M0 H01E0001
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0303 Q6
arc: V00T0000 F0
arc: V01S0100 F2
arc: W1_H02W0201 F0
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 1010100010001000
word: SLICED.K0.INIT 1110000011000000
word: SLICED.K1.INIT 1110101000000000
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1111101110101011
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111101111110001
word: SLICEC.K1.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R19C25:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02W0401
arc: V00B0100 W1_H02E0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: A1 E1_H02W0501
arc: A2 N1_V02S0701
arc: A6 E1_H02W0501
arc: B1 E1_H01W0100
arc: B2 N1_V02S0301
arc: B4 S1_V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C3 N1_V02S0401
arc: C4 E1_H02W0601
arc: C6 H02W0601
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: D2 V02N0201
arc: D4 H00L0100
arc: D6 E1_H02W0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F0
arc: LSR0 H02W0301
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 F2
arc: S3_V06S0203 Q4
arc: W1_H02W0001 F0
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111110111110001
word: SLICEB.K0.INIT 1011101110001000
word: SLICED.K0.INIT 1111010100000101
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C26:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: H00R0100 H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02N0701
arc: E1_H02E0501 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: A6 H02E0701
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D7 N1_V02S0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N3_V06N0203 Q7
arc: W3_H06W0003 F3
word: SLICED.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1010101010101010
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R19C27:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: S1_V02S0301 W3_H06E0003
arc: A2 V02N0501
arc: A4 N1_V02S0301
arc: A6 V02S0301
arc: B0 V02N0301
arc: B7 H02W0101
arc: C0 W1_H02E0401
arc: C2 V02S0601
arc: C3 V02N0601
arc: C4 H02E0401
arc: C5 N1_V02S0001
arc: C6 V00B0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V01S0100
arc: D2 N1_V02S0201
arc: D4 H02E0001
arc: D6 N1_V02S0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0201 F0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 Q5
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111000011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1

.tile R19C28:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H02E0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 V01N0101
arc: V00B0100 N1_V02S0101
arc: V00T0100 H02E0301
arc: W1_H02W0101 V02N0101
arc: A0 N1_V02S0701
arc: A3 W1_H02E0501
arc: C0 S1_V02N0401
arc: C1 N1_V02S0401
arc: C3 S1_V02N0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D3 V00B0100
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 F0
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K1.INIT 1111101001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C29:PLC2
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 S3_V06N0303
arc: N3_V06N0303 W3_H06E0303

.tile R19C2:PLC2
arc: E1_H02E0401 V01N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0101 E1_H02W0101
arc: A0 H02E0501
arc: C0 V02N0601
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: E1_H01E0001 Q5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H00L0000 F0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1010000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R19C31:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R19C3:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: A5 N1_V02S0101
arc: C5 V02S0201
arc: CLK0 G_HPBX0100
arc: D5 E1_H02W0001
arc: E1_H01E0101 Q6
arc: F5 F5_SLICE
arc: LSR0 E1_H02W0501
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0701 F5
word: SLICEC.K1.INIT 1010000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R19C4:PLC2
arc: N1_V02N0201 H06W0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0101
arc: V00T0100 E1_H02W0101
arc: A0 S1_V02N0501
arc: A5 H02E0501
arc: A6 V00T0100
arc: B0 V02S0301
arc: B3 N1_V02S0301
arc: B5 H00R0000
arc: B6 H02E0301
arc: C0 W1_H02E0401
arc: C3 E1_H01W0000
arc: C5 N1_V02S0201
arc: C6 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D3 V02S0001
arc: D5 S1_V02N0601
arc: D6 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M4 H02W0401
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: V00B0000 Q6
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1000000011110000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R19C5:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 N1_V01S0100
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 E1_H02W0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0100 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02S0601
arc: A2 H00L0100
arc: A4 E1_H02W0501
arc: A7 V02N0101
arc: B2 H00R0000
arc: B3 V02N0301
arc: B4 H02W0101
arc: B7 V02S0501
arc: C2 V02S0401
arc: C4 V01N0101
arc: C7 H02W0401
arc: CE0 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 V02N0001
arc: D3 V01S0100
arc: D4 V00B0000
arc: D7 H02W0001
arc: E1_H01E0101 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q7
arc: H01W0100 F3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: V01S0100 F7
arc: W1_H02W0001 Q0
arc: W1_H02W0501 F7
word: SLICEC.K0.INIT 1000101000001010
word: SLICED.K1.INIT 0101111111011111
word: SLICEB.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 1000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C6:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 H01E0101
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02S0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 S1_V02N0701
arc: A0 F7
arc: A2 S1_V02N0501
arc: A5 S1_V02N0101
arc: A7 H02E0501
arc: B0 V00B0000
arc: B5 V02S0701
arc: C0 V02S0401
arc: C2 H00R0100
arc: C5 V00B0100
arc: C7 S1_V02N0001
arc: CE0 N1_V02S0201
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 H02W0001
arc: D5 N1_V02S0601
arc: D7 V02N0401
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR1 E1_H02W0501
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q0
arc: W1_H02W0001 F2
word: SLICED.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 0101110111011101
word: SLICEC.K1.INIT 1101000001010000
word: SLICEB.K0.INIT 0000101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R19C7:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02W0201
arc: H00L0100 S1_V02N0301
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 H02E0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: A1 N1_V02S0701
arc: A4 V02S0101
arc: A6 V02N0301
arc: B1 N1_V02S0301
arc: B4 V02S0501
arc: B5 E1_H02W0101
arc: B6 H02E0301
arc: C1 V02S0601
arc: C4 H02E0601
arc: C6 H02E0601
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0201
arc: D4 V02N0601
arc: D5 W1_H02E0201
arc: D6 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0301 F1
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 F1
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0101 F1
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000100000000000
word: SLICEC.K0.INIT 1111011111111111
word: SLICEC.K1.INIT 0000000011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R19C8:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0303 H01E0101
arc: V00B0100 V02N0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 E3_H06W0303
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: A0 V02S0701
arc: A1 F5
arc: B0 H00R0100
arc: B1 V02S0101
arc: B5 V02N0701
arc: C0 S1_V02N0601
arc: C1 E1_H02W0601
arc: C5 H02W0401
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V02S0201
arc: D5 H02W0001
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: N3_V06N0103 Q2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V00T0000 F0
arc: V01S0100 Q6
word: SLICEC.K1.INIT 0011000000000000
word: SLICEA.K1.INIT 0101110111011101
word: SLICEA.K0.INIT 1110111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C9:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 V01N0001
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H01E0001
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: A0 V02S0501
arc: A2 V00B0000
arc: A3 V02N0701
arc: A4 H02W0501
arc: A5 V02S0101
arc: A7 N1_V02S0101
arc: B0 H02W0101
arc: B2 V02S0301
arc: B6 V01S0000
arc: B7 H02W0301
arc: C0 V02N0401
arc: C2 F4
arc: C4 V02N0001
arc: C5 E1_H01E0101
arc: C6 V00T0100
arc: C7 V00T0000
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 V02N0201
arc: D3 S1_V02N0001
arc: D4 V02S0401
arc: D5 W1_H02E0001
arc: D7 E1_H02W0001
arc: E1_H01E0101 F7
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00B0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F2
arc: S3_V06S0003 F3
arc: S3_V06S0303 F5
arc: V01S0000 Q4
arc: V01S0100 F6
arc: W1_H02W0101 F3
word: SLICEC.K0.INIT 0101000000000000
word: SLICEB.K0.INIT 0010111110101111
word: SLICEA.K0.INIT 1101110010001100
word: SLICED.K1.INIT 0010000001111111
word: SLICEC.K1.INIT 1010111100000101
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1100000011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1

.tile R20C10:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N3_V06S0203
arc: W1_H02W0101 W3_H06E0103
arc: A0 H00R0000
arc: A3 H02E0701
arc: A6 H00L0000
arc: B1 V02S0101
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B5 H00L0000
arc: B7 V00T0000
arc: C0 E1_H02W0601
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 V00T0000
arc: CE2 V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 S1_V02N0401
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00T0100
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q0
arc: S3_V06S0303 F5
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 F1
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 1111010101010000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1110101010101010
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K1.INIT 1100000011000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1010101000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R20C11:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 H01E0101
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: V00B0100 H02E0701
arc: V00T0100 H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0303 V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02S0701
arc: A1 F7
arc: A2 F5
arc: A3 V01N0101
arc: A4 S1_V02N0101
arc: A5 V02S0301
arc: B0 V01N0001
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 V02N0701
arc: B5 V02S0701
arc: B7 V02S0701
arc: C1 S1_V02N0401
arc: C2 W1_H02E0401
arc: C3 S1_V02N0601
arc: C4 H02E0401
arc: C5 E1_H02W0601
arc: C6 N1_V02S0001
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 W1_H02E0201
arc: D4 F0
arc: D6 H02E0001
arc: D7 E1_H02W0201
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F3
arc: N1_V02N0001 F2
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F4
arc: S1_V02S0101 Q1
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: S3_V06S0303 F6
word: SLICEB.K1.INIT 0101110111011101
word: SLICED.K1.INIT 0000110000000000
word: SLICEA.K1.INIT 0101110111011101
word: SLICEA.K0.INIT 0010001000000000
word: SLICEC.K1.INIT 0100000001000000
word: SLICEB.K0.INIT 0101110111011101
word: SLICEC.K0.INIT 0100110011111111
word: SLICED.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R20C12:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V01N0101
arc: E1_H02E0001 W3_H06E0003
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 N1_V02S0701
arc: A3 V02N0501
arc: A5 Q5
arc: A7 Q7
arc: B0 H01W0100
arc: B1 N1_V02S0101
arc: B3 E1_H01W0100
arc: B4 H02E0101
arc: B5 V01S0000
arc: B6 N1_V02S0501
arc: C0 V02S0601
arc: C2 V02N0401
arc: C3 S1_V02N0401
arc: C5 E1_H01E0101
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 V02N0201
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 W1_H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 E1_H02W0601
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F3
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S1_V02S0201 F2
arc: S1_V02S0601 F4
arc: S3_V06S0103 F1
arc: S3_V06S0303 F6
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0000 Q4
word: SLICEB.K1.INIT 1111000011100000
word: SLICEA.K0.INIT 1111111111110111
word: SLICED.K1.INIT 0000000000000101
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R20C13:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 H01E0001
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: S1_V02S0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02N0101
arc: A5 V00T0000
arc: A6 V02N0301
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B5 N1_V02S0501
arc: B6 V02N0701
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V02S0001
arc: C5 V00B0100
arc: CLK1 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V00B0000
arc: D5 N1_V02S0401
arc: D6 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 V00T0100
arc: M2 W1_H02E0601
arc: M3 W1_H02E0201
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F0
word: SLICED.K0.INIT 1110111001000100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R20C14:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 V00B0000
arc: A7 H00R0000
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 S1_V02N0101
arc: B3 H02E0101
arc: B4 W1_H02E0101
arc: B5 V00B0100
arc: B6 F3
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V00T0100
arc: C5 H02E0601
arc: C6 H01E0001
arc: C7 V00T0000
arc: CLK1 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V02N0601
arc: D5 V02S0601
arc: D6 S1_V02N0401
arc: D7 F2
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0501
arc: N1_V01N0101 F1
arc: N1_V02N0201 F0
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 0000010110101111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C15:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02W0001
arc: H00R0000 N1_V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0003 N1_V01S0000
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0501
arc: A3 H02W0701
arc: A4 V02S0301
arc: A5 V00T0100
arc: A6 H00L0000
arc: A7 H00R0000
arc: B2 V02S0101
arc: B4 H02W0301
arc: B5 V02N0501
arc: B6 N1_V02S0501
arc: B7 H02E0101
arc: C0 W1_H02E0401
arc: C2 H02E0401
arc: C3 V02S0401
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 N1_V02S0201
arc: D2 V02S0201
arc: D3 W1_H02E0001
arc: D4 H02W0001
arc: D5 H02E0201
arc: D6 V02S0601
arc: D7 H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q2
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F0
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V01S0000 Q3
arc: V01S0100 Q3
word: SLICEA.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000010110101111
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1010111110100000
word: SLICEC.K1.INIT 0111000001110111
word: SLICEC.K0.INIT 0101000111110011
word: SLICED.K1.INIT 0011000111110101
word: SLICED.K0.INIT 0111000001110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R20C16:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 H01E0001
arc: A2 W1_H02E0701
arc: A4 N1_V01N0101
arc: A6 N1_V01S0100
arc: A7 H02E0701
arc: B1 H00R0100
arc: B2 S1_V02N0101
arc: B4 H02E0301
arc: B6 H01E0101
arc: C1 V02N0401
arc: C2 H02W0601
arc: C3 V02S0401
arc: C4 V02S0001
arc: C6 F4
arc: CE0 V02S0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: D4 V02N0601
arc: D6 H02E0201
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H01W0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q3
arc: N1_V02N0001 F2
arc: N1_V02N0301 Q3
arc: V01S0000 Q7
arc: V01S0100 Q3
word: SLICEB.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 0011101000111010
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1111110011011101
word: SLICEC.K0.INIT 0000000000010000
word: SLICED.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R20C17:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02E0701
arc: A2 N1_V02S0501
arc: B0 V00T0000
arc: B1 N1_V02S0101
arc: B2 H02W0301
arc: B5 S1_V02N0701
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 H02W0401
arc: C1 H00L0100
arc: C2 H00R0100
arc: C5 E1_H02W0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H02E0001
arc: D2 V02N0001
arc: D5 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: LSR0 V00T0100
arc: M2 V00B0000
arc: M4 W1_H02E0401
arc: M5 H00R0000
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
arc: V01S0000 Q0
word: SLICED.K1.INIT 0011001100110011
word: SLICED.K0.INIT 0011001100110011
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 0000001000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 0010001110101111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111001111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R20C18:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H02W0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 E1_H02W0701
arc: A2 V02N0701
arc: A4 E1_H02W0701
arc: B1 V02N0101
arc: B4 H02E0301
arc: B6 W1_H02E0301
arc: B7 E1_H02W0101
arc: C1 V02N0401
arc: C2 E1_H02W0401
arc: C3 S1_V02N0601
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D4 H00L0100
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M1 V01S0100
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M5 V01S0000
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V02N0601 F6
arc: N1_V02N0701 Q7
arc: N3_V06N0303 Q5
arc: S1_V02S0101 Q1
arc: V00B0100 F7
arc: V01S0000 F2
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111110001101
word: SLICEB.K0.INIT 1010000010101111
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1011101100010001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R20C19:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02W0701
arc: A2 V02N0701
arc: A5 V02S0301
arc: A6 W1_H02E0701
arc: B1 H01W0100
arc: B2 V02S0101
arc: B4 V02N0501
arc: B5 N1_V02S0701
arc: B6 S1_V02N0701
arc: C0 F4
arc: C1 F6
arc: C3 H02W0601
arc: C5 E1_H02W0601
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D1 N1_V02S0001
arc: D2 V00B0100
arc: D4 E1_H02W0201
arc: D5 H00L0100
arc: D6 V02N0601
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F0
arc: H01W0000 Q4
arc: H01W0100 F4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00T0000
arc: M5 W1_H02E0001
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0301 Q3
arc: N3_V06N0003 F0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: W1_H02W0101 Q3
word: SLICEC.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0000111100001111
word: SLICED.K0.INIT 0111011101000100
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1110111111001101
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0010001011101110
word: SLICEB.K1.INIT 0000111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C20:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 W1_H02E0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 F5
arc: B1 H02E0301
arc: B5 V02N0701
arc: C1 N1_V02S0401
arc: C2 H02E0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D4 H00L0100
arc: D5 H02W0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H01W0000 Q2
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 E1_H02W0601
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M6 H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F4
arc: N1_V02N0101 Q1
arc: N1_V02N0201 F2
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q7
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: N3_V06N0303 Q6
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: S3_V06S0203 F4
arc: V01S0000 F2
arc: W1_H02W0001 F2
arc: W1_H02W0501 Q5
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1111101010111011
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R20C21:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02E0001
arc: H00L0100 H02W0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H06W0303
arc: V00B0100 E1_H02W0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: S1_V02S0201 W3_H06E0103
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 H02E0701
arc: A2 E1_H02W0701
arc: A3 H02W0701
arc: A5 H02E0701
arc: A7 S1_V02N0101
arc: B1 E1_H02W0101
arc: B3 Q3
arc: B5 E1_H02W0301
arc: B7 W1_H02E0101
arc: C1 H00L0100
arc: C3 E1_H02W0601
arc: C5 S1_V02N0201
arc: C7 N1_V02S0201
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 V01S0100
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q1
arc: E1_H02E0201 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 H02W0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q7
arc: N1_V02N0001 F2
arc: N1_V02N0201 F2
arc: N3_V06N0003 F0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 F4
arc: S1_V02S0501 Q5
arc: V01S0000 F3
arc: V01S0100 Q6
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111110111101100
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111110001101
word: SLICEB.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000010101010
word: SLICED.K1.INIT 0000001000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C22:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 H01E0001
arc: S1_V02S0201 W3_H06E0103
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 W1_H02E0701
arc: A2 F5
arc: A3 F5
arc: A5 E1_H02W0701
arc: B1 V02N0101
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B5 V02N0501
arc: C0 V02N0401
arc: C1 E1_H02W0601
arc: C3 H00R0100
arc: C4 N1_V02S0201
arc: C5 V00T0000
arc: C6 V02N0001
arc: CE2 V02S0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D3 V00T0100
arc: D4 S1_V02N0401
arc: D5 V02S0401
arc: D6 H02E0201
arc: E1_H01E0001 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H00L0100
arc: M5 H00R0000
arc: M6 E1_H02W0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: W1_H02W0001 F0
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q4
word: SLICEC.K1.INIT 1110101000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1111111010101110
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111110110001
word: SLICEC.K0.INIT 1100000011110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R20C23:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0203 W3_H06E0203
arc: A1 H02W0501
arc: A3 V02N0701
arc: A5 F7
arc: A7 H02W0701
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B3 V02N0301
arc: B5 S1_V02N0701
arc: B7 H02E0301
arc: C1 N1_V02S0401
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 V02S0001
arc: C7 V00T0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D2 S1_V02N0001
arc: D3 V02S0001
arc: D5 V00B0000
arc: D7 V02S0601
arc: E1_H01E0101 F7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F0
arc: N1_V02N0001 F2
arc: N3_V06N0303 Q5
arc: V01S0100 Q6
arc: W1_H02W0201 F0
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 1110101000000000
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1110111011001111
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111111010101110
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1110111011111010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C24:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 V01N0101
arc: A1 V01N0101
arc: A4 F7
arc: A5 F7
arc: A6 V02S0101
arc: A7 H02E0701
arc: B1 N1_V02S0101
arc: B2 V01N0001
arc: B5 N1_V02S0701
arc: B6 V02S0701
arc: B7 V02S0701
arc: C1 V02N0401
arc: C2 H02E0601
arc: C3 N1_V02S0601
arc: C5 H02W0401
arc: C6 S1_V02N0201
arc: C7 W1_H02E0401
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 H02W0201
arc: D5 W1_H02E0201
arc: D6 V02S0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: LSR0 V00T0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0001 F0
arc: N3_V06N0103 Q1
arc: W1_H02W0201 F0
arc: W1_H02W0401 F4
word: SLICED.K0.INIT 1110110000000000
word: SLICED.K1.INIT 1010100010001000
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1110111011111010
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1110111011111010
word: SLICEB.K0.INIT 0000111111001100
word: SLICEB.K1.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R20C25:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0001
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A2 H02W0701
arc: A6 S1_V02N0301
arc: B2 H00L0000
arc: B4 N1_V02S0501
arc: B6 H02E0301
arc: C0 E1_H02W0401
arc: C4 H01E0001
arc: C5 H02E0601
arc: C6 S1_V02N0001
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D4 E1_H02W0001
arc: D6 S1_V02N0401
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F0
arc: N3_V06N0003 F0
arc: S1_V02S0501 Q5
arc: S3_V06S0103 Q2
arc: V01S0100 Q6
word: SLICED.K0.INIT 0000000011000101
word: SLICEA.K0.INIT 0000101011111010
word: SLICEA.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 1100110000001111
word: SLICEC.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1010101011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C26:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02S0601
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203
arc: A2 F7
arc: A4 F7
arc: B4 H01E0101
arc: C2 H02E0401
arc: C3 H00L0000
arc: C4 N1_V02S0001
arc: C7 V02S0001
arc: CE1 H02W0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V02S0601
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR0 H02E0301
arc: LSR1 H02W0301
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00R0100
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0101 F1
arc: S1_V02S0601 Q4
arc: V00T0100 Q3
arc: V01S0000 Q6
arc: V01S0100 Q6
arc: W1_H02W0601 Q6
arc: W3_H06W0103 F1
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111101000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000011101110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C27:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: B0 H02E0101
arc: B2 V02N0301
arc: C0 H02E0401
arc: C2 H02E0401
arc: C3 H02E0601
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V02N0001
arc: D2 N1_V02S0001
arc: E1_H01E0001 F2
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F0
arc: H01W0100 Q7
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M2 V00B0000
arc: M5 H02W0001
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 1100000011001111
word: SLICEB.K1.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C28:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 S3_V06N0203
arc: H00R0000 H02E0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: A0 W1_H02E0701
arc: A6 H02E0501
arc: B2 S1_V02N0301
arc: C0 V02N0401
arc: C1 H02W0601
arc: C2 W1_H02E0401
arc: C6 H02E0601
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 H02E0201
arc: D3 V00B0100
arc: D6 H02W0201
arc: E1_H01E0001 Q1
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S3_V06S0303 Q6
arc: V01S0000 F0
word: SLICEA.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C29:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02E0401
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02E0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 H02E0501
arc: A1 H01E0001
arc: B0 V02S0101
arc: B1 N1_V02S0301
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1010101011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C2:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0401
arc: A0 H00L0000
arc: B0 V02S0101
arc: C0 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1111111011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C30:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0203 E3_H06W0103

.tile R20C31:PLC2
arc: W1_H02W0101 E1_H01W0100
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0303 W3_H06E0303

.tile R20C32:PLC2
arc: H01W0100 W3_H06E0303
arc: W3_H06W0203 E1_H02W0701

.tile R20C33:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0303 W3_H06E0203

.tile R20C34:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0701 S1_V02N0701
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003

.tile R20C35:PLC2
arc: W1_H02W0301 S1_V02N0301
arc: E3_H06E0303 W3_H06E0303

.tile R20C36:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0103 E3_H06W0103

.tile R20C37:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: E3_H06E0003 W3_H06E0303

.tile R20C38:PLC2
arc: S3_V06S0303 H06E0303

.tile R20C39:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: S1_V02S0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303

.tile R20C3:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: H00L0100 H02W0101
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0401 S3_V06N0203
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0401 S3_V06N0203
arc: A0 V02N0701
arc: A2 W1_H02E0701
arc: A3 V02N0701
arc: B0 H00R0100
arc: C0 H02E0601
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 H02E0601
arc: D1 N1_V02S0001
arc: D2 V00B0100
arc: D3 V00T0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 0111111101111111
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0101111111111111
word: SLICEB.K1.INIT 0101111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R20C40:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: E3_H06E0203 W3_H06E0103

.tile R20C41:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R20C42:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0103 E1_H02W0201
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R20C43:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: E3_H06E0103 W3_H06E0003

.tile R20C44:PLC2
arc: S3_V06S0303 H06E0303
arc: W1_H02W0201 S1_V02N0201

.tile R20C45:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003

.tile R20C46:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103

.tile R20C48:PLC2
arc: S3_V06S0303 N3_V06S0203
arc: S3_V06S0203 W3_H06E0203

.tile R20C49:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R20C4:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 H02E0301
arc: H00R0100 V02S0501
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02S0201
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0101
arc: A1 V02S0701
arc: A4 S1_V02N0301
arc: A6 V02S0101
arc: B1 E1_H01W0100
arc: B4 F1
arc: B6 H02W0301
arc: C0 V02S0601
arc: C1 V02N0401
arc: C4 H02W0601
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 W1_H02E0001
arc: D4 V00B0000
arc: D6 H02W0001
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H01W0100 Q5
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00T0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q0
arc: W1_H02W0601 F6
arc: W3_H06W0303 Q5
word: SLICED.K0.INIT 1000100000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1011000000110000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R20C51:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R20C52:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R20C53:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R20C54:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R20C55:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R20C57:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R20C58:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R20C5:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 S3_V06N0003
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 N1_V02S0601
arc: A0 H00R0000
arc: A1 V02N0701
arc: A5 E1_H02W0501
arc: B0 V02N0301
arc: B1 W1_H02E0101
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: B5 S1_V02N0701
arc: C0 H02E0401
arc: C1 H00L0000
arc: C3 V02N0601
arc: C5 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V02N0201
arc: D3 V00B0100
arc: D5 F0
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0100 Q6
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M2 V00T0100
arc: M4 V00B0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F1
arc: S1_V02S0201 F2
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100111111000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 1000000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C60:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003

.tile R20C61:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R20C6:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 H01E0101
arc: H00L0000 E1_H02W0001
arc: H00R0100 H02W0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V01N0101
arc: A3 S1_V02N0701
arc: B3 H02E0101
arc: C3 E1_H02W0601
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D3 S1_V02N0001
arc: E3_H06E0003 Q3
arc: F3 F3_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N3_V06N0003 Q0
arc: V00T0100 F3
word: SLICEB.K1.INIT 1111111111011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C7:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02E0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 H00L0100
arc: A1 H00R0000
arc: A3 H02W0701
arc: B0 F3
arc: B1 H02W0301
arc: B4 N1_V02S0501
arc: C0 H02W0401
arc: C1 N1_V01N0001
arc: C3 V02N0401
arc: CE0 H00R0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 N1_V01S0000
arc: D3 V00B0100
arc: D4 N1_V02S0401
arc: E1_H01E0001 F4
arc: E1_H02E0101 F1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F0
arc: H01W0000 F4
arc: H01W0100 F1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0701 Q5
arc: S1_V02S0101 F1
arc: S1_V02S0601 F4
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: V01S0000 F1
arc: V01S0100 F1
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 0101000000000000
word: SLICEA.K0.INIT 0011101110111011
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0011001111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R20C8:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02S0501
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02E0601
arc: V00B0100 V02S0101
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02E0501
arc: A1 E1_H01E0001
arc: A3 H02W0501
arc: A5 V00B0000
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 S1_V02N0301
arc: B3 H02W0301
arc: B5 V02S0701
arc: C0 H00L0100
arc: C1 S1_V02N0601
arc: C2 N1_V01S0100
arc: C5 S1_V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V02N0201
arc: D2 V02S0201
arc: D3 H02E0001
arc: D5 V02S0401
arc: E1_H02E0201 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: LSR1 V00T0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N3_V06N0103 Q2
arc: N3_V06N0303 F5
arc: S3_V06S0103 Q1
arc: S3_V06S0303 F5
arc: V01S0000 Q2
arc: W3_H06W0303 F5
word: SLICEB.K1.INIT 0100010000000000
word: SLICEA.K0.INIT 0100111111001111
word: SLICEA.K1.INIT 0100111111001111
word: SLICEB.K0.INIT 1111001111000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000010000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R20C9:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 V01N0101
arc: A0 F5
arc: A1 H00L0000
arc: A5 V02N0301
arc: B0 V00B0000
arc: B1 H01W0100
arc: B3 E1_H01W0100
arc: B5 V01S0000
arc: C0 H02W0601
arc: C1 V02N0601
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V00T0100
arc: D3 N1_V02S0201
arc: D5 S1_V02N0601
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: M5 H02W0001
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F0
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: V01S0100 Q1
word: SLICEC.K1.INIT 0010001000000000
word: SLICEA.K0.INIT 0101110111011101
word: SLICEA.K1.INIT 0010111110101111
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R21C10:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0601 E1_H02W0601
arc: A0 V02S0701
arc: A1 W1_H02E0701
arc: A2 E1_H02W0701
arc: A3 S1_V02N0501
arc: A4 E1_H01W0000
arc: B0 F1
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 W1_H02E0101
arc: B4 H00L0000
arc: B5 N1_V02S0501
arc: B7 H02E0301
arc: C0 H02W0601
arc: C2 H02E0601
arc: C3 W1_H02E0601
arc: C4 E1_H02W0401
arc: C5 V02S0001
arc: C6 Q6
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H02W0001
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 S1_V02N0401
arc: D6 V00B0000
arc: D7 V02S0401
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M4 V00T0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0301 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q4
arc: S3_V06S0103 Q2
arc: S3_V06S0303 F5
arc: V00B0100 F7
arc: V00T0000 F2
arc: V00T0100 Q1
arc: V01S0000 F6
arc: W3_H06W0303 F5
word: SLICEB.K1.INIT 1111111000000000
word: SLICED.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 0010101011111111
word: SLICEA.K0.INIT 1100111011000100
word: SLICEA.K1.INIT 1110111001000100
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1100000011000000
word: SLICED.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R21C11:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 W1_H02E0001
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0203 N3_V06S0203
arc: A2 V01N0101
arc: A3 W1_H02E0701
arc: A6 V02N0301
arc: A7 H02E0501
arc: B1 H02E0101
arc: B2 V01N0001
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B7 V00T0000
arc: C0 H02E0601
arc: C2 S1_V02N0601
arc: C4 V02S0001
arc: C5 N1_V02S0201
arc: C7 V00T0100
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 V02N0201
arc: D5 H02E0001
arc: D6 N1_V02S0601
arc: D7 H02W0201
arc: E1_H01E0001 F5
arc: E1_H01E0101 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V00B0000 F6
arc: V01S0000 F1
word: SLICEB.K1.INIT 0010001000000000
word: SLICED.K1.INIT 1010101010101000
word: SLICED.K0.INIT 1111111110101010
word: SLICEA.K0.INIT 0000111100001111
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1100000011000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R21C12:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: H00L0000 S1_V02N0001
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 V06S0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A0 V02N0701
arc: A1 S1_V02N0501
arc: A2 S1_V02N0701
arc: A4 H02E0701
arc: A6 S1_V02N0101
arc: B0 H02W0301
arc: B1 H02E0301
arc: B2 S1_V02N0301
arc: C0 H02W0401
arc: C1 F4
arc: C2 H00L0000
arc: C4 V01N0101
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CE1 N1_V02S0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D4 H02W0001
arc: D6 H02E0001
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F1
arc: LSR1 V00T0100
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M4 E1_H01E0101
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q0
arc: V00B0000 F6
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111100010001000
word: SLICED.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 0101000000000000
word: SLICEA.K1.INIT 0100111111001111
word: SLICEA.K0.INIT 0010101011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C13:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 E1_H02W0701
arc: A5 N1_V01N0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H02E0301
arc: B5 V02N0701
arc: B6 V00T0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00B0100
arc: C5 V02S0201
arc: C6 S1_V02N0201
arc: CLK1 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 V02S0601
arc: D5 V00B0000
arc: D6 H02W0001
arc: E1_H01E0101 F0
arc: E1_H02E0301 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 W1_H02E0501
arc: M1 H00R0000
arc: M7 H02E0201
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR0
arc: V00T0000 F2
arc: V01S0000 F1
word: SLICED.K0.INIT 0011000000111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R21C14:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0003 W1_H02E0001
arc: H00L0000 H02W0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: E1_H02E0701 W3_H06E0203
arc: W3_H06W0103 V01N0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02W0701
arc: A5 H02E0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 V02S0701
arc: B5 V02N0701
arc: B6 H01E0101
arc: B7 F3
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 E1_H02W0401
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: CLK1 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H00R0100
arc: D5 H00L0100
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR0 W1_H02E0501
arc: LSR1 V00B0100
arc: M6 V00B0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F7
arc: W1_H02W0001 F2
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 0000111100110011
word: SLICED.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C15:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: E1_H02E0701 W3_H06E0203
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 V00T0100
arc: A6 E1_H02W0501
arc: A7 V02N0301
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 V02N0101
arc: B4 V00B0100
arc: B5 V02S0701
arc: B7 F3
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 H02W0401
arc: C5 N1_V02S0001
arc: C6 V02S0201
arc: C7 E1_H02W0401
arc: CLK1 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 H00L0100
arc: D6 V01N0001
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0501
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: V01S0000 F2
arc: V01S0100 F1
word: SLICED.K1.INIT 0011010100110101
word: SLICED.K0.INIT 0000101001011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R21C16:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0101
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: N1_V02N0201 W3_H06E0103
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: A1 H00R0000
arc: A4 N1_V01S0100
arc: A5 H02E0701
arc: A6 N1_V01S0100
arc: B1 V02S0301
arc: B2 H02E0301
arc: B5 H02W0301
arc: C1 N1_V01S0100
arc: C2 H00L0100
arc: C3 N1_V02S0401
arc: C5 F6
arc: C6 Q6
arc: C7 H02E0401
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 N1_V02S0001
arc: D2 H01E0101
arc: D4 H01W0000
arc: D5 V01N0001
arc: D6 H02E0001
arc: D7 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q6
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 V00T0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V02N0601 Q6
arc: N3_V06N0103 F2
arc: N3_V06N0303 Q6
arc: S1_V02S0501 F7
arc: S3_V06S0303 F5
arc: V00B0100 Q5
arc: V01S0000 Q6
arc: V01S0100 F2
word: SLICEB.K0.INIT 0011111100001100
word: SLICEB.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0000000010101010
word: SLICED.K0.INIT 0000000010100000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000111000001010
word: SLICEC.K1.INIT 0011111100010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R21C17:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: A1 V01N0101
arc: A5 E1_H02W0501
arc: A6 V02S0101
arc: B1 V00B0000
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 F1
arc: B7 S1_V02N0701
arc: C4 S1_V02N0201
arc: C6 N1_V02S0001
arc: C7 H02W0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: D4 V02S0601
arc: D6 V02N0601
arc: D7 H01W0000
arc: E1_H01E0101 F1
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: V01S0000 F1
arc: V01S0100 Q7
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 0101010101010101
word: SLICEC.K0.INIT 0011001111110000
word: SLICED.K0.INIT 1010000010101111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111101000100
word: SLICEB.K0.INIT 0011001100110011
word: SLICEB.K1.INIT 0011001100110011
word: SLICED.K1.INIT 0000001111001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R21C18:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V06S0303
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: N1_V02N0501 W3_H06E0303
arc: W3_H06W0203 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A0 E1_H02W0701
arc: A1 H00L0100
arc: A2 H02E0701
arc: A3 S1_V02N0701
arc: A4 V02N0101
arc: A5 E1_H01W0000
arc: A6 V02S0101
arc: A7 V02N0101
arc: B0 S1_V02N0101
arc: B1 E1_H01W0100
arc: B2 V02N0101
arc: B3 E1_H02W0301
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 H02W0301
arc: B7 W1_H02E0101
arc: C0 H02W0601
arc: C1 W1_H02E0601
arc: C2 E1_H01W0000
arc: C4 N1_V02S0001
arc: C5 E1_H02W0401
arc: C6 H02E0401
arc: C7 W1_H02E0601
arc: CE0 H00R0000
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 E1_H01W0100
arc: D5 W1_H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q6
arc: E1_H02E0301 F1
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00B0000
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0501 Q7
arc: S3_V06S0203 F4
arc: W1_H02W0401 Q4
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1000110110001101
word: SLICEB.K1.INIT 1000100000000000
word: SLICEC.K0.INIT 0000000000101010
word: SLICEA.K1.INIT 0000001000100010
word: SLICEB.K0.INIT 0000010000001100
word: SLICED.K1.INIT 0000000000101010
word: SLICED.K0.INIT 0101001101010011
word: SLICEC.K1.INIT 0001000001010000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R21C19:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02S0701
arc: A4 V00B0000
arc: A5 V00B0000
arc: A6 H02E0501
arc: A7 V02N0101
arc: B0 V00T0000
arc: B2 E1_H02W0101
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 S1_V02N0701
arc: C0 V02S0401
arc: C1 S1_V02N0601
arc: C2 H02E0401
arc: C3 N1_V02S0601
arc: C4 H02E0601
arc: C5 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V02N0001
arc: D2 V02S0001
arc: D3 E1_H02W0201
arc: D4 F2
arc: D5 H02W0001
arc: D6 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F2
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F2
arc: N1_V02N0301 F1
arc: S1_V02S0001 F2
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
arc: V00T0100 F3
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 1000000000000000
word: SLICED.K0.INIT 0101010111001100
word: SLICED.K1.INIT 0101010101010101
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 0000000000101010
word: SLICEC.K1.INIT 0000001000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R21C20:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 V01N0101
arc: V00B0000 V02S0001
arc: V00T0100 H02W0301
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 N1_V02S0701
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02W0501
arc: A2 N1_V02S0701
arc: A3 H02E0701
arc: A4 V00T0100
arc: A5 H02E0701
arc: A6 N1_V02S0301
arc: A7 V02S0101
arc: B1 V02S0301
arc: B3 H02E0101
arc: B4 N1_V02S0701
arc: B5 H01E0101
arc: B6 V02S0701
arc: C1 N1_V02S0401
arc: C2 H02W0401
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 H02E0401
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 H01E0101
arc: D5 V02N0401
arc: D6 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F6
arc: H01W0100 Q4
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M1 H02E0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0303 F6
arc: S3_V06S0003 F0
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00B0100 F7
arc: V01S0000 F3
arc: V01S0100 Q2
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000010100000101
word: SLICED.K0.INIT 1000100000000000
word: SLICEC.K0.INIT 1011100010111000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 0000000001110000
word: SLICEC.K1.INIT 0001001100000000
word: SLICEA.K1.INIT 0000001011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 V02N0601
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02W0401
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: S1_V02S0101 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02W0501
arc: A2 H02E0701
arc: A4 V02N0101
arc: B0 S1_V02N0101
arc: B4 H02E0301
arc: B5 V02S0701
arc: C1 H02W0601
arc: C2 H02E0401
arc: C3 S1_V02N0601
arc: C4 H02W0401
arc: C5 V00B0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 H02E0001
arc: D4 H00L0100
arc: D5 H02W0201
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 V00T0100
arc: M3 H00R0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: V01S0000 Q5
arc: V01S0100 Q3
word: SLICEA.K1.INIT 0000111100001111
word: SLICEA.K0.INIT 0111011100100010
word: SLICEB.K0.INIT 1010000010101111
word: SLICEC.K1.INIT 1111001111000000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 0000001000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R21C22:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02W0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S3_V06N0203
arc: H01W0100 W3_H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: A1 N1_V02S0501
arc: A2 H02W0701
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 V02S0301
arc: A6 H00L0000
arc: B1 H02W0101
arc: B3 N1_V02S0301
arc: B4 V02N0701
arc: B5 S1_V02N0701
arc: B6 V02N0501
arc: B7 E1_H02W0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H00R0100
arc: C3 N1_V02S0401
arc: C4 V02S0001
arc: C5 W1_H02E0601
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D2 S1_V02N0001
arc: D3 H02W0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 N1_V02S0401
arc: D7 E1_H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0401 F6
arc: S1_V02S0601 Q4
arc: V01S0000 F6
arc: V01S0100 F4
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 1110000010100000
word: SLICED.K0.INIT 1111100000000000
word: SLICED.K1.INIT 0011000000111111
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111011110100
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 0000001100100011
word: SLICEC.K0.INIT 0001000100110001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R21C23:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 V02S0001
arc: H00L0100 H02E0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 V01N0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0303 W3_H06E0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0501
arc: A5 V00T0100
arc: A7 H02W0501
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V02S0701
arc: B5 H00R0000
arc: B7 N1_V02S0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 E1_H02W0601
arc: C5 H02E0401
arc: C7 V00T0000
arc: CLK1 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 E1_H02W0301
arc: M5 H02E0001
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V02N0701 F7
arc: S1_V02S0301 F1
arc: V01S0000 F7
arc: V01S0100 Q5
word: SLICED.K1.INIT 1100100010001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R21C24:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 E1_H02W0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02S0701
arc: E1_H02E0201 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: W3_H06W0103 E1_H02W0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02W0501
arc: A5 V00T0000
arc: A6 V02S0101
arc: A7 V00T0100
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 V02S0701
arc: B5 H00R0000
arc: B6 S1_V02N0501
arc: B7 H02W0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02W0601
arc: C5 W1_H02E0401
arc: C6 V02N0201
arc: C7 H01E0001
arc: CLK1 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02W0201
arc: D5 H00R0100
arc: D6 N1_V02S0601
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR1 E1_H02W0501
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: V00T0100 F3
arc: W1_H02W0201 F0
word: SLICED.K0.INIT 1110110000000000
word: SLICED.K1.INIT 0001110100011101
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R21C25:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V02N0601
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: N1_V02N0501 W3_H06E0303
arc: W3_H06W0003 E1_H02W0301
arc: A0 V02N0501
arc: A1 H02E0701
arc: A2 F7
arc: A3 H02E0501
arc: A5 N1_V02S0101
arc: A6 V02S0101
arc: A7 S1_V02N0101
arc: B2 H02E0101
arc: B4 V02S0501
arc: B5 H01E0101
arc: B6 H02W0301
arc: B7 H02E0301
arc: C0 H02W0601
arc: C4 V02S0201
arc: C6 H02E0401
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 V02N0001
arc: D4 H02W0001
arc: D5 W1_H02E0201
arc: D6 V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M2 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F5
arc: S3_V06S0203 Q4
arc: V01S0100 F0
arc: W1_H02W0001 F2
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 0101010101010101
word: SLICEB.K0.INIT 0011001110101010
word: SLICED.K1.INIT 0101010100110011
word: SLICEC.K1.INIT 0001000110111011
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1100110011110000
word: SLICED.K0.INIT 0000010101000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R21C26:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02N0201
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H02W0601
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H01E0001
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A0 E1_H01E0001
arc: A1 V01N0101
arc: A5 N1_V01S0100
arc: A6 V02N0101
arc: B2 F1
arc: B5 S1_V02N0501
arc: B6 N1_V02S0501
arc: C0 H02E0401
arc: C1 H00L0000
arc: C2 W1_H02E0601
arc: C3 N1_V01N0001
arc: C5 H02E0601
arc: CE0 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 H02W0201
arc: D5 W1_H02E0201
arc: D6 S1_V02N0401
arc: D7 H02W0001
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00B0000
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V02N0001 F2
arc: N3_V06N0103 F2
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: V01S0100 Q4
word: SLICEA.K1.INIT 0101000001011111
word: SLICEB.K0.INIT 1111000000110011
word: SLICEB.K1.INIT 1111000011110000
word: SLICED.K0.INIT 1100110010101010
word: SLICED.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 0000001000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R21C27:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
arc: A0 H00L0000
arc: A2 H02W0701
arc: A4 V00T0000
arc: A6 V00T0100
arc: C0 H02W0601
arc: C2 H02E0401
arc: C4 H02E0601
arc: C6 H01E0001
arc: CE0 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 H00R0000
arc: D2 W1_H02E0001
arc: D3 V02S0201
arc: D4 V02S0401
arc: D5 E1_H02W0201
arc: D6 S1_V02N0601
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: V01S0100 F4
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000001010101
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C28:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 V01N0101
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02N0701
arc: E1_H02E0501 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: A0 F7
arc: A2 H02E0701
arc: A4 N1_V02S0101
arc: A6 V02S0301
arc: A7 S1_V02N0101
arc: C0 H00R0100
arc: C1 S1_V02N0601
arc: C2 W1_H02E0401
arc: C4 E1_H01E0101
arc: C6 V00B0100
arc: C7 S1_V02N0001
arc: CE2 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 E1_H02W0001
arc: D3 V02S0201
arc: D4 V02S0401
arc: D5 V02S0601
arc: D6 H02E0001
arc: D7 V01N0001
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M2 V00T0000
arc: M4 V00T0100
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 F2
arc: V00B0100 Q5
arc: V01S0000 F4
arc: V01S0100 Q6
word: SLICEA.K1.INIT 0000111100001111
word: SLICEA.K0.INIT 0000111110101010
word: SLICED.K1.INIT 0101000001011111
word: SLICEB.K0.INIT 1010000011110101
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C29:PLC2
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 H02E0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: S1_V02S0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0303
arc: A0 H02E0501
arc: B0 V02N0101
arc: B1 H02E0301
arc: D0 V02N0201
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: M0 V00B0100
arc: V01S0100 F0
word: SLICEA.K0.INIT 1000100010111011
word: SLICEA.K1.INIT 1100110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C2:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0203

.tile R21C30:PLC2
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 V02N0401
arc: E3_H06E0003 W3_H06E0303

.tile R21C31:PLC2
arc: W1_H02W0201 S1_V02N0201
arc: S3_V06S0303 W3_H06E0303

.tile R21C32:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303

.tile R21C33:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0103 N3_V06S0103

.tile R21C34:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R21C35:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: E3_H06E0003 W3_H06E0003

.tile R21C36:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003

.tile R21C38:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003

.tile R21C39:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R21C3:PLC2
arc: E1_H02E0201 V06S0103
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 E1_H02W0001
arc: V00B0000 H02W0401
arc: V00T0000 W1_H02E0001
arc: A0 N1_V02S0701
arc: B0 V02N0301
arc: C0 V02S0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: E1_H01E0001 Q0
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
word: SLICEA.K0.INIT 1111111111101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R21C40:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003

.tile R21C41:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003

.tile R21C42:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103

.tile R21C44:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0103 W3_H06E0103

.tile R21C45:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R21C46:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R21C47:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: E1_H01E0001 W3_H06E0003

.tile R21C48:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 N3_V06S0203

.tile R21C4:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 S1_V02N0201
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0100 E1_H02W0101
arc: W1_H02W0401 V02S0401
arc: A0 S1_V02N0701
arc: B0 E1_H01W0100
arc: C0 N1_V01N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: H01W0100 Q1
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C50:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R21C51:PLC2
arc: S1_V02S0501 N3_V06S0303

.tile R21C53:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0203 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R21C54:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303

.tile R21C55:PLC2
arc: S1_V02S0401 W1_H02E0401

.tile R21C56:PLC2
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R21C57:PLC2
arc: S1_V02S0301 N3_V06S0003

.tile R21C59:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R21C5:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0601 E1_H02W0301
arc: A0 V02N0501
arc: A2 H02E0501
arc: A5 V02S0101
arc: A6 N1_V02S0101
arc: A7 V02S0101
arc: B0 V00B0000
arc: B6 V01S0000
arc: C0 H02W0401
arc: C3 H02E0601
arc: C5 H02W0601
arc: C6 H02W0601
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CE1 H00L0100
arc: CE2 E1_H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 V02S0001
arc: D3 V02S0001
arc: D5 V01N0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F2
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q2
arc: S3_V06S0003 F3
arc: V00B0000 Q6
arc: V00B0100 F7
arc: V01S0000 Q1
arc: V01S0100 Q3
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 1010000000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1110101011000000
word: SLICED.K0.INIT 1000000010000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000010101010
word: SLICEB.K1.INIT 0000000011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R21C60:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003

.tile R21C62:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R21C6:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 H02E0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: A0 H00L0100
arc: A3 H02W0701
arc: A4 S1_V02N0101
arc: A5 E1_H02W0501
arc: A6 S1_V02N0101
arc: A7 E1_H02W0701
arc: B0 V00T0000
arc: B4 E1_H02W0301
arc: B5 V02S0701
arc: B6 E1_H02W0301
arc: B7 V02N0501
arc: C0 S1_V02N0401
arc: C3 H02W0601
arc: C4 E1_H01E0101
arc: C5 E1_H02W0601
arc: C7 W1_H02E0401
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: D5 V02N0601
arc: D6 H01W0000
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q1
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H02E0201
arc: M5 E1_H02W0001
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0203 F7
arc: S1_V02S0301 Q1
arc: S1_V02S0601 F6
arc: V00B0000 F4
arc: V00B0100 Q5
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1000100000000000
word: SLICEC.K0.INIT 1000000010000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C7:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: A6 V02N0301
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H00R0000
arc: B6 H02W0101
arc: B7 H02W0301
arc: C1 S1_V02N0401
arc: C2 H02E0401
arc: C6 S1_V02N0001
arc: C7 V02S0201
arc: CE0 H00L0100
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 H02E0201
arc: D6 V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 Q1
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q6
arc: V00B0100 F7
arc: V01S0000 Q4
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 1010101010101000
word: SLICEA.K0.INIT 1000100000000000
word: SLICEA.K1.INIT 1111100011110000
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R21C8:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 S3_V06N0003
arc: A1 N1_V02S0701
arc: B1 V00B0000
arc: B4 F1
arc: C1 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D4 H02E0201
arc: E1_H01E0001 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F1
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: M5 H00L0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
arc: S1_V02S0101 F1
arc: S3_V06S0203 F4
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0101 Q3
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C9:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 V06S0203
arc: H00L0000 V02S0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H06W0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0001
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V01N0001
arc: A0 V01N0101
arc: A1 V02N0501
arc: A2 V01N0101
arc: A3 V00B0000
arc: A4 N1_V02S0301
arc: A5 N1_V02S0301
arc: A6 V02N0301
arc: B1 V00B0000
arc: B2 V02S0101
arc: B3 E1_H02W0101
arc: B4 S1_V02N0701
arc: B5 H02E0301
arc: C0 E1_H01W0000
arc: C1 H00R0100
arc: C2 S1_V02N0401
arc: C3 V02N0401
arc: C5 V00T0100
arc: C6 V01N0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V02S0201
arc: D2 S1_V02N0001
arc: D3 F0
arc: D4 H02E0001
arc: D5 V02S0401
arc: D6 E1_H01W0100
arc: E1_H01E0001 F3
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 W1_H02E0401
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V02N0101 F1
arc: N3_V06N0303 Q6
arc: S1_V02S0401 F6
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: V00T0000 F2
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0000101000000000
word: SLICEB.K0.INIT 1111110111111111
word: SLICEA.K1.INIT 0101110111011101
word: SLICEB.K1.INIT 0010101011111111
word: SLICEC.K0.INIT 1000100000000000
word: SLICEC.K1.INIT 1111111110000000
word: SLICED.K0.INIT 0000010100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R22C10:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 V06S0203
arc: H00R0000 V02S0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W3_H06W0303 S3_V06N0303
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H02W0301
arc: B6 V02N0701
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q7
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q6
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C11:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: V00T0000 W1_H02E0201
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V02N0501
arc: H01W0000 W3_H06E0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A7 Q7
arc: B0 H01W0100
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B6 V00B0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q3
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q4
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V00B0000 Q6
arc: V01S0000 Q2
arc: V01S0100 Q5
arc: W1_H02W0101 Q1
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R22C12:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00T0100 N1_V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 H01E0101
arc: S1_V02S0501 W3_H06E0303
arc: A0 H00L0000
arc: A5 H02E0701
arc: A6 V02S0101
arc: B1 Q1
arc: B5 H00L0000
arc: C4 N1_V02S0001
arc: C5 H02E0601
arc: C6 N1_V02S0001
arc: CE0 H00R0000
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D4 N1_V02S0401
arc: D5 H00L0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q7
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0601 F6
word: SLICEC.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1010000010100000
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R22C13:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: H00R0000 H02E0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: H01W0000 W3_H06E0103
arc: W3_H06W0203 V01N0001
arc: A0 E1_H01E0001
arc: A3 W1_H02E0501
arc: A6 N1_V01N0101
arc: B0 H02E0301
arc: B3 N1_V02S0301
arc: B6 H02E0101
arc: C0 E1_H02W0401
arc: C6 V02S0001
arc: CE0 W1_H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 V00B0100
arc: D3 V02N0001
arc: E1_H01E0001 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: S1_V02S0101 Q3
arc: V00B0000 F6
arc: V00B0100 Q7
arc: V01S0000 F0
arc: V01S0100 Q3
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1110111001000100
word: SLICED.K0.INIT 1000000010000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R22C14:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 V02N0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0001
arc: V00T0000 H02W0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0701 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: A0 H02E0501
arc: A1 H02E0501
arc: A4 E1_H02W0501
arc: B0 H02E0301
arc: B1 S1_V02N0301
arc: B4 V02N0701
arc: B5 V02N0501
arc: C1 N1_V02S0401
arc: C4 V00T0000
arc: C5 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H02E0201
arc: D4 S1_V02N0401
arc: D5 H00L0100
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 W1_H02E0501
arc: M0 H02E0601
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: N1_V02N0001 F0
arc: N3_V06N0303 F5
arc: W1_H02W0501 F5
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 1000000011110000
word: SLICEC.K1.INIT 0000000000110000
word: SLICEA.K0.INIT 1000100000000000
word: SLICEA.K1.INIT 1111100011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R22C15:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 W1_H02E0701
arc: A5 V02S0301
arc: A7 N1_V01S0100
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 H02W0101
arc: B7 F1
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 V00B0100
arc: CLK1 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00R0100
arc: D5 H02W0001
arc: D7 V02S0401
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: N1_V01N0001 F0
arc: N1_V02N0301 F3
arc: V01S0100 F7
word: SLICED.K1.INIT 0101010100110011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R22C16:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: H00L0100 V02S0101
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 N1_V02S0501
arc: A3 H02W0501
arc: A4 V02S0101
arc: A5 V00B0000
arc: A7 N1_V02S0301
arc: B0 H00R0100
arc: B2 S1_V02N0301
arc: B3 E1_H02W0101
arc: B4 N1_V01S0000
arc: B5 E1_H02W0101
arc: B6 H01E0101
arc: B7 N1_V01S0000
arc: C0 N1_V02S0401
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 H02E0601
arc: C6 H02E0401
arc: D0 N1_V02S0001
arc: D2 V00B0100
arc: D3 F0
arc: D4 H02E0201
arc: D5 E1_H02W0001
arc: D6 V02S0401
arc: D7 H00L0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 F3
arc: M0 V00T0100
arc: N1_V01N0001 F7
arc: N1_V02N0101 F3
arc: N1_V02N0701 F7
arc: S1_V02S0701 F5
arc: W1_H02W0101 F3
word: SLICEB.K0.INIT 0000111100110011
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 0100010011111111
word: SLICEA.K0.INIT 0100110001011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0111010011111100
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0100110001111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R22C17:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0601
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0203 E3_H06W0103
arc: A2 S1_V02N0701
arc: A3 N1_V02S0501
arc: A4 V02N0301
arc: A7 H00L0000
arc: B0 H02E0301
arc: B2 H02E0101
arc: B3 H02W0101
arc: B4 V02S0701
arc: B6 N1_V02S0701
arc: C0 H02W0601
arc: C1 H02E0401
arc: C3 F4
arc: C4 N1_V02S0201
arc: C5 N1_V02S0201
arc: C6 Q6
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 V02S0201
arc: D3 E1_H02W0001
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 S1_V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F7
arc: H01W0100 F3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0701 F5
arc: N3_V06N0003 F0
arc: S1_V02S0101 F3
arc: V01S0000 F3
arc: V01S0100 F0
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 1101110110001000
word: SLICEA.K0.INIT 0011000000111111
word: SLICEA.K1.INIT 0000111100001111
word: SLICED.K1.INIT 1111101000001010
word: SLICEC.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0101010101110101
word: SLICED.K0.INIT 0000110000111111
word: SLICEB.K1.INIT 0100110001111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R22C18:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: A0 H02W0701
arc: A1 H02W0501
arc: A2 W1_H02E0701
arc: A3 H02E0501
arc: A5 W1_H02E0501
arc: A6 W1_H02E0701
arc: A7 H02E0501
arc: B0 V01N0001
arc: B2 H02W0301
arc: B4 S1_V02N0701
arc: B5 H02W0101
arc: C4 Q4
arc: C5 V00T0000
arc: C6 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 H00R0000
arc: D4 H00R0100
arc: D5 W1_H02E0201
arc: D6 H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 H02W0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F2
arc: N3_V06N0303 F6
arc: S1_V02S0701 F5
arc: V01S0000 Q5
word: SLICEC.K1.INIT 0010101000111111
word: SLICEA.K1.INIT 0101010101010101
word: SLICEA.K0.INIT 0111011100100010
word: SLICEB.K1.INIT 0101010101010101
word: SLICEB.K0.INIT 0111011101000100
word: SLICED.K0.INIT 0101010100001111
word: SLICED.K1.INIT 0101010101010101
word: SLICEC.K0.INIT 0000111100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R22C19:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V01N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0501
arc: A2 E1_H02W0701
arc: A4 F7
arc: A6 W1_H02E0701
arc: A7 S1_V02N0101
arc: B0 V02S0301
arc: B1 V00B0000
arc: B2 H02E0101
arc: B6 W1_H02E0301
arc: C0 H00L0100
arc: C4 V02N0201
arc: C6 W1_H02E0401
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 N1_V02S0601
arc: D6 W1_H02E0201
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0201 Q0
arc: E1_H02E0401 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F1
arc: LSR1 H02W0501
arc: M2 V00T0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F1
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: S1_V02S0601 F6
arc: S3_V06S0303 F6
arc: V01S0000 F6
arc: V01S0100 F1
word: SLICED.K1.INIT 0101010100001111
word: SLICEA.K0.INIT 1100101011001010
word: SLICEB.K0.INIT 0111011100100010
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000111110101010
word: SLICEC.K1.INIT 0000000011111111
word: SLICEA.K1.INIT 1100110000000000
word: SLICED.K0.INIT 0000000100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R22C20:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02N0301
arc: H00R0000 N1_V02S0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: E1_H01E0101 W3_H06E0203
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 V06S0303
arc: A0 W1_H02E0701
arc: A1 V02S0501
arc: A2 V02S0701
arc: A6 V02S0301
arc: A7 V02S0301
arc: B4 S1_V02N0501
arc: B5 V01S0000
arc: B6 H02E0101
arc: B7 V00B0100
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 W1_H02E0601
arc: C4 N1_V02S0201
arc: C5 V02S0201
arc: C6 V00B0100
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CE2 H00R0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D2 H02E0001
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D6 H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 Q7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V01S0000 Q1
arc: V01S0100 F2
word: SLICEB.K0.INIT 1010000010101111
word: SLICEA.K0.INIT 1010000010101111
word: SLICEB.K1.INIT 1111000011110000
word: SLICEA.K1.INIT 1010101010101010
word: SLICEC.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1111110000001100
word: SLICED.K0.INIT 0001000001010000
word: SLICED.K1.INIT 0000010001000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R22C21:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: H00R0000 H02E0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 S3_V06N0203
arc: E1_H02E0001 W3_H06E0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02N0701
arc: A3 H02W0701
arc: A4 E1_H02W0501
arc: B1 V02S0301
arc: B2 E1_H01W0100
arc: B3 H01W0100
arc: B4 H02W0301
arc: B6 H02W0101
arc: C1 H02W0401
arc: C2 W1_H02E0601
arc: C4 H02E0601
arc: C6 S1_V02N0001
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 W1_H02E0201
arc: D4 F0
arc: D6 N1_V02S0401
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q2
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M2 V00B0000
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V02N0601 F4
arc: S3_V06S0303 Q6
arc: V01S0000 F3
arc: V01S0100 F4
word: SLICEB.K0.INIT 0011000000111111
word: SLICED.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011000111110101
word: SLICEC.K0.INIT 1111010011111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0010001001110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R22C22:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 S1_V02N0701
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 H02E0501
arc: A5 W1_H02E0701
arc: A6 S1_V02N0301
arc: A7 N1_V02S0301
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V02S0701
arc: B5 H01E0101
arc: B6 W1_H02E0101
arc: B7 V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02E0601
arc: C5 V00T0000
arc: C6 Q6
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H00R0100
arc: D5 H00L0100
arc: D6 S1_V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR0 W1_H02E0501
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M2 H02W0601
arc: M6 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q2
arc: S1_V02S0501 F7
arc: S3_V06S0203 F7
arc: V01S0000 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000001100010001
word: SLICED.K1.INIT 0000001000110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R22C23:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 S3_V06N0003
arc: H00L0100 V02N0301
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: S1_V02S0201 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 E1_H02W0101
arc: E3_H06E0303 W3_H06E0203
arc: A0 H01E0001
arc: A1 H02W0501
arc: A2 H02E0701
arc: A4 H02W0701
arc: A5 V02S0101
arc: A6 N1_V01S0100
arc: A7 F5
arc: B0 E1_H02W0301
arc: B1 S1_V02N0101
arc: B2 H01W0100
arc: B5 H02E0101
arc: B6 H02E0101
arc: B7 V02S0701
arc: C1 H00L0100
arc: C2 S1_V02N0601
arc: C3 H02W0601
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 V01N0101
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0001
arc: D4 H02W0001
arc: D5 V02S0401
arc: D6 N1_V02S0401
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0000
arc: M3 H02E0201
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0301 F1
arc: V01S0000 Q5
arc: W1_H02W0201 F2
word: SLICEA.K1.INIT 1100100010001000
word: SLICEB.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 0101110001011100
word: SLICEA.K0.INIT 0100010001110111
word: SLICEC.K0.INIT 1111101000001010
word: SLICED.K0.INIT 0001000100000011
word: SLICEC.K1.INIT 0001000000010011
word: SLICED.K1.INIT 0000010001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R22C24:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 H06E0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0003 W3_H06E0303
arc: A0 H00L0000
arc: A2 V02S0701
arc: A3 V00B0000
arc: A4 N1_V01N0101
arc: A5 V00T0000
arc: A6 H02W0501
arc: A7 H00R0000
arc: B3 Q3
arc: B4 H02E0301
arc: B5 V01S0000
arc: B6 F3
arc: B7 V02S0501
arc: C0 V02S0601
arc: C2 H00R0100
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 E1_H02W0401
arc: C6 V00T0000
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 N1_V01S0000
arc: D2 H02W0201
arc: D3 V00T0100
arc: D4 V00B0000
arc: D5 E1_H01W0100
arc: D6 V02S0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: LSR0 E1_H02W0501
arc: M0 V00B0100
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: V01S0000 F4
arc: V01S0100 F6
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000001010101
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 0001000000010101
word: SLICED.K0.INIT 0001000000110011
word: SLICEC.K0.INIT 0000000000110101
word: SLICEC.K1.INIT 0000001100100011
word: SLICED.K1.INIT 0000001100001011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R22C25:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 H02E0401
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: A2 V01N0101
arc: A4 H02E0501
arc: A5 H02E0701
arc: A6 W1_H02E0701
arc: B0 H02E0301
arc: C0 E1_H01W0000
arc: C2 H00L0000
arc: C4 S1_V02N0001
arc: C6 E1_H02W0401
arc: C7 V02S0001
arc: D0 E1_H02W0201
arc: D1 V00T0100
arc: D2 H01E0101
arc: D3 H00R0000
arc: D4 V01N0001
arc: D6 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: M0 V00T0000
arc: M2 V00B0000
arc: M4 H02E0401
arc: M6 V00T0000
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0303 F6
word: SLICEC.K1.INIT 0101010101010101
word: SLICEC.K0.INIT 0101111101010000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000101011111010
word: SLICED.K0.INIT 1010000010101111
word: SLICED.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1100110000001111
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R22C26:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 V02S0701
arc: H00L0000 W1_H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 E1_H02W0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V02N0701
arc: B5 W1_H02E0301
arc: B6 H02W0301
arc: B7 H02E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02E0601
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: C7 E1_H02W0601
arc: CLK1 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 F0
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR1 V00T0100
arc: N1_V01N0001 F7
arc: N1_V01N0101 F1
word: SLICED.K0.INIT 0000111100110011
word: SLICED.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R22C27:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S3_V06N0203
arc: H00L0100 V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S3_V06N0203
arc: N3_V06N0003 W3_H06E0003
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A5 H02W0701
arc: A6 E1_H02W0501
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H02W0101
arc: B5 H00R0000
arc: B6 W1_H02E0301
arc: B7 V01S0000
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 V00T0100
arc: C5 V00T0000
arc: C7 H01E0001
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 E1_H01W0100
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR1 V00B0100
arc: N1_V01N0101 F1
arc: V01S0000 F2
arc: V01S0100 F7
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 0100010001110111
word: SLICED.K1.INIT 0000111100110011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R22C28:PLC2
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 H02W0001
arc: H00R0000 E1_H02W0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: N3_V06N0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: A5 W1_H02E0701
arc: A6 V02N0301
arc: A7 V02N0301
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 H00R0000
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 S1_V02N0201
arc: C5 V00T0100
arc: C6 E1_H01E0101
arc: C7 V01N0101
arc: CLK1 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 W1_H02E0201
arc: D6 V01N0001
arc: D7 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F3
arc: LSR1 H02W0301
arc: N1_V01N0001 F1
arc: N1_V02N0701 F7
word: SLICED.K0.INIT 0000010110101111
word: SLICED.K1.INIT 0000101001011111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R22C29:PLC2
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 N1_V01S0100
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 H02E0701
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: A2 V01N0101
arc: A4 V02N0301
arc: B0 W1_H02E0101
arc: B2 V02N0101
arc: C0 F4
arc: C1 V02N0601
arc: C4 V02N0201
arc: D0 V02S0201
arc: D2 S1_V02N0001
arc: D4 V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: N1_V02N0201 F2
arc: N3_V06N0003 F0
word: SLICEB.K0.INIT 0001000111011101
word: SLICEC.K0.INIT 0000010111110101
word: SLICEA.K0.INIT 1100111100000011
word: SLICEA.K1.INIT 1111000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R22C2:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 E3_H06W0003
arc: H00R0000 V02N0401
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: A2 V01N0101
arc: B0 H02E0101
arc: B3 V01N0001
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 S1_V02N0501
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R22C30:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0701 E1_H01W0100
arc: H01W0100 W3_H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003

.tile R22C31:PLC2
arc: H01W0100 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E1_H02W0601

.tile R22C32:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R22C33:PLC2
arc: N1_V02N0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303

.tile R22C34:PLC2
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 H02W0201
arc: W3_H06W0003 E1_H02W0301
arc: E3_H06E0003 W3_H06E0303

.tile R22C35:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303

.tile R22C36:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: E3_H06E0203 W3_H06E0103

.tile R22C37:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0203

.tile R22C38:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V01S0000 N3_V06S0103

.tile R22C39:PLC2
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0303 W3_H06E0303

.tile R22C3:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 H02W0401
arc: CLK0 G_HPBX0100
arc: LSR0 V00B0000
arc: M1 E1_H02W0001
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0101 Q1
arc: N1_V02N0401 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C40:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: E3_H06E0103 W3_H06E0003

.tile R22C41:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R22C42:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0203

.tile R22C43:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103

.tile R22C44:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401

.tile R22C45:PLC2
arc: S3_V06S0303 H06E0303

.tile R22C46:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R22C47:PLC2
arc: S3_V06S0003 N1_V01S0000

.tile R22C49:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R22C4:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0601 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 N1_V02S0401
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: C1 V02S0401
arc: C6 Q6
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02S0001
arc: D6 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0303 F6
arc: S1_V02S0301 F1
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1101110111111111
word: SLICEA.K1.INIT 0000000011011111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R22C50:PLC2
arc: S3_V06S0303 N1_V01S0100

.tile R22C51:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R22C52:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103

.tile R22C55:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R22C58:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R22C5:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 E1_H02W0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 V02S0301
arc: A1 H00R0000
arc: A2 V02N0501
arc: A3 V02S0701
arc: A4 V00T0100
arc: A5 V00T0100
arc: B2 S1_V02N0301
arc: B3 V01N0001
arc: B5 E1_H02W0101
arc: C0 N1_V01N0001
arc: C1 E1_H02W0601
arc: C2 H00L0100
arc: C3 H02W0401
arc: C4 V00T0000
arc: C5 H02W0601
arc: CE0 V02S0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 V02N0001
arc: D3 H02W0201
arc: D4 V02S0601
arc: D5 W1_H02E0201
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q3
arc: H01W0100 F0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F3
arc: N1_V02N0201 Q2
arc: S3_V06S0003 Q3
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111101000001010
word: SLICEB.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0100000000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 1111111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R22C61:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203

.tile R22C6:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 V01N0101
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0301
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0000
arc: A3 H02W0701
arc: A5 N1_V02S0101
arc: B0 H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B5 V02N0501
arc: C0 V02N0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 H00L0100
arc: D5 H00R0100
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F2
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M2 E1_H02W0601
arc: M4 V00T0100
arc: M6 N1_V01N0101
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: W1_H02W0401 Q6
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1110111000100010
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1110101010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R22C7:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A3 F7
arc: A4 N1_V01N0101
arc: A5 N1_V01N0101
arc: A6 H02W0701
arc: A7 E1_H01W0000
arc: B1 N1_V02S0301
arc: B3 H01W0100
arc: B5 N1_V02S0501
arc: B6 E1_H02W0301
arc: B7 H02W0101
arc: C1 V02S0401
arc: C3 E1_H02W0601
arc: C4 N1_V02S0001
arc: C5 S1_V02N0201
arc: C6 H02W0601
arc: C7 E1_H02W0401
arc: CE0 H00L0100
arc: CE1 W1_H02E0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 E1_H02W0201
arc: D7 E1_H01W0100
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q6
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M4 E1_H02W0401
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q7
arc: N1_V02N0201 Q2
arc: S1_V02S0501 Q5
arc: S1_V02S0601 F4
arc: S3_V06S0303 Q5
arc: V01S0000 Q1
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 1111100011110000
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R22C8:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 V02S0601
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06S0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 N1_V02S0101
arc: B3 Q3
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q7
arc: W1_H02W0101 Q3
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C9:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0000
arc: A2 E1_H01E0001
arc: A5 Q5
arc: A7 Q7
arc: B1 Q1
arc: B3 Q3
arc: B4 H02E0101
arc: B6 H02W0301
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q1
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0001 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q7
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C10:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 S3_V06N0303
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0203 E1_H02W0401
arc: A1 H02E0501
arc: A2 V02S0701
arc: A6 V02N0301
arc: A7 N1_V01N0101
arc: B0 W1_H02E0301
arc: B1 V00T0000
arc: B2 V02S0101
arc: B5 V02N0701
arc: B6 N1_V02S0501
arc: B7 V00B0100
arc: C1 N1_V01N0001
arc: C2 N1_V01S0100
arc: C5 F6
arc: C6 V01N0101
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 V02S0201
arc: D2 W1_H02E0201
arc: D4 H00L0100
arc: D5 H01W0000
arc: D6 E1_H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0601 F6
arc: E1_H02E0701 Q7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 Q3
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 V01S0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0201 F2
arc: N3_V06N0003 F0
arc: S3_V06S0303 F6
arc: V01S0000 Q7
arc: V01S0100 F0
arc: W1_H02W0301 Q3
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0100000001000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111110000001100
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0011001100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R23C11:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 N3_V06S0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A3 V00T0000
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B5 H02W0101
arc: C1 H00L0000
arc: C2 V02N0401
arc: C3 W1_H02E0601
arc: C5 H02E0601
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 W1_H02E0201
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H01W0000
arc: D5 V02N0601
arc: E1_H01E0001 Q6
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q5
arc: H01W0100 F4
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 H02W0601
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F0
arc: S3_V06S0003 Q3
arc: V01S0000 F2
arc: W1_H02W0701 Q5
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1111100011110000
word: SLICEA.K0.INIT 1000100000000000
word: SLICEA.K1.INIT 1111111110000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C12:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 N1_V02S0601
arc: S1_V02S0101 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0100
arc: A3 W1_H02E0501
arc: A7 W1_H02E0501
arc: B0 V02N0301
arc: B3 W1_H02E0301
arc: B4 V02N0501
arc: B5 V01S0000
arc: B7 V01S0000
arc: C0 H02E0401
arc: C1 V02N0401
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 H02W0601
arc: C7 V00T0000
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00B0100
arc: D3 H02E0001
arc: D5 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q4
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F7
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
arc: N1_V02N0601 Q6
arc: N1_V02N0701 F7
arc: S1_V02S0401 Q4
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0100 Q6
arc: W1_H02W0101 Q1
arc: W1_H02W0201 F0
arc: W1_H02W0401 F4
arc: W1_H02W0701 F5
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0100000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 0011000000110000
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R23C13:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 V01N0101
arc: A1 V02N0701
arc: A4 H02E0501
arc: B1 W1_H02E0301
arc: B3 N1_V02S0301
arc: B4 V02S0501
arc: B6 H02W0301
arc: B7 H02W0301
arc: C1 N1_V01S0100
arc: C3 N1_V02S0601
arc: C4 H02E0401
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CE1 W1_H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02W0201
arc: D3 W1_H02E0201
arc: D4 H02E0001
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q7
arc: E1_H02E0101 F3
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 Q5
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q0
arc: S1_V02S0601 F4
arc: S1_V02S0701 Q5
arc: S3_V06S0003 F0
arc: V00B0000 F6
arc: V01S0000 Q7
arc: V01S0100 F3
arc: W1_H02W0101 F3
arc: W1_H02W0301 F1
arc: W3_H06W0003 F3
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0000000010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R23C14:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0101
arc: H00R0000 V02S0601
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02E0601
arc: V00B0100 N1_V02S0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V06S0203
arc: E1_H02E0201 W3_H06E0103
arc: W3_H06W0103 S3_V06N0103
arc: A0 W1_H02E0501
arc: A2 H00L0100
arc: A3 V02N0701
arc: A4 H02W0501
arc: A6 H00R0000
arc: A7 S1_V02N0301
arc: B0 H01W0100
arc: B2 V02S0301
arc: B3 E1_H01W0100
arc: B4 V02S0701
arc: B7 V02N0501
arc: C0 N1_V01N0001
arc: C2 H02W0401
arc: C4 H02W0601
arc: C7 E1_H01E0101
arc: CE2 H00L0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 V02S0201
arc: D3 F2
arc: D4 V00B0000
arc: D6 N1_V02S0601
arc: D7 H02W0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H01E0001
arc: M2 E1_H02W0601
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F6
arc: N1_V02N0001 F0
arc: N1_V02N0601 F4
arc: S1_V02S0001 Q2
arc: V00T0000 Q2
arc: V01S0000 F6
arc: W1_H02W0201 Q2
arc: W1_H02W0401 F6
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1000100000000000
word: SLICED.K1.INIT 1000111100000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R23C15:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 V02N0001
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E3_H06W0303
arc: E3_H06E0203 W3_H06E0203
arc: A1 H01E0001
arc: A2 N1_V02S0701
arc: A6 H00L0000
arc: B1 E1_H02W0301
arc: B6 H02E0101
arc: C0 H02E0601
arc: C1 V02N0601
arc: C2 H00R0100
arc: C6 H02E0401
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D2 H00R0000
arc: D3 E1_H02W0001
arc: D6 V00B0000
arc: E1_H01E0001 F0
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: M0 V00T0100
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V00T0000 F2
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1011100010111000
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1111010100000101
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C16:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 S1_V02N0101
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0601 H01E0001
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 F5
arc: A6 S1_V02N0301
arc: B0 H02E0301
arc: B5 H02W0101
arc: B6 E1_H02W0101
arc: B7 H02W0101
arc: C0 H00L0100
arc: C1 V02S0401
arc: C2 H02W0401
arc: C4 V00T0000
arc: C5 V01N0101
arc: C6 V00B0100
arc: C7 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 V00T0100
arc: D4 H02E0001
arc: D5 E1_H01W0100
arc: D6 H01W0000
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 W1_H02E0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q1
arc: N3_V06N0003 Q0
arc: S3_V06S0203 Q4
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000111110101010
word: SLICEC.K1.INIT 0000001111001111
word: SLICED.K1.INIT 0000001111001111
word: SLICEA.K0.INIT 1110010011100100
word: SLICEA.K1.INIT 1111101001010000
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C17:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02E0201
arc: H00L0100 V02S0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 V06N0003
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 V02S0101
arc: A6 V02N0301
arc: A7 H02E0501
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 E1_H02W0101
arc: B5 V00B0100
arc: B7 S1_V02N0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H00L0000
arc: C4 H02W0601
arc: C5 V02S0201
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CLK1 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 E1_H02W0201
arc: D5 V02S0601
arc: D6 E1_H02W0001
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F1
arc: LSR1 V00T0100
arc: W1_H02W0201 F2
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000111101010101
word: SLICED.K1.INIT 0111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R23C18:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: H01W0100 W3_H06E0303
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A1 V02S0501
arc: A2 E1_H02W0501
arc: A5 V02S0101
arc: B0 V02N0301
arc: B3 H00L0000
arc: B5 H02W0301
arc: C0 H02E0401
arc: C2 V02N0401
arc: C3 E1_H01W0000
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 N1_V01S0000
arc: D3 V02N0201
arc: D5 H02E0001
arc: D6 F2
arc: D7 F2
arc: E1_H01E0001 F5
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N3_V06N0003 Q0
arc: S3_V06S0003 Q0
arc: V00T0100 F1
arc: V01S0000 F5
arc: W1_H02W0701 F5
word: SLICEB.K1.INIT 1100110011110000
word: SLICEA.K1.INIT 1111111110101010
word: SLICEA.K0.INIT 1010110011001100
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1010101011101110
word: SLICEB.K0.INIT 0000010110101111
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R23C19:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 S1_V02N0201
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06N0203
arc: E1_H02E0601 W3_H06E0303
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 V02S0301
arc: A6 N1_V02S0101
arc: A7 S1_V02N0101
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 H01E0101
arc: B6 H02E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02S0001
arc: C5 V02S0201
arc: C6 N1_V02S0001
arc: C7 V02N0201
arc: CLK1 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 V02N0401
arc: D7 F2
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F3
arc: N1_V02N0701 F7
arc: S3_V06S0303 F6
word: SLICED.K1.INIT 0000101001011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000010000001100
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R23C20:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 V06S0203
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A1 V02S0501
arc: A2 F7
arc: A3 F7
arc: A4 H02E0701
arc: A5 N1_V02S0301
arc: A6 S1_V02N0301
arc: A7 V02N0301
arc: B1 H02E0101
arc: B4 V02S0701
arc: B5 H00R0000
arc: B6 V02N0701
arc: B7 H01E0101
arc: C1 W1_H02E0601
arc: C4 V02S0001
arc: C5 N1_V02S0001
arc: C6 V01N0101
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D5 H00L0100
arc: D6 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0301 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M7 H02W0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F1
arc: S1_V02S0501 F5
arc: V01S0000 F1
arc: W1_H02W0601 Q4
word: SLICEB.K1.INIT 0101010101010101
word: SLICEB.K0.INIT 0101010101010101
word: SLICED.K1.INIT 0011010100110101
word: SLICEA.K1.INIT 1101110011011100
word: SLICEA.K0.INIT 1111111111111111
word: SLICEC.K0.INIT 1101100011011000
word: SLICED.K0.INIT 0000000100001101
word: SLICEC.K1.INIT 0001010100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R23C21:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02S0701
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
arc: A7 V02N0101
arc: B1 W1_H02E0101
arc: B6 W1_H02E0301
arc: B7 V00T0000
arc: C1 H02E0601
arc: C6 V02S0001
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D6 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR0 H02E0501
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 H02W0601
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F1
arc: N1_V02N0101 F1
arc: S1_V02S0501 F7
arc: V01S0100 Q5
word: SLICED.K0.INIT 0000110000111111
word: SLICED.K1.INIT 0000000000101010
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1100110011111100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R23C22:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 S1_V02N0101
arc: H00R0100 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0501
arc: V00T0000 V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V00T0000
arc: A5 H02E0701
arc: A6 V00T0100
arc: A7 V02S0101
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 N1_V02S0701
arc: B5 H02E0101
arc: B6 V02N0501
arc: B7 H02W0301
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 E1_H02W0601
arc: C5 V00B0100
arc: C6 H02E0601
arc: C7 E1_H01E0101
arc: CLK1 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 N1_V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR1 H02E0301
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: V01S0100 F7
word: SLICED.K1.INIT 1011100010111000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000100001101
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R23C23:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 S1_V02N0101
arc: H00R0000 S1_V02N0401
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V01S0000
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N3_V06S0203
arc: E1_H02E0401 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A2 F5
arc: A5 N1_V02S0301
arc: B1 E1_H02W0301
arc: B6 H02W0101
arc: C0 N1_V01N0001
arc: C1 E1_H01W0000
arc: C2 H02E0601
arc: C3 N1_V01S0100
arc: C5 N1_V02S0001
arc: C6 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D2 W1_H02E0201
arc: D5 H00L0100
arc: D6 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N3_V06N0103 F2
word: SLICEA.K1.INIT 0000001111001111
word: SLICEC.K1.INIT 0101010100001111
word: SLICEA.K0.INIT 1111101001010000
word: SLICED.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 0000111110101010
word: SLICEB.K1.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R23C24:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06N0303
arc: S1_V02S0301 W3_H06E0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0701
arc: A5 V00T0000
arc: A6 N1_V02S0101
arc: A7 H02E0501
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 V02S0701
arc: B6 S1_V02N0501
arc: B7 W1_H02E0301
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 N1_V02S0001
arc: C6 N1_V02S0201
arc: C7 V02N0001
arc: CLK1 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V02S0401
arc: D5 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H02E0001 F2
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 H02W0501
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V02N0301 F3
word: SLICED.K0.INIT 1110001011100010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000100111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R23C25:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V06N0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 W1_H02E0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V06N0203
arc: H01W0000 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 V02S0101
arc: A6 S1_V02N0301
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 V02S0501
arc: B5 H02E0301
arc: B7 V01S0000
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V01N0101
arc: C5 V02S0001
arc: C6 H01E0001
arc: C7 V00B0100
arc: CLK1 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V00B0000
arc: D5 V02S0401
arc: D6 F0
arc: D7 H02E0001
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0301
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: N1_V02N0101 F3
arc: V01S0000 F2
word: SLICED.K0.INIT 0000010110101111
word: SLICED.K1.INIT 0011000000111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R23C26:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V06S0203
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: N1_V02N0201 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0203 W3_H06E0203
arc: A2 V02S0501
arc: A4 H02W0701
arc: A6 H00L0000
arc: B0 W1_H02E0101
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: C2 V02S0601
arc: C3 V02N0401
arc: C4 W1_H02E0601
arc: C6 S1_V02N0001
arc: CE1 H00R0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 V02N0001
arc: D4 H02W0201
arc: D5 S1_V02N0401
arc: D6 V00B0000
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 F0
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: V01S0000 F4
arc: V01S0100 Q6
word: SLICEA.K1.INIT 0000111100001111
word: SLICEA.K0.INIT 0011111100110000
word: SLICEC.K0.INIT 1010000011110101
word: SLICEC.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111000011110000
word: SLICED.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C27:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 V02S0301
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 H02W0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06N0203
arc: N1_V02N0201 W3_H06E0103
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 H01E0001
arc: A1 E1_H02W0501
arc: A6 N1_V01S0100
arc: B0 N1_V02S0101
arc: B1 S1_V02N0101
arc: B2 N1_V02S0301
arc: B4 H02E0301
arc: B5 W1_H02E0101
arc: B6 V02S0701
arc: B7 N1_V02S0501
arc: C1 H02W0401
arc: C2 N1_V01N0001
arc: C4 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 N1_V02S0001
arc: D2 H02E0001
arc: D4 V00B0000
arc: D6 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00T0100
arc: M6 W1_H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V02N0301 F1
arc: N3_V06N0303 F6
arc: V00B0000 F6
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1100110001010101
word: SLICED.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1100110011001100
word: SLICEA.K0.INIT 1010101011001100
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C28:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 H02E0701
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 H02W0301
arc: B5 V02S0501
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 V00T0000
arc: CLK1 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V02S0401
arc: D5 W1_H02E0201
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 H02E0301
arc: N1_V01N0001 F0
arc: N1_V01N0101 F2
arc: N1_V02N0101 F1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R23C29:PLC2
arc: H00L0100 H02E0101
arc: H00R0100 V02N0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 E1_H02W0501
arc: A5 V00B0000
arc: A6 S1_V02N0301
arc: B0 V02S0101
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 E1_H02W0301
arc: B5 V02S0701
arc: B7 F3
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0401
arc: C5 V00T0100
arc: C6 V02N0201
arc: C7 V01N0101
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 N1_V02S0001
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 F2
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: N1_V01N0101 F0
arc: N1_V02N0301 F1
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 0000111100110011
word: SLICED.K0.INIT 0000101001011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C2:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 E3_H06W0303
arc: H00L0100 S1_V02N0101
arc: V00B0000 V02N0201
arc: A2 V00T0000
arc: A5 Q5
arc: B0 H02E0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: LSR0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0701 Q5
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q4
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: V01S0100 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C30:PLC2
arc: N1_V02N0001 H01E0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R23C31:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R23C32:PLC2
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003

.tile R23C33:PLC2
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E1_H02W0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R23C34:PLC2
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R23C35:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0501 S1_V02N0501
arc: E1_H02E0401 W3_H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103

.tile R23C36:PLC2
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0501

.tile R23C37:PLC2
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R23C38:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E1_H02W0001

.tile R23C39:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E3_H06W0203

.tile R23C3:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0201 H06W0103
arc: S3_V06S0103 H06W0103
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: A3 V02N0501
arc: B3 H02W0301
arc: C3 V02N0401
arc: C4 Q4
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D3 N1_V02S0001
arc: E1_H01E0101 F2
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: V00B0000 Q4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000001000000
word: SLICEC.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C40:PLC2
arc: S1_V02S0001 H06E0003
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101

.tile R23C41:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0103 E1_H02W0201
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R23C42:PLC2
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101

.tile R23C43:PLC2
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 S1_V02N0201
arc: E1_H01E0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0003 E3_H06W0303

.tile R23C44:PLC2
arc: E3_H06E0203 H01E0001
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0203

.tile R23C45:PLC2
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0203 E3_H06W0203

.tile R23C46:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103

.tile R23C47:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 N1_V02S0601
arc: W1_H02W0701 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile R23C48:PLC2
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0003

.tile R23C49:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R23C4:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 E1_H02W0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: A1 H00L0000
arc: B1 E1_H02W0101
arc: C1 E1_H02W0401
arc: D1 H01E0101
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111101100
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C50:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 N3_V06S0303

.tile R23C51:PLC2
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E1_H02W0401

.tile R23C52:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 H06E0003

.tile R23C53:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: W1_H02W0401 S1_V02N0401
arc: S1_V02S0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R23C55:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: E1_H02E0201 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R23C56:PLC2
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: V01S0100 N3_V06S0303

.tile R23C57:PLC2
arc: S1_V02S0601 N1_V02S0301

.tile R23C58:PLC2
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N3_V06S0003

.tile R23C59:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R23C5:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 V01N0001
arc: H00L0000 V02N0001
arc: H00L0100 H02E0301
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 E1_H01W0000
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: A0 H02E0701
arc: A4 N1_V01N0101
arc: A6 E1_H02W0501
arc: B0 E1_H01W0100
arc: B4 E1_H02W0101
arc: B6 V02S0701
arc: C0 F4
arc: C4 V00T0100
arc: C6 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D4 V02S0601
arc: D6 V02N0601
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 H02W0201
arc: M5 H00L0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0701 Q5
arc: V00B0000 F6
word: SLICED.K0.INIT 0100000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111011111100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C61:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203

.tile R23C62:PLC2
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 H06E0203

.tile R23C6:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: A1 S1_V02N0701
arc: A2 E1_H02W0501
arc: A6 N1_V02S0101
arc: B1 H02W0101
arc: B6 E1_H02W0101
arc: C1 V02S0601
arc: C2 W1_H02E0601
arc: C6 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D2 E1_H02W0201
arc: D6 H02W0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q6
arc: E1_H02E0601 Q4
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 Q2
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0601 Q4
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q6
arc: V01S0100 Q6
arc: W1_H02W0001 F0
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000100000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R23C7:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 H02E0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0501
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 S3_V06N0303
arc: A1 V02N0501
arc: A3 V00B0000
arc: A4 V02N0301
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B1 N1_V02S0301
arc: B3 V02N0101
arc: B4 V02N0501
arc: B6 N1_V01S0000
arc: B7 N1_V01S0000
arc: C1 N1_V01S0100
arc: C2 H00L0100
arc: C4 W1_H02E0601
arc: C7 E1_H02W0601
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D3 E1_H02W0001
arc: D4 H02E0001
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: H00L0100 Q3
arc: H01W0000 F0
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 H02E0401
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q3
arc: N3_V06N0003 F0
arc: N3_V06N0203 Q4
arc: S3_V06S0003 F0
arc: V00B0000 Q4
arc: W1_H02W0201 F0
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 0010000000000000
word: SLICED.K0.INIT 1000100000000000
word: SLICED.K1.INIT 1111100011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R23C8:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02E0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 W1_H02E0701
arc: A3 H00L0100
arc: A4 H02W0501
arc: A7 V02N0301
arc: B0 W1_H02E0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: C0 V02S0401
arc: C2 H00L0100
arc: C3 H02W0601
arc: C6 V02S0001
arc: C7 V01N0101
arc: CE1 H02E0101
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V00B0000
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V02N0201 F0
arc: N1_V02N0401 Q6
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: V00B0100 F7
arc: V01S0000 Q4
arc: V01S0100 F2
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1111100011110000
word: SLICEC.K0.INIT 0000000010101010
word: SLICED.K0.INIT 0000111100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R23C9:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 S3_V06N0003
arc: A0 H02W0701
arc: A2 V02S0501
arc: A4 E1_H02W0701
arc: A5 N1_V01S0100
arc: A6 V02N0301
arc: B0 E1_H02W0301
arc: B2 H00R0000
arc: B3 H02W0301
arc: B5 V00B0100
arc: B6 H02W0101
arc: C0 E1_H01W0000
arc: C2 E1_H02W0401
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 V02S0001
arc: C6 E1_H02W0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 N1_V01S0000
arc: D3 H02E0001
arc: D4 V02N0601
arc: D5 V02S0601
arc: D6 H00L0100
arc: E1_H01E0001 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F6
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 W1_H02E0601
arc: M6 N1_V01N0101
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0201 F0
arc: N1_V02N0701 Q7
arc: V00T0100 F3
arc: V01S0100 Q2
arc: W1_H02W0201 F2
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K0.INIT 1110110010100000
word: SLICED.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C10:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S3_V06N0203
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: A1 S1_V02N0701
arc: A2 N1_V02S0501
arc: A3 S1_V02N0501
arc: A5 W1_H02E0701
arc: A6 H02E0501
arc: A7 H02E0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 N1_V02S0301
arc: B3 H00R0100
arc: B5 H00R0000
arc: B6 V02N0501
arc: B7 F3
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 N1_V02S0601
arc: C3 H02E0401
arc: C5 N1_V02S0001
arc: C6 V02S0001
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 V02S0201
arc: D3 H02E0201
arc: D5 H02E0001
arc: D6 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M4 H02W0401
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: S3_V06S0203 Q7
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0000100000001000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000010
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1110101010101010
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R24C11:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 H02W0301
arc: H00R0100 V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V01S0100
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: A2 V02N0701
arc: A3 E1_H01E0001
arc: A4 H02W0501
arc: A6 E1_H01W0000
arc: A7 S1_V02N0301
arc: B0 N1_V02S0101
arc: B2 E1_H02W0301
arc: B4 N1_V02S0501
arc: B6 F3
arc: B7 N1_V02S0501
arc: C0 N1_V02S0601
arc: C2 H00L0100
arc: C3 H02W0601
arc: C4 E1_H01E0101
arc: C6 N1_V02S0201
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 H02W0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: D6 V02N0401
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q7
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR1 V00T0000
arc: M2 V00T0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F7
arc: N3_V06N0303 F6
arc: V01S0000 F4
word: SLICEC.K0.INIT 1100110011001000
word: SLICED.K1.INIT 1100110011001000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 1010000000000000
word: SLICED.K0.INIT 1011000000110000
word: SLICEA.K0.INIT 0000001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C12:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E1_H01W0100
arc: H01W0000 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: A0 H02E0501
arc: A1 V01N0101
arc: A2 V02N0701
arc: A3 H02E0701
arc: A4 H02W0501
arc: A5 W1_H02E0501
arc: A6 E1_H02W0701
arc: B0 V02S0301
arc: B1 S1_V02N0301
arc: B3 V02N0301
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 V01S0000
arc: B7 N1_V02S0701
arc: C0 H02W0601
arc: C1 H00R0100
arc: C2 S1_V02N0601
arc: C3 H00L0000
arc: C4 V02S0201
arc: C5 V02N0001
arc: C6 V00T0100
arc: C7 F4
arc: CE0 H02E0101
arc: CE1 H02W0101
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V01S0100
arc: D3 H02W0201
arc: D4 V02S0601
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M1 H00R0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N1_V02N0201 F2
arc: N1_V02N0301 F1
arc: N1_V02N0701 F7
arc: N3_V06N0003 F0
arc: N3_V06N0303 F5
arc: S3_V06S0103 F2
arc: W1_H02W0401 Q4
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000000011000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1000000011001100
word: SLICEB.K0.INIT 0101000001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1

.tile R24C13:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 E1_H02W0201
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: A1 V02S0501
arc: A2 S1_V02N0501
arc: A3 V02S0701
arc: A4 W1_H02E0501
arc: A5 V00T0000
arc: A6 F5
arc: A7 N1_V02S0301
arc: B2 H00L0000
arc: B3 V01N0001
arc: B4 H01E0101
arc: B5 H02W0101
arc: B6 E1_H02W0301
arc: B7 H02W0301
arc: C1 H02E0401
arc: C2 H02W0601
arc: C3 E1_H01W0000
arc: C4 E1_H01E0101
arc: C5 E1_H02W0401
arc: C6 W1_H02E0401
arc: C7 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 S1_V02N0201
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 V02N0601
arc: D5 H00L0100
arc: D6 H00R0100
arc: D7 H02W0001
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F0
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111010110100000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0100000011000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0010000010100000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C14:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 H02E0201
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0501
arc: A2 V00B0000
arc: A3 H00L0100
arc: A5 F7
arc: A6 F5
arc: A7 N1_V02S0301
arc: B1 V02S0101
arc: B2 S1_V02N0101
arc: B3 H00R0000
arc: B4 F3
arc: B5 S1_V02N0701
arc: B6 V00B0100
arc: B7 W1_H02E0101
arc: C1 V02N0401
arc: C2 H02E0601
arc: C3 H02E0401
arc: C4 E1_H02W0401
arc: C6 V02S0201
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: D2 S1_V02N0201
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 F2
arc: D6 E1_H02W0201
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0401 F4
arc: N3_V06N0303 F6
arc: S1_V02S0701 Q5
arc: V01S0000 F0
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1000100000000000
word: SLICED.K0.INIT 1101000001010000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C15:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02N0201
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0701
arc: A1 H02W0501
arc: A2 V02N0701
arc: A3 H02W0501
arc: A4 E1_H01W0000
arc: A5 H02W0501
arc: A6 H00R0000
arc: A7 V02N0301
arc: B0 S1_V02N0301
arc: B1 E1_H02W0301
arc: B2 V02S0101
arc: B3 E1_H01W0100
arc: B4 H00L0000
arc: B5 V00B0100
arc: B6 N1_V02S0701
arc: B7 W1_H02E0101
arc: C1 F4
arc: C2 S1_V02N0401
arc: C3 E1_H02W0401
arc: C4 V02S0001
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D3 S1_V02N0201
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N3_V06N0003 Q0
arc: N3_V06N0303 F5
arc: S1_V02S0401 F6
arc: V00B0100 F7
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1101110110001000
word: SLICEB.K0.INIT 1110010011100100
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0100000011000000
word: SLICEB.K1.INIT 0100110000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0100000011000000
word: SLICED.K0.INIT 1110101010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R24C16:PLC2
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02N0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: W1_H02W0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 S1_V02N0301
arc: A5 N1_V02S0301
arc: A6 E1_H01W0000
arc: A7 E1_H01W0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V02N0701
arc: B7 V02N0501
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 N1_V02S0001
arc: C5 V00T0100
arc: C6 H02E0401
arc: C7 H02E0401
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 E1_H02W0201
arc: D6 V02S0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 W1_H02E0301
arc: N1_V01N0101 F1
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R24C17:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A0 H00L0100
arc: A1 S1_V02N0701
arc: A2 V02S0701
arc: A4 V02N0101
arc: A6 E1_H02W0501
arc: B0 H02E0301
arc: B1 H01W0100
arc: B2 V02S0301
arc: B4 W1_H02E0101
arc: C0 N1_V01N0001
arc: C1 F4
arc: C3 N1_V01S0100
arc: C4 E1_H01E0101
arc: C6 E1_H02W0401
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 V02S0201
arc: D4 V02S0601
arc: D6 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0100
arc: M2 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F2
arc: V01S0000 Q6
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0111000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1010101000110011
word: SLICEB.K1.INIT 1111000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C18:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 V06S0003
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0101
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02E0701
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0501
arc: A5 N1_V02S0301
arc: A6 V00T0100
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V02S0701
arc: B5 N1_V01S0000
arc: B6 H02W0101
arc: B7 F1
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V02N0001
arc: C5 V00B0100
arc: C6 E1_H02W0601
arc: C7 N1_V02S0001
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 N1_V02S0601
arc: D5 V02S0601
arc: D6 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 W1_H02E0501
arc: M3 E1_H02W0201
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V02N0001 F0
arc: N1_V02N0501 F7
arc: S3_V06S0003 Q3
arc: V01S0100 Q3
arc: W1_H02W0401 F6
word: SLICED.K1.INIT 0011001100001111
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R24C19:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 H02E0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02W0401
arc: V00T0000 V02S0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 N1_V02S0701
arc: A3 F5
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 H02E0701
arc: B3 E1_H02W0101
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V02N0501
arc: B7 S1_V02N0501
arc: C1 V02S0601
arc: C2 V02N0601
arc: C3 W1_H02E0601
arc: C4 H02E0601
arc: C5 H02E0401
arc: C6 V02N0001
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 S1_V02N0201
arc: D3 V02S0001
arc: D4 E1_H01W0100
arc: D5 S1_V02N0401
arc: D6 H01W0000
arc: D7 N1_V02S0601
arc: E1_H02E0001 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: N3_V06N0003 F3
arc: S3_V06S0203 F7
arc: V01S0000 Q1
arc: W1_H02W0401 F6
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 1111000010101010
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0111000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0010101000000000
word: SLICEA.K1.INIT 1010000010100000
word: SLICEA.K0.INIT 1010101000000000
word: SLICED.K1.INIT 0000010100001101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C20:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H06E0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0701
arc: A1 H02W0701
arc: A4 S1_V02N0301
arc: A5 E1_H02W0701
arc: A6 F5
arc: A7 H02W0501
arc: B0 S1_V02N0101
arc: B1 W1_H02E0101
arc: B2 V02S0101
arc: B4 S1_V02N0501
arc: B5 E1_H02W0301
arc: B6 V02N0701
arc: C0 E1_H02W0601
arc: C1 S1_V02N0601
arc: C2 V02S0401
arc: C3 V02N0401
arc: C4 V02N0201
arc: C5 H01E0001
arc: C6 H02E0601
arc: C7 E1_H02W0401
arc: CE1 H00L0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 H00R0000
arc: D4 H00R0100
arc: D5 W1_H02E0001
arc: D6 H02E0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F4
arc: E1_H02E0101 Q1
arc: E1_H02E0601 F4
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M1 H02E0001
arc: M2 N1_V01N0001
arc: M3 H00L0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q1
arc: N1_V02N0201 F0
arc: N3_V06N0103 F1
arc: N3_V06N0303 F6
arc: S1_V02S0401 Q6
arc: S3_V06S0103 Q1
arc: S3_V06S0203 F4
arc: V01S0000 Q3
arc: W1_H02W0101 Q1
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0100000011000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0010101000000000
word: SLICEB.K0.INIT 1100000011001111
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 0000010001010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R24C21:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 H01E0101
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N3_V06S0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: W3_H06W0003 V01N0001
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A2 H00L0100
arc: A3 W1_H02E0701
arc: A4 V02N0101
arc: A5 E1_H02W0501
arc: A6 N1_V02S0101
arc: A7 E1_H01W0000
arc: B0 H02W0101
arc: B2 W1_H02E0301
arc: B3 V02S0301
arc: B4 V01S0000
arc: B5 E1_H02W0101
arc: B6 E1_H02W0301
arc: B7 S1_V02N0501
arc: C0 S1_V02N0601
arc: C1 E1_H02W0601
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 E1_H02W0401
arc: C5 W1_H02E0601
arc: C6 H01E0001
arc: C7 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0201
arc: D4 S1_V02N0401
arc: D5 V02S0401
arc: D6 V02S0601
arc: D7 N1_V02S0601
arc: E1_H01E0101 F7
arc: E1_H02E0501 Q7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: LSR0 H02E0501
arc: M0 V00T0000
arc: M2 V00T0100
arc: M4 V00B0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N3_V06N0003 F3
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q4
arc: S3_V06S0203 F7
arc: W1_H02W0601 F6
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0111000000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0000100010001000
word: SLICED.K0.INIT 0000010000000111
word: SLICED.K1.INIT 0000010001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C22:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: E1_H02E0301 W3_H06E0003
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0501
arc: A3 V02S0501
arc: A4 V00T0100
arc: A5 H02E0501
arc: A6 S1_V02N0101
arc: A7 N1_V02S0301
arc: B1 V02S0301
arc: B3 V02S0301
arc: B4 E1_H02W0101
arc: B5 S1_V02N0701
arc: B6 W1_H02E0101
arc: B7 V02N0501
arc: C0 S1_V02N0601
arc: C4 H02E0601
arc: C5 H02E0401
arc: C6 V02S0001
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 E1_H01W0100
arc: D6 S1_V02N0401
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F4
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: N1_V02N0201 F0
arc: N1_V02N0301 Q3
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 1100110011001100
word: SLICEA.K0.INIT 1010000010101111
word: SLICEB.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0000010000000111
word: SLICED.K0.INIT 0001000100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R24C23:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: H00R0000 V02N0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 H02E0701
arc: B0 V00B0000
arc: B4 H02W0301
arc: C1 N1_V01S0100
arc: C2 S1_V02N0601
arc: C3 H02E0601
arc: C4 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 N1_V01S0000
arc: D2 S1_V02N0001
arc: D4 S1_V02N0601
arc: D5 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q1
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 F2
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
word: SLICEB.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1010000010101111
word: SLICEC.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000111111001100
word: SLICEA.K0.INIT 1110111001000100
word: SLICEA.K1.INIT 1111101001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C24:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 E1_H02W0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H06E0203
arc: V00B0100 S1_V02N0101
arc: V00T0100 W1_H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A2 S1_V02N0501
arc: A3 H02E0701
arc: A4 V02N0101
arc: A7 H00R0000
arc: B1 H02E0101
arc: B3 H00L0000
arc: B4 W1_H02E0301
arc: B7 W1_H02E0301
arc: C0 S1_V02N0601
arc: C2 S1_V02N0401
arc: C3 W1_H02E0401
arc: C4 E1_H02W0601
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V02N0001
arc: D3 W1_H02E0201
arc: D4 E1_H02W0201
arc: D7 W1_H02E0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 F7
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N3_V06N0003 F0
arc: W1_H02W0601 F4
word: SLICEA.K1.INIT 0011001100110011
word: SLICEA.K0.INIT 0000101011111010
word: SLICEB.K0.INIT 1010101011110000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000100001011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R24C25:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 H01E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0701 E3_H06W0203
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A1 E1_H01E0001
arc: A2 V02S0501
arc: A3 V00T0000
arc: A4 V02S0301
arc: A5 H02E0501
arc: A6 S1_V02N0301
arc: B1 V02S0101
arc: B2 H02E0101
arc: B3 E1_H02W0301
arc: B4 N1_V02S0701
arc: B5 V00B0100
arc: B7 V02S0701
arc: C1 H00R0100
arc: C2 V02N0401
arc: C3 H00L0000
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 F2
arc: D4 H02W0001
arc: D5 E1_H01W0100
arc: D6 H00L0100
arc: E1_H02E0401 F6
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F1
arc: LSR1 H02W0501
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0101 F3
arc: N3_V06N0303 F6
arc: S3_V06S0203 Q4
arc: W1_H02W0501 F5
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0100110000000000
word: SLICED.K0.INIT 1111000001010101
word: SLICED.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1010101011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C26:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E3_H06W0203
arc: S1_V02S0401 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02S0501
arc: A2 V02S0701
arc: A4 V02N0101
arc: A6 H02W0701
arc: A7 N1_V02S0101
arc: B1 H02E0301
arc: B3 V02S0301
arc: B4 V02N0701
arc: B6 E1_H02W0301
arc: B7 E1_H02W0101
arc: C0 H02E0401
arc: C2 H02W0401
arc: C4 V02S0001
arc: C6 V02S0201
arc: C7 H02W0601
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 N1_V01S0000
arc: D4 H00L0100
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: M3 H00L0000
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q4
arc: N3_V06N0203 F4
arc: V01S0000 Q3
arc: W1_H02W0401 F6
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C27:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0201
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0501
arc: A5 H02E0701
arc: A6 H02E0701
arc: A7 H02E0701
arc: B2 H00L0000
arc: B5 V02N0701
arc: B6 V01S0000
arc: B7 V01S0000
arc: C0 V02N0401
arc: C2 V02S0401
arc: C3 S1_V02N0401
arc: C5 H02E0401
arc: C6 E1_H02W0401
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 V02S0001
arc: D5 V00B0000
arc: D6 V02N0601
arc: D7 H00R0100
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F5
arc: LSR1 H02E0501
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
word: SLICEA.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R24C28:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: E1_H02E0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 V01N0001
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H01E0001
arc: A1 S1_V02N0701
arc: A2 V00B0000
arc: A4 V02N0301
arc: A5 E1_H02W0501
arc: A6 V02N0101
arc: A7 V02S0301
arc: B0 W1_H02E0101
arc: B1 E1_H02W0101
arc: B2 H02W0101
arc: B4 H02E0101
arc: B5 H02W0301
arc: B6 V00B0100
arc: B7 H02E0101
arc: C1 E1_H02W0601
arc: C2 V02N0401
arc: C4 W1_H02E0401
arc: C5 V00T0000
arc: C6 V02S0001
arc: C7 V02N0001
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V00T0100
arc: D2 V00B0100
arc: D4 H00R0100
arc: D5 H02W0201
arc: D6 H00L0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M3 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: N3_V06N0103 F1
arc: N3_V06N0303 F6
arc: S3_V06S0003 Q0
arc: V01S0100 F2
word: SLICEC.K1.INIT 0111000000000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1010101011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C29:PLC2
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: V00B0000 V02S0201
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: E1_H02E0401 W3_H06E0203
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 V01N0101
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 H02E0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 E1_H02W0101
arc: B5 N1_V02S0501
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02E0401
arc: C5 H02E0601
arc: CLK1 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 N1_V02S0401
arc: D5 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00T0100
arc: N1_V01N0001 F1
arc: N1_V01N0101 F3
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C2:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00B0100 H02W0701
arc: C2 V02N0601
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: H00L0000 F2
arc: LSR0 H02W0301
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0001 Q2
arc: N3_V06N0103 Q2
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R24C30:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E3_H06W0203
arc: S1_V02S0201 W3_H06E0103
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003

.tile R24C31:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: E1_H02E0301 W3_H06E0003
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R24C32:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 E1_H02W0201
arc: H00L0100 W1_H02E0101
arc: N1_V02N0201 E3_H06W0103
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0100 H02E0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A7 V00T0100
arc: B0 V00B0000
arc: B7 W1_H02E0101
arc: C0 H00L0000
arc: C7 V00B0100
arc: D0 H02W0201
arc: D7 E1_H01W0100
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
word: SLICEA.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C33:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02N0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A7 H02E0701
arc: B7 V00T0000
arc: C7 V02N0201
arc: D7 E1_H02W0001
arc: F7 F7_SLICE
arc: N1_V02N0501 F7
word: SLICED.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C34:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: H00L0000 N1_V02S0201
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E3_H06W0303
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H02W0701
arc: A6 W1_H02E0701
arc: A7 H02W0501
arc: B0 V01N0001
arc: B6 V02N0701
arc: B7 V02N0501
arc: C0 H00L0000
arc: C6 H02E0601
arc: C7 V00B0100
arc: D0 V02N0201
arc: D6 H02W0201
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V01N0101 F7
arc: N1_V02N0601 F6
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C35:PLC2
arc: H00L0100 V02N0301
arc: H00R0100 E1_H02W0701
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 V02N0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 E1_H02W0601
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A1 H00L0100
arc: A4 V00B0000
arc: B1 H00R0100
arc: B4 E1_H02W0101
arc: C1 F4
arc: C4 V00T0100
arc: D1 H02E0001
arc: D4 V02S0601
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: N1_V02N0301 F1
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0100000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C36:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 W1_H02E0201
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 H02W0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 H01E0101
arc: S1_V02S0201 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0101
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 E1_H02W0701
arc: A3 H02E0701
arc: A4 V00T0100
arc: B0 V02N0301
arc: B1 H02W0301
arc: B3 V02N0101
arc: B4 H02E0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0601
arc: C3 H00R0100
arc: C4 V02N0001
arc: D0 V00B0100
arc: D1 H02E0201
arc: D3 V02N0201
arc: D4 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: N1_V02N0301 F1
arc: N3_V06N0203 F4
arc: V00T0100 F3
word: SLICEA.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0010101000000000
word: SLICEA.K1.INIT 0000100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C37:PLC2
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 H06E0203
arc: V00B0000 W1_H02E0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E1_H02W0301
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0701
arc: A1 V02N0701
arc: A3 E1_H01E0001
arc: A5 E1_H02W0501
arc: B0 V00B0000
arc: B1 H01W0100
arc: B3 H02E0301
arc: B5 H00R0000
arc: C0 E1_H02W0401
arc: C1 H02E0401
arc: C3 H00R0100
arc: C5 H02E0401
arc: D0 H02W0201
arc: D1 V02N0201
arc: D3 H02W0001
arc: D5 V01N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: W1_H02W0301 F3
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R24C38:PLC2
arc: E1_H02E0701 V06S0203
arc: H00L0100 H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A1 E1_H02W0701
arc: A3 V02N0701
arc: A5 V02N0101
arc: A6 N1_V02S0101
arc: A7 H02E0501
arc: B0 N1_V02S0101
arc: B1 V02N0301
arc: B3 W1_H02E0101
arc: B5 H02E0301
arc: B6 V00B0100
arc: B7 V00B0000
arc: C0 H02W0601
arc: C1 V02S0601
arc: C3 H00L0100
arc: C5 E1_H02W0601
arc: C6 V02N0001
arc: C7 V02N0201
arc: D0 E1_H02W0201
arc: D1 H02E0001
arc: D3 H02W0001
arc: D5 V02S0601
arc: D6 V02N0401
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F1
arc: W1_H02W0101 F3
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R24C39:PLC2
arc: E1_H02E0201 V06S0103
arc: H01W0100 E3_H06W0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R24C3:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02E0401
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 S3_V06N0203
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 S1_V02N0701
arc: A1 H00L0000
arc: B1 V02N0101
arc: C1 H02E0601
arc: D1 V02N0201
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R24C40:PLC2
arc: H01W0100 E3_H06W0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R24C41:PLC2
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: S1_V02S0201 W1_H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0303 E3_H06W0203

.tile R24C42:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 V02N0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303

.tile R24C43:PLC2
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V01S0100
arc: S1_V02S0401 W3_H06E0203
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: A6 H02E0501
arc: B6 S1_V02N0701
arc: C6 V02N0001
arc: D6 V02N0601
arc: F6 F6_SLICE
arc: N3_V06N0303 F6
word: SLICED.K0.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R24C44:PLC2
arc: H00R0000 E1_H02W0401
arc: H00R0100 S1_V02N0501
arc: S1_V02S0101 H06E0103
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0601
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0303 W3_H06E0203
arc: A0 V02N0701
arc: A1 E1_H02W0501
arc: A2 V02N0501
arc: A5 W1_H02E0501
arc: A6 V02N0101
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00R0100
arc: B5 S1_V02N0501
arc: B6 V00B0000
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 V02N0601
arc: C5 V02N0001
arc: C6 V00T0000
arc: D0 H00R0000
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D5 V02N0401
arc: D6 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R24C45:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 V01N0001
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0501
arc: W3_H06W0103 E3_H06W0003

.tile R24C46:PLC2
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0501

.tile R24C47:PLC2
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0501

.tile R24C48:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E1_H02W0501

.tile R24C49:PLC2
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0501

.tile R24C4:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: V01S0100 S3_V06N0303
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R24C50:PLC2
arc: E1_H02E0601 V02S0601
arc: S1_V02S0601 H06E0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V01N0101
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303

.tile R24C51:PLC2
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E1_H02W0601

.tile R24C52:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0101

.tile R24C53:PLC2
arc: E1_H02E0101 V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: E3_H06E0103 W3_H06E0103

.tile R24C54:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 W1_H02E0401

.tile R24C56:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: S1_V02S0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303

.tile R24C57:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 H02E0601

.tile R24C58:PLC2
arc: S1_V02S0601 N3_V06S0303

.tile R24C59:PLC2
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W3_H06E0103

.tile R24C5:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0000 E1_H02W0201
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 H06W0103
arc: V00B0000 V02S0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 N1_V01N0101
arc: B0 V02S0301
arc: B3 H02W0301
arc: B4 V01S0000
arc: B6 N1_V01S0000
arc: C0 H00L0000
arc: C2 H02W0601
arc: C3 W1_H02E0401
arc: C4 V00T0000
arc: C6 F4
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 V02S0601
arc: D6 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F2
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
arc: V00T0000 Q0
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000110000
word: SLICEA.K0.INIT 0000001100000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 1111100011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R24C60:PLC2
arc: E1_H02E0201 V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203

.tile R24C61:PLC2
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N1_V02S0401

.tile R24C62:PLC2
arc: S1_V02S0301 W3_H06E0003

.tile R24C63:PLC2
arc: S1_V02S0701 H06E0203

.tile R24C6:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E1_H02W0301
arc: A0 F5
arc: A3 V02N0501
arc: A4 V02N0301
arc: A5 V02N0101
arc: A7 H00R0000
arc: B0 H02W0301
arc: B3 H00R0000
arc: B5 H00L0000
arc: B7 H02W0101
arc: C0 F4
arc: C3 W1_H02E0601
arc: C4 E1_H02W0601
arc: C5 N1_V02S0001
arc: C7 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D3 V02S0001
arc: D4 H00L0100
arc: D5 N1_V02S0401
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: M2 V00T0000
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0501 F7
arc: S3_V06S0103 F2
word: SLICEC.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111011111010
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C7:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: A0 W1_H02E0501
arc: A3 S1_V02N0701
arc: A5 N1_V02S0101
arc: A7 H02W0501
arc: B2 V02N0101
arc: B3 H02W0301
arc: B5 V02S0701
arc: B7 H02E0101
arc: C0 E1_H01W0000
arc: C2 H00L0100
arc: C3 V02N0601
arc: C5 E1_H02W0401
arc: C7 N1_V02S0001
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 H00R0000
arc: D3 V02N0201
arc: D5 H00R0100
arc: D7 F0
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q4
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00T0000
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1000000011110000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1110101010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R24C8:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: N1_V02N0101 W3_H06E0103
arc: W3_H06W0103 V01N0101
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: A2 S1_V02N0501
arc: A3 F5
arc: A4 H02E0701
arc: A5 V02S0101
arc: A6 N1_V02S0101
arc: B1 V00B0000
arc: B2 W1_H02E0301
arc: B4 W1_H02E0101
arc: B5 H02E0301
arc: B6 V01S0000
arc: C1 N1_V02S0401
arc: C2 H02W0601
arc: C3 H00L0000
arc: C4 H02E0401
arc: C5 V02S0001
arc: C6 H01E0001
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 H02W0001
arc: D4 H00L0100
arc: D5 E1_H02W0201
arc: D6 H00R0100
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: LSR0 V00B0100
arc: M0 V00T0000
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: V01S0100 Q1
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1000000011110000
word: SLICED.K0.INIT 1010101010101000
word: SLICEB.K0.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R24C9:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 W1_H02E0201
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 V01N0001
arc: A0 H01E0001
arc: A1 E1_H02W0701
arc: A2 H02W0701
arc: A3 H02W0501
arc: A4 H02W0501
arc: A5 H02W0501
arc: B0 W1_H02E0101
arc: B1 F3
arc: B2 H02W0301
arc: B3 H01W0100
arc: B4 H00L0000
arc: B5 H00L0000
arc: C0 V02S0601
arc: C1 H00R0100
arc: C2 E1_H02W0601
arc: C3 H00L0000
arc: C4 H02W0601
arc: C5 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 N1_V02S0201
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: LSR0 V00B0100
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q7
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: S1_V02S0701 Q7
arc: V01S0100 Q7
arc: W1_H02W0201 F0
word: SLICEB.K0.INIT 1000111100000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0100000001000000
word: SLICEC.K1.INIT 0001001101011111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R26C10:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02W0001
arc: H00R0000 H02E0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: E1_H01E0101 W3_H06E0203
arc: A0 H00R0000
arc: A2 N1_V02S0701
arc: A3 H02E0701
arc: A4 V00T0000
arc: A6 S1_V02N0301
arc: B5 H00L0000
arc: B7 S1_V02N0701
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR1 H02E0501
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V01S0000 Q4
arc: W1_H02W0601 F4
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C11:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0001
arc: H00R0000 S1_V02N0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00R0000
arc: A1 V02S0701
arc: A3 V00T0000
arc: A4 S1_V02N0301
arc: A5 H02E0701
arc: A7 H00L0000
arc: B2 H02E0301
arc: B6 S1_V02N0701
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 V00B0000
arc: M6 E1_H02W0401
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S3_V06S0103 F2
arc: V01S0100 Q6
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C12:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 H06E0203
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 W1_H02E0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 N1_V01S0100
arc: A0 V02S0701
arc: A1 S1_V02N0701
arc: A3 S1_V02N0501
arc: A4 E1_H02W0501
arc: A6 H02W0501
arc: A7 V02N0101
arc: B2 H00R0000
arc: B5 H02W0301
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F6
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0701 Q5
arc: S3_V06S0003 F3
arc: S3_V06S0203 F4
arc: V01S0000 F7
arc: V01S0100 F0
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C13:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02E0601
arc: V00T0000 H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V02S0701
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: A1 V02N0701
arc: A2 H02W0701
arc: A6 E1_H01W0000
arc: A7 V02S0301
arc: B0 V00T0000
arc: B3 N1_V02S0101
arc: B4 W1_H02E0301
arc: B5 E1_H02W0301
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0201 F2
arc: N3_V06N0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F6
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R26C14:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02S0701
arc: A0 N1_V02S0701
arc: B1 V02S0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q1
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M1 H02W0001
arc: M3 H00L0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q6
arc: S3_V06S0103 Q1
arc: V01S0000 Q3
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C15:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N3_V06S0203
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 H06E0303
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 S3_V06N0003
arc: E3_H06E0303 W3_H06E0303
arc: A0 S1_V02N0701
arc: A5 V00T0000
arc: B5 V00B0100
arc: C0 E1_H02W0401
arc: C5 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D5 H00R0100
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F5
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R26C16:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V02S0701
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 S1_V02N0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 H00L0000
arc: A2 S1_V02N0501
arc: A3 V02N0701
arc: A4 V02S0301
arc: A5 V02S0301
arc: A6 V00T0100
arc: A7 F5
arc: B0 V01N0001
arc: B1 V02S0301
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 H02W0101
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 H00L0100
arc: C2 H02W0601
arc: C4 H02E0601
arc: C5 H02E0401
arc: C6 F4
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02W0001
arc: D2 V02N0201
arc: D4 E1_H01W0100
arc: D5 H02W0201
arc: D6 E1_H02W0201
arc: D7 W1_H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0203 F7
arc: S3_V06S0003 Q0
arc: V00T0000 F2
arc: V01S0000 Q6
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0111000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0010101000000000
word: SLICEB.K0.INIT 1111010100000101
word: SLICEA.K0.INIT 1111001100000011
word: SLICEB.K1.INIT 1010101010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C17:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02W0001
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02W0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A2 V00T0000
arc: A3 V00T0000
arc: A5 H02W0501
arc: A6 H02E0701
arc: B1 V02N0101
arc: B2 V01N0001
arc: B3 V01N0001
arc: B5 F3
arc: C0 E1_H02W0601
arc: C2 E1_H01W0000
arc: C3 H02W0601
arc: C5 E1_H01E0101
arc: C6 H02E0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H02W0001
arc: D2 V02N0201
arc: D3 V02N0201
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0100
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 F3
arc: S1_V02S0401 F6
arc: S3_V06S0303 F5
arc: V00T0000 Q0
arc: V00T0100 F1
arc: V01S0100 F3
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 0000000000100000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1111111111001100
word: SLICED.K0.INIT 1111000001010101
word: SLICEC.K1.INIT 0000000100000001
word: SLICED.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 0000000000100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R26C18:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 S1_V02N0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: A5 V02N0301
arc: B0 E1_H02W0301
arc: B5 H02W0101
arc: B6 V00B0100
arc: C0 H02E0601
arc: C2 H02E0401
arc: C5 V02N0201
arc: C6 S1_V02N0001
arc: C7 V00T0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 H00R0000
arc: D5 E1_H02W0201
arc: D6 V00B0000
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q0
arc: LSR1 E1_H02W0501
arc: M4 E1_H01E0101
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F7
arc: S1_V02S0001 F2
arc: S1_V02S0601 F6
arc: S3_V06S0103 F2
arc: V00B0000 Q6
arc: V00B0100 Q7
arc: V01S0000 F2
arc: V01S0100 F7
arc: W1_H02W0601 Q6
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 0000000011101100
word: SLICEB.K0.INIT 0000000000001111
word: SLICED.K0.INIT 0000000000000011
word: SLICEC.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R26C19:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 W1_H02E0401
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H01E0001
arc: A3 H00L0100
arc: B2 E1_H01W0100
arc: B3 V02S0301
arc: B6 V00B0000
arc: C0 E1_H02W0401
arc: C2 W1_H02E0401
arc: C3 H00R0100
arc: C6 V01N0101
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V01S0100
arc: D3 E1_H02W0001
arc: D6 S1_V02N0401
arc: E1_H01E0001 Q3
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q6
arc: LSR1 H02W0501
arc: M3 H00L0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: V01S0000 Q7
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C20:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H02W0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 N1_V02S0701
arc: A3 W1_H02E0701
arc: A5 Q5
arc: A7 N1_V02S0301
arc: B0 V02S0301
arc: B1 S1_V02N0301
arc: B2 V01N0001
arc: B3 S1_V02N0301
arc: B5 V02N0501
arc: B7 F3
arc: C0 H02E0401
arc: C1 E1_H01W0000
arc: C3 H00L0100
arc: C5 S1_V02N0201
arc: C7 V02S0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 V00T0100
arc: D5 N1_V02S0401
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M3 H00R0000
arc: M4 W1_H02E0401
arc: M5 V01S0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0101 F1
arc: N1_V02N0201 Q0
arc: N3_V06N0203 F7
arc: S1_V02S0001 Q2
arc: S1_V02S0501 Q5
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0100110000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0103 H06E0103
arc: V00B0000 W1_H02E0601
arc: V00T0000 N1_V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: E1_H02E0501 W3_H06E0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
arc: A1 W1_H02E0501
arc: A3 V00B0000
arc: A4 E1_H02W0701
arc: A5 N1_V02S0101
arc: A6 F7
arc: A7 N1_V02S0101
arc: B1 V02S0301
arc: B3 H02W0101
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B6 V02N0701
arc: B7 N1_V02S0701
arc: C1 N1_V01S0100
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 N1_V02S0201
arc: C6 V02S0001
arc: C7 H01E0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D3 V01S0100
arc: D4 H02E0001
arc: D5 H00R0100
arc: D6 V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F4
arc: E3_H06E0003 F3
arc: E3_H06E0303 F6
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F5
arc: LSR1 H02E0301
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0103 F1
arc: S1_V02S0301 Q1
arc: V01S0000 F6
word: SLICEA.K1.INIT 0010101000000000
word: SLICED.K1.INIT 0001000100000101
word: SLICEC.K0.INIT 0000001000010011
word: SLICEB.K1.INIT 0001001100010001
word: SLICEC.K1.INIT 0000010100010001
word: SLICED.K0.INIT 0000010101000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C22:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A1 H00R0000
arc: A2 F5
arc: A3 W1_H02E0501
arc: A4 V02S0101
arc: A5 V00B0000
arc: A7 E1_H01W0000
arc: B0 V01N0001
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 S1_V02N0301
arc: B4 H02E0301
arc: B5 H02E0101
arc: B7 V01S0000
arc: C1 F4
arc: C2 E1_H02W0601
arc: C3 N1_V01N0001
arc: C4 N1_V02S0001
arc: C5 E1_H02W0401
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 H02W0001
arc: D3 V00T0100
arc: D4 H00R0100
arc: D5 V02S0401
arc: D7 H02E0001
arc: E1_H01E0101 Q0
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR1 W1_H02E0301
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: N3_V06N0103 F2
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F3
arc: V01S0000 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0010101000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0111000000000000
word: SLICEA.K0.INIT 1010101011001100
word: SLICED.K1.INIT 0000001000000111
word: SLICEB.K1.INIT 0000010100001101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R26C23:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 V02N0701
arc: A2 F5
arc: A4 E1_H01W0000
arc: A5 F7
arc: A7 N1_V02S0101
arc: B0 H02W0101
arc: B5 V02N0501
arc: B6 N1_V02S0501
arc: B7 V00T0000
arc: C0 S1_V02N0401
arc: C1 N1_V02S0601
arc: C2 E1_H02W0601
arc: C4 V02N0001
arc: C5 W1_H02E0601
arc: C6 V01N0101
arc: C7 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 S1_V02N0201
arc: D2 V01S0100
arc: D3 V02N0201
arc: D4 H00L0100
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 V02S0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q7
arc: E1_H02E0001 Q0
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F2
arc: N3_V06N0203 Q7
arc: S1_V02S0501 F5
arc: V01S0100 F4
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0701 Q7
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1010000010101111
word: SLICEC.K0.INIT 0101010100001111
word: SLICED.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1100110011110000
word: SLICED.K1.INIT 0000000101010001
word: SLICEC.K1.INIT 0001010100010001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R26C24:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: H00L0000 W1_H02E0201
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0203 E3_H06W0103
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 H02W0501
arc: A5 N1_V02S0101
arc: A6 H00L0000
arc: A7 V02S0301
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H02W0101
arc: B5 N1_V02S0701
arc: B6 H02E0301
arc: B7 F3
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 S1_V02N0001
arc: C5 V00B0100
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 S1_V02N0401
arc: D5 N1_V02S0401
arc: D6 V02S0601
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR0 H02E0501
arc: LSR1 V00T0100
arc: M0 W1_H02E0601
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F7
arc: N1_V02N0201 Q0
arc: S1_V02S0001 F2
arc: V01S0000 F1
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0010001001110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R26C25:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W1_H02E0601
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: N1_V02N0201 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H02W0501
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0501
arc: A1 H02E0501
arc: A4 V02N0101
arc: A6 E1_H02W0701
arc: B2 E1_H02W0301
arc: B3 V01N0001
arc: C0 H02E0401
arc: C1 V02N0401
arc: C2 W1_H02E0401
arc: C4 F6
arc: C6 H02E0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02S0001
arc: D2 E1_H02W0201
arc: D4 V00B0000
arc: D5 V02N0601
arc: D6 E1_H02W0201
arc: D7 H02E0201
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: H01W0000 Q1
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 V00B0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N3_V06N0103 F2
arc: N3_V06N0303 F6
arc: V01S0100 Q5
arc: W1_H02W0201 Q0
word: SLICEA.K1.INIT 1111010110100000
word: SLICEA.K0.INIT 1111101001010000
word: SLICED.K0.INIT 1111000001010101
word: SLICED.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1111000000110011
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C26:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V06S0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E3_H06W0303
arc: N1_V02N0301 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0103
arc: A0 S1_V02N0501
arc: A2 V00T0000
arc: A5 N1_V02S0301
arc: A6 V02S0301
arc: A7 N1_V02S0301
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: B6 H02E0301
arc: B7 V00B0000
arc: C0 V02N0601
arc: C2 H02W0601
arc: C3 V02N0601
arc: C4 V02N0001
arc: C5 E1_H02W0601
arc: C6 E1_H01E0101
arc: C7 V02S0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 E1_H02W0001
arc: D4 V01N0001
arc: D5 H02W0001
arc: D6 H00L0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q4
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: S1_V02S0001 F2
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1010101011110000
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1010000011110101
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C27:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: E1_H02E0301 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: B0 E1_H02W0301
arc: C0 N1_V02S0401
arc: C1 H02E0601
arc: D0 V02N0201
arc: F0 F5A_SLICE
arc: M0 V00B0100
arc: N1_V02N0001 F0
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 1111000000110011
word: SLICEA.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R26C28:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02N0501
arc: H00L0000 E1_H02W0001
arc: H00L0100 E1_H02W0101
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0701
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S3_V06N0203
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0501
arc: A5 V00B0000
arc: A6 E1_H02W0701
arc: A7 V02N0101
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 H00L0000
arc: B5 V02S0701
arc: B6 H02E0101
arc: B7 F1
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0601
arc: C4 S1_V02N0201
arc: C5 V00T0100
arc: C6 V02S0001
arc: CLK1 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D5 N1_V02S0601
arc: D6 V02S0601
arc: D7 V02N0601
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: N3_V06N0303 F6
word: SLICED.K1.INIT 0010001001110111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R26C29:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 E3_H06W0203
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A4 H02E0501
arc: A6 H02W0701
arc: B1 V01N0001
arc: B3 V02N0101
arc: B6 V00B0000
arc: C1 V02N0401
arc: C3 V02N0401
arc: C4 V01N0101
arc: C6 V02S0201
arc: D1 H02E0001
arc: D3 H01E0101
arc: D4 H02E0201
arc: D6 V02S0601
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F1
arc: W1_H02W0301 F3
arc: W1_H02W0601 F4
word: SLICEB.K1.INIT 0000001111110011
word: SLICEC.K0.INIT 0000010110101111
word: SLICEA.K1.INIT 0000001111110011
word: SLICED.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R26C2:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0601 N3_V06S0303
arc: V00T0100 N1_V02S0501
arc: A0 V01N0101
arc: A3 V02S0501
arc: B3 V02N0101
arc: C3 V02S0401
arc: D0 F2
arc: D3 V02S0201
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: M2 V00T0100
arc: N1_V02N0201 F0
arc: V01S0000 F2
word: SLICEA.K0.INIT 0101010100000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000001000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R26C30:PLC2
arc: N1_V02N0301 W1_H02E0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0303 W3_H06E0303

.tile R26C31:PLC2
arc: E3_H06E0103 V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0601 E1_H02W0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R26C32:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V06S0203
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: N1_V02N0701 W3_H06E0203
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R26C33:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V02S0301
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0203 E3_H06W0103
arc: A5 V02N0101
arc: B5 V02S0501
arc: C5 H02E0401
arc: D5 V02S0401
arc: F5 F5_SLICE
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R26C34:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 N1_V02S0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: A2 E1_H02W0501
arc: A6 V02S0101
arc: B2 H02W0101
arc: B6 E1_H02W0101
arc: C2 V02N0401
arc: C6 V02N0001
arc: D2 N1_V01S0000
arc: D6 H00L0100
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F2
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R26C35:PLC2
arc: N1_V02N0501 H02E0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02S0301
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103

.tile R26C36:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 W1_H02E0301
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: E3_H06E0303 W3_H06E0303

.tile R26C37:PLC2
arc: H00R0000 N1_V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 E1_H02W0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0103
arc: A4 V00T0000
arc: A6 H00R0000
arc: B4 N1_V02S0701
arc: B6 N1_V02S0701
arc: C4 H02W0601
arc: C6 V02S0001
arc: D4 H02W0001
arc: D6 V02S0401
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R26C38:PLC2
arc: E1_H02E0701 V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0601 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003

.tile R26C39:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003

.tile R26C3:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 V06S0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 H01E0101
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06W0003

.tile R26C40:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: N1_V02N0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0203 W3_H06E0103

.tile R26C41:PLC2
arc: E1_H02E0701 V06S0203
arc: N1_V02N0101 H02E0101
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0103 E3_H06W0003

.tile R26C42:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 H02E0701
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0201 V02S0201
arc: W1_H02W0701 V02S0701
arc: E3_H06E0003 W3_H06E0303

.tile R26C43:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0501 V02S0501
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0203

.tile R26C44:PLC2
arc: S3_V06S0303 N3_V06S0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: W3_H06W0003 N1_V01S0000

.tile R26C45:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 E1_H02W0001
arc: E3_H06E0303 W3_H06E0203

.tile R26C46:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203

.tile R26C47:PLC2
arc: E1_H02E0701 W1_H02E0601
arc: W1_H02W0001 V02S0001
arc: W3_H06W0003 E1_H02W0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R26C48:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: E3_H06E0003 W3_H06E0003

.tile R26C49:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0001 V02S0001
arc: E3_H06E0003 W3_H06E0303

.tile R26C4:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V06N0203
arc: E3_H06E0203 V06N0203
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02W0101
arc: H00R0100 W1_H02E0501
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V01S0000
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0501
arc: V00T0100 H02W0101
arc: A1 W1_H02E0501
arc: A2 V02N0701
arc: A3 H02W0501
arc: A4 V02S0101
arc: A5 N1_V01S0100
arc: A6 S1_V02N0101
arc: A7 H00L0000
arc: B1 H02E0301
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: B4 W1_H02E0301
arc: B5 H02W0101
arc: B6 W1_H02E0101
arc: B7 H02W0101
arc: C1 N1_V02S0601
arc: C2 S1_V02N0601
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 V02S0001
arc: C6 V00T0100
arc: C7 V02S0201
arc: D1 W1_H02E0001
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 V02S0401
arc: D7 V02S0601
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0001 F2
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0000 F4
arc: V01S0100 F2
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R26C50:PLC2
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 W1_H02E0601

.tile R26C51:PLC2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303

.tile R26C52:PLC2
arc: E1_H02E0301 V06S0003
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203

.tile R26C53:PLC2
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 N3_V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103

.tile R26C54:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: E3_H06E0003 W3_H06E0003

.tile R26C55:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 W1_H02E0701
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003

.tile R26C56:PLC2
arc: E3_H06E0203 H01E0001

.tile R26C57:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303

.tile R26C58:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E3_H06E0003 W3_H06E0303

.tile R26C59:PLC2
arc: N1_V02N0101 H02E0101
arc: N1_V02N0701 H06E0203
arc: E3_H06E0203 W3_H06E0203

.tile R26C5:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H06W0003
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 V02S0501
arc: A1 H00R0000
arc: A2 W1_H02E0701
arc: A3 S1_V02N0701
arc: A4 V02N0101
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B1 V00B0000
arc: B2 V02N0101
arc: B3 N1_V02S0301
arc: B4 S1_V02N0701
arc: B5 N1_V02S0501
arc: B6 H02E0101
arc: B7 W1_H02E0101
arc: C1 W1_H02E0601
arc: C2 H00R0100
arc: C3 H00L0000
arc: C4 N1_V02S0201
arc: C5 V00B0100
arc: C6 V00B0100
arc: C7 V00B0100
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: D2 W1_H02E0201
arc: D3 N1_V02S0001
arc: D4 E1_H02W0001
arc: D5 N1_V02S0401
arc: D6 H00L0100
arc: D7 V02S0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M3 H02E0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: S1_V02S0001 F0
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V00T0100 F3
arc: V01S0100 F7
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R26C60:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 V01N0001
arc: V01S0000 N3_V06S0103
arc: N1_V02N0001 W3_H06E0003

.tile R26C61:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: E1_H02E0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103

.tile R26C62:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 H06E0203

.tile R26C63:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 W1_H02E0301

.tile R26C64:PLC2
arc: W1_H02W0001 W3_H06E0003

.tile R26C6:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 V06S0203
arc: H00L0000 V02N0201
arc: H00L0100 H02E0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 V01N0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 W1_H02E0501
arc: A4 N1_V02S0301
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B1 N1_V02S0101
arc: B2 S1_V02N0101
arc: B3 H00L0000
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 H02E0101
arc: B7 H02E0101
arc: C1 H00R0100
arc: C2 H00L0100
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 V02S0001
arc: C6 H02E0601
arc: C7 V00T0000
arc: D1 N1_V01S0000
arc: D2 N1_V02S0201
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 V02S0401
arc: D6 H02W0201
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: N1_V01N0101 F3
arc: N1_V02N0101 F3
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: V01S0000 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R26C7:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 H02E0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 H02E0501
arc: A5 V00T0000
arc: A6 S1_V02N0101
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 E1_H02W0101
arc: B3 H00L0000
arc: B4 N1_V02S0701
arc: B5 H02W0301
arc: B6 V00T0000
arc: B7 W1_H02E0101
arc: C0 H00R0100
arc: C1 H00L0000
arc: C2 E1_H02W0401
arc: C3 E1_H02W0601
arc: C4 V00T0000
arc: C5 N1_V02S0001
arc: C6 V00T0100
arc: C7 V02S0001
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 E1_H02W0001
arc: D2 H02E0201
arc: D3 H00R0000
arc: D4 E1_H02W0201
arc: D5 H02W0001
arc: D6 S1_V02N0601
arc: D7 V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F3
arc: V01S0100 F2
arc: W1_H02W0601 F6
word: SLICEA.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R26C8:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V01N0001
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06S0303
arc: A1 N1_V02S0701
arc: A2 S1_V02N0501
arc: A3 V00T0000
arc: A4 V02S0301
arc: A5 V02N0301
arc: A6 H02W0501
arc: A7 V02N0301
arc: B1 H02E0101
arc: B2 E1_H02W0301
arc: B3 V02N0301
arc: B4 S1_V02N0501
arc: B5 V02S0501
arc: B6 S1_V02N0501
arc: B7 H02W0301
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 E1_H02W0001
arc: D3 V02S0201
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: D6 H00L0100
arc: D7 N1_V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M2 V00T0100
arc: M5 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: S3_V06S0003 F0
arc: S3_V06S0303 F5
arc: V01S0000 Q2
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C9:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0001
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H02W0601
arc: A1 F7
arc: A3 F7
arc: A5 S1_V02N0301
arc: A6 H00L0000
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B5 V02N0501
arc: B6 H01E0101
arc: B7 V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00L0100
arc: C3 H00L0100
arc: C5 V02N0201
arc: C6 S1_V02N0001
arc: C7 W1_H02E0601
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D5 V02N0601
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: H01W0100 F7
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M2 V00T0100
arc: M3 W1_H02E0201
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0701 F5
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: V01S0100 F7
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1010101010101000
word: SLICEC.K1.INIT 0000000000000100
word: SLICED.K1.INIT 0000110000000000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1110101010101010
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1110101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R27C10:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0201
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 V01N0101
arc: A1 H02W0501
arc: A2 H01E0001
arc: A3 H01E0001
arc: A5 V02S0101
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 H01W0100
arc: B1 H02W0301
arc: B3 V02S0301
arc: B5 N1_V01S0000
arc: B7 V02S0501
arc: C1 S1_V02N0601
arc: C2 V02S0401
arc: C3 V02S0401
arc: C5 S1_V02N0001
arc: C6 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D2 H02W0001
arc: D3 H02W0001
arc: D5 V02N0601
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 H02W0401
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q1
arc: N1_V02N0301 Q3
arc: V01S0000 F2
arc: V01S0100 F0
word: SLICEC.K1.INIT 1111111000000000
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1100101011001010
word: SLICED.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1110110011001100
word: SLICEB.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 1110110011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R27C11:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: A0 S1_V02N0701
arc: A2 E1_H01E0001
arc: A3 W1_H02E0501
arc: A5 W1_H02E0501
arc: A6 V02S0101
arc: A7 S1_V02N0301
arc: B0 H01W0100
arc: B3 H02W0101
arc: B4 V01S0000
arc: B5 V01S0000
arc: B7 V02N0701
arc: C0 E1_H01W0000
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 V00T0000
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 E1_H01W0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 E1_H02W0601
arc: M4 V00B0100
arc: M5 H00L0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: N1_V02N0201 F0
arc: V00B0000 F6
arc: V01S0000 Q5
arc: V01S0100 F4
word: SLICED.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 1110101010101010
word: SLICEC.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1110101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R27C12:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: E1_H02E0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0103 W3_H06E0103
arc: A0 V01N0101
arc: A3 V00B0000
arc: A5 S1_V02N0101
arc: A6 H02E0701
arc: A7 V02N0301
arc: B0 V02N0101
arc: B2 H01W0100
arc: B4 V02S0501
arc: B5 H02E0101
arc: B6 V00T0000
arc: B7 E1_H02W0301
arc: C0 S1_V02N0401
arc: C3 V02S0601
arc: C5 S1_V02N0201
arc: C6 W1_H02E0401
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CE2 H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D3 N1_V01S0000
arc: D4 V02S0401
arc: D6 H02W0001
arc: D7 H00L0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H00L0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: N1_V02N0101 Q3
arc: N1_V02N0601 F6
arc: S3_V06S0203 F4
arc: V00B0000 Q4
arc: V00B0100 F5
arc: V01S0000 Q3
arc: V01S0100 Q1
word: SLICED.K0.INIT 1100110011001000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1010111110100000
word: SLICEC.K1.INIT 1000000010000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R27C13:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 N1_V01S0000
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00T0000 V02S0401
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0501
arc: A3 E1_H02W0501
arc: A4 N1_V01S0100
arc: A5 V00T0100
arc: B3 V02S0301
arc: B5 S1_V02N0501
arc: C0 H02W0401
arc: C4 H02W0401
arc: C5 V02N0001
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: D3 H00R0000
arc: D5 S1_V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H00R0000 Q4
arc: H01W0000 F4
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: LSR1 V00T0000
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q3
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q0
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q7
arc: S3_V06S0203 F4
arc: V00B0100 Q7
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 F0
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1110111001000100
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000101000001010
word: SLICEC.K0.INIT 0000101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1

.tile R27C14:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: H00L0100 V02N0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 H01E0101
arc: V00B0100 H02W0501
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 V06S0203
arc: W1_H02W0201 W3_H06E0103
arc: A1 H01E0001
arc: B3 H01W0100
arc: B4 H02W0301
arc: B5 S1_V02N0701
arc: C1 V02S0601
arc: C3 H02E0601
arc: CE0 H00L0100
arc: CE2 H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02S0001
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 V02S0401
arc: E1_H01E0001 F0
arc: E1_H02E0101 Q1
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: H01W0000 F5
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H02W0201
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q5
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V00B0000 F4
arc: V01S0000 F4
arc: V01S0100 F2
arc: W1_H02W0301 Q3
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 0000000011001100
word: SLICEC.K1.INIT 0000000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R27C15:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 S3_V06N0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 V06S0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0701
arc: B0 H02E0101
arc: B7 H02E0301
arc: C0 H02E0601
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR0 H02W0501
arc: M0 V00B0100
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V00B0100 F7
arc: V01S0100 Q5
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C16:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 E3_H06W0203
arc: H00L0000 H02W0001
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S1_V02N0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 S3_V06N0103
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 F5
arc: A5 S1_V02N0301
arc: B0 E1_H01W0100
arc: B1 H02W0101
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C5 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V00T0100
arc: D5 N1_V02S0601
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M3 H00L0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q4
arc: S1_V02S0101 Q3
word: SLICEC.K1.INIT 1010101010100000
word: SLICEA.K1.INIT 0000111100001101
word: SLICEA.K0.INIT 1100110011110101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C17:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 H06W0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N1_V02S0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A2 S1_V02N0501
arc: A3 H02W0501
arc: A4 E1_H02W0501
arc: A5 E1_H02W0701
arc: A6 H02W0501
arc: B1 E1_H01W0100
arc: B3 V02N0301
arc: B4 H02W0301
arc: B6 H01E0101
arc: C1 H02E0401
arc: C2 E1_H02W0401
arc: C4 N1_V02S0001
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V00B0100
arc: D5 H02E0001
arc: D6 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: E1_H02E0401 F6
arc: E1_H02E0601 Q4
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: S1_V02S0301 Q1
arc: V00B0100 Q5
arc: V01S0100 Q4
arc: W1_H02W0601 Q4
word: SLICEB.K1.INIT 1101110110001000
word: SLICEC.K0.INIT 0000010000000100
word: SLICED.K0.INIT 1110111001000100
word: SLICEC.K1.INIT 1111111101010101
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C18:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 V01N0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H01E0101
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0101
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02S0701
arc: N1_V02N0101 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: B5 N1_V01S0000
arc: B7 N1_V01S0000
arc: C5 H02E0401
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D5 V00B0000
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S3_V06S0003 F3
word: SLICED.K1.INIT 0000000000110000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111100
word: SLICEC.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C19:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 V06S0203
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00T0000 H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0103 E3_H06W0003
arc: A5 V00T0000
arc: B7 V00T0000
arc: C5 E1_H02W0601
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D5 E1_H02W0201
arc: D7 E1_H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0701 Q7
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0000000000110000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111010
word: SLICEC.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C20:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 E1_H01W0100
arc: A0 H02W0701
arc: A1 F7
arc: A2 F7
arc: A3 V00T0000
arc: A6 N1_V01S0100
arc: A7 Q7
arc: B0 W1_H02E0101
arc: B3 S1_V02N0301
arc: B5 V02N0701
arc: B7 V02S0501
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C5 E1_H01E0101
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 V00T0100
arc: D3 E1_H02W0201
arc: D5 E1_H01W0100
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 F3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 E1_H02W0601
arc: M3 H00L0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0501 Q7
arc: N3_V06N0003 F3
arc: S1_V02S0001 Q2
arc: S1_V02S0401 Q6
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: V00T0000 Q0
arc: V01S0000 F7
arc: W1_H02W0101 F1
arc: W1_H02W0301 Q3
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W3_H06W0003 F3
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0111011100000000
word: SLICEA.K0.INIT 1000100010001000
word: SLICEC.K1.INIT 1111110000001100
word: SLICEA.K1.INIT 1111010110100000
word: SLICED.K0.INIT 0000101000000000
word: SLICED.K1.INIT 0000000000001000
word: SLICEB.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C21:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 V06S0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H01E0001
arc: V00T0000 V02N0401
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: A4 S1_V02N0101
arc: B4 H01E0101
arc: B6 H01E0101
arc: C0 E1_H02W0401
arc: C4 E1_H01E0101
arc: C6 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D6 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q5
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: LSR1 E1_H02W0501
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: V00B0000 Q6
arc: V01S0000 F4
arc: W1_H02W0101 Q3
arc: W1_H02W0501 Q7
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111110000110000
word: SLICEC.K0.INIT 1110001011100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1

.tile R27C22:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0203 H01E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V01N0001
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A1 H02E0701
arc: A2 N1_V02S0701
arc: A7 Q7
arc: B7 H02E0301
arc: C0 H00L0000
arc: C4 V02S0001
arc: C5 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D4 H00L0100
arc: D5 H02W0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q1
arc: E1_H02E0501 Q5
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 H02W0501
arc: LSR1 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F0
arc: N1_V02N0301 Q1
arc: N1_V02N0501 F7
arc: N3_V06N0203 F7
arc: N3_V06N0303 Q5
arc: S3_V06S0003 Q0
arc: S3_V06S0303 Q5
arc: V01S0100 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1000100010001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R27C23:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0203 H01E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: A2 H02W0501
arc: B0 S1_V02N0301
arc: B5 H02W0101
arc: C0 S1_V02N0401
arc: C2 V02S0601
arc: C5 H02W0401
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 W1_H02E0001
arc: D3 V01S0100
arc: D5 E1_H02W0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q4
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q5
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F2
arc: S3_V06S0303 Q6
arc: V00B0000 Q4
arc: V01S0000 Q5
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 0000111100110011
word: SLICEB.K0.INIT 1111010100000101
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C24:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 W1_H02E0201
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02E0401
arc: V00B0100 H02E0501
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V06N0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203
arc: W3_H06W0203 S3_V06N0203
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V00T0100
arc: A5 V00B0000
arc: A7 H00L0000
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 H02W0101
arc: B5 V02S0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V02N0001
arc: C5 V00B0100
arc: C7 V02S0001
arc: CLK1 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 H00R0100
arc: D7 H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: LSR1 H02W0501
arc: N1_V01N0101 F7
arc: V01S0000 F3
arc: W1_H02W0101 F1
word: SLICED.K1.INIT 0000111101010101
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R27C25:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06E0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0701
arc: V00T0100 H02E0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0303 W3_H06E0203
arc: A0 V02S0501
arc: A5 N1_V01S0100
arc: C0 V02N0401
arc: C5 S1_V02N0001
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V00B0100
arc: D5 E1_H02W0201
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: M0 V00T0100
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N3_V06N0003 F0
arc: V01S0100 Q5
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1010111100000101
word: SLICEC.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C26:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 V02N0201
arc: V00T0000 N1_V02S0601
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: N1_V02N0001 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: A1 V02N0701
arc: A4 N1_V02S0101
arc: B0 V02S0301
arc: B6 V02S0501
arc: C0 S1_V02N0401
arc: C4 V00T0100
arc: C6 H02E0401
arc: CE0 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D4 H02W0201
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: M5 W1_H02E0001
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q5
arc: S1_V02S0201 Q2
arc: V00B0100 Q5
arc: V00T0100 Q1
arc: V01S0000 Q4
arc: V01S0100 F6
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1010101010101010
word: SLICED.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C27:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02N0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: E1_H01E0101 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: W3_H06W0003 V06N0003
arc: W3_H06W0303 V06N0303
arc: A0 F7
arc: A2 V02N0701
arc: A7 E1_H01W0000
arc: B0 V02S0101
arc: B2 V02S0101
arc: C3 N1_V01S0100
arc: C7 H02W0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 W1_H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: S3_V06S0303 Q5
arc: V01S0000 Q1
arc: V01S0100 Q3
word: SLICED.K1.INIT 0101000001011111
word: SLICEA.K0.INIT 1101110100010001
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1101110100010001
word: SLICEB.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C28:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 E1_H02W0201
arc: H00L0100 E1_H02W0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 N1_V01S0000
arc: E3_H06E0003 W3_H06E0003
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 V02S0301
arc: A6 V02N0301
arc: A7 S1_V02N0101
arc: B0 H02W0101
arc: B1 V02N0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V00B0100
arc: B5 V02N0501
arc: B6 F3
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0401
arc: C3 V02S0601
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C7 V01N0101
arc: CLK1 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V02N0401
arc: D5 H02W0201
arc: D6 S1_V02N0401
arc: D7 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR1 V00B0000
arc: N1_V01N0001 F6
arc: N3_V06N0203 F7
arc: V01S0000 F2
word: SLICED.K0.INIT 0011001101010101
word: SLICED.K1.INIT 0000010110101111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R27C29:PLC2
arc: H00L0000 V02S0001
arc: H00L0100 H02W0101
arc: H00R0100 W1_H02E0501
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02S0201
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0501
arc: A5 H02E0501
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02E0101
arc: B5 H02E0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 S1_V02N0201
arc: C5 V00T0000
arc: CLK1 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H00R0100
arc: D5 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F1
arc: LSR1 V00B0100
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: N1_V02N0101 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R27C2:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 E3_H06W0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 E1_H01W0100
arc: B0 E1_H01W0100
arc: B2 E1_H01W0100
arc: B6 N1_V01S0000
arc: C0 E1_H01W0000
arc: C2 E1_H01W0000
arc: C6 S1_V02N0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D2 H02W0001
arc: D6 F2
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F0
arc: N1_V02N0001 F0
arc: S3_V06S0103 F2
word: SLICEA.K0.INIT 1111001111111111
word: SLICEB.K0.INIT 1111111100111111
word: SLICED.K0.INIT 0011000000111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C30:PLC2
arc: N1_V02N0001 H06E0003
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 V02N0401
arc: N1_V02N0101 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103

.tile R27C31:PLC2
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303

.tile R27C32:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C33:PLC2
arc: N1_V02N0101 E1_H02W0101
arc: S3_V06S0203 N3_V06S0103

.tile R27C34:PLC2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H02W0401
arc: E3_H06E0003 W3_H06E0003

.tile R27C35:PLC2
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: H01W0000 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R27C36:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R27C38:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R27C39:PLC2
arc: N1_V02N0701 H06E0203
arc: S3_V06S0203 N3_V06S0103

.tile R27C3:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: A1 V02S0701
arc: A2 V00T0000
arc: A3 V00T0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 V02S0301
arc: B3 V02N0101
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1100001100001111
word: SLICEA.K1.INIT 0000001110110000
word: SLICEB.K0.INIT 0101000010001010
word: SLICEB.K1.INIT 0001001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C40:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003

.tile R27C41:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: E3_H06E0303 W3_H06E0303

.tile R27C42:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R27C43:PLC2
arc: N1_V02N0201 W1_H02E0201

.tile R27C44:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303

.tile R27C45:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303

.tile R27C46:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103

.tile R27C47:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R27C48:PLC2
arc: N1_V02N0501 H06E0303
arc: S3_V06S0103 N3_V06S0003
arc: V01S0100 N3_V06S0303

.tile R27C4:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 V01N0001
arc: H00L0000 W1_H02E0201
arc: H00R0100 N1_V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 V01N0101
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0701
arc: A5 N1_V02S0301
arc: C1 H00L0000
arc: C3 H00L0000
arc: C4 H02E0601
arc: C6 V00T0000
arc: C7 V00T0000
arc: D1 V00T0100
arc: D3 V00B0100
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 V02S0401
arc: D7 H00R0100
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0000 F6
arc: V01S0100 F3
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R27C50:PLC2
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203

.tile R27C52:PLC2
arc: N1_V02N0101 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103

.tile R27C53:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R27C54:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0301 N3_V06S0003

.tile R27C55:PLC2
arc: N1_V02N0701 H06E0203

.tile R27C56:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003

.tile R27C57:PLC2
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303

.tile R27C58:PLC2
arc: N1_V02N0201 W1_H02E0201

.tile R27C59:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203

.tile R27C5:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 V06S0003
arc: H00L0000 V02N0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 V02N0101
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0000
arc: A2 V02N0701
arc: A4 F7
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 S1_V02N0101
arc: B2 V02S0301
arc: B6 W1_H02E0301
arc: B7 E1_H02W0101
arc: C0 W1_H02E0401
arc: C2 V02S0601
arc: C4 V02S0201
arc: C6 V00B0100
arc: C7 H02E0601
arc: D0 N1_V02S0201
arc: D2 E1_H02W0001
arc: D4 F2
arc: D6 W1_H02E0001
arc: D7 N1_V02S0601
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: S3_V06S0003 F0
word: SLICEA.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R27C60:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000

.tile R27C62:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303

.tile R27C63:PLC2
arc: N1_V02N0201 H06E0103

.tile R27C6:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 N1_V02S0101
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 E1_H02W0301
arc: A1 E1_H02W0701
arc: A2 V02N0701
arc: A3 V02S0501
arc: A4 S1_V02N0301
arc: A5 V02S0301
arc: A7 H00L0000
arc: B1 S1_V02N0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 N1_V02S0701
arc: B5 F3
arc: B6 W1_H02E0301
arc: C1 H02E0601
arc: C2 H02W0401
arc: C3 N1_V02S0601
arc: C4 V02N0001
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 H00L0100
arc: D5 V02N0401
arc: D6 V01N0001
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F7
arc: LSR1 E1_H02W0501
arc: M0 H01E0001
arc: M1 E1_H02W0001
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N3_V06N0303 Q6
arc: S1_V02S0601 F4
arc: S3_V06S0303 F5
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1000100000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C7:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0203 V01N0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06S0303
arc: W3_H06W0303 V01N0101
arc: A0 F7
arc: A4 N1_V01N0101
arc: A5 E1_H02W0701
arc: A6 N1_V01N0101
arc: A7 N1_V01N0101
arc: B0 E1_H02W0101
arc: B4 H02W0101
arc: B5 V02S0701
arc: B6 V02S0501
arc: B7 S1_V02N0701
arc: C0 F4
arc: C4 W1_H02E0401
arc: C5 H02E0401
arc: C6 V01N0101
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D4 H00R0100
arc: D5 W1_H02E0201
arc: D6 V02S0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q6
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 H02W0601
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W1_H02W0301 F1
word: SLICEC.K1.INIT 0000000010000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000000010000000
word: SLICEA.K0.INIT 1111111011111010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C8:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 S1_V02N0701
arc: A1 H02E0501
arc: A2 E1_H01E0001
arc: A4 H02E0701
arc: B1 V00B0000
arc: B2 F1
arc: B4 V01S0000
arc: C0 N1_V01S0100
arc: C1 V02N0601
arc: C2 V02S0401
arc: C4 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H00R0000
arc: D2 S1_V02N0001
arc: D4 V01N0001
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0000 Q7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: W1_H02W0001 F2
word: SLICEC.K0.INIT 1111111111101010
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1111111011101110
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C9:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02S0701
arc: A0 F5
arc: A4 S1_V02N0101
arc: A5 N1_V02S0101
arc: A6 H02E0701
arc: A7 H00R0000
arc: B0 W1_H02E0301
arc: B3 H02E0101
arc: B4 H02E0101
arc: B5 H00L0000
arc: B6 S1_V02N0701
arc: B7 E1_H02W0101
arc: C0 V02N0401
arc: C3 S1_V02N0601
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 V02S0201
arc: C7 V02N0201
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 H02E0201
arc: D6 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q2
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N3_V06N0203 F7
arc: V00B0000 F4
arc: V01S0100 F3
arc: W1_H02W0001 F0
word: SLICED.K1.INIT 1111111000000000
word: SLICED.K0.INIT 1111111000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111111101010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C10:PLC2
arc: H00L0000 N1_V02S0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 H01E0101
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0303 V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: A1 N1_V02S0701
arc: A2 H00L0100
arc: A7 H02E0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 E1_H02W0101
arc: B7 H02W0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02W0401
arc: C5 V00T0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02N0201
arc: D5 E1_H02W0201
arc: D7 V02N0401
arc: E1_H01E0101 F5
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: LSR0 H02E0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: M3 H02E0201
arc: M5 H02W0001
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q7
arc: S1_V02S0001 F2
arc: S3_V06S0203 Q7
arc: V01S0100 Q7
arc: W3_H06W0203 Q7
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1110110010100000
word: SLICED.K1.INIT 1000100000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1110101010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R28C11:PLC2
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0203 H01E0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: A1 V02N0501
arc: A2 S1_V02N0501
arc: A3 N1_V02S0701
arc: B0 V00B0000
arc: C1 N1_V02S0401
arc: C2 H00R0100
arc: C3 N1_V01N0001
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 F0
arc: H01W0000 F2
arc: H01W0100 F3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: M1 H00L0000
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q1
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: V00B0000 Q6
arc: V00T0000 F2
arc: V01S0000 Q1
arc: V01S0100 Q2
arc: W1_H02W0201 F2
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 0000101000001010
word: SLICEB.K1.INIT 0101000001010000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R28C12:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06N0103
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 H01E0001
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: N1_V02N0401 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A1 H02E0501
arc: A7 S1_V02N0301
arc: B1 N1_V02S0101
arc: B2 N1_V02S0301
arc: B7 N1_V02S0701
arc: C1 H00R0100
arc: C2 N1_V02S0401
arc: C4 H02W0401
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D4 N1_V02S0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F7
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 V01S0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: N1_V02N0701 Q7
arc: S3_V06S0103 F2
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 F4
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 1111000011100000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1110010011100100
word: SLICEB.K0.INIT 0000110000001100
word: SLICEC.K0.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R28C13:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V01S0000
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0701
arc: A2 V02S0701
arc: B0 E1_H02W0101
arc: B2 V02N0101
arc: C0 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 V00B0100
arc: M4 H02W0401
arc: M6 N1_V01N0101
arc: M7 E1_H01W0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F0
arc: N1_V02N0201 Q2
arc: V00T0000 F2
word: SLICEB.K0.INIT 1000100000000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C14:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N1_V01S0000
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 S3_V06N0203
arc: A0 E1_H01E0001
arc: A4 V02N0101
arc: B0 V00T0000
arc: C0 V02N0401
arc: C2 H02W0401
arc: C4 S1_V02N0001
arc: CE1 H02E0101
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 H00R0000
arc: D4 V02S0601
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M4 V00B0100
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 F2
arc: S3_V06S0103 F2
arc: V00B0000 F4
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R28C15:PLC2
arc: H00L0100 S1_V02N0101
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02S0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: A1 E1_H02W0701
arc: B1 H02E0301
arc: C1 V02N0601
arc: D1 V02S0001
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R28C16:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 H01E0101
arc: H00L0000 H02W0201
arc: H00L0100 V02S0101
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 S1_V02N0201
arc: W1_H02W0701 V02N0701
arc: E1_H01E0001 W3_H06E0003
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: B0 V02N0101
arc: B1 V00B0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00T0100
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M3 H00L0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: V00B0100 Q7
arc: V00T0100 Q3
arc: V01S0000 Q1
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C17:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 H02E0101
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H01E0001
arc: V00B0100 V02S0301
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: A5 V02S0101
arc: A7 V02S0101
arc: B5 V02S0501
arc: C5 V00T0000
arc: C7 V00T0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D7 H02W0001
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR0 H02W0501
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: M3 H00L0100
arc: M4 E1_H02W0401
arc: M5 E1_H02W0001
arc: M6 E1_H02W0401
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S3_V06S0003 F3
word: SLICED.K1.INIT 0000000000001010
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111011111110
word: SLICEC.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C18:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: H00L0100 V02N0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: V00T0100 V02N0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N1_V02S0701
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: A1 S1_V02N0701
arc: B1 H02E0301
arc: C1 H00L0100
arc: D1 V02N0001
arc: E1_H01E0001 F3
arc: E1_H02E0101 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: N1_V02N0101 F3
arc: N3_V06N0003 F3
arc: S1_V02S0301 F3
arc: S3_V06S0003 F3
arc: V01S0000 F3
arc: W3_H06W0003 F3
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0101111101111111
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEA.K0.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R28C19:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: B5 H00R0000
arc: B7 V00T0000
arc: C5 V01N0101
arc: C7 V01N0101
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D5 H02E0001
arc: D7 H02E0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H01E0001
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: S3_V06S0003 F3
arc: V01S0100 F3
word: SLICED.K1.INIT 0000000000110000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111100
word: SLICEC.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R28C20:PLC2
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V06S0303
arc: H00L0100 S1_V02N0301
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06N0303
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 V06S0303
arc: A0 H02W0501
arc: A2 H02W0701
arc: A3 H02W0701
arc: A5 V02N0101
arc: A7 V00T0100
arc: B0 E1_H02W0301
arc: B1 W1_H02E0101
arc: B2 V02S0101
arc: B3 W1_H02E0301
arc: B4 H02W0301
arc: B5 H00L0000
arc: B7 F3
arc: C0 S1_V02N0601
arc: C4 V02S0201
arc: C5 H02W0401
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 N1_V02S0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: D4 H00L0100
arc: D5 S1_V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0101 F1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 Q4
arc: H01W0000 F5
arc: H01W0100 F0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 W1_H02E0601
arc: M4 V00T0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0201 Q0
arc: N3_V06N0103 F1
arc: N3_V06N0203 Q4
arc: V01S0000 Q7
arc: V01S0100 Q6
arc: W1_H02W0701 F7
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 1111001111000000
word: SLICEA.K0.INIT 1100101010101010
word: SLICEC.K1.INIT 1010110011001100
word: SLICEB.K0.INIT 1101110110001000
word: SLICED.K1.INIT 1110110001001100
word: SLICEB.K1.INIT 1101110110001000
word: SLICEA.K1.INIT 0000000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R28C21:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0303 V06N0303
arc: W3_H06W0203 E3_H06W0103
arc: A3 V00B0000
arc: B4 V02S0501
arc: C2 F4
arc: C3 F4
arc: C4 N1_V02S0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D3 N1_V01S0000
arc: D4 S1_V02N0601
arc: D5 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 H01E0001
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0103 F1
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R28C22:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 V01N0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 W1_H02E0601
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A2 H02E0501
arc: A3 F5
arc: A5 V00B0000
arc: B1 H02W0301
arc: B2 V01N0001
arc: B3 V02N0101
arc: B4 H01E0101
arc: B5 N1_V02S0701
arc: C0 N1_V02S0401
arc: C2 E1_H02W0401
arc: C3 N1_V02S0601
arc: C4 S1_V02N0001
arc: C5 V00B0100
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 H02W0001
arc: D3 F2
arc: D4 S1_V02N0401
arc: D5 H02W0001
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: LSR1 W1_H02E0501
arc: M5 E1_H02W0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q0
arc: N1_V02N0401 F4
arc: N3_V06N0103 Q1
arc: S1_V02S0101 Q3
arc: V00B0100 Q5
arc: V01S0100 Q3
arc: W3_H06W0203 Q7
word: SLICEB.K1.INIT 1100000011000101
word: SLICEB.K0.INIT 0000000000011011
word: SLICEC.K1.INIT 0001101100000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C23:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 V02N0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0501
arc: A2 F5
arc: A3 V02S0501
arc: A5 H02W0701
arc: A6 H02E0701
arc: A7 V02N0101
arc: B1 E1_H02W0301
arc: B2 H00L0000
arc: B3 W1_H02E0101
arc: B4 H02W0301
arc: B5 W1_H02E0301
arc: B7 W1_H02E0101
arc: C0 F4
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C3 V02S0601
arc: C5 F6
arc: C6 W1_H02E0601
arc: C7 V01N0101
arc: CE1 V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 V00B0000
arc: D6 E1_H02W0001
arc: D7 V02S0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q1
arc: N1_V02N0601 Q6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: S3_V06S0003 F3
arc: S3_V06S0203 Q4
arc: V00B0100 F7
arc: V01S0000 Q2
arc: V01S0100 Q4
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 0000000001000111
word: SLICEB.K1.INIT 0100011100000000
word: SLICED.K1.INIT 0000100000101010
word: SLICEB.K0.INIT 1100000011010001
word: SLICEA.K0.INIT 1111000010101010
word: SLICED.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C24:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 H01E0101
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 H02W0501
arc: A5 N1_V02S0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H02W0101
arc: B5 N1_V02S0501
arc: B6 F1
arc: B7 F3
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 V02S0201
arc: C5 E1_H02W0401
arc: C6 V00T0100
arc: C7 E1_H02W0601
arc: CE2 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 V00B0000
arc: D5 H00L0100
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E1_H02E0301 Q3
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 V00B0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F7
word: SLICED.K0.INIT 0011001100001111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0011001100001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R28C25:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 E1_H01W0100
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 H06E0103
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V02N0101
arc: A5 V02S0301
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V01S0000
arc: B7 H01E0101
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 S1_V02N0201
arc: C5 H02W0401
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CLK1 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V00B0000
arc: D5 H00L0100
arc: D6 H02E0001
arc: D7 F0
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 E1_H02W0501
arc: M0 H02E0601
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: N1_V02N0401 F6
arc: S3_V06S0303 Q6
arc: V01S0000 F2
arc: W1_H02W0201 Q2
word: SLICED.K1.INIT 0011000000111111
word: SLICED.K0.INIT 0000001111110011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R28C26:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 V06S0303
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 H06E0003
arc: S1_V02S0201 N1_V02S0701
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: A2 V02N0501
arc: A6 H02W0701
arc: B0 V02N0301
arc: B3 E1_H02W0301
arc: B4 W1_H02E0301
arc: B6 V02N0701
arc: C0 H02E0401
arc: C2 N1_V02S0601
arc: C3 H00L0100
arc: C4 V02N0001
arc: C6 W1_H02E0601
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D2 V02S0201
arc: D3 V00B0100
arc: D4 N1_V02S0601
arc: D6 V00B0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0501 Q7
arc: S1_V02S0301 F3
arc: S1_V02S0601 F6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K0.INIT 0000100001001100
word: SLICEB.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1111101000001010
word: SLICEC.K0.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C27:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02S0701
arc: A2 V00B0000
arc: A6 H02E0701
arc: B6 V00T0000
arc: C0 E1_H02W0401
arc: C2 V02S0601
arc: C6 W1_H02E0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 H00R0000
arc: D6 V01N0001
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0601 F6
arc: V00B0000 Q6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111101000001010
word: SLICED.K0.INIT 0001101100000000
word: SLICEB.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C28:PLC2
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 V02N0301
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 V02N0101
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 N1_V01S0000
arc: C0 H00L0000
arc: C1 N1_V02S0601
arc: C2 N1_V02S0401
arc: C3 N1_V02S0601
arc: C4 S1_V02N0201
arc: C5 E1_H01E0101
arc: CLK1 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H00R0100
arc: D5 H02W0201
arc: D6 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: H01W0100 F6
arc: LSR1 H02W0301
arc: N1_V01N0101 F0
arc: N1_V02N0301 F3
word: SLICED.K0.INIT 0010001001110111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C29:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H06E0203
arc: V00B0000 H02E0601
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 V06N0103
arc: A0 N1_V02S0501
arc: C0 W1_H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C2:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0201 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: A0 H02W0501
arc: A5 H02W0501
arc: B0 V02S0301
arc: B5 V02S0501
arc: C3 E1_H01W0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D3 V00B0100
arc: D5 V00B0000
arc: E1_H01E0101 F3
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: MUXCLK0 CLK0
arc: V01S0000 F3
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111111111011101
word: SLICEC.K1.INIT 0000000001100110
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R28C30:PLC2
arc: N1_V02N0401 W1_H02E0401
arc: N3_V06N0203 S3_V06N0103

.tile R28C32:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R28C33:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: W3_H06W0103 S3_V06N0103

.tile R28C35:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R28C36:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R28C37:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R28C38:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R28C39:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R28C3:PLC2
arc: E1_H02E0501 V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0501 N1_V01S0100
arc: B2 V02S0101
arc: B3 V02S0101
arc: C3 N1_V01S0100
arc: D2 V02S0001
arc: D3 V02S0201
arc: E1_H01E0001 F3
arc: E1_H02E0101 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F2
word: SLICEB.K0.INIT 0011001100000000
word: SLICEB.K1.INIT 1111111111111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R28C40:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R28C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000

.tile R28C42:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R28C43:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R28C45:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R28C46:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R28C47:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R28C48:PLC2
arc: S3_V06S0103 N1_V01S0100

.tile R28C49:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R28C4:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0601 H01E0001
arc: H00R0000 V02S0601
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: W1_H02W0201 S3_V06N0103
arc: W3_H06W0103 S3_V06N0103
arc: A0 E1_H01E0001
arc: A2 V02N0701
arc: A3 V00B0000
arc: A4 N1_V01S0100
arc: A5 H02E0501
arc: A6 V02N0101
arc: A7 S1_V02N0301
arc: B2 H00R0000
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 N1_V01S0000
arc: B6 V02S0701
arc: B7 V02S0501
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q4
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q2
arc: N3_V06N0003 Q3
arc: S1_V02S0701 Q7
arc: V01S0000 Q6
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R28C5:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 H02E0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0301 V06N0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A7 V02N0301
arc: B0 H02E0101
arc: B7 H02E0101
arc: C5 V02S0201
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D5 V02S0601
arc: D7 V02N0601
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0501 F7
arc: V01S0000 Q0
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R28C6:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 N1_V02S0101
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: A0 W1_H02E0501
arc: A1 V01N0101
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 H02E0501
arc: A5 V00T0100
arc: A6 F5
arc: B1 V01N0001
arc: B4 H02W0101
arc: B5 V00B0100
arc: C0 W1_H02E0401
arc: C1 S1_V02N0601
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 V00T0000
arc: C5 V02N0001
arc: C6 F4
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02N0401
arc: D5 H00L0100
arc: D6 H00R0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: E1_H02E0301 F1
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q3
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000010100000000
word: SLICEB.K0.INIT 0000000000001010
word: SLICEB.K1.INIT 0000000000000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R28C7:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0101
arc: H00R0100 H02E0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: A1 H02W0701
arc: A3 H01E0001
arc: A5 V02N0101
arc: A6 V02S0301
arc: B0 H01W0100
arc: B1 H01W0100
arc: B3 S1_V02N0101
arc: B5 S1_V02N0501
arc: B6 W1_H02E0101
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C3 S1_V02N0401
arc: C5 V01N0101
arc: C6 V02N0201
arc: CE0 H02W0101
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D3 H02E0201
arc: D5 V02N0401
arc: D6 S1_V02N0601
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F2
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M4 V00T0100
arc: M5 H02E0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q7
arc: N1_V02N0001 F0
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q1
arc: V01S0000 Q1
arc: V01S0100 Q7
arc: W1_H02W0401 F4
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 1010101010101000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1110101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R28C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0701 N1_V02S0701
arc: S1_V02S0301 W3_H06E0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 F7
arc: A2 E1_H02W0701
arc: A3 E1_H01E0001
arc: A4 H02E0701
arc: A5 N1_V02S0101
arc: A6 E1_H02W0701
arc: A7 H02W0501
arc: B0 H02E0301
arc: B2 W1_H02E0101
arc: B3 V02S0301
arc: B5 N1_V02S0501
arc: B6 V01S0000
arc: C0 W1_H02E0601
arc: C2 H02E0601
arc: C3 E1_H02W0401
arc: C4 E1_H02W0601
arc: C5 V00T0100
arc: C6 H02W0401
arc: C7 S1_V02N0001
arc: CE0 H00L0100
arc: CE1 S1_V02N0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 V01S0100
arc: D3 V01S0100
arc: D5 H00R0100
arc: D6 N1_V02S0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q1
arc: N1_V02N0301 F3
arc: S1_V02S0001 F0
arc: S1_V02S0701 Q7
arc: S3_V06S0103 Q1
arc: V00B0000 F6
arc: W1_H02W0201 Q2
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 0010000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111111101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1010000010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C9:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 F5
arc: A3 H02W0701
arc: A4 H02W0701
arc: A5 V02S0101
arc: B0 W1_H02E0301
arc: B3 H02W0101
arc: B4 H02E0301
arc: C0 H00L0100
arc: C3 V02S0401
arc: C4 H02E0601
arc: C5 N1_V02S0001
arc: CE0 H00R0000
arc: CE2 H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 H02E0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q4
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F3
arc: H01W0000 F0
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: M1 H00L0000
arc: M4 V00T0100
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N3_V06N0103 Q1
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: S3_V06S0203 Q4
arc: V00B0000 F4
arc: V01S0100 Q6
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1111111011111010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C10:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02S0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0101
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V02S0701
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: A0 F7
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 N1_V02S0101
arc: A7 N1_V02S0101
arc: B0 H00R0100
arc: B2 H02W0101
arc: B3 E1_H01W0100
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: B7 H02W0301
arc: C0 F4
arc: C2 H00L0000
arc: C3 V02S0601
arc: C4 N1_V02S0201
arc: C5 V00T0000
arc: C7 N1_V02S0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 E1_H02W0001
arc: D3 N1_V02S0201
arc: D4 H02W0201
arc: D5 H02W0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 N1_V01N0001
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0303 Q6
arc: S1_V02S0001 F2
arc: V00B0100 F5
arc: W1_H02W0101 Q1
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 1000000010000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111011111010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1111100011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R29C11:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06N0303
arc: W3_H06W0203 V01N0001
arc: A0 H02W0701
arc: A5 V02N0101
arc: B0 H00R0100
arc: B3 H02W0101
arc: B4 V01S0000
arc: B5 V01S0000
arc: C0 N1_V01S0100
arc: C3 V02S0601
arc: C4 V02N0201
arc: C5 H02E0601
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D3 V02N0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: E1_H01E0001 Q2
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0401 F4
arc: V00T0100 F3
arc: V01S0000 Q1
arc: W1_H02W0001 F0
word: SLICEB.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1111100011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R29C12:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: N1_V02N0701 W3_H06E0203
arc: B2 H01W0100
arc: B3 V02S0301
arc: B4 V01S0000
arc: C3 H02E0601
arc: C4 E1_H01E0101
arc: CE0 H00R0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D3 E1_H02W0201
arc: D4 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q5
arc: E1_H02E0201 Q0
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F2
arc: H01W0100 Q5
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M2 V00T0100
arc: M5 H00R0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q7
arc: V00B0100 Q7
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C13:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 V02S0001
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0701
arc: A2 H02E0701
arc: A4 W1_H02E0701
arc: B0 V00T0000
arc: B2 H02W0101
arc: C0 H02W0401
arc: C2 V02S0401
arc: C4 H02W0601
arc: CE2 V02N0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 V02N0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 H01E0001
arc: M2 E1_H02W0601
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: S1_V02S0201 F0
arc: S1_V02S0401 F4
arc: V01S0100 F2
arc: W1_H02W0401 F4
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111100010001000
word: SLICEB.K0.INIT 1111100010001000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000101000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1

.tile R29C14:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V06S0303
arc: W3_H06W0203 E1_H02W0701
arc: A0 W1_H02E0701
arc: A7 V00T0100
arc: B0 V00T0000
arc: B3 H01W0100
arc: B5 N1_V01S0000
arc: C0 N1_V01S0100
arc: C3 S1_V02N0401
arc: C4 V00T0100
arc: C5 E1_H02W0601
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D3 V02N0001
arc: D5 H02E0201
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0000
arc: M4 H02E0401
arc: M5 H02W0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: V00B0100 F7
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q7
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1100111111000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 1100000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R29C15:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 E3_H06W0303
arc: H00R0100 H02W0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A1 W1_H02E0501
arc: C1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 V02S0201
arc: F0 F5A_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 H02W0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: V01S0100 Q7
arc: W1_H02W0301 Q1
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C16:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 V02S0201
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E3_H06W0203
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: A5 H02W0501
arc: A7 H02W0501
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C5 H02W0601
arc: C7 H02W0601
arc: D5 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H02W0001
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M5 H02W0001
arc: M6 E1_H02W0401
arc: S1_V02S0301 F3
word: SLICED.K1.INIT 0000000001010000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111010
word: SLICEC.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R29C17:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 H01E0001
arc: H00L0000 H02W0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 N1_V02S0501
arc: A1 E1_H02W0701
arc: A2 V02N0701
arc: A3 H02E0501
arc: A4 H02W0501
arc: A6 H02W0501
arc: B0 S1_V02N0101
arc: B1 V02N0301
arc: B3 V01N0001
arc: B4 H02E0301
arc: C0 V02S0401
arc: C1 E1_H02W0601
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 E1_H02W0401
arc: C6 H02E0401
arc: CE0 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 F2
arc: D2 W1_H02E0001
arc: D3 V02N0001
arc: D6 V02N0401
arc: E1_H01E0001 F1
arc: E1_H02E0001 Q0
arc: E1_H02E0301 F3
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0401 Q4
arc: V00B0100 Q7
arc: V01S0000 Q5
arc: V01S0100 Q2
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 1110010011100100
word: SLICEB.K1.INIT 1010110011001100
word: SLICEA.K1.INIT 1011111110000000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEA.K0.INIT 1111110000001100
word: SLICED.K0.INIT 1111101001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R29C18:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02N0601
arc: H00L0100 H02E0301
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H01W0100
arc: A5 V02N0101
arc: A7 V02N0101
arc: B5 N1_V02S0701
arc: B7 N1_V02S0701
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D5 N1_V02S0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: S1_V02S0101 F3
word: SLICEB.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111111101110
word: SLICED.K1.INIT 0000000001000100
word: SLICED.K0.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R29C19:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 E1_H02W0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: V00T0100 V02S0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A3 S1_V02N0501
arc: A6 E1_H02W0501
arc: A7 W1_H02E0501
arc: B0 S1_V02N0301
arc: B6 N1_V02S0501
arc: B7 F3
arc: C0 S1_V02N0401
arc: C3 H00L0000
arc: C4 V02S0201
arc: C7 V02N0001
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 W1_H02E0201
arc: D3 W1_H02E0001
arc: D4 H00L0100
arc: D6 V00B0000
arc: D7 V02N0601
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F6
arc: V00B0000 Q4
arc: W1_H02W0501 F7
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010110011001100
word: SLICEB.K1.INIT 1111101001010000
word: SLICED.K0.INIT 1011101110001000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R29C20:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W1_H02E0301
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 V06S0303
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02S0701
arc: A7 V02S0101
arc: B0 N1_V02S0301
arc: B7 N1_V02S0501
arc: C1 N1_V01S0100
arc: C2 V02N0401
arc: C4 W1_H02E0601
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: D4 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q4
arc: N3_V06N0103 Q2
arc: S1_V02S0001 Q0
arc: V01S0000 F7
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1010000010100000
word: SLICED.K1.INIT 0001000011010000
word: SLICEC.K0.INIT 1111000011111111
word: SLICEA.K0.INIT 1110111001000100
word: SLICEA.K1.INIT 1111010110100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C21:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 H02W0501
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: B0 S1_V02N0301
arc: B1 V02S0101
arc: B2 H02E0301
arc: C2 W1_H02E0601
arc: C6 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 H02E0001
arc: D6 V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q5
arc: E3_H06E0103 Q1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00T0000
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F6
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F6
arc: S1_V02S0201 F2
arc: S3_V06S0103 Q1
arc: S3_V06S0303 F6
arc: V01S0000 Q3
arc: V01S0100 Q4
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0501 Q7
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C22:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 N3_V06S0203
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A6 S1_V02N0101
arc: B0 V00T0000
arc: B4 H02W0101
arc: B7 V02N0501
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C6 H01E0001
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 N1_V02S0201
arc: D2 S1_V02N0001
arc: D3 V02S0201
arc: D4 V02N0601
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q6
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q2
arc: N1_V02N0401 F6
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 Q0
arc: V01S0100 Q7
arc: W1_H02W0701 Q5
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1100000011000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111010110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C23:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V01S0000
arc: V00B0000 V02N0001
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 E1_H01W0000
arc: A2 V00T0000
arc: A3 V02S0701
arc: A4 W1_H02E0701
arc: A5 W1_H02E0501
arc: A6 V02N0301
arc: A7 H02E0701
arc: B0 V02S0101
arc: B2 V02N0101
arc: B3 H02E0101
arc: B4 W1_H02E0301
arc: B5 H00L0000
arc: B6 W1_H02E0101
arc: B7 N1_V02S0701
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q3
arc: E3_H06E0103 Q1
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M3 H02W0201
arc: M4 V00B0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: W1_H02W0301 F3
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C24:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 H01E0101
arc: E3_H06E0003 H01E0001
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06E0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0601 V02N0601
arc: A0 V02N0501
arc: A1 W1_H02E0501
arc: A2 V02S0701
arc: A3 V02N0701
arc: A4 V00T0000
arc: A5 H02W0701
arc: A6 V02S0101
arc: A7 N1_V02S0101
arc: B0 V00B0000
arc: B1 H02W0101
arc: B2 H02E0301
arc: B3 W1_H02E0301
arc: B4 H00R0000
arc: B5 H00L0000
arc: B6 N1_V02S0501
arc: B7 V00B0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: E1_H02E0001 Q0
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M2 N1_V01N0001
arc: M4 E1_H02W0401
arc: M5 H02W0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V02N0201 Q0
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0601 F6
arc: V01S0000 F5
arc: W1_H02W0001 F0
arc: W1_H02W0301 F3
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C25:PLC2
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02E0601
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 V06N0203
arc: A0 W1_H02E0501
arc: A1 H01E0001
arc: A2 H02E0501
arc: A3 V00T0000
arc: A4 V02N0301
arc: A5 E1_H02W0701
arc: A6 S1_V02N0301
arc: A7 V02N0101
arc: B0 H02E0301
arc: B1 H02W0101
arc: B2 V01N0001
arc: B3 H02E0101
arc: B4 W1_H02E0101
arc: B5 S1_V02N0501
arc: B6 H02W0301
arc: B7 V02N0501
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E1_H02E0101 F3
arc: E1_H02E0201 F0
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q6
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F0
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 W1_H02E0201
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N1_V02N0601 F4
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q1
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q7
arc: V00B0100 Q7
arc: V01S0000 F2
arc: V01S0100 Q3
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C26:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 H02W0201
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 H02W0501
arc: V00B0000 E1_H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 H02E0701
arc: A5 W1_H02E0701
arc: A6 E1_H02W0501
arc: A7 V02N0301
arc: B0 V02S0301
arc: B1 E1_H02W0301
arc: B2 S1_V02N0101
arc: B3 V02N0301
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 V02N0701
arc: B7 S1_V02N0701
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q5
arc: E1_H02E0001 F2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F7
arc: N3_V06N0003 F3
arc: N3_V06N0303 F5
arc: S1_V02S0301 F3
arc: S1_V02S0401 F4
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q7
arc: S3_V06S0303 F5
arc: V01S0000 F6
arc: V01S0100 Q6
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C27:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00T0100 V02S0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: A2 V02N0701
arc: A3 V02S0701
arc: A4 F7
arc: A5 V02S0101
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 N1_V02S0501
arc: B5 W1_H02E0301
arc: C2 V02N0601
arc: C3 N1_V01N0001
arc: C4 W1_H02E0401
arc: C5 E1_H01E0101
arc: C7 N1_V02S0001
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: D3 H01E0101
arc: D4 V02S0401
arc: D5 V01N0001
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0701 F7
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M3 H00R0100
arc: M5 H00L0100
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q5
arc: S1_V02S0001 F2
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q3
arc: V00B0100 F7
arc: V01S0000 F7
arc: V01S0100 F7
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 0010011100000000
word: SLICEB.K1.INIT 0001000011010000
word: SLICEC.K0.INIT 0000101000100010
word: SLICEC.K1.INIT 0010000001110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R29C28:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H01E0101
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: N1_V02N0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: A0 F7
arc: A4 H02E0701
arc: A6 H02E0701
arc: A7 H02E0501
arc: B0 V02N0101
arc: B2 H02E0101
arc: B4 V02S0701
arc: B5 W1_H02E0301
arc: B6 V02S0701
arc: B7 H01E0101
arc: C0 F4
arc: C2 N1_V02S0601
arc: C3 W1_H02E0401
arc: C4 V02S0201
arc: C5 N1_V02S0201
arc: C6 E1_H02W0401
arc: C7 E1_H01E0101
arc: CE0 H00L0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D2 V00B0100
arc: D4 W1_H02E0201
arc: D5 H02E0001
arc: D6 V01N0001
arc: D7 W1_H02E0001
arc: E1_H01E0101 F5
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 H02W0501
arc: M2 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0201 Q0
arc: S1_V02S0601 F6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100110100000001
word: SLICED.K1.INIT 0000000100100011
word: SLICEC.K0.INIT 0000001010001010
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000100000101010
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C29:PLC2
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 S1_V02N0601
arc: W1_H02W0501 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: W1_H02W0701 W3_H06E0203
arc: A0 H02E0501
arc: A1 W1_H02E0701
arc: A7 W1_H02E0701
arc: B0 N1_V02S0101
arc: B1 V02S0101
arc: B7 V02S0701
arc: C0 V02N0601
arc: C1 V02N0401
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D7 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0701 F7
arc: V01S0000 F1
arc: V01S0100 Q0
word: SLICEA.K1.INIT 0000001010100010
word: SLICED.K1.INIT 0000100000101010
word: SLICEA.K0.INIT 1011100010111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C2:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C30:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0303 H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203

.tile R29C31:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0103 W3_H06E0103

.tile R29C32:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R29C34:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R29C35:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R29C37:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: E3_H06E0203 W3_H06E0103

.tile R29C38:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R29C39:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R29C3:PLC2
arc: E1_H02E0501 V02S0501
arc: H00L0000 V02S0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02S0101
arc: A0 H00L0000
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B3 Q3
arc: CE1 S1_V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q5
arc: E1_H02E0701 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q2
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q4
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: V01S0100 Q3
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R29C40:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R29C41:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R29C43:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203

.tile R29C44:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R29C46:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303

.tile R29C47:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: V01S0100 N3_V06S0303

.tile R29C48:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R29C49:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203

.tile R29C4:PLC2
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q5
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q1
arc: S1_V02S0001 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R29C5:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: H00R0000 V02N0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B6 V01S0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q4
arc: S1_V02S0701 Q7
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R29C6:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E3_H06E0203 N3_V06S0203
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q5
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q7
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R29C7:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0103 N3_V06S0103
arc: A2 E1_H01E0001
arc: A4 V00B0000
arc: A5 Q5
arc: B0 V00T0000
arc: B1 Q1
arc: B3 Q3
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0100 Q2
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R29C8:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 S3_V06N0003
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 S3_V06N0203
arc: A0 H00L0000
arc: A2 E1_H02W0701
arc: A3 H02W0501
arc: A5 Q5
arc: A6 N1_V02S0301
arc: B0 E1_H02W0301
arc: B2 H02E0301
arc: B3 N1_V02S0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: B7 V02N0501
arc: C0 F6
arc: C2 W1_H02E0401
arc: C3 N1_V02S0401
arc: C4 V02N0001
arc: C5 H02W0401
arc: C6 V02N0001
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 H02W0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 H02W0001
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q6
arc: E1_H02E0001 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00B0000
arc: M4 E1_H02W0401
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q1
arc: S1_V02S0301 Q1
arc: S1_V02S0501 Q7
arc: S3_V06S0103 Q2
arc: V00T0100 F3
arc: V01S0000 F0
arc: V01S0100 Q6
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111011111010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1111100011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C9:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 S3_V06N0203
arc: H00R0000 V02S0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 H01E0101
arc: W3_H06W0203 S3_V06N0203
arc: A0 S1_V02N0501
arc: A1 H00R0000
arc: A2 V02S0501
arc: A3 V01N0101
arc: A5 N1_V02S0101
arc: A7 H00L0000
arc: B3 H02E0301
arc: B5 V02N0701
arc: B7 V00T0000
arc: C0 S1_V02N0601
arc: C1 H02W0601
arc: C2 V02N0401
arc: C5 S1_V02N0001
arc: C7 V00T0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D5 V02S0601
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q1
arc: S1_V02S0501 F7
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 0010011111111111
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111000010101010
word: SLICED.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C10:PLC2
arc: E1_H02E0201 V06N0103
arc: V00T0000 H02W0201
arc: W1_H02W0201 V06N0103
arc: E1_H02E0101 W3_H06E0103
arc: S1_V02S0701 W3_H06E0203
arc: CLK0 G_HPBX0100
arc: D2 V02N0201
arc: F2 F2_SLICE
arc: H01W0100 F2
arc: LSR1 H02E0301
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C11:PLC2
arc: V00T0100 H02E0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00T0000 F0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C2:PLC2
arc: E1_H02E0701 V06N0203
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: A0 E1_H02W0501
arc: A2 V00T0000
arc: A3 V02N0701
arc: A5 H02E0501
arc: A7 E1_H02W0701
arc: B4 S1_V02N0501
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E3_H06E0003 F3
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0401 F4
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00T0000 Q2
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C3:PLC2
arc: V00B0000 V02N0001
arc: A4 S1_V02N0101
arc: A5 V00B0000
arc: A7 V02S0301
arc: B0 V00T0000
arc: B1 E1_H02W0301
arc: B2 S1_V02N0301
arc: B3 V01N0001
arc: B6 V02N0501
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0301 F3
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C4:PLC2
arc: E1_H02E0701 E3_H06W0203
arc: S1_V02S0501 H01E0101
arc: V00B0000 S1_V02N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: A1 V01N0101
arc: A3 W1_H02E0701
arc: A5 V02N0101
arc: B0 V00T0000
arc: B2 H02W0101
arc: B4 V02N0701
arc: B6 S1_V02N0701
arc: B7 V02N0501
arc: CLK0 G_HPBX0100
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0101 F1
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: S3_V06S0303 F6
arc: V00T0000 Q0
arc: V01S0000 F7
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C5:PLC2
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 S3_V06N0003
arc: A1 V02N0501
arc: A2 H02E0701
arc: A4 E1_H02W0701
arc: A5 V02N0101
arc: A7 H02W0701
arc: B0 V00T0000
arc: B3 V02N0301
arc: B6 E1_H02W0301
arc: CLK0 G_HPBX0100
arc: E1_H02E0401 F4
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0203 F7
arc: V00T0000 Q0
arc: V01S0000 F1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C6:PLC2
arc: V00B0000 S1_V02N0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S3_V06N0203
arc: B0 E1_H01W0100
arc: B1 V00B0000
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D7 H02W0201
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q2
arc: V00B0100 F7
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1111000011111111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C7:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 W1_H02E0401
arc: S1_V02S0301 H02W0301
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 E1_H01W0100
arc: CLK0 G_HPBX0100
arc: D7 V02N0401
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0100 F7
word: SLICED.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C8:PLC2
arc: H00R0000 H02E0401
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0301 W3_H06E0003
arc: CLK0 G_HPBX0100
arc: D2 H02E0201
arc: F2 F2_SLICE
arc: H01W0100 Q3
arc: LSR1 V00T0000
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00T0000 F2
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C9:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: H00R0100 E1_H02W0501
arc: CLK0 G_HPBX0100
arc: D2 H02W0201
arc: F2 F2_SLICE
arc: LSR1 V00T0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 F2
arc: W1_H02W0301 Q1
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C10:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 H01E0001
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 S3_V06N0203
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: A3 W1_H02E0701
arc: A4 V02N0101
arc: A6 H00L0000
arc: B0 H02E0101
arc: B1 W1_H02E0301
arc: B2 V02S0301
arc: B5 V02N0501
arc: B7 V02N0701
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M2 H02W0601
arc: M4 V00B0000
arc: M5 H00L0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q7
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q2
arc: V01S0000 Q4
arc: V01S0100 Q5
arc: W1_H02W0001 Q0
arc: W1_H02W0201 F0
arc: W1_H02W0301 F1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C11:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0303 S3_V06N0303
arc: W3_H06W0203 E3_H06W0203
arc: A4 E1_H02W0501
arc: A5 V02N0301
arc: A7 H00L0000
arc: B0 V02N0101
arc: B1 S1_V02N0301
arc: B2 H02E0101
arc: B3 H02E0301
arc: B6 V02N0501
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0601 Q4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M1 H00L0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H02E0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: S1_V02S0701 Q5
arc: S3_V06S0003 F0
arc: V01S0000 Q3
arc: V01S0100 Q0
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C12:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E1_H02W0201
arc: W3_H06W0003 E1_H02W0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: A0 E1_H02W0501
arc: A4 S1_V02N0301
arc: A5 V00B0000
arc: A6 H00R0000
arc: B1 V02N0101
arc: B2 S1_V02N0101
arc: B3 N1_V02S0101
arc: B7 E1_H02W0301
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: M2 V00T0000
arc: M5 H00L0000
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q6
arc: S1_V02S0101 F3
arc: S1_V02S0501 Q5
arc: S3_V06S0303 F5
arc: V01S0000 F1
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R30C13:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0003 H01E0001
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A2 H02E0501
arc: A3 V02S0501
arc: C3 H02W0601
arc: CLK0 G_HPBX0100
arc: D3 V02N0201
arc: E1_H01E0101 Q1
arc: F2 F5B_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q1
arc: V01S0100 F2
arc: W1_H02W0001 Q0
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1111010110100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R30C14:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: B5 V02S0501
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C5 W1_H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 S1_V02N0201
arc: D2 V00T0100
arc: D4 V01N0001
arc: D5 H00L0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0601 Q6
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q1
arc: H00R0000 F4
arc: H01W0000 Q2
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0501 Q5
arc: S1_V02S0001 F0
arc: S1_V02S0301 Q1
arc: S1_V02S0601 Q6
arc: V01S0000 Q0
arc: V01S0100 F0
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R30C15:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: H00L0100 V02N0301
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 V02N0401
arc: W1_H02W0501 H01E0101
arc: H01W0100 W3_H06E0303
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02S0501
arc: C0 H02E0601
arc: C1 S1_V02N0601
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1010101011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R30C16:PLC2
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S3_V06S0203 N1_V02S0701
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E3_H06W0303
arc: H01W0100 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R30C17:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 H06E0103
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: S1_V02S0001 W3_H06E0003
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: B2 W1_H02E0101
arc: B5 V01S0000
arc: C2 N1_V02S0401
arc: C5 V00T0000
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 N1_V01S0000
arc: D5 E1_H02W0001
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0003 Q0
arc: S1_V02S0701 Q5
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C18:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 H02W0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 N1_V02S0301
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A5 S1_V02N0101
arc: A7 S1_V02N0101
arc: B5 V02S0701
arc: B7 V02S0701
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D5 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0501 Q7
arc: N3_V06N0203 Q7
arc: S1_V02S0301 F3
arc: V01S0100 Q7
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111101110
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001000100000000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1111000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C19:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 V06S0003
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A2 H02E0701
arc: A5 V00B0000
arc: A6 H02E0501
arc: B0 V02N0101
arc: B4 E1_H02W0301
arc: B5 W1_H02E0301
arc: C0 V02N0401
arc: C2 H02W0401
arc: C4 V00T0000
arc: C5 F4
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V00B0100
arc: D2 V02S0201
arc: D4 V02N0401
arc: D5 H02E0201
arc: D6 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: LSR1 H02W0501
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00T0000 Q2
arc: W1_H02W0501 F5
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K0.INIT 0000000001010101
word: SLICEC.K1.INIT 1111100001110000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C20:PLC2
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 V06S0203
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 V06N0303
arc: A0 V02S0701
arc: A2 V00B0000
arc: A3 H02E0501
arc: A4 N1_V01N0101
arc: B2 H02E0301
arc: B4 H00R0000
arc: C0 V02S0401
arc: C2 F4
arc: C3 E1_H02W0601
arc: C4 W1_H02E0401
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 V02N0201
arc: D2 N1_V01S0000
arc: D3 V02S0001
arc: D4 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q4
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F3
arc: N3_V06N0103 Q2
arc: S1_V02S0401 Q4
word: SLICEB.K0.INIT 1000100010001011
word: SLICEC.K0.INIT 0000000000011101
word: SLICEB.K1.INIT 1111101001010000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C21:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 V06N0303
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: A0 N1_V02S0501
arc: A3 E1_H01E0001
arc: A4 V02N0101
arc: A5 W1_H02E0701
arc: B2 H00L0000
arc: B6 H01E0101
arc: B7 V02N0501
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q4
arc: N1_V02N0501 Q5
arc: N3_V06N0303 Q5
arc: S1_V02S0001 Q2
arc: S3_V06S0303 Q5
arc: V00T0100 Q3
arc: V01S0000 Q4
arc: V01S0100 F2
arc: W1_H02W0001 Q0
arc: W1_H02W0401 Q6
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C22:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 V06S0303
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 S1_V02N0701
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02E0501
arc: A3 V01N0101
arc: A4 V00T0000
arc: A5 N1_V02S0101
arc: A6 H02W0501
arc: B1 V00B0000
arc: B2 V02N0301
arc: B7 N1_V02S0701
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F1
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q3
arc: N1_V02N0501 F5
arc: N1_V02N0701 F7
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C23:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 H01E0101
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02E0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02W0401
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V01N0101
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 V06N0003
arc: A4 E1_H02W0501
arc: A6 H02W0701
arc: B0 E1_H02W0101
arc: B1 V02N0301
arc: B2 H00L0000
arc: B3 H02W0101
arc: B5 E1_H02W0301
arc: B7 V00B0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q2
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: E1_H02E0701 Q5
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: LSR1 V00T0100
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H02W0201
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: S1_V02S0501 F5
arc: V01S0100 F1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C24:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 V02S0201
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 V01N0101
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0303 V01N0101
arc: A1 W1_H02E0501
arc: A5 S1_V02N0101
arc: A7 H02W0701
arc: B0 H02E0101
arc: B2 V02S0301
arc: B3 E1_H02W0101
arc: B4 V02N0501
arc: B6 V00T0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q3
arc: E1_H02E0301 F3
arc: E1_H02E0401 Q4
arc: E1_H02E0701 Q5
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q5
arc: N1_V02N0301 Q3
arc: S1_V02S0101 Q1
arc: S1_V02S0401 Q6
arc: S1_V02S0601 F6
arc: S3_V06S0203 F4
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C25:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H01E0001
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 H02W0401
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303
arc: W3_H06W0203 E3_H06W0203
arc: A2 V00B0000
arc: A4 V02N0101
arc: A5 N1_V02S0301
arc: A7 N1_V01N0101
arc: B2 V02S0301
arc: B3 S1_V02N0101
arc: B5 V02S0701
arc: B6 V02N0701
arc: B7 V01S0000
arc: C2 H02E0401
arc: C3 H00L0000
arc: C4 V02S0201
arc: C5 H02W0401
arc: C6 W1_H02E0601
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0001
arc: D3 V00T0100
arc: D4 N1_V02S0601
arc: D5 E1_H02W0001
arc: D6 V01N0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0701 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M2 V00T0000
arc: M3 H01W0100
arc: M5 H00R0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N3_V06N0003 Q0
arc: S1_V02S0201 Q2
arc: S3_V06S0203 Q7
arc: V00B0100 Q5
arc: V01S0000 Q5
arc: V01S0100 F3
word: SLICED.K1.INIT 0011010100000000
word: SLICEB.K0.INIT 0001101100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1111101001010000
word: SLICED.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K1.INIT 0011010100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C26:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 H06W0303
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H01W0100
arc: E1_H02E0701 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0203 W3_H06E0203
arc: A0 H02W0501
arc: A1 F5
arc: A2 V00B0000
arc: A3 W1_H02E0501
arc: A5 W1_H02E0501
arc: A6 W1_H02E0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B3 V02S0101
arc: B4 S1_V02N0501
arc: B5 H01E0101
arc: B6 V01S0000
arc: B7 V00T0000
arc: C0 N1_V02S0601
arc: C1 H02E0601
arc: C2 W1_H02E0601
arc: C3 H00L0000
arc: C4 S1_V02N0001
arc: C5 V02S0001
arc: C6 V02N0201
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE1 N1_V02S0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 V02S0201
arc: D4 W1_H02E0001
arc: D5 H02W0001
arc: D6 H02W0001
arc: D7 W1_H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M3 H00R0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q0
arc: N3_V06N0103 Q1
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q0
arc: V01S0100 F3
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0101001100000000
word: SLICED.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 0000000000100111
word: SLICEA.K0.INIT 1000100010001011
word: SLICEC.K1.INIT 0000000000011011
word: SLICEA.K1.INIT 1100000011010001
word: SLICEC.K0.INIT 1111110000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C27:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02W0201
arc: H00L0100 H02W0301
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 H00R0000
arc: A2 S1_V02N0501
arc: A3 H01E0001
arc: A4 V00T0000
arc: A5 N1_V01S0100
arc: A6 N1_V01S0100
arc: A7 V02N0101
arc: B0 V00T0000
arc: B1 S1_V02N0301
arc: B2 F3
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 V02S0501
arc: C0 H00L0000
arc: C1 F6
arc: C2 H00L0000
arc: C3 N1_V01S0100
arc: C4 V02N0001
arc: C5 F4
arc: C6 V02S0201
arc: C7 V02N0001
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 W1_H02E0001
arc: D2 V00T0100
arc: D3 W1_H02E0201
arc: D5 V02N0401
arc: D6 H01W0000
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q4
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 E1_H02W0401
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q2
arc: S1_V02S0401 Q6
arc: S3_V06S0103 Q1
arc: V00B0000 Q4
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q2
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1100000011000101
word: SLICEC.K1.INIT 0000000101000101
word: SLICEC.K0.INIT 1010110010101100
word: SLICED.K0.INIT 0000010000010101
word: SLICEA.K1.INIT 1000100010001101
word: SLICEB.K1.INIT 0000000100001101
word: SLICEB.K0.INIT 1010000010100011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C28:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: H00L0100 V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0601
arc: V00B0100 H02E0501
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00R0000
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 H02E0701
arc: A4 H02E0501
arc: A5 H02E0701
arc: A6 W1_H02E0701
arc: B0 V02S0101
arc: B1 V02S0301
arc: B2 W1_H02E0301
arc: B4 F3
arc: B6 S1_V02N0501
arc: C0 F4
arc: C1 W1_H02E0401
arc: C2 H02E0601
arc: C3 E1_H02W0401
arc: C4 H02E0401
arc: C5 W1_H02E0601
arc: C6 V00T0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 W1_H02E0201
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 H02E0001
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q1
arc: V01S0100 Q0
arc: W1_H02W0101 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 0001101100000000
word: SLICEA.K1.INIT 1100000011010001
word: SLICEB.K0.INIT 0000001100000101
word: SLICEC.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 0000000100001011
word: SLICEB.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1000100010001011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C29:PLC2
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 W1_H02E0001
arc: V00T0000 V02N0601
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 N1_V01S0100
arc: A0 F7
arc: A4 W1_H02E0701
arc: A7 W1_H02E0501
arc: B0 V02S0301
arc: B7 V00B0000
arc: C0 H02E0401
arc: C4 N1_V02S0001
arc: C7 V02S0201
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D4 H02W0201
arc: D7 W1_H02E0001
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
arc: V00B0000 F4
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100000011000101
word: SLICED.K1.INIT 0000000000011011
word: SLICEC.K0.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C2:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103

.tile R30C30:PLC2
arc: N3_V06N0103 H06E0103
arc: W1_H02W0601 N3_V06S0303
arc: S1_V02S0001 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203

.tile R30C31:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R30C33:PLC2
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203

.tile R30C36:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R30C37:PLC2
arc: W3_H06W0103 S3_V06N0103

.tile R30C39:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0303 S3_V06N0303

.tile R30C3:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 E1_H01W0000
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00T0000 V02S0601
arc: A5 V00T0000
arc: A6 E1_H01W0000
arc: B5 V02S0701
arc: C5 V02S0201
arc: C6 V02N0001
arc: D5 V02S0401
arc: D6 H00L0100
arc: E1_H01E0001 F6
arc: E1_H02E0401 F6
arc: E1_H02E0701 F5
arc: E3_H06E0303 F6
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V02N0601 F6
arc: V01S0000 F6
word: SLICED.K0.INIT 0101111100001010
word: SLICEC.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R30C42:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R30C43:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R30C45:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103

.tile R30C47:PLC2
arc: S3_V06S0103 N1_V01S0100

.tile R30C48:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R30C4:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: A1 H00L0000
arc: A2 F7
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 V00B0000
arc: A7 H02E0501
arc: B1 S1_V02N0301
arc: B2 H01W0100
arc: B3 V02S0301
arc: B4 F3
arc: B5 E1_H02W0101
arc: B7 N1_V01S0000
arc: C1 V02N0601
arc: C2 H02W0401
arc: C3 N1_V02S0401
arc: C5 H02E0601
arc: C7 V00T0100
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D1 V02N0201
arc: D2 N1_V02S0001
arc: D3 V02S0001
arc: D4 E1_H01W0100
arc: D5 F0
arc: D7 V02S0401
arc: E1_H01E0001 Q7
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F4
arc: M0 V00B0100
arc: M2 W1_H02E0601
arc: M3 H00R0100
arc: M4 W1_H02E0401
arc: M5 H00L0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0701 Q7
arc: N3_V06N0303 Q5
arc: S1_V02S0001 F2
arc: S1_V02S0101 Q3
arc: S1_V02S0501 Q5
arc: S3_V06S0203 Q7
arc: S3_V06S0303 F5
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0000000001111111
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1000100000000000
word: SLICED.K1.INIT 0000100000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R30C5:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: H00L0000 V02S0201
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 V02S0101
arc: W1_H02W0401 N1_V02S0401
arc: A0 E1_H02W0701
arc: A1 N1_V02S0501
arc: A2 V02S0701
arc: A4 F5
arc: A5 E1_H02W0501
arc: A7 V02S0301
arc: B0 V02N0301
arc: B1 H00R0100
arc: B2 H00L0000
arc: B4 S1_V02N0701
arc: B7 V00B0100
arc: C0 V02S0601
arc: C1 E1_H01W0000
arc: C2 N1_V01S0100
arc: C4 S1_V02N0001
arc: C5 E1_H01E0101
arc: C7 V02S0001
arc: D0 V02N0201
arc: D1 F2
arc: D2 N1_V01S0000
arc: D4 V02N0601
arc: D5 S1_V02N0401
arc: D7 V02S0401
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F1
arc: V01S0100 F4
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1101000001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R30C6:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06W0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: A1 V02N0701
arc: A4 H02E0501
arc: A6 H02W0701
arc: A7 H02W0701
arc: B1 E1_H02W0101
arc: B4 H00R0000
arc: B6 V00B0100
arc: B7 V00B0100
arc: C1 E1_H02W0601
arc: C4 V02S0201
arc: C6 H02E0401
arc: C7 V02N0201
arc: D1 H02W0001
arc: D4 H00L0100
arc: D6 V00B0000
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: N1_V01N0101 F1
arc: S1_V02S0401 F6
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R30C7:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02S0001
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06E0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02S0701
arc: A2 F7
arc: A5 S1_V02N0101
arc: A6 F5
arc: B0 V00B0000
arc: B2 V02S0301
arc: B5 W1_H02E0101
arc: B7 H02W0301
arc: C0 H00R0100
arc: C2 H02E0601
arc: C5 V02N0001
arc: C6 H01E0001
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 F0
arc: D5 V02N0401
arc: D6 E1_H02W0001
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q3
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H02E0201
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q1
arc: S3_V06S0303 F6
arc: V01S0100 Q6
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1111111111101010
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R30C8:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: A0 E1_H02W0501
arc: A1 N1_V02S0701
arc: A2 E1_H02W0501
arc: A3 V00T0000
arc: A4 V02S0101
arc: A5 V00T0100
arc: A6 H02W0501
arc: A7 H02W0501
arc: B0 V02S0301
arc: B1 E1_H02W0301
arc: B2 H02W0101
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B5 N1_V02S0501
arc: B7 V00B0000
arc: C2 N1_V01S0100
arc: C3 H02W0601
arc: C4 H01E0001
arc: C5 N1_V02S0201
arc: C6 V02S0001
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D3 V02N0201
arc: D4 H00L0100
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 V02S0401
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N3_V06N0203 F4
arc: S1_V02S0601 F6
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 1100110011001000
word: SLICEA.K0.INIT 1110111001000100
word: SLICEA.K1.INIT 1100110010101010
word: SLICEB.K0.INIT 1101100011011000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1111111110000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R30C9:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02E0501
arc: A4 N1_V01S0100
arc: A5 V02S0101
arc: A7 V02S0301
arc: B2 V02N0301
arc: B3 S1_V02N0301
arc: B6 N1_V01S0000
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 E1_H02W0401
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q3
arc: S1_V02S0001 F2
arc: S1_V02S0301 Q1
arc: S3_V06S0103 Q2
arc: V01S0000 Q3
arc: V01S0100 F6
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F3
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C10:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 N3_V06S0203
arc: A0 F5
arc: A1 H00R0000
arc: A2 F5
arc: A3 F5
arc: A4 F5
arc: A5 F7
arc: A6 V02S0101
arc: A7 V02S0301
arc: B1 H01W0100
arc: B2 H02W0301
arc: B4 H02W0101
arc: B5 F1
arc: B6 V00B0100
arc: B7 W1_H02E0101
arc: C0 N1_V01S0100
arc: C1 N1_V01N0001
arc: C2 H00R0100
arc: C3 N1_V02S0401
arc: C5 H01E0001
arc: C6 V02N0201
arc: C7 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 S1_V02N0001
arc: D3 N1_V01S0000
arc: D4 V02S0401
arc: D5 V02N0401
arc: D6 N1_V02S0601
arc: D7 H00L0100
arc: E1_H01E0101 Q2
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F5
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q3
arc: N1_V02N0401 F6
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V01S0000 Q4
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 1111111000000000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEA.K0.INIT 1111101001010000
word: SLICEC.K0.INIT 1110111001000100
word: SLICEB.K0.INIT 1110010011100100
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R31C11:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02E0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N3_V06S0203
arc: S1_V02S0301 W3_H06E0003
arc: A0 N1_V02S0701
arc: A2 H02W0701
arc: A3 S1_V02N0701
arc: A4 S1_V02N0101
arc: A5 V02S0101
arc: A6 H02E0701
arc: A7 H02W0501
arc: B0 H02W0101
arc: B2 H02E0301
arc: B3 V02N0101
arc: B4 V02N0501
arc: B6 N1_V01S0000
arc: B7 E1_H02W0101
arc: C0 V02S0601
arc: C2 N1_V01S0100
arc: C3 H02E0401
arc: C4 V01N0101
arc: C5 E1_H02W0601
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: D5 V02N0401
arc: D6 E1_H01W0100
arc: D7 V02S0401
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H02W0001
arc: M3 H00L0100
arc: M4 V00B0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0001 F2
arc: N1_V02N0601 F6
arc: N3_V06N0003 F3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: S1_V02S0401 Q4
arc: S1_V02S0601 F4
arc: V00B0100 F5
arc: V01S0000 Q6
arc: W1_H02W0001 F0
arc: W1_H02W0301 Q1
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 1010000000000000
word: SLICED.K1.INIT 1111000011100000
word: SLICEB.K1.INIT 1111111000000000
word: SLICEB.K0.INIT 1111111000000000
word: SLICED.K0.INIT 1111000011100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C12:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V02S0401
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0301
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02N0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 N3_V06S0303
arc: A0 N1_V02S0701
arc: A2 V02N0501
arc: A4 N1_V01N0101
arc: A5 V02S0301
arc: A6 H02E0501
arc: B0 N1_V02S0301
arc: B2 H00R0100
arc: B4 E1_H02W0101
arc: B5 V02S0501
arc: B6 H02E0101
arc: C0 E1_H02W0401
arc: C2 F4
arc: C4 H02E0601
arc: C6 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D2 H02E0001
arc: D4 S1_V02N0401
arc: D5 V02S0401
arc: D6 S1_V02N0401
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: M3 H00L0100
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: V00B0100 F5
arc: V01S0000 F2
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q5
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 1000100000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1111100011110000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C13:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V06S0003
arc: H00L0100 V02S0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 H06W0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 V01N0001
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: N3_V06N0303 W3_H06E0303
arc: W3_H06W0003 N3_V06S0003
arc: B1 S1_V02N0301
arc: B3 V01N0001
arc: C1 V02S0401
arc: C3 S1_V02N0601
arc: C4 H02W0601
arc: C5 V00T0000
arc: CE2 H00L0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D4 H02E0001
arc: D5 V02N0601
arc: E1_H01E0001 F0
arc: E1_H02E0501 F5
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H00R0000 Q6
arc: H01W0000 Q3
arc: H01W0100 F4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H00L0000
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0301 Q1
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: V00B0100 Q7
arc: V01S0000 F5
arc: V01S0100 F4
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q6
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R31C14:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02W0001
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 V01N0001
arc: V00B0000 V02S0201
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: N3_V06N0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 H02E0701
arc: A5 Q5
arc: B0 H01W0100
arc: B7 V01S0000
arc: C0 H02W0401
arc: C5 W1_H02E0401
arc: C7 E1_H01E0101
arc: CE1 H00L0000
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D5 V00B0000
arc: D7 V00B0000
arc: E1_H01E0101 Q4
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: S1_V02S0001 Q2
arc: S1_V02S0501 F7
arc: V00B0100 F5
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R31C15:PLC2
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0701 N3_V06S0203
arc: V00T0000 V02S0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0601
arc: A0 H02E0501
arc: A2 V02N0501
arc: B1 W1_H02E0101
arc: B2 N1_V02S0301
arc: B7 H02E0101
arc: C1 H00R0100
arc: C2 N1_V02S0401
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D2 N1_V02S0201
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q3
arc: LSR1 H02W0301
arc: M0 V00T0000
arc: M2 V00B0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00B0100 F7
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C16:PLC2
arc: E1_H02E0301 V01N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 N1_V02S0601
arc: S1_V02S0501 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103

.tile R31C17:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06W0003
arc: S1_V02S0001 H02W0001
arc: V00T0000 N1_V02S0401
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 S1_V02N0701
arc: B0 V02N0101
arc: B1 V00T0000
arc: C0 S1_V02N0401
arc: C1 V02N0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1101100011011000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C18:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N3_V06S0203
arc: A0 S1_V02N0501
arc: B0 V02N0301
arc: C0 V02N0601
arc: C1 V02N0401
arc: D0 V02N0001
arc: E1_H01E0001 F3
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
word: SLICEA.K0.INIT 1111111100011111
word: SLICEA.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R31C19:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 H01E0001
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: S1_V02S0201 E1_H02W0201
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0501
arc: A2 S1_V02N0701
arc: A4 S1_V02N0301
arc: A5 S1_V02N0101
arc: A6 S1_V02N0301
arc: A7 S1_V02N0101
arc: B0 W1_H02E0301
arc: B2 H01W0100
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 V02N0601
arc: C2 E1_H02W0401
arc: C4 V02N0001
arc: C5 V02N0201
arc: C6 V02N0001
arc: C7 V02N0201
arc: CE0 H00L0000
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 E1_H02W0001
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: N3_V06N0003 Q0
arc: S3_V06S0303 F5
arc: V01S0000 Q3
arc: W1_H02W0201 F2
arc: W1_H02W0301 Q3
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 0000000000110010
word: SLICEC.K1.INIT 1111101011001000
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000010100000100
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0001001100110011
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C20:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 W1_H02E0501
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H02E0401
arc: C3 H02E0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: H01W0100 F3
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
word: SLICEA.K0.INIT 1111111111101111
word: SLICEA.K1.INIT 1100111111001111
word: SLICEB.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R31C21:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 V06S0103
arc: H00L0000 N1_V02S0001
arc: H00R0100 H02W0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A4 V02N0301
arc: A6 H02E0701
arc: B4 H02E0101
arc: B6 N1_V02S0501
arc: B7 V02N0501
arc: C0 S1_V02N0401
arc: C1 V02S0601
arc: C2 V02S0401
arc: C3 W1_H02E0601
arc: C4 E1_H01E0101
arc: C6 V02N0001
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V01S0100
arc: D2 V02N0201
arc: D3 H01E0101
arc: D4 H01W0000
arc: D6 V00B0000
arc: D7 N1_V02S0401
arc: E1_H02E0401 F6
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M3 H02E0201
arc: M4 V00T0000
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q7
arc: N3_V06N0003 F3
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q6
arc: V01S0000 F4
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0011001011001000
word: SLICED.K1.INIT 0000001111001111
word: SLICEB.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1010101010111010
word: SLICEA.K1.INIT 0000111111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R31C22:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 V02S0301
arc: V00T0100 E1_H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0701
arc: A1 E1_H01E0001
arc: B0 F3
arc: B1 H02W0101
arc: B2 V02N0101
arc: B4 F3
arc: B5 F3
arc: C3 V02N0601
arc: C4 V01N0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 V01S0100
arc: D3 V02N0201
arc: D4 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F5
arc: E1_H02E0001 Q2
arc: E1_H02E0101 F3
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: H01W0000 F3
arc: H01W0100 F5
arc: LSR1 W1_H02E0301
arc: M3 H02E0201
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q4
arc: N1_V02N0101 F3
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q3
arc: N1_V02N0601 Q4
arc: N1_V02N0701 F5
arc: N3_V06N0003 F3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: S3_V06S0203 Q4
arc: S3_V06S0303 F5
arc: V01S0000 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 0011001100110011
word: SLICEC.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1110111001000100
word: SLICEA.K0.INIT 1110111000100010
word: SLICEB.K1.INIT 0000000011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C23:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 E1_H02W0601
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H01W0100
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0000
arc: A1 H00L0000
arc: A3 H02W0501
arc: A5 V02N0301
arc: A6 F7
arc: A7 S1_V02N0101
arc: B0 F3
arc: B2 E1_H02W0101
arc: B3 F1
arc: B5 V02N0501
arc: B6 H02W0301
arc: B7 V02N0701
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 S1_V02N0601
arc: C3 V02S0601
arc: C5 S1_V02N0201
arc: C6 H02W0601
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02S0201
arc: D2 V02N0201
arc: D3 N1_V02S0001
arc: D5 V02N0601
arc: D6 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q0
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0203 F7
arc: S1_V02S0401 F4
arc: V01S0000 Q0
word: SLICEA.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1011000011100000
word: SLICEB.K1.INIT 0000000000011011
word: SLICED.K0.INIT 1000100010000000
word: SLICEA.K0.INIT 1010000010100011
word: SLICED.K1.INIT 0100010001000100
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C24:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: V00B0100 H02W0501
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 E3_H06W0203
arc: A3 V00T0000
arc: A4 S1_V02N0301
arc: A5 F7
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 H02E0101
arc: B5 S1_V02N0501
arc: C4 S1_V02N0001
arc: C5 H02E0401
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 V00T0100
arc: D4 V01N0001
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0301 F3
arc: N3_V06N0203 F4
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q1
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: S3_V06S0303 F5
arc: V00T0000 Q2
arc: V01S0000 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0101 F1
arc: W3_H06W0003 Q0
arc: W3_H06W0303 F5
word: SLICEA.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 0000000000100010
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K1.INIT 1000000010000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C25:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: N1_V02N0001 W3_H06E0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: A4 V00T0100
arc: A5 W1_H02E0701
arc: A7 V00T0100
arc: B0 V02N0101
arc: B1 V01N0001
arc: B2 H00L0000
arc: B3 H02E0101
arc: B4 W1_H02E0301
arc: B5 W1_H02E0101
arc: B6 W1_H02E0101
arc: B7 H01E0101
arc: C1 H02E0401
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 N1_V02S0201
arc: C6 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V02N0201
arc: D2 S1_V02N0201
arc: D3 V02S0001
arc: D5 V00B0000
arc: D6 H02E0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M5 H02W0001
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F7
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F4
arc: N1_V02N0501 F5
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: V01S0100 F6
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1101100011011000
word: SLICED.K1.INIT 1101100011011000
word: SLICEC.K1.INIT 1011101110001000
word: SLICED.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C26:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0203 H01E0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0303 W3_H06E0303
arc: A0 V01N0101
arc: A2 F7
arc: A3 W1_H02E0501
arc: A4 V00T0100
arc: A5 S1_V02N0301
arc: A7 H02W0501
arc: B0 H02E0301
arc: B1 S1_V02N0301
arc: B2 V02S0101
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B6 S1_V02N0501
arc: B7 V01S0000
arc: C0 H00L0100
arc: C1 V02N0401
arc: C2 F4
arc: C4 N1_V02S0201
arc: C5 V00T0000
arc: C6 W1_H02E0601
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 H02E0201
arc: D2 V02N0201
arc: D3 H02E0201
arc: D4 V02S0401
arc: D5 V02N0601
arc: D6 V00B0000
arc: D7 H02W0001
arc: E1_H01E0001 F1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F0
arc: V01S0000 F6
arc: W1_H02W0001 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0000000000011011
word: SLICEC.K0.INIT 0101000000110000
word: SLICED.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K1.INIT 1011101110001000
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1100000010100000
word: SLICEB.K0.INIT 1100110100000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R31C27:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 H02W0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H06E0303
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02W0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N1_V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A1 V02S0701
arc: A3 W1_H02E0501
arc: A4 S1_V02N0301
arc: A5 E1_H02W0501
arc: A7 F5
arc: B0 V00B0000
arc: B1 F3
arc: B2 H00R0100
arc: B3 V02S0101
arc: B4 S1_V02N0501
arc: B6 S1_V02N0501
arc: B7 V02S0501
arc: C0 N1_V02S0401
arc: C1 H02W0401
arc: C2 W1_H02E0601
arc: C3 F4
arc: C5 V02N0001
arc: C6 S1_V02N0001
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H02W0001
arc: D2 H02E0201
arc: D3 V00T0100
arc: D4 W1_H02E0001
arc: D5 S1_V02N0601
arc: D6 S1_V02N0401
arc: D7 H02W0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q2
arc: N1_V02N0301 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: S3_V06S0103 Q1
arc: V01S0000 Q0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K1.INIT 0000000100110001
word: SLICEA.K0.INIT 1100110100000001
word: SLICEC.K0.INIT 1011101110001000
word: SLICEB.K1.INIT 0001000100000011
word: SLICEA.K1.INIT 1111000100000001
word: SLICEB.K0.INIT 1111000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C28:PLC2
arc: E1_H02E0401 V02S0401
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02S0401
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0501
arc: A1 H00L0100
arc: A2 N1_V02S0701
arc: A4 H02E0501
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00R0100
arc: B4 N1_V02S0701
arc: B6 V02S0701
arc: C0 N1_V02S0601
arc: C1 H00L0000
arc: C2 W1_H02E0401
arc: C4 F6
arc: C6 H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 H02E0001
arc: D2 H01E0101
arc: D4 N1_V02S0401
arc: D6 W1_H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1000100010001011
word: SLICEB.K0.INIT 0000010000010101
word: SLICEA.K0.INIT 1000100010001011
word: SLICEC.K0.INIT 0000000100100011
word: SLICED.K0.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C29:PLC2
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0301
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 V02N0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: A0 N1_V02S0701
arc: A3 W1_H02E0501
arc: A6 V02N0101
arc: B0 F3
arc: B3 H00L0000
arc: C0 H02E0401
arc: C3 F6
arc: C6 W1_H02E0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D3 V02S0001
arc: D6 H02W0001
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1111000100000001
word: SLICEB.K1.INIT 0000000000100111
word: SLICED.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C2:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 N3_V06S0203

.tile R31C30:PLC2
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0001 V02S0001
arc: W1_H02W0501 E1_H02W0401
arc: N1_V02N0601 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203

.tile R31C31:PLC2
arc: H01W0100 W3_H06E0303
arc: N3_V06N0103 W3_H06E0103

.tile R31C32:PLC2
arc: W1_H02W0401 W3_H06E0203

.tile R31C34:PLC2
arc: W3_H06W0103 S3_V06N0103

.tile R31C36:PLC2
arc: W3_H06W0203 S3_V06N0203

.tile R31C3:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: V01S0000 N3_V06S0103
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D2 Q2
arc: F2 F2_SLICE
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R31C41:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R31C46:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R31C48:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R31C4:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 N1_V01S0000
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 W1_H02E0601
arc: V01S0000 S3_V06N0103
arc: A5 N1_V01N0101
arc: B5 V02N0701
arc: C5 E1_H02W0601
arc: D5 V02N0601
arc: F4 F5C_SLICE
arc: M4 V00B0000
arc: S3_V06S0203 F4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R31C5:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 V01N0001
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V01S0000 N3_V06S0103
arc: A0 E1_H02W0501
arc: A2 E1_H02W0701
arc: C0 H00R0100
arc: C2 H02W0401
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D2 S1_V02N0001
arc: D7 F0
arc: E1_H01E0001 Q0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q0
arc: S1_V02S0201 F2
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000010100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R31C6:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: H00L0100 W1_H02E0101
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: A1 V02N0501
arc: A3 H01E0001
arc: A4 V02N0301
arc: A5 F7
arc: A6 F5
arc: A7 V02S0101
arc: B1 V02S0101
arc: B3 V02N0101
arc: B4 V02N0501
arc: B5 N1_V02S0701
arc: B6 H02E0101
arc: B7 H02W0301
arc: C1 H02W0601
arc: C3 W1_H02E0601
arc: C4 H02W0401
arc: C5 E1_H02W0601
arc: C6 H02E0601
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D3 H02E0201
arc: D4 V02N0601
arc: D6 W1_H02E0001
arc: D7 E1_H02W0001
arc: E1_H01E0101 F1
arc: E3_H06E0203 Q4
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V02N0301 Q1
arc: N1_V02N0601 Q4
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: S1_V02S0001 F2
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 F6
arc: W1_H02W0601 F4
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1000000010000000
word: SLICED.K0.INIT 1101010100000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C7:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V01N0001
arc: H00L0000 H02E0001
arc: H00L0100 V02N0301
arc: H00R0100 H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 H01E0101
arc: A1 F7
arc: A3 V02N0701
arc: A5 E1_H01W0000
arc: A7 H00L0000
arc: B1 F3
arc: B3 V02S0101
arc: B5 V02N0501
arc: B7 V00B0100
arc: C1 V02N0401
arc: C3 N1_V01N0001
arc: C5 H01E0001
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D3 H02E0201
arc: D5 N1_V02S0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q6
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 H02E0301
arc: M0 V00T0100
arc: M3 H01W0100
arc: M4 V00T0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0201 Q0
arc: N1_V02N0601 Q6
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0103 F1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V01S0100 Q4
arc: W3_H06W0203 Q4
word: SLICEC.K1.INIT 1111111000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1000000010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C8:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 H01E0001
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02E0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 H01E0101
arc: A1 H00L0000
arc: A3 V02N0701
arc: A4 H02W0501
arc: A5 F7
arc: A6 V02N0101
arc: B1 E1_H02W0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02E0101
arc: B5 H02E0301
arc: B6 W1_H02E0101
arc: B7 H02W0301
arc: C1 H00L0100
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02W0601
arc: C5 N1_V02S0201
arc: C6 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0001
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 W1_H02E0001
arc: D5 H02E0001
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q7
arc: E1_H02E0401 Q4
arc: E1_H02E0501 F5
arc: E3_H06E0203 F7
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M6 H02W0401
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q3
arc: N1_V02N0501 F7
arc: N3_V06N0203 F7
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V00T0000 F2
arc: V01S0100 F7
arc: W1_H02W0101 F1
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0011001111111111
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0100000000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1110101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R31C9:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 V02S0301
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0203 V06N0203
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 W1_H02E0501
arc: A5 V02N0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 V02S0301
arc: B4 H01E0101
arc: C1 V02N0401
arc: C2 H00L0100
arc: C3 V02N0401
arc: C4 E1_H02W0601
arc: C5 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 V00T0100
arc: D4 V02S0601
arc: D5 H00R0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F2
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: LSR0 H02W0501
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0103 Q1
word: SLICEC.K0.INIT 1111111000000000
word: SLICEC.K1.INIT 0000010100000000
word: SLICEA.K0.INIT 1000100000000000
word: SLICEA.K1.INIT 1111100011110000
word: SLICEB.K0.INIT 1000000010000000
word: SLICEB.K1.INIT 1111100011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R32C10:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V01N0001
arc: H00L0000 E1_H02W0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02N0201
arc: V00B0100 V02S0101
arc: V00T0100 E1_H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0303 N1_V01S0100
arc: A0 S1_V02N0701
arc: A2 S1_V02N0501
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A6 V02S0301
arc: A7 H02W0701
arc: B0 V02S0101
arc: B2 S1_V02N0301
arc: B4 W1_H02E0101
arc: B5 H00L0000
arc: B6 V02N0501
arc: B7 V00T0000
arc: C0 H00L0100
arc: C2 H00R0100
arc: C4 V02S0201
arc: C5 E1_H02W0601
arc: C6 V00B0100
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 V00B0100
arc: D4 V02N0401
arc: D5 S1_V02N0601
arc: D6 H00R0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q7
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F7
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M1 H00R0000
arc: M2 H02E0601
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V02N0601 Q4
arc: N3_V06N0003 Q0
arc: N3_V06N0303 F5
arc: V00T0000 Q2
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1111111000000000
word: SLICED.K1.INIT 1111111000000000
word: SLICEC.K0.INIT 1111111110000000
word: SLICEA.K0.INIT 1111100011110000
word: SLICEB.K0.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R32C11:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 V06N0103
arc: A0 H01E0001
arc: A2 H02E0501
arc: A4 F5
arc: A5 V02S0101
arc: A6 V02N0301
arc: A7 H00R0000
arc: B0 E1_H02W0101
arc: B2 N1_V02S0101
arc: B4 E1_H02W0301
arc: B5 V02N0501
arc: B6 V00B0100
arc: B7 W1_H02E0301
arc: C0 H00L0000
arc: C2 H02E0401
arc: C4 E1_H01E0101
arc: C5 E1_H02W0401
arc: C6 V01N0101
arc: C7 V02N0001
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 V01S0100
arc: D4 E1_H01W0100
arc: D5 W1_H02E0001
arc: D6 V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q5
arc: LSR1 H02W0301
arc: M0 V00T0000
arc: M2 N1_V01N0001
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q3
arc: V00B0100 Q5
arc: V01S0000 Q4
arc: W1_H02W0401 F4
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1110101010101010
word: SLICEB.K0.INIT 1111100011110000
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C12:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 V02S0701
arc: A2 E1_H02W0501
arc: A3 E1_H01E0001
arc: A6 H00L0000
arc: B0 V02S0101
arc: B2 H02E0101
arc: B3 N1_V02S0301
arc: B6 V00B0000
arc: C0 H02W0601
arc: C2 H00L0100
arc: C6 H02E0401
arc: CE0 H00R0000
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 S1_V02N0001
arc: D3 N1_V02S0201
arc: D6 V01N0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F2
arc: E1_H02E0101 Q1
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 F6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M1 H00R0100
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0001 F0
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q6
arc: V00T0100 F3
arc: V01S0000 Q4
arc: W3_H06W0003 Q3
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 1000100000000000
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C13:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 E1_H02W0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02W0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: B0 H02E0101
arc: B1 V01N0001
arc: C1 V02S0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: CE1 H00L0100
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0201
arc: D2 V02N0201
arc: D3 W1_H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q2
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M5 H02E0001
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N3_V06N0103 F2
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0201 Q2
arc: S1_V02S0301 F3
arc: S1_V02S0701 Q5
arc: V00T0000 F2
arc: V01S0000 Q6
arc: V01S0100 F3
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R32C14:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: H00L0000 V02S0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0000
arc: B0 N1_V02S0301
arc: B2 V02S0301
arc: C0 W1_H02E0401
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 V01S0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F2
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0100 F2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F0
arc: S1_V02S0601 Q4
arc: V01S0000 F2
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R32C15:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: H00R0000 H02W0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H01E0001
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02N0201
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 W3_H06E0303
arc: A1 H01E0001
arc: C0 H02E0601
arc: C1 H02E0401
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: F0 F5A_SLICE
arc: H00L0000 F0
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N3_V06N0003 Q3
arc: S1_V02S0101 Q3
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C16:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: H00R0100 V02S0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: W1_H02W0601 V06S0303
arc: A0 E1_H02W0501
arc: B5 H02W0101
arc: C0 H00R0100
arc: C5 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D5 V02N0601
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0201 Q0
arc: S3_V06S0303 F5
arc: W1_H02W0001 Q0
word: SLICEC.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C17:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A3 V00B0000
arc: B2 H02W0101
arc: B3 H02W0101
arc: C2 H02W0601
arc: C3 H02W0601
arc: D2 S1_V02N0201
arc: D3 V02S0001
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 W1_H02E0001
arc: M6 V00T0100
arc: S1_V02S0301 F3
arc: S3_V06S0003 F3
arc: V01S0000 F3
word: SLICEB.K0.INIT 1100000011110000
word: SLICEB.K1.INIT 1100010011110101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R32C18:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0501 W3_H06E0303
arc: A0 S1_V02N0501
arc: B0 H02E0301
arc: B1 S1_V02N0101
arc: C0 H00L0000
arc: D0 V00B0100
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
word: SLICEA.K0.INIT 1111000111111111
word: SLICEA.K1.INIT 0011001100110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R32C19:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 H01E0001
arc: H00L0000 H02W0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 H02E0201
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A3 S1_V02N0701
arc: A4 S1_V02N0301
arc: A5 S1_V02N0301
arc: B3 W1_H02E0301
arc: B4 V00B0100
arc: B5 V00B0100
arc: C3 H00L0000
arc: C4 V02S0201
arc: C5 V02S0201
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D3 V02N0001
arc: D4 F2
arc: D5 F2
arc: D7 V02N0601
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0101 Q1
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: S3_V06S0303 Q5
word: SLICEC.K0.INIT 0011001100011011
word: SLICEC.K1.INIT 1100110011100100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111100001110
word: SLICED.K1.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R32C20:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 H06E0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0501
arc: A1 V02N0501
arc: B1 V00B0000
arc: C0 E1_H02W0601
arc: C1 V02N0401
arc: C2 V02N0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 S1_V02N0201
arc: D2 E1_H02W0001
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q1
arc: M0 V00T0000
arc: M1 H02E0001
arc: M3 H02E0201
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: N1_V02N0201 F2
arc: S1_V02S0101 Q3
arc: S1_V02S0201 F2
arc: V01S0000 F0
arc: V01S0100 F2
arc: W1_H02W0001 F2
arc: W3_H06W0103 F2
word: SLICEA.K1.INIT 0000000001111111
word: SLICEA.K0.INIT 0101111111111111
word: SLICEB.K0.INIT 0000000011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R32C21:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V06N0103
arc: A0 V01N0101
arc: A1 F5
arc: A2 E1_H02W0701
arc: A3 S1_V02N0501
arc: A4 V00T0100
arc: A5 V00B0000
arc: A7 V02N0301
arc: B0 H02E0101
arc: B1 H01W0100
arc: B4 H01E0101
arc: B5 V00B0100
arc: B6 V01S0000
arc: B7 V00B0000
arc: C0 E1_H01W0000
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: C3 W1_H02E0401
arc: C4 H02E0601
arc: C5 E1_H01E0101
arc: C6 V02S0201
arc: C7 F4
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 N1_V01S0000
arc: D2 H00R0000
arc: D3 V02S0001
arc: D4 H02E0001
arc: D5 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 F3
arc: E1_H02E0301 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0301 F3
arc: N3_V06N0103 Q2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F1
arc: V01S0000 Q0
arc: W1_H02W0601 F6
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0101000001000000
word: SLICEB.K1.INIT 0000101001011111
word: SLICEC.K0.INIT 1101100000100111
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 0000000000010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R32C22:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 V06N0203
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 V02S0701
arc: A3 S1_V02N0501
arc: A5 E1_H02W0701
arc: B3 H02E0301
arc: B5 E1_H02W0101
arc: B6 E1_H02W0301
arc: B7 S1_V02N0701
arc: C2 H02E0601
arc: C3 E1_H02W0401
arc: C5 V02S0001
arc: C6 H02W0401
arc: C7 V00T0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V02N0001
arc: D3 N1_V02S0001
arc: D5 E1_H02W0201
arc: D6 S1_V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: N1_V02N0101 F3
arc: N1_V02N0301 F3
arc: N1_V02N0401 F6
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: S1_V02S0301 Q3
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0101 F3
arc: W1_H02W0601 F4
arc: W3_H06W0303 Q6
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0000110000111111
word: SLICEB.K0.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000100000000000
word: SLICED.K0.INIT 0000000000111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R32C23:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 V06N0203
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V06N0303
arc: A2 V00B0000
arc: B1 E1_H01W0100
arc: B2 H02E0101
arc: C1 S1_V02N0401
arc: C2 E1_H01W0000
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: W1_H02W0101 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 1100010011001000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R32C24:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0201
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02E0601
arc: V00B0000 S1_V02N0201
arc: V00T0100 H02W0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H01W0100
arc: A4 V02N0101
arc: A5 V00T0000
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B5 H00L0000
arc: B6 V00B0000
arc: C3 E1_H01W0000
arc: C5 S1_V02N0201
arc: C6 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 H02E0001
arc: D3 W1_H02E0001
arc: D4 H02W0001
arc: D5 V02N0401
arc: D6 V01N0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: N1_V02N0501 F5
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F1
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: S3_V06S0103 Q2
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0001 F2
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q2
arc: W1_H02W0501 F5
arc: W3_H06W0103 Q1
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICED.K0.INIT 0000001100000000
word: SLICEC.K1.INIT 1011111111111011
word: SLICEC.K0.INIT 0101010110101010
word: SLICEB.K1.INIT 0000111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R32C25:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H01W0000
arc: A1 V02S0701
arc: A2 H02E0701
arc: A3 V00T0000
arc: A4 V00T0100
arc: A6 V00T0100
arc: B0 V02S0101
arc: B2 H02W0301
arc: B3 V02N0301
arc: B4 W1_H02E0101
arc: B6 F3
arc: B7 V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 N1_V02S0601
arc: C3 S1_V02N0601
arc: C4 V00T0000
arc: C6 S1_V02N0201
arc: C7 W1_H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 W1_H02E0201
arc: D3 E1_H02W0001
arc: D4 S1_V02N0401
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F1
arc: N1_V02N0101 Q1
arc: N1_V02N0201 F0
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: W1_H02W0001 Q2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1100000011000000
word: SLICEA.K1.INIT 1010000010100000
word: SLICEB.K1.INIT 1000000000100000
word: SLICED.K0.INIT 1000000001000000
word: SLICED.K1.INIT 0000111100111111
word: SLICEB.K0.INIT 0101000101000000
word: SLICEC.K0.INIT 0010000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R32C26:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: A0 V01N0101
arc: A2 F7
arc: A3 H02E0501
arc: A4 F7
arc: B0 V02N0301
arc: B2 V02N0101
arc: B3 S1_V02N0301
arc: B5 N1_V02S0701
arc: C0 H00L0000
arc: C2 V02N0601
arc: C3 N1_V01N0001
arc: C4 V00T0000
arc: C5 V02N0001
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D2 W1_H02E0001
arc: D3 H02W0201
arc: D4 H00L0100
arc: D5 V02S0401
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H02E0701 Q5
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F4
arc: N3_V06N0003 Q0
arc: V01S0000 F4
arc: V01S0100 F0
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 0000000000001010
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0010000000000000
word: SLICEA.K0.INIT 1111000011111000
word: SLICEB.K1.INIT 0000010000000000
word: SLICEC.K1.INIT 1100110011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C27:PLC2
arc: E1_H02E0501 V02S0501
arc: H00L0000 H02E0001
arc: H00R0000 V02S0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: N3_V06N0303 W3_H06E0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: A7 H02E0701
arc: B0 H02E0301
arc: B1 H02E0101
arc: B7 V02N0501
arc: C0 N1_V02S0401
arc: C1 H00L0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V00B0100
arc: D7 N1_V02S0601
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0301 Q1
word: SLICED.K1.INIT 1011101110001000
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C28:PLC2
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02S0001
arc: H00R0100 V02S0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06N0303
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0701 W3_H06E0203
arc: A1 F7
arc: A7 H02E0701
arc: B1 V00T0000
arc: B7 V02S0501
arc: C1 N1_V02S0601
arc: C7 W1_H02E0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D7 H00R0100
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0103 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1100110100000001
word: SLICED.K1.INIT 0000000000011101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C29:PLC2
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 N1_V01S0100
arc: N3_V06N0003 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02N0501
arc: A1 H02W0501
arc: C0 H02E0601
arc: C1 S1_V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0101 Q1
arc: V01S0000 Q1
arc: W1_H02W0001 Q0
word: SLICEA.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C2:PLC2
arc: V00B0000 V02N0001
arc: W1_H02W0501 V06S0303
arc: B0 V00T0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0011001111001100
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C30:PLC2
arc: W1_H02W0501 V06S0303
arc: W1_H02W0101 W3_H06E0103

.tile R32C33:PLC2
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0003 N3_V06S0303

.tile R32C34:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R32C36:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R32C37:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R32C38:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R32C39:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R32C3:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0501 N1_V01S0100
arc: A4 N1_V01S0100
arc: D4 H02W0001
arc: E3_H06E0203 F4
arc: F4 F4_SLICE
arc: S1_V02S0601 F4
arc: S3_V06S0203 F4
word: SLICEC.K0.INIT 1010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R32C40:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R32C42:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R32C43:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R32C44:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R32C45:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R32C46:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R32C48:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R32C49:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R32C4:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02S0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 N1_V02S0001
arc: A4 N1_V01N0101
arc: C4 V00B0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D4 E1_H02W0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R32C5:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 V02S0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V02S0401
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: A1 F5
arc: A2 H00L0100
arc: A5 V00T0000
arc: A6 H02W0701
arc: B1 H02W0101
arc: B2 H02E0301
arc: B5 H02W0101
arc: B6 N1_V02S0701
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C6 W1_H02E0601
arc: D1 N1_V02S0201
arc: D2 V00T0100
arc: D5 S1_V02N0601
arc: D6 F0
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F5
arc: M0 E1_H02W0601
arc: N1_V01N0001 F5
arc: N1_V02N0701 F5
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V00T0000 F2
arc: W1_H02W0401 F6
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000100010
word: SLICED.K0.INIT 0010101000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R32C6:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: H00L0000 V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: A1 H00R0000
arc: A2 H00L0100
arc: A4 N1_V01N0101
arc: A5 S1_V02N0301
arc: A6 H02E0701
arc: A7 N1_V02S0101
arc: B1 S1_V02N0101
arc: B2 H02W0301
arc: B5 S1_V02N0501
arc: B6 H02E0301
arc: B7 S1_V02N0501
arc: C1 H00L0000
arc: C2 N1_V02S0601
arc: C4 E1_H02W0601
arc: C5 W1_H02E0601
arc: C6 F4
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D4 S1_V02N0401
arc: D5 V02N0401
arc: D6 W1_H02E0201
arc: D7 H02W0001
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M2 V00B0000
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0201 F0
arc: S3_V06S0303 F6
arc: V00T0000 F2
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1110110011001100
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K0.INIT 1000110000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C7:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00T0000 V02N0401
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: A1 H00L0100
arc: A2 F5
arc: A5 V02S0301
arc: A6 V02S0301
arc: A7 V02S0301
arc: B1 H02E0101
arc: B2 H00R0100
arc: B5 V02S0701
arc: B6 V02S0701
arc: B7 E1_H02W0101
arc: C1 E1_H02W0401
arc: C2 E1_H02W0601
arc: C5 V02S0001
arc: C6 V00T0000
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D2 N1_V02S0001
arc: D5 H02E0201
arc: D6 V02S0601
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M2 V00B0100
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F2
arc: N1_V02N0501 Q5
arc: V00B0100 F7
arc: V01S0000 F0
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1110101010101010
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C8:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: E1_H01E0001 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: A0 E1_H02W0501
arc: A3 V02N0701
arc: A4 V00B0000
arc: A5 V00T0100
arc: A7 S1_V02N0301
arc: B0 H02E0301
arc: B3 H02E0101
arc: B4 H00R0000
arc: B5 W1_H02E0301
arc: B7 V02N0501
arc: C3 H00L0000
arc: C4 E1_H02W0401
arc: C5 E1_H02W0601
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D3 V02S0201
arc: D4 V02N0601
arc: D5 H02W0201
arc: D7 H02E0001
arc: E1_H01E0101 Q0
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1101110110001000
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R32C9:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 H02E0001
arc: H00R0100 H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: V00T0100 V02S0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: S3_V06S0203 W3_H06E0203
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 N1_V02S0701
arc: A3 V01N0101
arc: A4 F7
arc: A6 H02E0501
arc: A7 H00L0000
arc: B1 E1_H02W0301
arc: B2 V02N0101
arc: B3 H00R0100
arc: B4 H02E0301
arc: B6 H02W0301
arc: B7 V00B0000
arc: C0 V02N0401
arc: C2 H00R0100
arc: C3 N1_V02S0401
arc: C4 H02E0601
arc: C6 V00T0100
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 V02N0201
arc: D4 H02W0001
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F4
arc: E3_H06E0003 Q3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: N1_V02N0601 F6
arc: S1_V02S0601 F6
word: SLICEC.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1110101010101010
word: SLICEB.K0.INIT 1010110010101100
word: SLICEB.K1.INIT 1110001011100010
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1101110110001000
word: SLICED.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R33C10:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H01E0101
arc: V00B0000 H02E0401
arc: V00T0000 E1_H02W0001
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02S0501
arc: A1 N1_V02S0501
arc: A2 V01N0101
arc: A3 N1_V02S0501
arc: A6 H02W0701
arc: A7 N1_V02S0301
arc: B0 V02S0101
arc: B2 E1_H02W0101
arc: B6 V00T0000
arc: B7 V00B0000
arc: C1 N1_V02S0601
arc: C3 V02S0601
arc: C7 H02W0401
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 H02W0001
arc: D2 V00T0100
arc: D3 V02S0001
arc: D6 H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0001 Q0
arc: N1_V02N0401 F6
arc: N3_V06N0003 Q3
word: SLICED.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1000100000000000
word: SLICEB.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1111010110100000
word: SLICEA.K0.INIT 1010101011001100
word: SLICEB.K1.INIT 1111101001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C11:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 H06E0103
arc: V00B0100 S1_V02N0101
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 V01N0001
arc: A0 V02S0501
arc: A2 H01E0001
arc: A4 N1_V01N0101
arc: A5 N1_V01N0101
arc: A6 N1_V01N0101
arc: A7 N1_V01N0101
arc: B0 V02N0101
arc: B2 V02S0101
arc: B4 V02N0501
arc: B5 H00R0000
arc: B6 V02N0501
arc: B7 V02N0501
arc: C0 F4
arc: C2 V02S0601
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 V02S0001
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 H02E0201
arc: D4 H00L0100
arc: D5 H00R0100
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 Q5
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 N1_V01N0001
arc: M3 H02W0201
arc: M5 V01S0000
arc: M6 E1_H02W0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V00B0000 F6
arc: V01S0000 F2
arc: W1_H02W0301 Q3
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1110101010101010
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111100011110000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C12:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 H02W0201
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 H02E0401
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V06S0203
arc: E1_H02E0301 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N3_V06N0003 W3_H06E0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02E0501
arc: A3 V02S0501
arc: A4 V00B0000
arc: B0 H02W0101
arc: B3 H00R0000
arc: B4 V02S0701
arc: C0 H00R0100
arc: C3 H02E0601
arc: C4 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q2
arc: S1_V02S0601 F4
arc: V00T0100 F3
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1110101010101010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C13:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: H00L0000 S1_V02N0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: V00B0000 N1_V02S0201
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0203 N3_V06S0203
arc: A0 V02S0701
arc: A7 N1_V02S0101
arc: B0 V00B0000
arc: B7 N1_V02S0501
arc: C0 S1_V02N0401
arc: CE1 H02E0101
arc: CE2 V02S0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D7 H02W0201
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q5
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M3 H00L0000
arc: M5 H00L0100
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0501 Q5
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q6
arc: V00B0100 F7
arc: V01S0100 Q6
arc: W1_H02W0101 Q3
arc: W1_H02W0201 F0
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1110101011000000
word: SLICED.K1.INIT 1000100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C14:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02S0601
arc: H00L0100 S1_V02N0301
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 N1_V01S0000
arc: A0 V02S0701
arc: A4 N1_V02S0101
arc: B0 H01W0100
arc: C0 H02W0401
arc: C4 H02E0401
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D4 V02S0401
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q2
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00B0000 F4
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 1110101011000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R33C15:PLC2
arc: E3_H06E0103 V01N0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06W0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00R0000
arc: A6 N1_V02S0101
arc: B0 H01W0100
arc: C0 S1_V02N0401
arc: C6 H02E0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D6 E1_H02W0201
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: M0 V00B0000
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0000 F6
word: SLICED.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R33C16:PLC2
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0601
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 H06E0003
arc: V00T0100 E1_H02W0101
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02N0701
arc: B0 V02N0101
arc: B1 V02N0301
arc: C0 H00L0100
arc: D0 V02S0001
arc: E1_H01E0001 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
word: SLICEA.K0.INIT 1111001111110111
word: SLICEA.K1.INIT 0011001100110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R33C17:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 E1_H01W0000
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: A0 H02W0701
arc: A1 V02N0501
arc: B0 V02S0101
arc: C0 V02N0601
arc: D0 N1_V01S0000
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M2 E1_H02W0601
arc: M3 E1_H02W0201
arc: M4 E1_H02W0401
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: S1_V02S0301 F3
word: SLICEA.K0.INIT 1100111111011111
word: SLICEA.K1.INIT 0101010101010101
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R33C18:PLC2
arc: E1_H02E0501 V01N0101
arc: H00L0100 N1_V02S0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 V01N0101
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 N3_V06S0003
arc: V00B0100 H02E0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 V06S0003
arc: A4 E1_H02W0701
arc: A6 H02E0501
arc: B4 H02E0101
arc: B7 H02E0101
arc: C4 V02S0201
arc: D4 V01N0001
arc: D5 V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 H02E0401
arc: M5 H00L0100
arc: M6 H02E0401
arc: N1_V02N0101 F3
arc: S1_V02S0101 F3
arc: V01S0000 F3
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0111001101110111
word: SLICEC.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0101010101010101
word: SLICED.K1.INIT 0011001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R33C19:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 H01E0001
arc: H00L0100 V02S0101
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 H01E0001
arc: E1_H01E0001 W3_H06E0003
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: A0 H02E0501
arc: B0 V01N0001
arc: B1 H02E0101
arc: C0 W1_H02E0601
arc: D0 H01E0101
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: N1_V02N0101 F3
arc: N1_V02N0301 F3
word: SLICEA.K0.INIT 1111111111111011
word: SLICEA.K1.INIT 1100110011111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R33C20:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 H02W0601
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 H01E0001
arc: V00B0100 V02N0101
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02N0701
arc: B0 V02N0101
arc: C0 N1_V01S0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V00B0100
arc: E1_H01E0101 F3
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 H02E0401
arc: M5 H02E0001
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V01S0000 F3
word: SLICEA.K0.INIT 1111001111110111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R33C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0201
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 H01E0101
arc: S3_V06S0103 W3_H06E0103
arc: A0 F7
arc: A1 V01N0101
arc: A2 H02W0501
arc: A3 V00T0000
arc: A4 E1_H01W0000
arc: A7 H02W0701
arc: B1 V02N0101
arc: B2 V02N0301
arc: B4 H02W0101
arc: B6 V00T0000
arc: B7 V00B0000
arc: C0 F6
arc: C1 N1_V02S0401
arc: C2 E1_H02W0601
arc: C3 N1_V01N0001
arc: C4 E1_H01E0101
arc: C6 V02N0001
arc: C7 V00T0000
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D2 E1_H02W0001
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D6 V00B0000
arc: D7 H02W0201
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0601 Q6
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F7
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F2
arc: N3_V06N0303 Q6
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 F6
arc: V01S0100 F3
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q4
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 0010000000100010
word: SLICEA.K0.INIT 1111101011111010
word: SLICEB.K1.INIT 0000101000000000
word: SLICED.K0.INIT 0011000000000000
word: SLICED.K1.INIT 0000000100000010
word: SLICEC.K0.INIT 0000011100001111
word: SLICEB.K0.INIT 0100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R33C22:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H06E0103
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0103 V06N0103
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 E1_H02W0701
arc: A5 W1_H02E0701
arc: A7 H02W0701
arc: B0 H02W0101
arc: B1 H02E0101
arc: B2 H00R0000
arc: B3 H00L0000
arc: B5 V02S0501
arc: B6 H02W0301
arc: B7 V00T0000
arc: C0 E1_H01W0000
arc: C1 N1_V01S0100
arc: C2 H02E0401
arc: C3 H00L0100
arc: C5 H02E0601
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 S1_V02N0201
arc: D2 H02E0001
arc: D3 N1_V02S0001
arc: D5 N1_V02S0401
arc: D6 H02W0201
arc: D7 H00R0100
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR1 H02W0501
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
arc: N3_V06N0003 Q0
arc: N3_V06N0303 F6
arc: S1_V02S0501 F7
arc: S3_V06S0203 F4
arc: V00T0000 F2
arc: V01S0000 F1
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 1111111111110001
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 0011000100100000
word: SLICEB.K0.INIT 0011000100100000
word: SLICED.K0.INIT 1111111111001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0100000000000000
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R33C23:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 N1_V02S0201
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0303 E1_H01W0100
arc: A5 N1_V02S0301
arc: A6 N1_V02S0301
arc: A7 V02S0101
arc: B5 V02N0701
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 E1_H02W0401
arc: C1 H00L0000
arc: C3 H02W0601
arc: C4 E1_H01E0101
arc: C5 V00T0100
arc: C6 V00T0100
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D3 V02S0201
arc: D4 H02W0201
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E1_H02E0601 F4
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F4
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q3
arc: S1_V02S0501 F5
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0101 Q1
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000001010001010
word: SLICEC.K1.INIT 0101010000010000
word: SLICED.K1.INIT 0101000101000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C24:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 V06S0203
arc: H00L0100 V02N0301
arc: H00R0000 H02E0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: A0 F5
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: A7 H00R0000
arc: B0 H02E0301
arc: B1 H02E0301
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B7 N1_V02S0501
arc: C1 F4
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V01N0101
arc: C5 V02N0001
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 H02E0001
arc: D5 H02E0001
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: M0 V00B0000
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: V01S0100 Q5
arc: W1_H02W0501 F7
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 1111010100101111
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 0000000000010001
word: SLICEA.K1.INIT 0011000000110000
word: SLICED.K1.INIT 0000000000001000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C25:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0001
arc: H00R0000 H02E0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 V01N0001
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: V00T0000 H02E0201
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 V06S0003
arc: A1 H02E0701
arc: A3 V00T0000
arc: A4 E1_H01W0000
arc: B3 H00R0000
arc: B4 H01E0101
arc: B6 F3
arc: C0 N1_V01S0100
arc: C1 W1_H02E0601
arc: C3 N1_V01N0001
arc: C4 H02E0601
arc: C6 N1_V02S0201
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V01S0100
arc: D3 W1_H02E0001
arc: D4 H02E0201
arc: D6 V00B0000
arc: E1_H01E0001 F1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 F6
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00B0000 F4
arc: V01S0000 Q0
arc: V01S0100 F4
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000000000110000
word: SLICEC.K0.INIT 0000000010101110
word: SLICEB.K1.INIT 0000100000000000
word: SLICEA.K1.INIT 0000000011111010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R33C26:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06E0003
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: N1_V02N0701 W3_H06E0203
arc: A0 H01E0001
arc: A7 W1_H02E0501
arc: B0 V00B0000
arc: B1 H02E0101
arc: B2 F1
arc: B7 H02E0301
arc: C0 N1_V01S0100
arc: C1 H00L0100
arc: C2 H02E0601
arc: C3 H02E0601
arc: C7 W1_H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V02N0201
arc: D2 N1_V01S0000
arc: D3 V01S0100
arc: D7 H02E0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F1
arc: N1_V02N0201 Q0
arc: V01S0100 F7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000111100001100
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K1.INIT 0000001000000000
word: SLICEA.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0000000000000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R33C27:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06E0203
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H02E0001
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 V06S0103
arc: A0 N1_V02S0701
arc: A1 W1_H02E0701
arc: C0 V02N0601
arc: C1 V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C28:PLC2
arc: H00R0100 H02E0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02E0101
arc: V00B0100 H02W0701
arc: V00T0100 V02N0501
arc: W1_H02W0301 S1_V02N0301
arc: S3_V06S0303 W3_H06E0303
arc: A1 H02W0701
arc: B0 V02N0101
arc: C0 V02N0401
arc: C1 S1_V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
word: SLICEA.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C29:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0701 N1_V01S0100

.tile R33C2:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0201 N3_V06S0103
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0001
arc: V01S0000 N3_V06S0103
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A3 V00B0000
arc: B1 Q1
arc: B3 H01W0100
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C3 V02N0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 N1_V01S0000
arc: D3 V02S0201
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 F2
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V00T0000 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001000000000
word: SLICEA.K0.INIT 0101101010101010
word: SLICEA.K1.INIT 0110110011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C31:PLC2
arc: W1_H02W0501 W3_H06E0303

.tile R33C32:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R33C33:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R33C35:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303

.tile R33C36:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103

.tile R33C38:PLC2
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003

.tile R33C39:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R33C3:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02E0001
arc: H00R0100 V02S0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0203 H06W0203
arc: V00T0000 V02S0401
arc: A2 F5
arc: A3 F5
arc: A4 E1_H02W0701
arc: A5 V02N0301
arc: A7 V02N0301
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 H02E0101
arc: B5 V02S0501
arc: B7 V02S0501
arc: C2 F4
arc: C3 F4
arc: C4 V02N0201
arc: C5 V00T0000
arc: C7 E1_H02W0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 H02E0201
arc: D7 S1_V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0100 Q7
arc: M0 H02E0601
arc: M1 W1_H02E0001
arc: M2 H02E0601
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: V00B0100 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1111001101010001
word: SLICEC.K1.INIT 1111001101010001
word: SLICEC.K0.INIT 0000100000001100
word: SLICEB.K0.INIT 0001011101110111
word: SLICEB.K1.INIT 0001000100010111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C40:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R33C41:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R33C42:PLC2
arc: S1_V02S0401 N3_V06S0203

.tile R33C44:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R33C45:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R33C46:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R33C47:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R33C48:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R33C4:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00R0100 H02W0501
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 N1_V02S0501
arc: A1 V02S0701
arc: A7 V00T0100
arc: B1 H02E0301
arc: B7 E1_H02W0101
arc: C1 H00R0100
arc: C7 N1_V02S0001
arc: D1 N1_V02S0201
arc: D7 F0
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: M0 E1_H02W0601
word: SLICED.K1.INIT 0100110000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C5:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: A1 H00L0100
arc: A2 V02S0701
arc: A5 V02N0301
arc: A6 F5
arc: A7 V00T0100
arc: B1 N1_V02S0301
arc: B2 H00R0000
arc: B5 H00R0000
arc: B6 V02N0501
arc: B7 N1_V02S0701
arc: C1 E1_H02W0601
arc: C2 N1_V02S0401
arc: C5 V02N0201
arc: C7 E1_H01E0101
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D5 S1_V02N0601
arc: D6 H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00T0000
arc: V01S0000 F0
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0111000000000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1000100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R33C6:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 V01N0101
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 H06W0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0203 E1_H02W0401
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02N0501
arc: A4 F5
arc: A5 V00T0000
arc: A6 E1_H02W0701
arc: A7 H00R0000
arc: B1 H02W0101
arc: B2 W1_H02E0101
arc: B3 V01N0001
arc: B5 H02W0301
arc: B6 V02S0501
arc: B7 V02N0501
arc: C1 N1_V02S0401
arc: C2 F4
arc: C3 W1_H02E0401
arc: C4 E1_H01E0101
arc: C5 V00T0100
arc: C6 H02E0401
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: D2 V02N0001
arc: D3 E1_H02W0001
arc: D4 H02W0201
arc: D5 V02S0601
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0601 F6
arc: S3_V06S0003 Q0
arc: W1_H02W0101 F3
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 1000110000001100
word: SLICED.K0.INIT 0010101000000000
word: SLICEA.K1.INIT 0100000011000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C7:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 E1_H02W0401
arc: V00T0100 W1_H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: A0 F5
arc: A1 F5
arc: A2 W1_H02E0501
arc: A3 V02S0701
arc: A5 V00T0100
arc: A7 V02S0301
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 V02S0101
arc: B3 V02S0301
arc: B4 F3
arc: B5 F3
arc: B7 H02W0301
arc: C0 F4
arc: C1 F4
arc: C3 H02E0601
arc: C4 V00T0100
arc: C5 V02N0201
arc: C7 H01E0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 V02N0401
arc: D5 F2
arc: D7 W1_H02E0001
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: M0 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: V00B0100 F7
word: SLICEB.K1.INIT 1000110000001100
word: SLICEB.K0.INIT 0000000001000100
word: SLICEC.K1.INIT 0000000011111101
word: SLICED.K1.INIT 1111010100110001
word: SLICEC.K0.INIT 0000111100001100
word: SLICEA.K0.INIT 0011001000110011
word: SLICEA.K1.INIT 0000000000110010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C8:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 V02N0001
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 N1_V01S0100
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: A0 V02N0501
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 H02W0501
arc: A5 V02N0101
arc: A7 V02N0101
arc: B0 V00B0000
arc: B2 V02S0101
arc: B3 W1_H02E0101
arc: B4 H02E0101
arc: B5 H02W0301
arc: B7 V02S0701
arc: C0 V02N0601
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 V02N0201
arc: C7 W1_H02E0401
arc: CE0 V02S0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 V02S0001
arc: D3 V01S0100
arc: D4 N1_V02S0401
arc: D5 H02W0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q3
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M1 H00R0000
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N1_V02N0101 Q3
arc: N1_V02N0501 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q7
arc: S3_V06S0303 Q6
arc: V00T0100 F3
arc: V01S0000 Q4
arc: W1_H02W0401 Q4
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111110000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C9:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0401 W3_H06E0203
arc: A0 H02W0501
arc: A2 S1_V02N0701
arc: A4 V00T0100
arc: B0 V00T0000
arc: B2 H01W0100
arc: B4 V02N0701
arc: C0 H02E0601
arc: C2 H02E0601
arc: C4 H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 V01S0100
arc: D4 N1_V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q5
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H02E0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V00B0000 F4
arc: V00T0000 F2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1110110011001100
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R34C10:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 V01N0001
arc: E3_H06E0303 V06S0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0100 H02E0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 V01N0001
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02E0701
arc: A1 H02W0501
arc: A2 H02W0501
arc: A5 H02W0701
arc: A6 H02W0701
arc: A7 V02S0101
arc: B0 V02S0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B5 H02E0301
arc: B6 N1_V02S0701
arc: B7 V00B0100
arc: C0 N1_V02S0401
arc: C2 H00R0100
arc: C5 V01N0101
arc: C6 V01N0101
arc: C7 V01N0101
arc: CE0 N1_V02S0201
arc: CE2 H00L0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0001
arc: D5 N1_V02S0401
arc: D6 V00B0000
arc: D7 H02E0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q4
arc: E1_H02E0201 F2
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q1
arc: N1_V02N0101 F1
arc: S3_V06S0303 Q6
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1111100011110000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 1000100000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R34C11:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 V02N0201
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 V06S0303
arc: A0 N1_V02S0501
arc: A2 V02S0701
arc: A3 N1_V02S0501
arc: A4 N1_V01S0100
arc: B0 V00B0000
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 N1_V02S0501
arc: C0 H02E0601
arc: C2 H02E0401
arc: C3 V02S0401
arc: C4 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 N1_V02S0201
arc: D3 V02S0201
arc: D4 V02S0401
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M2 V00T0000
arc: M3 H02E0201
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q5
arc: N3_V06N0103 Q2
arc: V00T0000 F0
arc: V00T0100 F3
arc: V01S0100 F4
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111100011110000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R34C12:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0103 V01N0101
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 N3_V06S0103
arc: A0 N1_V02S0501
arc: B0 V02N0101
arc: C0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: E1_H01E0001 Q6
arc: F0 F5A_SLICE
arc: LSR0 V00B0000
arc: M0 V00T0000
arc: M5 E1_H02W0001
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F0
arc: N1_V02N0701 Q5
word: SLICEA.K0.INIT 1111100011110000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R34C13:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 V01N0001
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V06S0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: A0 V02N0701
arc: A4 W1_H02E0701
arc: B0 V02S0101
arc: B4 N1_V02S0501
arc: C0 F4
arc: C4 V02S0001
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D4 H00R0100
arc: E1_H01E0001 F0
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 W1_H02E0601
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V02N0101 Q3
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: V01S0100 Q4
arc: W1_H02W0401 Q4
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111100011110000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R34C14:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02E0201
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N1_V01S0000
arc: N1_V02N0101 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: A1 H00L0000
arc: C0 H02W0401
arc: C1 E1_H02W0601
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q3
arc: N1_V02N0401 Q4
arc: N3_V06N0203 Q4
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: V01S0000 Q2
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R34C15:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 E3_H06W0303
arc: H00R0000 H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: B0 E1_H01W0100
arc: C0 W1_H02E0401
arc: C1 N1_V01N0001
arc: C3 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 V00B0100
arc: D3 H00R0000
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F1
word: SLICEB.K1.INIT 1111111100001111
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R34C16:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 E3_H06W0303
arc: H00L0100 E1_H02W0301
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 H02W0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: E1_H02E0701 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: S1_V02S0401 W3_H06E0203
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0701
arc: B0 H02W0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: E1_H01E0001 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: S1_V02S0101 F3
word: SLICEA.K0.INIT 1111111111101111
word: SLICEA.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R34C17:PLC2
arc: E1_H02E0101 V02S0101
arc: H00L0100 H02W0101
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0003 E3_H06W0303
arc: A0 H02W0701
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: C0 V02S0601
arc: D0 V00B0100
arc: D1 V02S0201
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: V01S0000 F3
arc: V01S0100 F3
word: SLICEA.K0.INIT 1111111111111011
word: SLICEA.K1.INIT 1111111100110011
word: SLICEB.K0.INIT 0011001100110011
word: SLICEB.K1.INIT 0011001100110011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R34C18:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02S0001
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0103 E3_H06W0103
arc: A2 V02N0701
arc: A3 V02N0501
arc: A5 W1_H02E0501
arc: A7 H02W0501
arc: B1 H02E0101
arc: B3 N1_V02S0101
arc: B4 E1_H02W0301
arc: B5 H00L0000
arc: B7 N1_V02S0701
arc: C0 H02W0601
arc: C1 H00R0100
arc: C2 H02W0601
arc: C3 N1_V01N0001
arc: C4 V02N0001
arc: C5 E1_H02W0601
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02N0201
arc: D2 Q2
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D5 H02W0201
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q2
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR0 V00T0000
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N1_V02N0301 F3
arc: N1_V02N0501 F5
arc: N3_V06N0003 Q0
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: V01S0000 F3
arc: V01S0100 Q0
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
arc: W1_H02W0701 F5
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 0101000010100000
word: SLICEA.K1.INIT 0011000011110000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 1111110000110000
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 1110111100000000
word: SLICEC.K1.INIT 0101010100010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R34C19:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 N1_V02S0201
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0103 E1_H02W0201
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A3 V02S0701
arc: B3 H02W0101
arc: C3 H02E0601
arc: D3 V02S0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: N1_V01N0001 F3
arc: N1_V02N0101 F3
arc: N1_V02N0301 F3
arc: S1_V02S0301 F3
arc: V01S0000 F3
arc: W1_H02W0301 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0010101010101010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R34C20:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A0 W1_H02E0701
arc: B0 H02E0101
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0101
arc: C0 W1_H02E0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 V00B0100
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111111111011
word: SLICEA.K1.INIT 1111111100110011
word: SLICEB.K0.INIT 0011001100110011
word: SLICEB.K1.INIT 0011001100110011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R34C21:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0101
arc: H00R0100 V02S0501
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 H02E0701
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 F5
arc: A5 V02S0301
arc: B0 E1_H01W0100
arc: B1 F3
arc: B2 F1
arc: B3 H02E0301
arc: B4 H02E0301
arc: B7 H02W0301
arc: C0 E1_H01W0000
arc: C1 H00R0100
arc: C2 N1_V01S0100
arc: C3 H00L0100
arc: C4 E1_H01E0101
arc: C5 V02S0201
arc: C6 H01E0001
arc: CE1 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: D2 S1_V02N0001
arc: D3 N1_V01S0000
arc: D4 H00L0100
arc: D5 V02S0401
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0601 Q4
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F0
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00L0000
arc: M6 V00T0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0101 F3
arc: N1_V02N0201 F2
arc: N1_V02N0401 Q6
arc: N1_V02N0701 Q7
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: S3_V06S0203 F4
arc: V01S0000 Q2
arc: W1_H02W0101 Q3
arc: W1_H02W0201 F0
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000001100000011
word: SLICEB.K1.INIT 0011111100000000
word: SLICEC.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K1.INIT 1111111111001100
word: SLICED.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 0011001000000010
word: SLICEB.K0.INIT 0000110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R34C22:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 H02E0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06S0203
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0203 W3_H06E0203
arc: A1 H00R0000
arc: A2 E1_H01E0001
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 F7
arc: A6 E1_H02W0501
arc: A7 H02W0701
arc: B2 F3
arc: B3 E1_H02W0101
arc: B4 V01S0000
arc: B5 V02S0501
arc: B6 V00B0100
arc: B7 N1_V01S0000
arc: C1 V02S0401
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: C4 H01E0001
arc: C5 V01N0101
arc: C6 V00T0000
arc: C7 F4
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 V02N0201
arc: D4 H02E0001
arc: D5 F2
arc: D6 V00B0000
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0501 F5
arc: N3_V06N0003 F0
arc: S1_V02S0501 F5
arc: W3_H06W0003 F0
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0100000001001100
word: SLICEC.K0.INIT 0000100001001100
word: SLICED.K0.INIT 0000000011001010
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R34C23:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02N0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V01N0101
arc: N1_V02N0301 W3_H06E0003
arc: A1 N1_V02S0701
arc: A4 H02W0701
arc: A5 H02E0701
arc: A6 H02E0701
arc: A7 F5
arc: B1 V02S0101
arc: B4 V01S0000
arc: B5 H02E0101
arc: B6 H02E0101
arc: B7 V00B0100
arc: C1 E1_H01W0000
arc: C4 S1_V02N0201
arc: C5 E1_H02W0601
arc: C6 E1_H02W0601
arc: C7 V00T0100
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D4 H02W0001
arc: D5 V02S0601
arc: D6 V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q5
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H00L0100
arc: M5 H00L0000
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0101 F1
arc: S3_V06S0303 Q5
arc: V01S0000 F7
arc: V01S0100 Q7
arc: W1_H02W0401 F4
arc: W1_H02W0501 Q7
arc: W3_H06W0103 F1
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0000010000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000010010001100
word: SLICEC.K1.INIT 0011001000010000
word: SLICEA.K1.INIT 0000000000001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R34C24:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02S0201
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: E1_H02E0401 W3_H06E0203
arc: N1_V02N0101 W3_H06E0103
arc: A1 F7
arc: A2 N1_V02S0501
arc: A3 V00B0000
arc: A4 E1_H02W0701
arc: A5 N1_V01S0100
arc: A6 N1_V02S0101
arc: A7 H02E0701
arc: B0 N1_V02S0301
arc: B2 H02E0101
arc: B3 V02S0301
arc: B4 S1_V02N0701
arc: B5 H02W0101
arc: B6 V00T0000
arc: B7 E1_H02W0301
arc: C1 F4
arc: C2 H00L0000
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 H02W0401
arc: C6 V02S0001
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 V02S0201
arc: D4 H02E0001
arc: D5 H00R0100
arc: D6 H00L0100
arc: D7 H02E0201
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: N3_V06N0103 F1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0601 F6
arc: V00T0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0301 F1
arc: W1_H02W0601 Q4
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 0010001000110000
word: SLICED.K1.INIT 1000010000100001
word: SLICEA.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1111101111111000
word: SLICEB.K1.INIT 1111111111100010
word: SLICED.K0.INIT 1100001101000001
word: SLICEC.K0.INIT 1000010000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R34C25:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V01N0001
arc: H00L0100 E1_H02W0301
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: A0 F5
arc: A1 F5
arc: A3 E1_H02W0501
arc: A4 V02N0301
arc: A5 V02S0301
arc: A7 H02E0701
arc: B0 V02S0101
arc: B1 Q1
arc: B3 V02N0101
arc: B4 H02E0301
arc: B7 S1_V02N0701
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C3 F4
arc: C4 H02W0401
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 W1_H02E0201
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q4
arc: E1_H02E0301 Q1
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: E3_H06E0103 F2
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q5
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M4 E1_H02W0401
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V02N0101 Q1
arc: N1_V02N0201 F0
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q5
arc: N3_V06N0103 F2
arc: N3_V06N0303 Q6
arc: V00B0000 Q6
arc: V01S0000 Q5
arc: V01S0100 Q1
arc: W1_H02W0501 F7
arc: W3_H06W0103 F2
arc: W3_H06W0303 Q5
word: SLICED.K1.INIT 0100000001110000
word: SLICEC.K0.INIT 1000101011001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1100000001000000
word: SLICEC.K1.INIT 0101010110101010
word: SLICEA.K0.INIT 0000010000000001
word: SLICEA.K1.INIT 0100000000010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R34C26:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 W1_H02E0501
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: H01W0100 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: A1 H00L0000
arc: A2 V00T0000
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 S1_V02N0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B4 H00R0000
arc: B5 H00R0000
arc: B6 E1_H02W0101
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 Q6
arc: CLK0 G_HPBX0100
arc: D1 H02E0201
arc: D2 H02E0201
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 V02N0601
arc: E1_H02E0401 F4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q5
arc: W1_H02W0101 F1
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100011010010011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010001011110011
word: SLICEB.K0.INIT 1010001011110011
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100010011110101
word: SLICEC.K1.INIT 1010111100100011
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R34C27:PLC2
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02E0501
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 E1_H02W0301
arc: A1 F5
arc: A2 V00B0000
arc: A5 W1_H02E0701
arc: A7 V02N0301
arc: B0 W1_H02E0101
arc: B1 H00R0100
arc: B2 H02E0101
arc: B5 H02E0301
arc: B7 W1_H02E0301
arc: C1 N1_V01N0001
arc: C2 V02S0601
arc: C5 H02E0401
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 F2
arc: D2 Q2
arc: D7 V02N0401
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0001 Q2
arc: N1_V02N0101 F1
arc: V01S0000 Q2
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 1001000010010000
word: SLICED.K1.INIT 1001000010011001
word: SLICEA.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 1000100000001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R34C28:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 H02W0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 H06E0103
arc: V00B0000 N1_V02S0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 H01E0001
arc: B0 V00B0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1100110011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R34C29:PLC2
arc: N1_V02N0401 H02E0401
arc: S3_V06S0203 H06E0203
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: H01W0100 W3_H06E0303

.tile R34C2:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H02W0601

.tile R34C30:PLC2
arc: N3_V06N0103 W3_H06E0103

.tile R34C33:PLC2
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701

.tile R34C35:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R34C36:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R34C37:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203

.tile R34C38:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R34C39:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R34C3:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R34C40:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R34C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R34C42:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R34C43:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R34C45:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R34C46:PLC2
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0303 N3_V06S0203

.tile R34C47:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003

.tile R34C48:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R34C49:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R34C4:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 V06S0103
arc: H00R0000 E1_H02W0401
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H02W0601
arc: A2 V01N0101
arc: A5 V02S0101
arc: A6 H02W0501
arc: B2 H02W0301
arc: B5 H00R0000
arc: B6 S1_V02N0501
arc: C2 V02S0601
arc: C5 V02S0201
arc: C6 V02S0001
arc: D2 N1_V02S0201
arc: D5 H02E0001
arc: D6 V02S0401
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: M4 V00B0000
arc: S1_V02S0401 F4
arc: V01S0100 F2
word: SLICEB.K0.INIT 0100000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R34C50:PLC2
arc: S1_V02S0001 H06E0003

.tile R34C5:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 S1_V02N0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: A2 H02W0701
arc: A3 W1_H02E0501
arc: A4 F7
arc: A7 H00R0000
arc: B2 H00R0100
arc: B3 E1_H01W0100
arc: B4 N1_V02S0501
arc: C2 H02E0601
arc: C3 H00R0100
arc: C4 S1_V02N0001
arc: C7 N1_V02S0001
arc: D2 V02S0201
arc: D3 N1_V01S0000
arc: D4 H02E0001
arc: D7 V02S0401
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0201 F2
arc: V01S0000 F4
arc: W1_H02W0101 F3
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1101010100000000
word: SLICEB.K0.INIT 1000000011110000
word: SLICEB.K1.INIT 0100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R34C6:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0203 V06S0203
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 V06N0203
arc: A1 H02W0501
arc: A3 N1_V02S0501
arc: A4 F7
arc: A5 E1_H02W0701
arc: A6 H00R0000
arc: A7 H02E0501
arc: B1 H00R0100
arc: B3 W1_H02E0301
arc: B4 E1_H02W0101
arc: B5 H00R0000
arc: B6 N1_V01S0000
arc: B7 H02W0101
arc: C1 N1_V01N0001
arc: C3 N1_V01N0001
arc: C5 V00T0000
arc: C6 V02S0001
arc: C7 H02W0401
arc: D1 H02E0201
arc: D3 E1_H02W0001
arc: D4 V02S0401
arc: D5 H00L0100
arc: D6 V00B0000
arc: D7 V02N0401
arc: E1_H01E0101 F2
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00B0100
arc: M2 H02E0601
arc: V01S0100 F0
arc: W1_H02W0601 F4
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1000100000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R34C7:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 N1_V02S0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06E0103
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0203 V06S0203
arc: A1 V02S0701
arc: A2 H02E0701
arc: A3 W1_H02E0701
arc: A6 N1_V01N0101
arc: B1 W1_H02E0301
arc: B2 F3
arc: B3 H00R0000
arc: B4 V02N0701
arc: B6 V02N0501
arc: C3 N1_V01S0100
arc: C4 V00T0100
arc: C6 V00T0100
arc: CE0 H00L0000
arc: CE2 E1_H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: D2 N1_V02S0201
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D6 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: E1_H02E0101 F1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F6
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: N1_V02N0601 Q6
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q6
arc: S1_V02S0101 Q1
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S1_V02S0601 Q4
arc: S3_V06S0303 Q6
arc: V00B0000 F4
arc: V01S0000 Q6
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q6
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1000100000000000
word: SLICED.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0100010000000000
word: SLICEC.K0.INIT 0000000000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R34C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 V06S0203
arc: H00L0100 V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 V01N0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0701
arc: V00T0100 V02N0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: A3 V00B0000
arc: A6 H02W0501
arc: B3 W1_H02E0301
arc: B6 H02W0101
arc: C3 H02W0601
arc: C6 E1_H02W0601
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D3 V00B0100
arc: D6 H00R0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q1
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 H02W0001
arc: M2 V00T0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q5
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
arc: V01S0100 Q2
arc: W1_H02W0101 F3
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 1000000011001100
word: SLICEB.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R34C9:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H01E0001
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: A0 H02W0501
arc: A2 H02E0701
arc: A3 V02N0701
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 N1_V02S0301
arc: B0 H02E0101
arc: B2 N1_V02S0301
arc: B3 H02E0101
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 H02E0301
arc: C0 H00L0100
arc: C2 N1_V02S0401
arc: C3 N1_V01S0100
arc: C4 E1_H01E0101
arc: C5 V00T0000
arc: C6 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D3 V02N0201
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q6
arc: E1_H02E0001 Q2
arc: E1_H02E0601 F4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H00L0100 F3
arc: H01W0000 Q1
arc: H01W0100 F2
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 E1_H02W0601
arc: M5 H02E0001
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q5
arc: N1_V02N0201 F0
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q6
arc: S1_V02S0101 Q1
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q6
arc: V00B0100 F5
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q6
word: SLICEB.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111100011110000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K0.INIT 0000100000000000
word: SLICEB.K0.INIT 0100000001000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C10:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0201
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 H02W0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: A0 N1_V02S0501
arc: A1 V02S0501
arc: A2 N1_V02S0501
arc: A3 V02N0701
arc: A4 E1_H02W0701
arc: A5 N1_V01S0100
arc: A6 H02E0501
arc: B0 V02S0301
arc: B1 N1_V02S0101
arc: B2 H02W0101
arc: B4 V02N0501
arc: B5 V02S0501
arc: B6 V02S0701
arc: C1 V02S0401
arc: C2 N1_V01S0100
arc: C4 E1_H02W0401
arc: C5 H02W0401
arc: C6 F4
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 N1_V02S0201
arc: D3 V02S0201
arc: D4 H00R0100
arc: D5 H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0401 Q4
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0100 Q7
arc: H01W0000 F6
arc: H01W0100 F6
arc: M4 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: S1_V02S0701 Q7
arc: S3_V06S0203 Q4
arc: S3_V06S0303 F6
arc: V01S0000 Q4
arc: V01S0100 Q4
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1101110110001000
word: SLICEB.K0.INIT 1101100011011000
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0001000000010000
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R35C11:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0101
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02N0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 H01E0101
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: A0 V02S0501
arc: A3 E1_H02W0701
arc: A4 S1_V02N0301
arc: A5 V02N0301
arc: A6 V02N0101
arc: A7 V02N0101
arc: B0 V00T0000
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 F3
arc: B7 E1_H02W0301
arc: C0 N1_V01S0100
arc: C3 F4
arc: C4 H02E0401
arc: C5 V02N0201
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D3 E1_H02W0001
arc: D4 H02W0001
arc: D5 V02S0401
arc: D6 E1_H01W0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q2
arc: E1_H02E0501 Q7
arc: E1_H02E0701 F5
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F5
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H01E0001
arc: M1 W1_H02E0001
arc: M2 E1_H02W0601
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S1_V02S0601 Q6
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q5
arc: V01S0000 Q7
arc: V01S0100 Q4
arc: W1_H02W0301 Q3
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111100011110000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 1010000000000000
word: SLICED.K0.INIT 1010001000100010
word: SLICED.K1.INIT 1000000010101010
word: SLICEC.K1.INIT 0000000010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R35C12:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 H01E0001
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: A0 N1_V02S0701
arc: A4 V02S0301
arc: A5 V02S0301
arc: A7 V02S0101
arc: B0 H02E0301
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: C0 V02S0401
arc: C4 H02E0401
arc: C5 E1_H02W0601
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D4 W1_H02E0201
arc: D5 E1_H01W0100
arc: D7 V02N0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H02W0201
arc: M5 H00L0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 F0
arc: N1_V02N0401 Q6
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F4
arc: N3_V06N0303 Q5
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q6
arc: V01S0000 Q1
arc: V01S0100 Q5
arc: W1_H02W0501 F5
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1111100011110000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C13:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02W0301
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 V01N0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 H06E0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: A0 S1_V02N0701
arc: A1 E1_H01E0001
arc: A2 H02E0701
arc: A3 N1_V02S0701
arc: A5 H02W0701
arc: A6 H02E0501
arc: A7 S1_V02N0101
arc: B0 V02N0301
arc: B1 V00B0000
arc: B2 V02N0101
arc: B5 V02S0701
arc: B6 H02E0301
arc: B7 H02E0101
arc: C0 V02S0401
arc: C1 E1_H02W0601
arc: C2 H00L0100
arc: C3 H00R0100
arc: C5 V00T0000
arc: C6 E1_H02W0401
arc: C7 V00B0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 E1_H02W0201
arc: D2 F0
arc: D3 V00T0100
arc: D5 H02W0201
arc: D6 V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: M4 H02W0401
arc: MUXCLK1 CLK0
arc: N1_V02N0001 F2
arc: N1_V02N0101 Q3
arc: V01S0000 F6
arc: V01S0100 F6
arc: W1_H02W0701 F7
word: SLICEB.K1.INIT 1010101011110000
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0001000000000000
word: SLICEA.K1.INIT 0010101000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R35C14:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02N0701
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: S1_V02S0401 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0701
arc: A1 W1_H02E0701
arc: A2 N1_V02S0701
arc: A3 V02S0501
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: A6 V02N0301
arc: A7 F5
arc: B0 W1_H02E0101
arc: B1 E1_H02W0101
arc: B2 H02W0101
arc: B3 V02N0101
arc: B4 V02N0701
arc: B5 V02S0701
arc: B6 V02N0701
arc: B7 F3
arc: C0 S1_V02N0601
arc: C1 F4
arc: C2 V02S0401
arc: C3 E1_H02W0601
arc: C4 H02E0401
arc: C5 V00T0100
arc: C6 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02N0001
arc: D2 V02S0001
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 W1_H02E0201
arc: D6 E1_H02W0001
arc: D7 F0
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q0
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0401 F6
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1000100000000000
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C15:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02N0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: E1_H01E0101 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0701
arc: A1 H02W0701
arc: A2 V00B0000
arc: A3 F5
arc: A4 V00T0100
arc: A5 N1_V01N0101
arc: A6 V02N0101
arc: A7 V02N0301
arc: B0 H00R0100
arc: B1 V02S0101
arc: B2 H02E0101
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 E1_H02W0301
arc: B7 V02N0501
arc: C0 H00L0000
arc: C1 W1_H02E0601
arc: C2 E1_H02W0401
arc: C3 F4
arc: C4 H02W0401
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 H02E0001
arc: D2 W1_H02E0201
arc: D3 F2
arc: D4 V02N0601
arc: D5 V02S0401
arc: D6 V01N0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q1
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F3
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q1
arc: S1_V02S0101 F1
arc: S3_V06S0103 Q1
arc: V00T0000 F0
arc: V01S0000 Q1
arc: V01S0100 Q1
arc: W1_H02W0501 F7
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0111000000000000
word: SLICEA.K1.INIT 0000000001000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C16:PLC2
arc: E1_H02E0101 V02N0101
arc: H00L0000 V02S0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 H01E0101
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A4 H02E0501
arc: A5 H02E0701
arc: A6 H00L0000
arc: A7 H00L0000
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 N1_V02S0101
arc: B3 N1_V02S0301
arc: B4 E1_H02W0301
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 H01E0001
arc: C5 V02S0201
arc: C6 N1_V02S0001
arc: C7 S1_V02N0201
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H00R0100
arc: D5 H02E0201
arc: D6 N1_V02S0601
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: N1_V01N0001 F7
arc: S3_V06S0303 F5
arc: V01S0100 F6
word: SLICEA.K0.INIT 1010000010110000
word: SLICEA.K1.INIT 1010000010110000
word: SLICEB.K0.INIT 1010101010111011
word: SLICEB.K1.INIT 1010000010110000
word: SLICED.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 1111101000001010
word: SLICED.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R35C17:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H01E0001
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: E1_H02E0401 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: A4 N1_V01S0100
arc: B4 V00B0100
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C4 N1_V02S0001
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D4 E1_H01W0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 H02W0401
arc: M5 H00L0100
arc: M6 H02W0401
arc: V01S0000 F3
word: SLICEA.K0.INIT 1111111111110101
word: SLICEA.K1.INIT 1111111111110101
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000011111011
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R35C18:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02S0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 V02S0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0501
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: C0 V02S0601
arc: D0 H02E0001
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
word: SLICEA.K0.INIT 1111111111101111
word: SLICEA.K1.INIT 1100110011111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R35C19:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 H01E0101
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 N1_V01S0000
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V02S0601
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: A0 N1_V02S0501
arc: B0 H00R0100
arc: C0 H02E0401
arc: D0 W1_H02E0001
arc: D1 H02E0201
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: V01S0000 F3
word: SLICEA.K0.INIT 1010111110111111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R35C20:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 H06E0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: E1_H01E0001 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: A0 V02S0501
arc: A1 V02S0701
arc: B0 N1_V02S0101
arc: B3 V02S0301
arc: C0 V02S0601
arc: D0 H02E0001
arc: D1 V00B0100
arc: D2 H00R0000
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 W1_H02E0001
arc: M6 V00B0000
arc: V01S0000 F3
arc: V01S0100 F3
word: SLICEA.K0.INIT 1111111111101111
word: SLICEA.K1.INIT 1111111101010101
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0011001100110011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R35C21:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H02W0601
arc: W3_H06W0203 E3_H06W0203
arc: A1 N1_V02S0701
arc: A4 V02S0301
arc: A7 V02S0301
arc: B1 V02N0101
arc: C1 F4
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0201
arc: D4 V01N0001
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E1_H02E0001 F0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q3
arc: N1_V02N0401 F4
arc: N1_V02N0701 Q7
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0701 F7
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q6
arc: V01S0000 F0
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111100010011
word: SLICED.K1.INIT 1111111101010101
word: SLICEC.K0.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R35C22:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02E0201
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0501 W3_H06E0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0601
arc: A1 F7
arc: A4 V02S0301
arc: A7 V02S0301
arc: B1 V01N0001
arc: B4 V02N0701
arc: B5 W1_H02E0101
arc: B6 H02E0301
arc: B7 V02N0701
arc: C1 E1_H01W0000
arc: C3 W1_H02E0401
arc: C4 V01N0101
arc: C5 H02E0401
arc: C6 V02S0001
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: D3 V02N0001
arc: D4 H02W0001
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F3
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q6
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F6
arc: H01W0100 F4
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 H02E0601
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F1
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q6
arc: N3_V06N0003 F3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F5
arc: S1_V02S0301 Q1
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q7
arc: V01S0000 Q2
arc: V01S0100 Q4
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1111000011111100
word: SLICEA.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000100000101010
word: SLICED.K1.INIT 0101000101000000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K1.INIT 1111110011111100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1

.tile R35C23:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0201
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: A0 V02S0701
arc: A1 V02S0701
arc: A4 H02E0701
arc: A5 N1_V01S0100
arc: A6 H02E0701
arc: A7 V02N0301
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B4 E1_H02W0301
arc: B5 V02N0701
arc: B6 E1_H02W0301
arc: B7 V02N0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C4 V00T0000
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: C7 V01N0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D4 H00R0100
arc: D5 V02S0601
arc: D6 H00R0100
arc: D7 H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q7
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0401 Q4
arc: V01S0000 Q5
arc: V01S0100 Q6
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0000100000101010
word: SLICEC.K0.INIT 0011000100100000
word: SLICED.K0.INIT 0000100001001100
word: SLICEC.K1.INIT 0100011100000000
word: SLICEA.K0.INIT 0010001100110010
word: SLICEA.K1.INIT 0000000000000100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R35C24:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: E1_H01E0101 W3_H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H02W0701
arc: A1 F5
arc: A2 V02N0501
arc: A3 V02S0701
arc: A4 V02S0301
arc: A5 N1_V01S0100
arc: A6 V02S0301
arc: A7 V02S0301
arc: B1 E1_H02W0301
arc: B2 H00R0100
arc: B3 N1_V02S0301
arc: B4 V02S0701
arc: B5 W1_H02E0301
arc: B6 V02S0701
arc: B7 N1_V02S0701
arc: C1 F4
arc: C2 V02N0401
arc: C3 H02E0401
arc: C4 V00T0100
arc: C6 V00T0100
arc: C7 V02S0001
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D3 N1_V02S0201
arc: D4 N1_V02S0601
arc: D6 N1_V02S0601
arc: D7 H01W0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F0
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0701 F7
arc: V00B0000 F6
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEB.K0.INIT 1111111011111110
word: SLICEB.K1.INIT 1111111111100010
word: SLICED.K0.INIT 1010001011110011
word: SLICEC.K0.INIT 1100111101000101
word: SLICEC.K1.INIT 0110011001100110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000001000000
word: SLICED.K1.INIT 1101000011011101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R35C25:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0201
arc: H00L0100 H02W0101
arc: H00R0000 V02N0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H01E0101
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: S1_V02S0001 W3_H06E0003
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 H00L0000
arc: A4 V02S0301
arc: A7 V02S0301
arc: B1 H02E0101
arc: B4 H02W0101
arc: C1 H00L0100
arc: C4 V00B0100
arc: C6 V02S0201
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D4 E1_H02W0201
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: N1_V02N0101 F1
arc: S1_V02S0101 Q3
arc: V01S0000 F6
word: SLICEC.K0.INIT 1001000000001001
word: SLICED.K1.INIT 1010101001010101
word: SLICED.K0.INIT 1111000000001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010010100101
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R35C26:PLC2
arc: E1_H02E0301 V06S0003
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A3 V00T0000
arc: A5 H02E0701
arc: B0 H02E0101
arc: B3 V02S0101
arc: B5 N1_V01S0000
arc: C0 H00L0100
arc: C3 H00L0100
arc: C5 V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D3 V02S0201
arc: D5 E1_H02W0001
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0201 F2
arc: V01S0100 Q0
word: SLICEC.K1.INIT 1101001010000111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001000000000000
word: SLICEA.K0.INIT 1110111111101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R35C27:PLC2
arc: H00R0000 V02S0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06E0303
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: E1_H01E0101 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0701 W3_H06E0203
arc: W3_H06W0303 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: B0 V02S0301
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1100110011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C28:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 H01E0101
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303

.tile R35C29:PLC2
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 S1_V02N0601
arc: N1_V02N0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203

.tile R35C2:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V06S0003
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02W0701
arc: N1_V02N0201 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 N1_V02S0501
arc: A0 H00L0100
arc: A2 V00B0000
arc: A3 H02W0501
arc: A7 V02N0101
arc: B0 H02W0301
arc: B2 N1_V02S0101
arc: B3 E1_H02W0301
arc: B7 F3
arc: C0 V02S0401
arc: C2 E1_H02W0401
arc: C3 V02S0601
arc: C6 V02N0001
arc: C7 H02W0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 H00R0000
arc: D3 V00B0100
arc: D6 F0
arc: D7 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: S3_V06S0103 Q2
word: SLICEA.K0.INIT 1111010100110001
word: SLICEB.K1.INIT 1000110000001100
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101100000010
word: SLICEB.K0.INIT 0000000100010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C30:PLC2
arc: N3_V06N0003 S1_V02N0301

.tile R35C31:PLC2
arc: W3_H06W0203 E1_H02W0401

.tile R35C32:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: W3_H06W0203 E3_H06W0203

.tile R35C33:PLC2
arc: H00L0000 S1_V02N0201
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 V01N0001
arc: W1_H02W0401 S1_V02N0401
arc: A1 H00L0000
arc: A6 V02N0301
arc: B1 V02N0301
arc: B6 V02N0501
arc: C1 V02N0601
arc: C6 S1_V02N0001
arc: D1 E1_H02W0001
arc: D6 H02W0201
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R35C34:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: W1_H02W0201 E1_H02W0701

.tile R35C35:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001

.tile R35C36:PLC2
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0701 S1_V02N0701

.tile R35C37:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02W0601

.tile R35C38:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 N1_V01S0000
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0203 E1_H02W0701

.tile R35C39:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701

.tile R35C3:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 N3_V06S0203
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V06S0203
arc: A3 H02W0501
arc: A4 V02N0101
arc: B3 V02N0301
arc: B4 F3
arc: C3 H02E0401
arc: C4 V02N0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D3 H02W0001
arc: D4 V02N0401
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: MUXCLK2 CLK0
arc: S3_V06S0203 Q4
word: SLICEB.K1.INIT 1010001011110011
word: SLICEC.K0.INIT 0000000100010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C40:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: W1_H02W0701 S1_V02N0701

.tile R35C41:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S3_V06S0203 N3_V06S0203

.tile R35C42:PLC2
arc: S1_V02S0401 N1_V02S0401

.tile R35C43:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103

.tile R35C44:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401

.tile R35C46:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303

.tile R35C47:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: V01S0000 N3_V06S0103

.tile R35C48:PLC2
arc: S1_V02S0101 N3_V06S0103

.tile R35C49:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 N3_V06S0203

.tile R35C4:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E1_H02W0501
arc: A1 H02W0501
arc: A2 H00L0100
arc: A4 F5
arc: A5 H02W0501
arc: A6 F7
arc: A7 W1_H02E0701
arc: B1 H02W0301
arc: B2 H01W0100
arc: B4 H02E0301
arc: B5 W1_H02E0301
arc: B6 W1_H02E0101
arc: B7 V00B0100
arc: C1 S1_V02N0401
arc: C2 V02N0601
arc: C4 N1_V02S0001
arc: C5 V00T0000
arc: C7 N1_V02S0001
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D4 V02N0401
arc: D5 H02E0001
arc: D6 F2
arc: D7 V02S0601
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: S3_V06S0303 F6
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1000101000001010
word: SLICED.K1.INIT 1000000011110000
word: SLICED.K0.INIT 0000000001000100
word: SLICEC.K1.INIT 0111000000000000
word: SLICEC.K0.INIT 1010111100100011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R35C5:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 V06S0303
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0101
arc: V00T0100 N1_V02S0501
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06S0303
arc: A0 F7
arc: A1 F7
arc: A2 F5
arc: A3 E1_H01E0001
arc: A4 F5
arc: A5 V02N0301
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 F3
arc: B1 F3
arc: B2 H02W0101
arc: B3 H02E0301
arc: B4 N1_V01S0000
arc: B5 E1_H02W0301
arc: B6 V02S0501
arc: B7 W1_H02E0301
arc: C0 F4
arc: C1 F4
arc: C3 E1_H02W0601
arc: C5 H02E0601
arc: C6 V02S0001
arc: C7 F6
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 N1_V01S0000
arc: D3 V02S0201
arc: D4 H00L0100
arc: D5 E1_H02W0201
arc: D6 V01N0001
arc: D7 H02W0001
arc: E1_H01E0001 F2
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: M0 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
word: SLICEC.K1.INIT 1000000010101010
word: SLICEB.K0.INIT 0000000001000100
word: SLICEB.K1.INIT 0101010101010001
word: SLICED.K1.INIT 1111010100110001
word: SLICEC.K0.INIT 0000000011101110
word: SLICEA.K0.INIT 0000000011111101
word: SLICEA.K1.INIT 0000000001010100
word: SLICED.K0.INIT 0111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R35C6:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: A0 N1_V02S0701
arc: A1 H00L0100
arc: A2 H02E0701
arc: A3 V00B0000
arc: A4 W1_H02E0501
arc: A5 N1_V01S0100
arc: A6 H02E0501
arc: A7 V02N0301
arc: B0 V02S0101
arc: B1 W1_H02E0301
arc: B2 V02S0101
arc: B3 S1_V02N0301
arc: B4 H02E0101
arc: B5 N1_V01S0000
arc: B6 V02N0501
arc: B7 S1_V02N0701
arc: C0 H00L0000
arc: C1 F4
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 V02N0001
arc: C5 E1_H01E0101
arc: C6 H02E0401
arc: C7 V00B0100
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 H02W0001
arc: D5 V02S0401
arc: D6 H01W0000
arc: D7 V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F2
arc: S1_V02S0601 F6
arc: V01S0000 F3
arc: W1_H02W0201 F0
arc: W1_H02W0501 F5
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0010000010100000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0111000000000000
word: SLICEC.K0.INIT 1000110000001100
word: SLICEA.K1.INIT 0000110000000100
word: SLICEA.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0000000100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R35C7:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0201
arc: H00R0000 W1_H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: A0 F7
arc: A2 V02S0501
arc: A3 V00T0000
arc: A4 F5
arc: A5 N1_V02S0301
arc: A6 V02S0101
arc: A7 H00R0000
arc: B0 E1_H02W0101
arc: B2 V02S0301
arc: B3 E1_H02W0101
arc: B4 F3
arc: B6 N1_V01S0000
arc: B7 V01S0000
arc: C0 V02N0401
arc: C1 V02S0401
arc: C2 V02N0601
arc: C3 N1_V01N0001
arc: C4 V00B0100
arc: C5 H01E0001
arc: C6 V02S0001
arc: C7 H02E0401
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 H02E0201
arc: D3 V02N0001
arc: D4 W1_H02E0001
arc: D5 F0
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: V01S0000 F6
arc: V01S0100 Q4
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0100110000000000
word: SLICEA.K0.INIT 1010001011110011
word: SLICEB.K0.INIT 0010000010100000
word: SLICEB.K1.INIT 1111010100110001
word: SLICEC.K1.INIT 1111101010100000
word: SLICEC.K0.INIT 0000000100000111
word: SLICEA.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R35C8:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02W0501
arc: A1 V02N0501
arc: A2 V02S0501
arc: A3 H02E0501
arc: A4 W1_H02E0701
arc: A6 V02N0101
arc: B0 V02S0301
arc: B1 F3
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 H02W0101
arc: C0 H02E0401
arc: C1 S1_V02N0601
arc: C2 N1_V02S0401
arc: C3 H02E0401
arc: C4 E1_H01E0101
arc: C5 H02E0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H00R0000
arc: D2 W1_H02E0001
arc: D3 V00T0100
arc: D4 H02W0201
arc: D5 H02E0001
arc: D6 V02S0401
arc: E1_H01E0001 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H01W0000 F4
arc: H01W0100 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00B0100
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: S3_V06S0203 Q4
arc: V01S0000 F1
arc: V01S0100 F6
arc: W1_H02W0401 Q4
arc: W1_H02W0701 Q5
arc: W3_H06W0003 Q0
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0100110000000000
word: SLICEC.K0.INIT 1000110000001100
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0100110000000000
word: SLICED.K0.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C9:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 H01E0001
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A2 H00L0100
arc: A4 E1_H01W0000
arc: A5 E1_H02W0501
arc: B1 H02E0101
arc: B2 E1_H01W0100
arc: B4 H02E0301
arc: B5 H00L0000
arc: B6 W1_H02E0301
arc: C0 F4
arc: C1 F4
arc: C2 S1_V02N0601
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 V00T0100
arc: CE1 N1_V02S0201
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 F2
arc: D2 V02N0201
arc: D4 H00R0100
arc: D5 H02W0001
arc: D6 V02S0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M2 H02E0601
arc: M3 H00R0000
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F6
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: S1_V02S0001 F2
arc: V01S0000 F0
arc: V01S0100 F6
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111101011111111
word: SLICEA.K1.INIT 0000000011111011
word: SLICEC.K0.INIT 1000000011110000
word: SLICEC.K1.INIT 1000110000001100
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0111111101010101
word: SLICED.K0.INIT 0000000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C10:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: A0 E1_H02W0701
arc: A1 E1_H02W0501
arc: A2 H00L0100
arc: A3 N1_V02S0701
arc: A4 F7
arc: A5 E1_H02W0501
arc: A6 V02S0301
arc: A7 V00T0100
arc: B0 S1_V02N0101
arc: B1 H01W0100
arc: B2 W1_H02E0301
arc: B3 H00R0000
arc: B4 F3
arc: B5 H02W0301
arc: B6 E1_H02W0101
arc: B7 V02N0501
arc: C0 H02W0601
arc: C1 V02S0401
arc: C2 E1_H02W0601
arc: C3 V02N0401
arc: C5 V02S0201
arc: C6 S1_V02N0201
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 N1_V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 E1_H02W0001
arc: D2 H02W0001
arc: D3 V02N0201
arc: D4 F0
arc: D5 E1_H02W0001
arc: D6 H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q5
arc: E1_H02E0201 Q2
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M1 H02E0001
arc: M2 V00B0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0001 F2
arc: N1_V02N0101 Q1
arc: N1_V02N0401 Q6
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S1_V02S0001 Q2
arc: S1_V02S0301 Q1
arc: S1_V02S0501 F5
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: V01S0000 Q1
arc: V01S0100 Q1
arc: W1_H02W0401 F6
arc: W1_H02W0701 Q5
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F4
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 1000100000000000
word: SLICEA.K1.INIT 0000000010000000
word: SLICED.K0.INIT 0100000011000000
word: SLICEC.K1.INIT 0100000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C11:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: A3 W1_H02E0501
arc: A4 W1_H02E0501
arc: A5 E1_H02W0501
arc: A6 F7
arc: A7 V02N0101
arc: B0 S1_V02N0101
arc: B1 E1_H02W0101
arc: B3 E1_H01W0100
arc: B4 N1_V02S0701
arc: B5 H02E0301
arc: B6 S1_V02N0501
arc: B7 N1_V02S0701
arc: C1 F4
arc: C3 H02W0401
arc: C4 V02N0201
arc: C5 V02S0001
arc: C6 S1_V02N0001
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 E1_H02W0201
arc: D3 H02E0001
arc: D4 V02N0601
arc: D5 H02W0201
arc: D6 F2
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q4
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0001 F0
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q7
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0010101000000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 0010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C12:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0301
arc: H00R0100 V02S0701
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A1 W1_H02E0701
arc: A2 V02N0501
arc: A3 N1_V02S0701
arc: A4 F7
arc: A5 V00T0000
arc: A7 H00R0000
arc: B1 V02N0101
arc: B2 H00R0100
arc: B3 W1_H02E0101
arc: B4 F3
arc: B5 H00L0000
arc: B7 V02N0701
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 H02E0601
arc: C5 F4
arc: C6 S1_V02N0001
arc: C7 N1_V02S0001
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D1 V00T0100
arc: D2 V01S0100
arc: D3 E1_H02W0201
arc: D4 S1_V02N0401
arc: D5 E1_H02W0001
arc: D6 H00L0100
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q6
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: M0 E1_H02W0601
arc: M4 V00B0100
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0401 Q6
arc: S1_V02S0401 F6
arc: V01S0000 Q6
arc: V01S0100 Q4
arc: W1_H02W0201 F0
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1000100000000000
word: SLICEC.K1.INIT 1000110000001100
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R36C13:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 V01N0101
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0701
arc: A1 H02E0501
arc: A3 V02N0501
arc: A4 V02S0301
arc: A5 F7
arc: A6 H02E0701
arc: A7 H02E0501
arc: B0 V02N0301
arc: B1 W1_H02E0101
arc: B2 F3
arc: B3 N1_V02S0301
arc: B4 H02E0101
arc: B6 S1_V02N0501
arc: B7 E1_H02W0301
arc: C0 H02E0401
arc: C1 V02N0401
arc: C2 H00L0000
arc: C3 N1_V02S0401
arc: C4 V00T0100
arc: C5 H02W0401
arc: C6 W1_H02E0401
arc: C7 E1_H02W0601
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 W1_H02E0001
arc: D2 H02E0001
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 E1_H02W0201
arc: D6 V00B0000
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q5
arc: E1_H02E0601 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q5
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M3 H00L0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: N3_V06N0303 Q5
arc: S1_V02S0601 Q6
arc: V01S0000 Q6
arc: W1_H02W0101 F1
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000000010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C14:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02N0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0701
arc: A1 W1_H02E0701
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: A5 W1_H02E0701
arc: A6 W1_H02E0701
arc: A7 H02E0501
arc: B0 V00B0000
arc: B1 V02N0101
arc: B3 H02E0101
arc: B4 V02S0701
arc: B5 H00R0000
arc: B6 V02N0501
arc: B7 N1_V02S0701
arc: C0 S1_V02N0401
arc: C1 W1_H02E0601
arc: C3 E1_H02W0401
arc: C4 V02N0001
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: C7 V00T0000
arc: D0 E1_H02W0001
arc: D1 H02E0201
arc: D3 V00B0100
arc: D4 H02W0001
arc: D5 H00R0100
arc: D6 V01N0001
arc: D7 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F2
arc: M2 V00T0100
arc: N1_V01N0101 F0
arc: S1_V02S0501 F7
arc: V00T0100 F1
arc: W1_H02W0401 F6
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0010000010100000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C15:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: E1_H01E0101 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0303 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02E0701
arc: A3 V02N0701
arc: A5 H02E0701
arc: A6 H00R0000
arc: A7 N1_V01S0100
arc: B1 W1_H02E0101
arc: B3 E1_H02W0101
arc: B5 W1_H02E0101
arc: B6 N1_V01S0000
arc: B7 E1_H02W0301
arc: C1 E1_H02W0401
arc: C3 H00R0100
arc: C5 V00T0000
arc: C6 H02E0401
arc: C7 V00T0100
arc: D1 V02N0201
arc: D3 H00R0000
arc: D5 V02N0401
arc: D6 V02N0601
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: M0 V00B0000
arc: M2 V00B0100
arc: N1_V01N0001 F0
arc: V00B0000 F6
arc: V00B0100 F5
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C16:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W1_H02E0301
arc: N1_V02N0101 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: E1_H02E0701 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 N1_V02S0501
arc: A3 V00T0000
arc: A4 W1_H02E0701
arc: A5 E1_H02W0501
arc: A6 F5
arc: A7 E1_H02W0501
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 S1_V02N0101
arc: B3 V02S0101
arc: B4 V02N0701
arc: B5 N1_V02S0701
arc: B6 F3
arc: B7 V00B0100
arc: C0 H02E0401
arc: C1 H02E0401
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 E1_H02W0401
arc: C6 F4
arc: C7 V02N0001
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 N1_V02S0201
arc: D3 E1_H02W0201
arc: D4 W1_H02E0201
arc: D5 V01N0001
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: E1_H02E0001 F2
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: V01S0000 F0
arc: V01S0100 F0
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1010101011001100
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 1000000010000000
word: SLICEA.K0.INIT 0000100000000000
word: SLICEA.K1.INIT 0000000000001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R36C17:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02S0201
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 E3_H06W0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A4 S1_V02N0101
arc: A5 V00T0000
arc: A6 F5
arc: A7 H02W0701
arc: B0 V02S0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02S0701
arc: B5 E1_H02W0101
arc: B7 V02S0501
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V00T0100
arc: C5 V01N0101
arc: C6 V00B0100
arc: C7 V02N0201
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 E1_H02W0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: N3_V06N0203 F4
arc: V00B0100 F7
word: SLICEA.K0.INIT 1100110011000100
word: SLICEA.K1.INIT 1111111111110011
word: SLICEB.K0.INIT 1111111111110011
word: SLICEB.K1.INIT 1111111111110011
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R36C18:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E3_H06W0203
arc: E1_H01E0101 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 V01N0101
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 N1_V02S0501
arc: B0 V00B0000
arc: C0 H00L0100
arc: D0 H02E0001
arc: D1 V00B0100
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: N1_V01N0001 F3
word: SLICEA.K0.INIT 1100111111011111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R36C19:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W1_H02E0201
arc: H00L0100 V02S0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V01N0101
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: W3_H06W0003 V01N0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0701
arc: A2 H02W0701
arc: A4 W1_H02E0701
arc: A5 V02S0101
arc: A6 V02N0101
arc: A7 H02E0501
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B4 N1_V02S0701
arc: B5 W1_H02E0101
arc: B6 H01E0101
arc: B7 E1_H02W0101
arc: C0 N1_V02S0601
arc: C1 H02W0601
arc: C2 N1_V02S0601
arc: C4 H02E0401
arc: C5 V00T0000
arc: C6 V00B0100
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D4 H02W0001
arc: D5 H00R0100
arc: D6 E1_H02W0001
arc: D7 H00L0100
arc: E1_H02E0101 F1
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M0 E1_H02W0601
arc: M1 H02E0001
arc: M2 E1_H02W0601
arc: M7 E1_H01W0000
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111000010110000
word: SLICEA.K1.INIT 1111111111110011
word: SLICEB.K0.INIT 0000111100001011
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R36C20:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 H02E0101
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H06E0303
arc: V00B0000 W1_H02E0601
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: E1_H01E0101 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E1_H02W0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02E0701
arc: B1 E1_H01W0100
arc: C1 V02N0601
arc: D1 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 W1_H02E0601
arc: M1 H00L0100
arc: M2 W1_H02E0601
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R36C21:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: H00L0100 W1_H02E0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0701 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: A3 H02W0501
arc: B3 E1_H01W0100
arc: B7 V00B0000
arc: C3 N1_V02S0401
arc: C7 H02E0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D3 S1_V02N0201
arc: D7 W1_H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V02N0101 F1
arc: N3_V06N0303 Q6
word: SLICED.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C22:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02E0001
arc: H00L0100 H02E0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0101
arc: V00T0100 H02W0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N1_V01S0100
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0003 W3_H06E0003
arc: A0 E1_H01E0001
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 H02W0501
arc: A6 H02W0501
arc: A7 E1_H01W0000
arc: B0 E1_H01W0100
arc: B3 H02E0301
arc: B4 H02E0101
arc: B6 V00T0000
arc: B7 H02E0301
arc: C0 E1_H02W0601
arc: C2 N1_V02S0601
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C6 V02S0201
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 V02S0001
arc: D3 V00B0100
arc: D4 V02N0601
arc: D6 V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 F3
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q4
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 F0
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 H02E0601
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q3
arc: N1_V02N0501 Q5
arc: N1_V02N0601 F6
arc: N3_V06N0003 F0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V00B0000 F4
arc: V00T0000 Q2
arc: V01S0000 Q1
arc: V01S0100 Q6
arc: W1_H02W0401 Q4
word: SLICED.K1.INIT 0101001100000000
word: SLICEB.K1.INIT 0000000011100100
word: SLICEC.K0.INIT 0011000100100000
word: SLICED.K0.INIT 0010000001110000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000101001011111
word: SLICEA.K0.INIT 0000000000000001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R36C23:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: E1_H02E0601 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0701
arc: A1 N1_V02S0701
arc: A2 E1_H02W0701
arc: A3 E1_H01E0001
arc: A4 E1_H02W0701
arc: A5 Q5
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 H00L0000
arc: B3 H02W0101
arc: B4 H00L0000
arc: B5 H02W0101
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 H02W0401
arc: C3 E1_H02W0401
arc: C4 H02W0401
arc: C5 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 V02N0001
arc: D3 E1_H02W0201
arc: D4 V00B0000
arc: D5 E1_H02W0201
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q7
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 H02E0601
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q1
arc: N1_V02N0101 F3
arc: N1_V02N0201 F2
arc: N1_V02N0601 Q6
word: SLICEC.K0.INIT 0000000011011000
word: SLICEC.K1.INIT 0100000001001100
word: SLICEB.K1.INIT 0010001100100000
word: SLICEB.K0.INIT 0010011100000000
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000100000000010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R36C24:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02N0701
arc: E1_H02E0201 W3_H06E0103
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V01N0001
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: B1 H00R0100
arc: B2 H02E0101
arc: B4 N1_V01S0000
arc: C1 H02W0601
arc: C2 S1_V02N0601
arc: C4 N1_V02S0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D2 N1_V02S0201
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q2
arc: LSR0 H02E0501
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0003 F0
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0011000000110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000001000000
word: SLICEB.K0.INIT 0000000000000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R36C25:PLC2
arc: E3_H06E0003 W1_H02E0301
arc: H00L0000 E1_H02W0001
arc: H00R0100 H02W0501
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W3_H06E0103
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 V01N0101
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H02W0501
arc: A1 H02W0701
arc: A6 N1_V02S0101
arc: B1 V02S0101
arc: B6 H02E0101
arc: C0 H02E0401
arc: C1 E1_H02W0601
arc: C2 H00L0000
arc: C6 V00B0100
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 E1_H02W0201
arc: D2 H02W0001
arc: D6 H02W0201
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 F1
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F0
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q0
word: SLICEA.K1.INIT 0010110101111000
word: SLICED.K0.INIT 0100000000000000
word: SLICEA.K0.INIT 1111111111110101
word: SLICEB.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C26:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 H01E0001
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H01E0101
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 W1_H02E0501
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 H01E0101
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: W3_H06W0303 V01N0101
arc: W3_H06W0203 E3_H06W0103
arc: A2 V00T0000
arc: B2 V02N0101
arc: C0 N1_V01S0100
arc: C2 H00L0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 V02N0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q0
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C27:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 H02E0401
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H06E0203
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: S1_V02S0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A2 V02N0501
arc: B0 V02S0301
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 N1_V02S0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: V00T0000 F2
word: SLICEB.K0.INIT 1010101011111111
word: SLICEA.K0.INIT 0011001100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R36C28:PLC2
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 N3_V06S0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0701 V01N0101
arc: V01S0100 N3_V06S0303
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0103 N3_V06S0103
arc: E3_H06E0003 W3_H06E0003

.tile R36C29:PLC2
arc: W1_H02W0301 V02N0301
arc: S1_V02S0601 W3_H06E0303
arc: W3_H06W0203 E1_H02W0701

.tile R36C2:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R36C30:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R36C31:PLC2
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R36C32:PLC2
arc: E1_H02E0301 V02N0301
arc: W3_H06W0103 E3_H06W0103

.tile R36C33:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: H00L0100 V02N0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: V00B0000 V02S0001
arc: V01S0100 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0501
arc: A1 V02N0701
arc: A2 E1_H02W0701
arc: A3 H00L0100
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 E1_H02W0501
arc: A7 V02N0101
arc: B0 H02E0301
arc: B1 V00B0000
arc: B2 V01N0001
arc: B3 E1_H02W0101
arc: B4 H02W0301
arc: B5 H02W0101
arc: B6 V02N0501
arc: B7 E1_H02W0301
arc: C0 E1_H02W0401
arc: C1 V02N0601
arc: C2 V02S0601
arc: C3 N1_V01N0001
arc: C4 H02W0601
arc: C5 V02S0001
arc: C6 V01N0101
arc: C7 H02W0401
arc: D0 V02S0201
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 V02S0601
arc: D5 H02W0001
arc: D6 V02S0401
arc: D7 V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0101 F1
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: W3_H06W0003 F3
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R36C34:PLC2
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 H02E0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: E3_H06E0103 W3_H06E0003

.tile R36C35:PLC2
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701

.tile R36C36:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: S1_V02S0001 N3_V06S0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103

.tile R36C37:PLC2
arc: E1_H02E0401 V02N0401
arc: H00R0100 V02N0701
arc: S1_V02S0101 H06E0103
arc: V00T0100 H02E0101
arc: A1 V02N0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A6 V02N0101
arc: A7 V02N0301
arc: B1 H02E0101
arc: B2 V01N0001
arc: B3 H02E0101
arc: B6 H02E0101
arc: B7 V02S0501
arc: C1 V02S0601
arc: C2 H02W0401
arc: C3 V02N0601
arc: C6 V02N0201
arc: C7 V00T0100
arc: D1 V02N0001
arc: D2 H02E0201
arc: D3 H02W0201
arc: D6 V02S0601
arc: D7 H00R0100
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0103 F2
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R36C38:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: A2 S1_V02N0501
arc: B2 E1_H02W0301
arc: C2 H02E0401
arc: D2 W1_H02E0201
arc: F2 F2_SLICE
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R36C39:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H06E0003
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: A1 V02N0701
arc: A3 H02E0501
arc: A5 H02E0501
arc: B1 H02E0301
arc: B3 H02W0101
arc: B5 V02N0501
arc: C1 H02E0601
arc: C3 V02N0601
arc: C5 V00T0000
arc: D1 V02N0001
arc: D3 H02E0201
arc: D5 V02N0401
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: N3_V06N0303 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R36C3:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0001
arc: V01S0000 N3_V06S0103
arc: A0 V02S0501
arc: A3 H02E0701
arc: A4 H02E0501
arc: A5 V00T0000
arc: A7 N1_V02S0101
arc: B0 H02E0301
arc: B2 H02W0301
arc: B3 E1_H01W0100
arc: B4 N1_V02S0501
arc: B5 H02E0101
arc: B7 S1_V02N0501
arc: C0 H00L0100
arc: C3 F4
arc: C4 V02S0001
arc: C5 E1_H01E0101
arc: C7 E1_H02W0601
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 F0
arc: D3 F0
arc: D4 W1_H02E0001
arc: D5 F2
arc: D7 H00L0100
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: S3_V06S0303 Q5
word: SLICEC.K0.INIT 1011000000110000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1010101100000010
word: SLICED.K1.INIT 1011000010111011
word: SLICEC.K1.INIT 0000000100010011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0111111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R36C40:PLC2
arc: S1_V02S0001 H02E0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02N0301
arc: E3_H06E0103 W3_H06E0103

.tile R36C41:PLC2
arc: E1_H02E0101 V06S0103

.tile R36C42:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: S1_V02S0101 H02E0101

.tile R36C43:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02E0301
arc: V01S0000 N3_V06S0103

.tile R36C44:PLC2
arc: S1_V02S0101 H02E0101

.tile R36C45:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203

.tile R36C46:PLC2
arc: E1_H02E0601 N1_V02S0601

.tile R36C47:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N1_V01S0000
arc: V01S0000 N3_V06S0103

.tile R36C48:PLC2
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203

.tile R36C4:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E3_H06W0203
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N1_V01S0000
arc: A1 F5
arc: A2 W1_H02E0501
arc: A3 N1_V02S0501
arc: A5 W1_H02E0501
arc: A6 V00T0100
arc: A7 H02E0501
arc: B0 H02W0301
arc: B1 S1_V02N0301
arc: B2 E1_H01W0100
arc: B4 H00L0000
arc: B5 F3
arc: B6 V02N0701
arc: B7 V00T0000
arc: C0 F4
arc: C1 E1_H02W0601
arc: C2 N1_V02S0401
arc: C3 E1_H01W0000
arc: C4 W1_H02E0601
arc: C5 S1_V02N0001
arc: C6 H02E0401
arc: C7 W1_H02E0401
arc: D1 H00R0000
arc: D2 S1_V02N0201
arc: D3 H02E0001
arc: D4 F2
arc: D5 V01N0001
arc: D6 H00L0100
arc: D7 E1_H02W0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F0
arc: H01W0100 F6
arc: M0 V00B0100
arc: S1_V02S0501 F7
arc: V01S0100 F7
word: SLICEC.K0.INIT 0000111100000011
word: SLICEB.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 1011000000110000
word: SLICEA.K0.INIT 1100000011000000
word: SLICEA.K1.INIT 1100110100000100
word: SLICED.K0.INIT 1000111100000000
word: SLICED.K1.INIT 0000000001000000
word: SLICEB.K0.INIT 0100000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R36C50:PLC2
arc: S1_V02S0001 N1_V02S0001

.tile R36C5:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 W1_H02E0301
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 E3_H06W0303
arc: A0 F5
arc: A1 H00R0000
arc: A2 V01N0101
arc: A3 F5
arc: A4 V00T0000
arc: A5 H02E0501
arc: A6 N1_V02S0301
arc: A7 N1_V02S0301
arc: B0 S1_V02N0301
arc: B1 V02S0101
arc: B2 H00L0000
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 W1_H02E0301
arc: B6 W1_H02E0101
arc: B7 H02E0301
arc: C1 N1_V02S0401
arc: C2 S1_V02N0601
arc: C4 V02N0001
arc: C5 V02S0001
arc: C6 W1_H02E0601
arc: C7 V00T0000
arc: D0 F2
arc: D1 S1_V02N0201
arc: D2 V02S0201
arc: D3 F2
arc: D4 H00L0100
arc: D5 S1_V02N0401
arc: D6 N1_V02S0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F0
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F1
arc: N1_V01N0001 F4
arc: N1_V02N0601 F6
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1000000011001100
word: SLICEC.K1.INIT 1000000011001100
word: SLICEA.K0.INIT 0000000001000100
word: SLICEB.K1.INIT 0011001100100010
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R36C6:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 N1_V02S0101
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: A0 H00L0100
arc: A1 E1_H02W0701
arc: A2 F5
arc: A3 F5
arc: A4 S1_V02N0101
arc: A5 S1_V02N0301
arc: A6 N1_V02S0101
arc: A7 N1_V02S0101
arc: B0 N1_V02S0301
arc: B1 N1_V02S0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02N0501
arc: B5 N1_V01S0000
arc: B6 H02W0101
arc: B7 H02W0101
arc: C0 H02W0401
arc: C1 V02N0601
arc: C2 F4
arc: C3 F4
arc: C4 H01E0001
arc: C5 E1_H02W0401
arc: C6 V01N0101
arc: C7 V00T0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 S1_V02N0401
arc: D5 H02W0001
arc: D6 E1_H02W0001
arc: D7 H02W0201
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: N1_V02N0401 F6
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: S3_V06S0203 Q4
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0000111100001101
word: SLICEC.K1.INIT 1100010011110101
word: SLICEB.K0.INIT 0000000011111101
word: SLICEB.K1.INIT 0000000001010100
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R36C7:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 H06W0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0701
arc: A1 F7
arc: A2 V00B0000
arc: A3 V00T0000
arc: A5 V00B0000
arc: A6 N1_V02S0101
arc: A7 E1_H01W0000
arc: B0 H02W0101
arc: B1 S1_V02N0301
arc: B2 E1_H01W0100
arc: B3 H02W0301
arc: B5 H02W0101
arc: B6 S1_V02N0701
arc: C0 S1_V02N0401
arc: C1 E1_H02W0401
arc: C2 H00L0100
arc: C3 F4
arc: C5 S1_V02N0001
arc: C6 W1_H02E0601
arc: C7 E1_H01E0101
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 E1_H02W0001
arc: D3 W1_H02E0001
arc: D5 H02E0001
arc: D6 V02N0601
arc: D7 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: M4 V00B0100
arc: N1_V01N0101 F6
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 1100010001000100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0100000011000000
word: SLICED.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R36C8:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 E1_H02W0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0501
arc: A5 V00T0100
arc: A6 E1_H01W0000
arc: A7 N1_V01N0101
arc: B0 E1_H02W0101
arc: B1 V02S0101
arc: B2 H02E0301
arc: B3 V02N0301
arc: B4 W1_H02E0301
arc: B5 H02E0301
arc: B6 H02W0301
arc: C0 H02E0601
arc: C1 V02S0601
arc: C2 S1_V02N0401
arc: C3 E1_H02W0601
arc: C4 W1_H02E0401
arc: C5 V02N0201
arc: C6 H02W0601
arc: C7 F4
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 W1_H02E0201
arc: D2 H02E0001
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 F2
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F0
arc: N1_V02N0701 F7
arc: N3_V06N0303 F6
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0000010000000000
word: SLICEC.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R36C9:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 E1_H02W0701
arc: A3 F5
arc: A4 N1_V02S0301
arc: A5 W1_H02E0701
arc: A6 V02S0301
arc: A7 S1_V02N0101
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 S1_V02N0101
arc: B5 V02S0701
arc: B6 V00T0000
arc: B7 S1_V02N0501
arc: C0 F4
arc: C1 F4
arc: C2 H02E0401
arc: C3 S1_V02N0601
arc: C5 V02N0001
arc: C6 V00T0100
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 S1_V02N0001
arc: D3 E1_H02W0201
arc: D4 V00B0000
arc: D5 H00L0100
arc: D6 V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H01E0001
arc: M1 H02E0001
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0701 Q5
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F6
arc: S1_V02S0301 Q1
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: V01S0100 Q3
arc: W1_H02W0201 F0
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1010000000000000
word: SLICED.K1.INIT 1000101000001010
word: SLICEC.K0.INIT 0000000001010101
word: SLICEB.K0.INIT 1011000010111011
word: SLICEA.K0.INIT 0011001100110001
word: SLICEA.K1.INIT 0001000100010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C10:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V06S0303
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 H01E0101
arc: S1_V02S0501 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02W0501
arc: A1 V02S0501
arc: A3 H02W0501
arc: A4 H02E0701
arc: A5 V00T0100
arc: A6 H02E0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B3 S1_V02N0101
arc: B4 V02N0701
arc: B5 V02S0701
arc: B6 H02W0101
arc: C0 V02S0401
arc: C1 H00R0100
arc: C3 H02W0601
arc: C4 H02E0401
arc: C5 V00B0100
arc: C6 V00T0000
arc: D0 V02S0201
arc: D1 H02W0201
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 V02S0601
arc: D6 E1_H02W0201
arc: E1_H01E0001 F0
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: H01W0100 F4
arc: M2 V00B0000
arc: N1_V02N0201 F2
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0100110000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0111000000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R38C11:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 H02W0401
arc: V00T0100 H02W0101
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A1 N1_V02S0501
arc: A2 S1_V02N0701
arc: A3 H02E0501
arc: A4 H02W0701
arc: A5 H02W0701
arc: A7 H02E0701
arc: B1 H00R0100
arc: B3 S1_V02N0301
arc: B4 E1_H02W0301
arc: B5 H02W0101
arc: C1 E1_H02W0601
arc: C2 S1_V02N0601
arc: C3 E1_H01W0000
arc: C4 V00T0100
arc: C5 H02W0601
arc: C7 H01E0001
arc: CLK0 G_HPBX0000
arc: D1 H00R0000
arc: D2 S1_V02N0001
arc: D3 F0
arc: D4 H00L0100
arc: D5 V00B0000
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N3_V06N0103 Q2
arc: V00B0100 F5
arc: W1_H02W0401 F4
word: SLICEB.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0111000000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R38C12:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: N1_V02N0701 W3_H06E0203
arc: A1 E1_H01E0001
arc: A2 H02W0701
arc: A3 E1_H02W0701
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 F5
arc: A7 H02W0501
arc: B1 H00R0100
arc: B2 H02E0301
arc: B3 H00R0000
arc: B4 H00R0000
arc: B5 V02S0701
arc: B7 S1_V02N0701
arc: C1 N1_V01S0100
arc: C2 H00L0000
arc: C3 W1_H02E0601
arc: C4 E1_H02W0401
arc: C5 V00B0100
arc: C6 H02W0401
arc: C7 S1_V02N0201
arc: D1 V02S0001
arc: D2 V02S0201
arc: D3 V00T0100
arc: D4 H02W0201
arc: D5 H02W0001
arc: D6 F2
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 E1_H02W0601
arc: W1_H02W0201 F0
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 1000000011001100
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1000110000001100
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K0.INIT 1010000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R38C13:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 N1_V02S0201
arc: H00R0000 S1_V02N0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N1_V01S0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 E1_H01E0001
arc: A4 H02E0701
arc: A5 H02E0701
arc: A6 E1_H01W0000
arc: A7 H02E0701
arc: B1 S1_V02N0101
arc: B2 H02E0101
arc: B4 H00R0000
arc: B5 H02E0101
arc: B6 E1_H02W0301
arc: B7 S1_V02N0701
arc: C1 H02E0601
arc: C2 E1_H02W0401
arc: C3 F4
arc: C4 V02S0201
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: D1 V02S0001
arc: D2 S1_V02N0201
arc: D3 H02W0001
arc: D4 E1_H02W0201
arc: D5 V02S0401
arc: D6 F0
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: M0 V00B0100
arc: V00B0100 F7
arc: W3_H06W0003 F3
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0010101000000000
word: SLICED.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R38C14:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V06S0003
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0301
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02S0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0701
arc: A1 F7
arc: A2 V00B0000
arc: A4 W1_H02E0701
arc: A6 W1_H02E0501
arc: A7 V02S0101
arc: B0 V00B0000
arc: B2 H00L0000
arc: B4 V02S0501
arc: B5 E1_H02W0301
arc: B6 H02E0101
arc: B7 S1_V02N0701
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C2 H02E0601
arc: C4 N1_V02S0001
arc: C5 H02W0601
arc: C6 V02N0201
arc: C7 V00B0100
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D2 V02S0001
arc: D4 H00L0100
arc: D5 H00R0100
arc: D6 V02S0401
arc: D7 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F2
arc: V01S0100 F4
arc: W1_H02W0001 F0
arc: W1_H02W0301 F1
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R38C15:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: H00L0100 V02S0301
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0701 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 E3_H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 V02N0301
arc: A5 H02E0701
arc: A7 H02E0701
arc: B1 V00T0000
arc: B2 V02S0101
arc: B3 V02N0301
arc: B4 V02S0701
arc: B5 H02E0101
arc: B7 N1_V02S0701
arc: C1 H02W0401
arc: C2 V02N0401
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 H02E0401
arc: C7 V02S0201
arc: D1 V02S0001
arc: D2 W1_H02E0001
arc: D3 N1_V01S0000
arc: D4 V02N0601
arc: D5 H00L0100
arc: D7 E1_H02W0201
arc: E1_H01E0101 F0
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 V00B0100
arc: V00B0100 F5
arc: W1_H02W0101 F3
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R38C16:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0101
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: V00B0100 W1_H02E0701
arc: V00T0100 E1_H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: A0 W1_H02E0701
arc: A1 F5
arc: A2 H02E0701
arc: A3 N1_V02S0701
arc: A4 H02W0501
arc: A5 E1_H02W0701
arc: A7 H02W0701
arc: B0 W1_H02E0301
arc: B2 V02S0301
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 N1_V02S0701
arc: B7 N1_V02S0701
arc: C0 V02N0601
arc: C1 N1_V01N0001
arc: C2 H02W0401
arc: C3 H00L0000
arc: C4 H02E0401
arc: C5 N1_V02S0201
arc: C7 H02W0601
arc: D0 H02W0001
arc: D1 E1_H02W0001
arc: D2 H01E0101
arc: D3 V02S0001
arc: D4 V02S0401
arc: D5 H00L0100
arc: D7 V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: M6 V00T0100
arc: N1_V01N0001 F0
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
arc: W1_H02W0601 F4
arc: W3_H06W0103 F2
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 1010000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0111000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R38C17:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 V06S0203
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02W0601
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 H01E0101
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A1 E1_H02W0701
arc: A2 V02N0701
arc: A3 W1_H02E0501
arc: A4 H02E0701
arc: A5 N1_V02S0101
arc: A6 E1_H02W0701
arc: B0 N1_V02S0301
arc: B1 W1_H02E0101
arc: B2 E1_H02W0101
arc: B4 H01E0101
arc: B5 V02S0501
arc: B6 W1_H02E0101
arc: B7 E1_H02W0301
arc: C0 H00R0100
arc: C1 E1_H02W0601
arc: C2 S1_V02N0601
arc: C3 E1_H01W0000
arc: C4 V02S0001
arc: C5 V00T0100
arc: C6 V00T0000
arc: C7 F4
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 V02S0201
arc: D3 E1_H02W0001
arc: D4 H00L0100
arc: D5 V02S0601
arc: D6 V02S0401
arc: D7 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: S1_V02S0501 F5
arc: V01S0100 F6
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R38C18:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0201
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: W3_H06W0303 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02S0501
arc: A1 S1_V02N0701
arc: A3 S1_V02N0501
arc: A5 V00T0000
arc: A7 N1_V02S0101
arc: B0 V00T0000
arc: B1 H02E0101
arc: B3 H00L0000
arc: B5 E1_H02W0101
arc: B7 V00T0000
arc: C0 S1_V02N0401
arc: C1 V02S0601
arc: C3 E1_H02W0401
arc: C5 V00B0100
arc: C7 E1_H02W0601
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D3 V02S0001
arc: D5 V02S0401
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: W1_H02W0301 F3
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R38C19:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: V00B0100 E1_H02W0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E1_H02W0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0701
arc: A2 H02E0501
arc: A3 V02S0701
arc: A4 H02E0501
arc: A5 E1_H02W0501
arc: B0 E1_H02W0301
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 E1_H02W0101
arc: C2 V02S0601
arc: C3 H02E0401
arc: C4 V02S0001
arc: C5 N1_V02S0201
arc: D0 N1_V02S0201
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D4 E1_H02W0001
arc: D5 W1_H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: N1_V01N0101 F0
arc: N3_V06N0303 F5
arc: W1_H02W0001 F2
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 1100110010101010
word: SLICEC.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R38C20:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0501

.tile R38C21:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 V06S0203
arc: H00L0000 V02N0001
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: V00B0100 H02W0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0103 W3_H06E0003
arc: A1 V02S0701
arc: B1 V02S0101
arc: C1 H00L0000
arc: D1 S1_V02N0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: N1_V02N0101 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0101010001010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R38C22:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 V06S0203
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 E1_H01W0100
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 N1_V01S0100
arc: A0 V02N0701
arc: A3 H02E0701
arc: B3 H02E0301
arc: C0 H00R0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D3 V02S0001
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0001 Q0
word: SLICEB.K1.INIT 1111111110111011
word: SLICEA.K0.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R38C23:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02S0301
arc: H00L0100 V02N0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V02S0601
arc: N1_V02N0201 W3_H06E0103
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: A1 H00L0100
arc: B0 V01N0001
arc: B1 E1_H02W0101
arc: C0 N1_V02S0401
arc: C1 S1_V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0103 F1
word: SLICEA.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1100000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C24:PLC2
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 W1_H02E0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V01S0000
arc: E1_H01E0001 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0201
arc: E3_H06E0303 W3_H06E0303
arc: C0 N1_V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C25:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H01E0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 V02S0701
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 W3_H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 N1_V01S0100

.tile R38C26:PLC2
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N3_V06S0303
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303

.tile R38C27:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: W1_H02W0701 W3_H06E0203

.tile R38C28:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 W1_H02E0601
arc: W1_H02W0101 W3_H06E0103

.tile R38C29:PLC2
arc: H01W0000 W3_H06E0103

.tile R38C2:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H06W0303
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N1_V02S0701

.tile R38C30:PLC2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 W1_H02E0301

.tile R38C33:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R38C34:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003

.tile R38C36:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 N3_V06S0203

.tile R38C37:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201

.tile R38C38:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103

.tile R38C39:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203

.tile R38C3:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00T0100 H02E0101
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 F5
arc: A5 V00B0000
arc: A7 H02W0701
arc: B1 H01W0100
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02E0301
arc: B5 H02W0301
arc: B7 H02E0301
arc: C1 V02N0601
arc: C2 F4
arc: C3 F4
arc: C5 H02W0601
arc: C7 V00T0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 N1_V02S0001
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 E1_H01W0100
arc: D5 E1_H02W0001
arc: D7 H02W0001
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M2 H02E0601
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: S3_V06S0203 Q4
arc: V00B0100 F7
arc: V00T0000 F0
arc: V01S0100 F7
word: SLICEB.K0.INIT 0011001100110001
word: SLICEB.K1.INIT 0001000100010000
word: SLICEC.K1.INIT 1111001101010001
word: SLICEC.K0.INIT 0000000000110011
word: SLICED.K1.INIT 0010001110101111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0111111101010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R38C40:PLC2
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: V01S0000 N3_V06S0103

.tile R38C41:PLC2
arc: E1_H02E0701 V06S0203

.tile R38C42:PLC2
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701

.tile R38C43:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303

.tile R38C44:PLC2
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 S1_V02N0401
arc: V01S0100 N3_V06S0303

.tile R38C45:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103

.tile R38C46:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R38C48:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203

.tile R38C49:PLC2
arc: E1_H02E0101 N3_V06S0103

.tile R38C4:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 N1_V02S0601
arc: A0 H02E0501
arc: A5 H02W0501
arc: B0 H02E0301
arc: B5 V02N0701
arc: C0 V02S0601
arc: C5 H02W0401
arc: D0 V00T0100
arc: D5 V01N0001
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F0
arc: M0 H02W0601
arc: W1_H02W0001 F0
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1000000011001100
word: SLICEA.K0.INIT 0111111100110011
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R38C50:PLC2
arc: N1_V02N0101 H02E0101

.tile R38C5:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 H06W0103
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 F7
arc: A2 V02N0501
arc: A3 H00L0100
arc: A4 F5
arc: A5 H02W0701
arc: A7 V00T0100
arc: B0 H02E0301
arc: B3 H00R0000
arc: B4 F3
arc: B7 V00T0000
arc: C0 N1_V01N0001
arc: C2 F4
arc: C3 E1_H02W0601
arc: C4 V02N0001
arc: C5 H02E0401
arc: C7 H01E0001
arc: D0 F2
arc: D2 H02W0201
arc: D3 V02S0001
arc: D4 H02W0001
arc: D5 H00R0100
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
word: SLICEC.K1.INIT 0101111100000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000100010001000
word: SLICEB.K0.INIT 0101000011110000
word: SLICED.K1.INIT 1000000010101010
word: SLICEA.K0.INIT 1010111111101111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R38C6:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 V01N0101
arc: V00B0100 W1_H02E0701
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 S1_V02N0701
arc: A0 F5
arc: A1 F5
arc: A2 E1_H02W0701
arc: A3 W1_H02E0501
arc: A4 V02S0301
arc: A5 V00T0100
arc: B0 V02N0101
arc: B1 F3
arc: B2 S1_V02N0101
arc: B3 E1_H02W0301
arc: B4 H00L0000
arc: B5 H02E0301
arc: C0 H00L0100
arc: C1 S1_V02N0601
arc: C2 V02N0601
arc: C3 F4
arc: C4 H02E0601
arc: C5 H01E0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 S1_V02N0001
arc: D3 V00T0100
arc: D4 V02S0601
arc: D5 H02E0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H00L0100 F3
arc: M0 V00B0100
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: S3_V06S0103 Q2
arc: V00T0000 F0
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0100110000000000
word: SLICEC.K1.INIT 0011000000110010
word: SLICEB.K1.INIT 1011000010111011
word: SLICEA.K0.INIT 0011001100100011
word: SLICEA.K1.INIT 0000001100000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C7:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: H00L0000 W1_H02E0001
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 V06S0203
arc: A1 F5
arc: A2 V00T0000
arc: A4 H02E0701
arc: A5 N1_V02S0301
arc: A6 W1_H02E0501
arc: B1 H02E0301
arc: B2 E1_H02W0301
arc: B4 H02E0101
arc: B5 V02S0501
arc: B6 V02S0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H02E0601
arc: C4 H02E0401
arc: C5 V02S0001
arc: C6 V02S0001
arc: D0 F2
arc: D1 F2
arc: D2 V00B0100
arc: D4 S1_V02N0601
arc: D5 H00R0100
arc: D6 N1_V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0100
arc: M2 V00B0000
arc: V00B0000 F6
word: SLICEC.K1.INIT 1101000001010000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000100010000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1000000011110000
word: SLICEB.K0.INIT 0111111100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R38C8:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02N0201
arc: H00R0000 H02W0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: N3_V06N0303 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 V06S0203
arc: A2 V00B0000
arc: A4 V00T0100
arc: B2 H00L0000
arc: B4 H02E0301
arc: C2 F4
arc: C4 E1_H02W0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 H01E0101
arc: D4 V02N0401
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: MUXCLK1 CLK0
word: SLICEC.K0.INIT 1111010100110001
word: SLICEB.K0.INIT 0000000100010011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C9:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 V01N0101
arc: V00B0000 H02W0601
arc: V00T0000 H02W0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02E0701
arc: A5 H02W0701
arc: B1 H00R0100
arc: B5 N1_V02S0501
arc: C1 F4
arc: C5 V00T0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 H02E0001
arc: D5 H00L0100
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q3
arc: E3_H06E0003 Q3
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q3
arc: M3 H00L0000
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: N1_V02N0101 Q3
arc: W1_H02W0101 F1
arc: W1_H02W0301 Q3
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C10:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02S0501
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: W1_H02W0301 N3_V06S0003
arc: A0 V02S0501
arc: C0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C11:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: V00T0100 H02W0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 W3_H06E0303
arc: A0 H02E0501
arc: B0 V02S0301
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1101110110001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C12:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0301 N3_V06S0003
arc: V00B0100 H02W0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N3_V06S0203
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: A0 W1_H02E0501
arc: C0 N1_V01S0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C13:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N3_V06S0303

.tile R39C14:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V06S0303

.tile R39C15:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: V00B0100 E1_H02W0501
arc: E1_H02E0101 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 N3_V06S0003
arc: A1 V02S0701
arc: B1 S1_V02N0101
arc: C1 H02E0601
arc: D1 H02E0201
arc: F0 F5A_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C16:PLC2
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 H02W0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: V00T0000 E1_H02W0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 V06S0203
arc: A1 H00R0000
arc: A7 H02W0701
arc: B1 H02W0301
arc: B7 E1_H02W0301
arc: C1 E1_H01W0000
arc: C7 V00T0000
arc: D1 H02W0201
arc: D7 E1_H01W0100
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: V00B0100 F7
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C17:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 V06S0103
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: W1_H02W0501 V02S0501
arc: E1_H02E0401 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: W3_H06W0303 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 E1_H02W0701
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B3 Q3
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q2
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R39C18:PLC2
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 V01N0001
arc: H00L0000 E1_H02W0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 W1_H02E0701
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0303 W3_H06E0203
arc: B0 V00T0000
arc: B1 Q1
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: V00T0000 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R39C19:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06S0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 H06E0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303

.tile R39C20:PLC2
arc: E1_H02E0501 V02N0501
arc: E3_H06E0303 V06S0303
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E1_H02W0201

.tile R39C21:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0601 V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H06E0203
arc: N1_V02N0601 W3_H06E0303

.tile R39C22:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V06S0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: W1_H02W0201 N1_V02S0201
arc: E3_H06E0203 W3_H06E0103

.tile R39C23:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 V06S0203
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 N1_V01S0100
arc: W1_H02W0501 V06S0303
arc: E1_H01E0101 W3_H06E0203
arc: H01W0100 W3_H06E0303

.tile R39C24:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: E1_H02E0601 W3_H06E0303

.tile R39C25:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 H02E0601
arc: W1_H02W0001 W3_H06E0003

.tile R39C26:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R39C27:PLC2
arc: E3_H06E0103 N3_V06S0103

.tile R39C28:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0401 W3_H06E0203

.tile R39C2:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 N3_V06S0003
arc: N1_V01N0001 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303

.tile R39C30:PLC2
arc: N1_V02N0201 H06E0103

.tile R39C32:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303

.tile R39C33:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R39C35:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R39C36:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003

.tile R39C38:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R39C39:PLC2
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203

.tile R39C3:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 H06W0003

.tile R39C40:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N1_V01S0000

.tile R39C41:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R39C44:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: V01S0000 N3_V06S0103

.tile R39C45:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203

.tile R39C46:PLC2
arc: E3_H06E0103 N3_V06S0103

.tile R39C47:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203

.tile R39C48:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303

.tile R39C49:PLC2
arc: N1_V02N0201 H06E0103
arc: N1_V02N0701 W1_H02E0701

.tile R39C4:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 N3_V06S0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303

.tile R39C5:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701

.tile R39C6:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V06S0103
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C7:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0303 H01E0101
arc: W1_H02W0301 N1_V02S0301
arc: W3_H06W0203 N1_V01S0000

.tile R39C8:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06S0203
arc: N1_V02N0001 W3_H06E0003
arc: W3_H06W0303 N3_V06S0303

.tile R39C9:PLC2
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 V06S0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H06E0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N3_V06S0303

.tile R3C10:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0201 S1_V02N0201
arc: W1_H02W0201 S1_V02N0201
arc: C5 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: F5 F5_SLICE
arc: LSR1 V00B0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V00B0100 F5
arc: W3_H06W0203 Q7
word: SLICEC.K1.INIT 0000111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C13:PLC2
arc: S1_V02S0501 S3_V06N0303

.tile R3C17:PLC2
arc: S1_V02S0001 S3_V06N0003

.tile R3C19:PLC2
arc: S1_V02S0401 S3_V06N0203

.tile R3C20:PLC2
arc: S1_V02S0501 E1_H02W0501

.tile R3C21:PLC2
arc: S1_V02S0601 S3_V06N0303

.tile R3C22:PLC2
arc: W1_H02W0501 S3_V06N0303

.tile R3C24:PLC2
arc: S1_V02S0001 S3_V06N0003

.tile R3C28:PLC2
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0101
arc: CLK0 G_HPBX0100
arc: LSR1 V00B0100
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S3_V06S0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C2:PLC2
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 H02E0701
arc: CLK0 G_HPBX0100
arc: D3 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H02E0501 Q5
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M5 E1_H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0101 F3
arc: V00B0100 F7
word: SLICEB.K1.INIT 0000000011111111
word: SLICED.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C3:PLC2
arc: E1_H02E0701 V02S0701
arc: H00L0100 V02S0301
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0501 S1_V02N0401
arc: W1_H02W0201 E3_H06W0103
arc: CLK0 G_HPBX0100
arc: D2 H02W0201
arc: D6 H02W0201
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: V00B0000 F6
word: SLICEB.K0.INIT 0000000011111111
word: SLICED.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C4:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 E3_H06W0203
arc: V00B0100 V02S0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 S1_V02N0201
arc: C4 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: V00T0100 F1
arc: V01S0000 F4
word: SLICEC.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C5:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E1_H01W0100
arc: V00B0100 W1_H02E0701
arc: CLK0 G_HPBX0100
arc: D1 H02E0201
arc: D3 H02E0201
arc: E1_H01E0101 F1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00T0100 F3
arc: W1_H02W0001 Q2
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C6:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 H01E0101
arc: CLK0 G_HPBX0100
arc: D2 W1_H02E0201
arc: F2 F2_SLICE
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: M4 H02E0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V00T0000 F2
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C7:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: H00L0100 V02S0301
arc: N1_V02N0401 S1_V02N0101
arc: W1_H02W0101 E1_H01W0100
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V00B0100 F7
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C8:PLC2
arc: E1_H02E0601 V02S0601
arc: H00R0100 H02E0501
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0201
arc: F2 F2_SLICE
arc: H01W0100 Q7
arc: LSR1 V00T0000
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V00T0000 F2
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C9:PLC2
arc: H00R0000 H02E0601
arc: N1_V02N0501 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 F0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C10:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0003 S1_V02N0301

.tile R40C11:PLC2
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601

.tile R40C12:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 V06S0203
arc: H00L0000 N1_V02S0201
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: B0 V02S0301
arc: C0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C13:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: V01S0000 N3_V06S0103

.tile R40C14:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 V02N0701
arc: N1_V02N0201 W3_H06E0103

.tile R40C15:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 N3_V06S0303

.tile R40C16:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 V01N0001
arc: N3_V06N0003 S1_V02N0001
arc: W3_H06W0103 V06S0103

.tile R40C17:PLC2
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 S1_V02N0601
arc: W3_H06W0003 V06S0003

.tile R40C18:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0701

.tile R40C19:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203

.tile R40C20:PLC2
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303

.tile R40C21:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303

.tile R40C22:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06E0203

.tile R40C23:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501

.tile R40C24:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R40C3:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: V01S0000 N3_V06S0103

.tile R40C43:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R40C44:PLC2
arc: N1_V02N0401 N1_V01S0000

.tile R40C4:PLC2
arc: H00R0100 V02S0501
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R40C5:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R40C6:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 H06E0103

.tile R40C7:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R40C8:PLC2
arc: E3_H06E0103 V01N0101
arc: N1_V01N0101 N3_V06S0203
arc: W1_H02W0601 N1_V01S0000

.tile R40C9:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R41C10:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 N3_V06S0003

.tile R41C11:PLC2
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R41C12:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R41C13:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N1_V01S0000

.tile R41C14:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203

.tile R41C15:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103

.tile R41C16:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201

.tile R41C19:PLC2
arc: N1_V02N0501 N1_V01S0100

.tile R41C2:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0501 V01N0101

.tile R41C3:PLC2
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0701 V06S0203

.tile R41C4:PLC2
arc: N3_V06N0303 S1_V02N0601

.tile R41C6:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401

.tile R41C7:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R41C8:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103

.tile R41C9:PLC2
arc: N1_V02N0701 N1_V01S0100

.tile R42C10:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303

.tile R42C11:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R42C12:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: S3_V06S0203 W3_H06E0203

.tile R42C13:PLC2
arc: N1_V02N0101 N3_V06S0103

.tile R42C14:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103

.tile R42C15:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303

.tile R42C16:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N3_V06N0103 W3_H06E0103

.tile R42C17:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0203 H06E0203

.tile R42C18:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203

.tile R42C22:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R42C2:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R42C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R42C6:PLC2
arc: E3_H06E0203 N3_V06S0203

.tile R42C7:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R43C2:PLC2
arc: S3_V06S0203 N1_V01S0000

.tile R43C4:PLC2
arc: N1_V02N0601 H06E0303

.tile R43C6:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203

.tile R44C14:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R44C2:PLC2
arc: W1_H02W0701 V06S0203

.tile R44C6:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R45C13:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R46C2:PLC2
arc: W1_H02W0701 V06S0203

.tile R46C4:PLC2
arc: S1_V02S0001 N3_V06S0003

.tile R47C10:PLC2
arc: S1_V02S0501 H02W0501

.tile R47C11:PLC2
arc: W1_H02W0501 N3_V06S0303

.tile R47C13:PLC2
arc: S1_V02S0701 H02W0701

.tile R47C14:PLC2
arc: W1_H02W0701 V06S0203

.tile R47C3:PLC2
arc: W1_H02W0501 N3_V06S0303

.tile R47C6:PLC2
arc: E1_H02E0701 V06S0203

.tile R47C7:PLC2
arc: S1_V02S0701 H02E0701

.tile R48C12:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R48C13:PLC2
arc: E3_H06E0303 V06S0303

.tile R48C16:PLC2
arc: S1_V02S0501 H06E0303

.tile R48C17:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R48C3:PLC2
arc: W1_H02W0501 N3_V06S0303

.tile R48C4:PLC2
arc: S1_V02S0101 N1_V02S0001

.tile R48C7:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R4C10:PLC2
arc: W1_H02W0101 V01N0101
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D6 H02E0201
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0000 F6
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C12:PLC2
arc: V01S0100 S3_V06N0303

.tile R4C15:PLC2
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 E1_H02W0701

.tile R4C16:PLC2
arc: S1_V02S0001 S3_V06N0003

.tile R4C17:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E3_H06E0103 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 S3_V06N0203

.tile R4C18:PLC2
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: V01S0100 S3_V06N0303

.tile R4C19:PLC2
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 H02E0701

.tile R4C20:PLC2
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 W1_H02E0701

.tile R4C21:PLC2
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H06E0203

.tile R4C22:PLC2
arc: S1_V02S0701 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000

.tile R4C23:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: A0 V02N0501
arc: A4 V02N0101
arc: C0 V02N0601
arc: C4 E1_H02W0601
arc: D0 V02N0201
arc: D4 V02N0401
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: V01S0000 F4
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 1111101001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R4C24:PLC2
arc: S1_V02S0101 H02E0101

.tile R4C25:PLC2
arc: S1_V02S0101 W1_H02E0101
arc: W1_H02W0601 S1_V02N0601

.tile R4C27:PLC2
arc: E1_H02E0201 V02N0201
arc: V00T0000 S1_V02N0601
arc: C6 V02N0201
arc: CLK0 G_HPBX0100
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0401 Q6
arc: V00B0000 F6
word: SLICED.K0.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C28:PLC2
arc: C0 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V02N0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0101 F1
arc: S1_V02S0001 Q0
word: SLICEA.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C29:PLC2
arc: H00R0000 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: F1 F1_SLICE
arc: LSR1 V00T0100
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0301 Q3
arc: V00T0100 F1
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C2:PLC2
arc: H00R0000 N1_V02S0401
arc: S1_V02S0301 H06W0003
arc: C4 V02N0201
arc: CLK0 G_HPBX0100
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0501 Q5
arc: V00B0000 F4
word: SLICEC.K0.INIT 0000111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C30:PLC2
arc: H00R0100 S1_V02N0701
arc: CLK0 G_HPBX0100
arc: D7 V02N0401
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0301 Q1
arc: V00B0100 F7
word: SLICED.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C31:PLC2
arc: V00B0100 S1_V02N0301
arc: C2 V02N0401
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: LSR1 V00T0000
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0401 Q6
arc: V00T0000 F2
word: SLICEB.K0.INIT 0000111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C3:PLC2
arc: H00R0000 N1_V02S0401
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0701 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0101 Q3
arc: V00T0000 F0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C4:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02N0201
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 E1_H02W0401
arc: V00T0100 N1_V02S0501
arc: CLK0 G_HPBX0100
arc: D2 V02N0201
arc: F2 F2_SLICE
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V00T0000 F2
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C5:PLC2
arc: S3_V06S0203 E1_H01W0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 H02E0201
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0100 F3
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C6:PLC2
arc: H00L0100 H02W0301
arc: V00T0000 W1_H02E0201
arc: B0 N1_V02S0101
arc: B1 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 N1_V02S0201
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q4
arc: M3 H00L0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0201 Q0
arc: V00T0100 Q3
arc: W1_H02W0401 Q4
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1111111100110011
word: SLICEA.K0.INIT 1100110011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C7:PLC2
arc: H00R0100 V02N0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V06S0003
arc: C6 V02N0201
arc: CLK0 G_HPBX0100
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V00B0000 F6
arc: W3_H06W0303 Q5
word: SLICED.K0.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C8:PLC2
arc: S1_V02S0101 E1_H01W0100
arc: V00B0000 V02N0001
arc: A0 E1_H01E0001
arc: B0 V00B0000
arc: C0 E1_H01W0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D3 V02N0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V00T0100 F3
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0110101010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C9:PLC2
arc: E1_H02E0201 V01N0001
arc: B0 V02N0301
arc: C0 E1_H01W0000
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D6 V01N0001
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0000 F6
word: SLICEA.K0.INIT 0011111111000000
word: SLICED.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C10:PLC2
arc: W1_H02W0501 N1_V01S0100
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0003 S3_V06N0003
arc: C0 N1_V01N0001
arc: C5 V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 H02E0001
arc: D5 H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: V00T0000 F2
arc: V01S0000 F5
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R5C11:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 E1_H01W0000

.tile R5C12:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 H02E0601
arc: V00B0100 H02W0501
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: A0 F5
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: B0 V00B0000
arc: B2 S1_V02N0301
arc: B4 H00R0000
arc: B5 H02W0101
arc: C0 F4
arc: C2 H02W0401
arc: C4 H02W0601
arc: C5 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 V01S0100
arc: D4 E1_H02W0001
arc: D5 V02N0601
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: M4 V00B0100
arc: M5 H02W0001
arc: MUXCLK2 CLK0
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: V01S0100 Q5
word: SLICEC.K1.INIT 0000100001001100
word: SLICEC.K0.INIT 1101100000100111
word: SLICEA.K0.INIT 0001000001010000
word: SLICEB.K0.INIT 0000001111001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R5C13:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 H02W0301
arc: H00R0100 E1_H02W0501
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 H02W0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: A1 V02N0701
arc: A3 V02N0501
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 F5
arc: A7 H02E0501
arc: B2 S1_V02N0101
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: C1 E1_H02W0601
arc: C2 H00L0100
arc: C3 W1_H02E0401
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 E1_H01E0101
arc: C7 W1_H02E0401
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 V00B0100
arc: D4 H00R0100
arc: D6 F2
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: V00B0000 F4
arc: V01S0100 F3
word: SLICEB.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1010100000001000
word: SLICEC.K1.INIT 0000010000000100
word: SLICED.K1.INIT 0000000010111111
word: SLICEB.K0.INIT 0000000011001111
word: SLICED.K0.INIT 1110111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C14:PLC2
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0100 V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: A1 H02W0701
arc: A4 H02E0701
arc: C0 F4
arc: C1 H02W0601
arc: C4 E1_H02W0401
arc: D1 V00B0100
arc: D4 V00B0000
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: M0 V00T0100
arc: S3_V06S0003 F0
word: SLICEC.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R5C15:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0501 E3_H06W0303
arc: S1_V02S0401 W1_H02E0401
arc: V00T0100 E1_H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V01N0101
arc: E3_H06E0103 W3_H06E0103
arc: B1 H02W0101
arc: B4 V02S0701
arc: C0 F4
arc: C1 V02S0401
arc: C4 V01N0101
arc: D1 V01S0100
arc: D4 V02N0401
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: M0 V00T0100
arc: S1_V02S0001 F0
word: SLICEC.K0.INIT 0000110000111111
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 0000001111110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R5C16:PLC2
arc: S1_V02S0101 H02W0101
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 V02N0401
arc: A2 H02E0501
arc: A3 H02E0501
arc: A6 F5
arc: B0 E1_H02W0301
arc: B1 F3
arc: B2 H02E0101
arc: B3 H02E0101
arc: B5 H02W0101
arc: B6 V01S0000
arc: C0 V02N0401
arc: C5 V01N0101
arc: C6 H02W0601
arc: D0 V02N0001
arc: D2 H02W0201
arc: D3 E1_H02W0001
arc: D5 V02N0401
arc: D6 H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00B0100
arc: S1_V02S0001 F0
arc: S1_V02S0401 F6
arc: V01S0000 F2
word: SLICEA.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 0101010100110011
word: SLICEA.K1.INIT 0011001100110011
word: SLICEB.K0.INIT 0101010100110011
word: SLICEC.K1.INIT 0000110000111111
word: SLICED.K0.INIT 0000000000110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C17:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601

.tile R5C18:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: S1_V02S0501 H06W0303
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 S1_V02N0501
arc: A1 V02N0501
arc: A3 H02W0701
arc: A4 H02W0701
arc: B0 V01N0001
arc: B4 V02N0701
arc: C3 H02W0401
arc: C4 E1_H01E0101
arc: D0 V01S0100
arc: D3 H00R0000
arc: D4 H00R0100
arc: E1_H01E0101 F3
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: M0 V00B0100
arc: V01S0000 F4
arc: V01S0100 F3
word: SLICEC.K0.INIT 1111000010111011
word: SLICEB.K1.INIT 0000010110101111
word: SLICEA.K0.INIT 1101110110001000
word: SLICEA.K1.INIT 1010101010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R5C19:PLC2
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: V00T0100 V02S0701
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: A3 V02S0701
arc: A4 H02E0501
arc: B0 V02N0101
arc: B2 E1_H01W0100
arc: B4 H02E0301
arc: B6 V02N0701
arc: C0 V02N0601
arc: C1 E1_H01W0000
arc: C2 F4
arc: C3 E1_H01W0000
arc: C4 H02W0401
arc: C6 E1_H02W0601
arc: D0 V02S0201
arc: D2 V02S0201
arc: D3 F2
arc: D4 V00B0000
arc: D6 H02W0001
arc: E1_H01E0001 F3
arc: E1_H02E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0100
arc: V00B0000 F6
arc: V01S0000 F0
arc: V01S0100 F2
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 0000111100001110
word: SLICEB.K0.INIT 0000111100110011
word: SLICEB.K1.INIT 0101000011111010
word: SLICED.K0.INIT 0011000000111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R5C20:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0501
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H02W0601
arc: V00B0100 W1_H02E0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0701
arc: A1 F5
arc: A2 F7
arc: A3 V02S0701
arc: A4 H02W0701
arc: A6 H02W0701
arc: A7 F5
arc: B0 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 H00R0000
arc: B5 N1_V02S0501
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 V02N0601
arc: C3 F4
arc: C4 S1_V02N0201
arc: C5 H02W0601
arc: C6 S1_V02N0201
arc: C7 V01N0101
arc: D0 V02S0201
arc: D1 V00B0100
arc: D3 F0
arc: D4 F2
arc: D5 V02N0401
arc: D6 V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0201 F0
arc: E1_H02E0501 F7
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: S1_V02S0301 F3
word: SLICED.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0101000001110010
word: SLICEB.K0.INIT 1011100010111000
word: SLICEC.K1.INIT 0000001111110011
word: SLICEA.K1.INIT 1111000010101010
word: SLICED.K1.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R5C21:PLC2
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 H02E0401
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0103 W3_H06E0103
arc: A0 H02E0501
arc: A1 S1_V02N0701
arc: A3 H02E0701
arc: B2 H02W0101
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B5 E1_H02W0301
arc: B6 H02E0301
arc: B7 E1_H02W0101
arc: C1 W1_H02E0401
arc: C2 N1_V02S0601
arc: C3 V02S0401
arc: C4 H02W0401
arc: C5 H02E0601
arc: C6 F4
arc: C7 V02S0201
arc: D1 H00R0000
arc: D2 V01S0100
arc: D3 H01E0101
arc: D4 V01N0001
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 H02E0601
arc: S1_V02S0001 F2
arc: V00B0000 F4
arc: V01S0000 F7
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 0101010101010101
word: SLICEA.K1.INIT 1111111100000101
word: SLICEB.K1.INIT 0101010000000100
word: SLICEB.K0.INIT 0011001100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R5C22:PLC2
arc: N1_V01N0101 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H02W0401
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: A0 V02S0701
arc: A4 S1_V02N0101
arc: A5 F7
arc: A6 N1_V01N0101
arc: B1 F3
arc: B2 H02W0101
arc: B3 E1_H01W0100
arc: B4 F3
arc: B5 E1_H02W0301
arc: B7 H01E0101
arc: C0 V02N0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 E1_H01E0101
arc: C5 W1_H02E0401
arc: C6 H02E0601
arc: C7 W1_H02E0401
arc: D0 H02W0201
arc: D2 H01E0101
arc: D3 H02W0201
arc: D6 V00B0000
arc: D7 H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: S1_V02S0601 F4
arc: S3_V06S0003 F0
arc: S3_V06S0303 F5
arc: V01S0000 F4
arc: W1_H02W0401 F6
word: SLICEB.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0011000011111100
word: SLICED.K1.INIT 0000111100110011
word: SLICEC.K1.INIT 0010111000101110
word: SLICEC.K0.INIT 1110010011100100
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1100110011001100
word: SLICED.K0.INIT 0000010111110101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R5C23:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: H00L0100 H02W0301
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 H02W0501
arc: V00T0100 H02W0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 S3_V06N0203
arc: E1_H02E0201 W3_H06E0103
arc: A0 V01N0101
arc: A1 F5
arc: A2 V01N0101
arc: A4 F5
arc: A5 F7
arc: A6 H02W0501
arc: A7 N1_V01N0101
arc: B0 V01N0001
arc: B2 V01N0001
arc: B3 V02N0101
arc: B4 H02W0301
arc: B5 N1_V01S0000
arc: B6 E1_H02W0101
arc: B7 F3
arc: C2 H00L0100
arc: C3 H02W0401
arc: C5 V02S0201
arc: D0 V02S0201
arc: D2 V02S0201
arc: D3 V00T0100
arc: D4 H02E0001
arc: D6 H02E0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00B0100
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: S3_V06S0303 F6
arc: V01S0000 F4
arc: V01S0100 F4
arc: W1_H02W0301 F3
word: SLICED.K1.INIT 1101110110001000
word: SLICEC.K1.INIT 1010110010101100
word: SLICEB.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1010101010101010
word: SLICED.K0.INIT 0111011100100010
word: SLICEC.K0.INIT 1110111000100010
word: SLICEB.K0.INIT 0011000001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R5C24:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: H00R0100 E1_H02W0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H01E0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 S3_V06N0003
arc: A0 F5
arc: A1 F7
arc: A2 H02W0701
arc: A4 F7
arc: A7 E1_H02W0701
arc: B0 H02E0101
arc: B3 V02S0101
arc: B5 S1_V02N0701
arc: B6 S1_V02N0701
arc: B7 V02N0501
arc: C1 S1_V02N0401
arc: C2 H00R0100
arc: C3 E1_H01W0000
arc: C4 V00T0100
arc: C5 W1_H02E0401
arc: C6 E1_H01E0101
arc: D0 V02N0001
arc: D1 N1_V02S0001
arc: D2 S1_V02N0001
arc: D3 F0
arc: D4 V02N0401
arc: D5 V01N0001
arc: D6 E1_H01W0100
arc: D7 H02E0201
arc: E1_H01E0101 F2
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F1
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
word: SLICEB.K0.INIT 0000010111110101
word: SLICEA.K1.INIT 1010111110100000
word: SLICED.K0.INIT 1111110000110000
word: SLICED.K1.INIT 0001000110111011
word: SLICEA.K0.INIT 1110111000100010
word: SLICEB.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111001111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R5C25:PLC2
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 S3_V06N0303
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 S3_V06N0003
arc: A0 H02E0701
arc: A1 F5
arc: A2 H02E0501
arc: A3 F5
arc: A4 E1_H02W0701
arc: A6 V02S0101
arc: B1 W1_H02E0101
arc: B3 W1_H02E0101
arc: B5 H01E0101
arc: B6 F3
arc: B7 W1_H02E0101
arc: C0 H02E0601
arc: C2 F4
arc: C4 E1_H02W0601
arc: C5 H02E0401
arc: C6 E1_H01E0101
arc: C7 H02E0601
arc: D0 V00T0100
arc: D1 F2
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D7 F2
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
arc: S3_V06S0303 F6
arc: V01S0000 F0
arc: V01S0100 F1
word: SLICEC.K0.INIT 0000010111110101
word: SLICEC.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1111101001010000
word: SLICED.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 1110111000100010
word: SLICEB.K1.INIT 1011101110001000
word: SLICED.K0.INIT 1110010011100100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1

.tile R5C26:PLC2
arc: S1_V02S0401 E1_H01W0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0701 E1_H01W0100
arc: S1_V02S0101 W3_H06E0103
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303

.tile R5C27:PLC2
arc: H00R0000 V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: CLK0 G_HPBX0100
arc: D5 H01W0000
arc: F5 F5_SLICE
arc: LSR0 V00B0100
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V00B0100 F5
arc: V01S0000 Q3
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C28:PLC2
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H02E0201
arc: CLK0 G_HPBX0100
arc: D7 H02E0201
arc: E1_H02E0601 Q4
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M4 E1_H02W0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V00B0100 F7
word: SLICED.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C29:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0201 W1_H02E0201
arc: B0 V02N0101
arc: B1 W1_H02E0101
arc: B2 V01N0001
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V02N0201
arc: D2 W1_H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: V01S0000 Q2
word: SLICEA.K1.INIT 1111111100110011
word: SLICEA.K0.INIT 1100110011111111
word: SLICEB.K0.INIT 1100110011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C2:PLC2
arc: E3_H06E0303 V06S0303
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 E1_H02W0201
arc: B0 V02S0301
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D6 E1_H02W0001
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0000 F6
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0011001111001100
word: SLICED.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C30:PLC2
arc: H00L0100 V02N0101
arc: N1_V02N0401 H06E0203
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: W1_H02W0401 V01N0001
arc: CLK0 G_HPBX0100
arc: D1 H02E0201
arc: D7 H02E0201
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 Q1
arc: S1_V02S0301 F1
arc: V00B0100 F7
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C31:PLC2
arc: N1_V02N0401 E1_H02W0401
arc: V00B0100 V02N0101
arc: C0 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0401 Q6
arc: V00T0000 F0
word: SLICEA.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C33:PLC2
arc: W1_H02W0401 W3_H06E0203

.tile R5C3:PLC2
arc: N1_V02N0201 E1_H01W0000
arc: V00T0100 V02S0701
arc: W1_H02W0101 V02S0101
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0401 Q6
arc: V00T0000 F0
word: SLICEA.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C4:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 V02S0401
arc: N1_V02N0101 E1_H01W0100
arc: A2 V02N0501
arc: B2 H01W0100
arc: C2 V02S0401
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D2 V00T0100
arc: D3 V01S0100
arc: E1_H02E0301 F3
arc: E3_H06E0103 Q2
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR1 E1_H02W0301
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: S1_V02S0101 F1
arc: S3_V06S0103 Q2
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q2
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0100010101000100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R5C5:PLC2
arc: E1_H02E0001 V06S0003
arc: H00R0000 V02N0601
arc: N1_V02N0301 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: A0 H02E0501
arc: A2 V02N0501
arc: A5 V00B0000
arc: B3 V02N0101
arc: B4 H00R0000
arc: B6 S1_V02N0501
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0101 F3
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: V01S0000 F2
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C6:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 H02E0001
arc: W1_H02W0301 S1_V02N0301
arc: CLK0 G_HPBX0100
arc: D5 V02N0401
arc: F5 F5_SLICE
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V00B0100 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C7:PLC2
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 H06W0003
arc: V00B0000 V02N0201
arc: A0 V02N0701
arc: A2 V02N0701
arc: A5 E1_H01W0000
arc: B0 V00B0000
arc: C0 E1_H01W0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 V02N0201
arc: D5 F0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: H01W0000 F0
arc: H01W0100 F2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0201 F0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0101010111111111
word: SLICEC.K1.INIT 1111111110101010
word: SLICEA.K0.INIT 1101000011011101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C8:PLC2
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: V00B0000 V02S0001
arc: V01S0000 S3_V06N0103
arc: H01W0100 W3_H06E0303
arc: A1 E1_H02W0501
arc: B1 V02S0101
arc: B4 E1_H02W0101
arc: C1 V02N0401
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000100000
word: SLICEC.K0.INIT 0011001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C9:PLC2
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: W1_H02W0301 H01E0101
arc: A2 H01E0001
arc: A6 H00L0000
arc: B6 V02N0501
arc: C2 H00L0000
arc: C6 S1_V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 W1_H02E0001
arc: D6 W1_H02E0001
arc: E1_H02E0001 Q2
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0401 Q6
arc: S3_V06S0103 Q2
arc: V01S0100 Q2
word: SLICED.K0.INIT 1000000011010101
word: SLICEB.K0.INIT 0101010101010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R6C10:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 N1_V01S0000

.tile R6C11:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: N1_V02N0401 E3_H06W0203
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0501 E1_H02W0501

.tile R6C12:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 S3_V06N0303
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0201 S3_V06N0103
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0101
arc: A3 V01N0101
arc: A4 F7
arc: A5 F7
arc: B0 F3
arc: B1 F3
arc: B2 F3
arc: B3 Q3
arc: B4 V00B0100
arc: B5 V00B0100
arc: B7 V01S0000
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C4 V02S0201
arc: C5 V02S0201
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 E1_H02W0001
arc: D3 V02N0201
arc: D4 F2
arc: D5 F2
arc: D7 V02S0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: M1 H00L0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S3_V06S0003 F0
arc: S3_V06S0203 F4
arc: V01S0000 Q1
word: SLICED.K1.INIT 0011000000111111
word: SLICEA.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 0011111100000000
word: SLICEC.K0.INIT 0000000010101000
word: SLICEC.K1.INIT 0000000001010100
word: SLICEB.K0.INIT 0000001100000011
word: SLICEB.K1.INIT 0010001001110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R6C13:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 E1_H02W0601
arc: V00T0100 H02W0301
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 F7
arc: A4 H02W0501
arc: A7 H02W0501
arc: B4 H01E0101
arc: B7 E1_H02W0301
arc: C0 F4
arc: C1 S1_V02N0401
arc: C4 W1_H02E0401
arc: C7 E1_H02W0401
arc: D0 H02W0201
arc: D1 H02W0201
arc: D4 V00B0000
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: S3_V06S0003 F0
word: SLICEC.K0.INIT 0000000000011011
word: SLICED.K1.INIT 0010011100000000
word: SLICEA.K0.INIT 0000000011111010
word: SLICEA.K1.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R6C14:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: H00L0100 V02N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 W1_H02E0101
arc: V00B0100 V02N0301
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A1 E1_H02W0501
arc: A4 E1_H02W0701
arc: B1 E1_H02W0101
arc: B2 E1_H02W0301
arc: B4 V02S0501
arc: C1 H00L0100
arc: C2 V02S0401
arc: C4 S1_V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D4 F2
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: M0 V00T0100
arc: S1_V02S0601 F4
word: SLICEB.K0.INIT 0011001100001111
word: SLICEC.K0.INIT 0001001100010000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C15:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H06W0303
arc: S3_V06S0203 H01E0001
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S3_V06N0203
arc: A1 V02N0701
arc: B1 H02W0101
arc: C1 S1_V02N0401
arc: D1 V00B0100
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: S3_V06S0003 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C16:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0101
arc: H00R0000 V02S0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 N1_V02S0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: A1 V02N0701
arc: A2 H02W0701
arc: A3 E1_H02W0501
arc: A4 F5
arc: A6 H00R0000
arc: A7 E1_H02W0501
arc: B1 V02N0101
arc: B2 H00L0000
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 H02W0101
arc: B7 V02N0501
arc: C1 S1_V02N0601
arc: C2 E1_H01W0000
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 S1_V02N0001
arc: C6 E1_H01E0101
arc: C7 H02W0401
arc: D1 V02N0001
arc: D2 H02W0001
arc: D3 V01S0100
arc: D4 V02S0401
arc: D5 V02N0401
arc: D6 F2
arc: D7 V02N0601
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: S1_V02S0001 F0
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V00T0100 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0001000100000101
word: SLICED.K1.INIT 0010000001110000
word: SLICED.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0001000010110000
word: SLICEC.K1.INIT 0000001100110011
word: SLICEC.K0.INIT 0011000000110010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R6C17:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S3_V06N0303
arc: V00B0100 H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0103
arc: A1 V02S0501
arc: A4 H02W0501
arc: A5 E1_H02W0701
arc: A7 F5
arc: B2 V02S0301
arc: B3 H02W0101
arc: B4 H02W0101
arc: B5 F3
arc: B7 V00B0100
arc: C1 W1_H02E0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 H02E0601
arc: C5 V02N0201
arc: C7 E1_H02W0401
arc: D0 F2
arc: D1 V02S0001
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02W0201
arc: D5 E1_H01W0100
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M0 E1_H02W0601
arc: S1_V02S0501 F7
arc: V00B0000 F4
word: SLICEB.K0.INIT 0000001111001111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 0001101100000000
word: SLICEB.K1.INIT 0000001111001111
word: SLICEC.K1.INIT 0000000100001011
word: SLICED.K1.INIT 0011001100010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R6C18:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 W1_H02E0701
arc: V00B0100 S1_V02N0101
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A1 H02E0501
arc: A2 H02W0501
arc: A3 F5
arc: A5 H02E0701
arc: A6 N1_V01N0101
arc: B1 V02N0101
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B5 V00B0100
arc: B6 S1_V02N0501
arc: B7 V02N0501
arc: C1 E1_H02W0601
arc: C2 H00R0100
arc: C4 S1_V02N0001
arc: C7 F4
arc: D1 V02N0001
arc: D2 E1_H02W0001
arc: D3 H00R0000
arc: D4 V02N0601
arc: D5 H02W0001
arc: D6 H02E0201
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F2
arc: M0 V00T0100
arc: N1_V01N0001 F5
arc: N1_V02N0501 F7
arc: S1_V02S0601 F6
arc: V01S0000 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000001111001111
word: SLICEC.K1.INIT 0001000110111011
word: SLICED.K1.INIT 1111110000110000
word: SLICEB.K1.INIT 1110111000100010
word: SLICED.K0.INIT 0001000111011101
word: SLICEB.K0.INIT 0000111101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R6C19:PLC2
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 V02S0401
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S3_V06S0203 H01E0001
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A1 H02E0701
arc: A2 V02N0701
arc: A3 E1_H02W0701
arc: A4 V02S0101
arc: A5 V02N0301
arc: A7 N1_V01S0100
arc: B1 E1_H02W0101
arc: B3 H02E0301
arc: B4 V02N0501
arc: B5 H01E0101
arc: B6 V00B0000
arc: C0 S1_V02N0601
arc: C1 E1_H02W0601
arc: C2 N1_V01N0001
arc: C5 F4
arc: C6 V02N0201
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V00T0100
arc: D2 N1_V01S0000
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 H02E0001
arc: D6 H02W0201
arc: D7 H02E0201
arc: E1_H02E0101 F1
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: S1_V02S0501 F5
arc: S3_V06S0103 Q2
arc: V01S0000 Q0
arc: V01S0100 F7
arc: W1_H02W0401 F6
word: SLICEA.K1.INIT 0000101000100010
word: SLICED.K1.INIT 0000111101010101
word: SLICEA.K0.INIT 0000101000001111
word: SLICEB.K1.INIT 1011101110001000
word: SLICEB.K0.INIT 0000101001011111
word: SLICEC.K1.INIT 0111001001110111
word: SLICEC.K0.INIT 0010001000000000
word: SLICED.K0.INIT 0000000000111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R6C20:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0100 W1_H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 S3_V06N0103
arc: A0 F5
arc: A2 V02N0501
arc: A5 W1_H02E0701
arc: A6 F7
arc: B0 H02E0101
arc: B1 V02S0301
arc: B2 H02W0301
arc: B3 S1_V02N0101
arc: B4 F3
arc: B5 H02E0301
arc: B6 V02N0701
arc: B7 H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 H02E0601
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02W0201
arc: D2 E1_H02W0001
arc: D3 V02S0001
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F7
arc: N1_V02N0601 F4
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: V00T0000 F2
word: SLICEA.K0.INIT 0000111011111110
word: SLICEC.K1.INIT 0000000101010001
word: SLICEA.K1.INIT 0011000000111111
word: SLICED.K1.INIT 0000110000111111
word: SLICEB.K1.INIT 0011000000111111
word: SLICEB.K0.INIT 0001000111011101
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1011101110001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R6C21:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 S3_V06N0303
arc: H00R0000 V02S0401
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02W0501
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0203 S3_V06N0203
arc: A0 W1_H02E0701
arc: A2 W1_H02E0501
arc: A3 V02N0701
arc: A6 F5
arc: A7 E1_H02W0501
arc: B0 E1_H01W0100
arc: B4 V02N0501
arc: B5 V02N0701
arc: C2 H02E0401
arc: C3 F4
arc: C4 H02W0601
arc: C5 V02S0001
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 H01E0101
arc: D4 V02S0601
arc: D5 S1_V02N0401
arc: D6 V01N0001
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: S3_V06S0103 Q2
arc: V01S0100 F7
arc: W1_H02W0201 F0
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 1010111110100000
word: SLICED.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 1101110110001000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 0101000001010101
word: SLICEC.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 1111101001010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R6C22:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 H01E0101
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 H02E0601
arc: V00B0000 H02W0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: A0 F7
arc: A3 E1_H02W0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0501
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 V00B0000
arc: B1 V02N0301
arc: B2 E1_H02W0301
arc: B4 E1_H02W0101
arc: B5 H02E0301
arc: B6 V02N0501
arc: B7 N1_V02S0701
arc: C0 F4
arc: C1 V02S0401
arc: C2 H00L0100
arc: C4 H01E0001
arc: C5 H02E0401
arc: C7 E1_H02W0601
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 H00R0000
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 E1_H01W0100
arc: D5 H00R0100
arc: D6 E1_H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F5
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F6
arc: H01W0100 F1
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q0
arc: V01S0000 F3
arc: V01S0100 F6
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K1.INIT 0101010100000000
word: SLICEC.K1.INIT 0000000000011011
word: SLICEC.K0.INIT 0000000101000101
word: SLICED.K1.INIT 0010001000001010
word: SLICEA.K0.INIT 0011001011111110
word: SLICEB.K0.INIT 0000000011110011
word: SLICED.K0.INIT 0111011100100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R6C23:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 S3_V06N0103
arc: A0 S1_V02N0701
arc: A1 H01E0001
arc: A2 E1_H02W0501
arc: A4 V02N0301
arc: A6 V02S0101
arc: A7 V02S0101
arc: B0 H02W0301
arc: B1 V00T0000
arc: B2 W1_H02E0101
arc: B3 H02E0101
arc: B5 S1_V02N0501
arc: C1 N1_V01S0100
arc: C2 H02W0401
arc: C3 E1_H01W0000
arc: C4 E1_H02W0601
arc: C5 V00B0100
arc: C6 E1_H02W0401
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02S0001
arc: D2 H00R0000
arc: D3 E1_H02W0001
arc: D4 E1_H02W0201
arc: D5 V01N0001
arc: D6 F2
arc: D7 F2
arc: E1_H01E0001 F7
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F5
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0100 F4
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 0100000101111101
word: SLICED.K1.INIT 1111101001010000
word: SLICED.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111110000001100
word: SLICEA.K1.INIT 0011111100101110
word: SLICEA.K0.INIT 0010001000110011
word: SLICEB.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 0101111101010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R6C24:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 V02N0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 V02N0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: A6 F5
arc: A7 V02S0101
arc: B1 H02E0101
arc: B2 V01N0001
arc: B4 H02E0101
arc: B5 H02E0101
arc: C0 F4
arc: C1 V02N0601
arc: C2 H02W0601
arc: C3 E1_H01W0000
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 V02S0201
arc: C7 W1_H02E0601
arc: D1 H02E0201
arc: D2 E1_H02W0201
arc: D4 H00R0100
arc: D5 H02E0201
arc: D6 E1_H01W0100
arc: D7 V02S0601
arc: E1_H01E0001 F5
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F7
arc: M0 H02W0601
arc: M2 V00B0100
arc: N1_V01N0001 F7
arc: S1_V02S0601 F6
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
word: SLICED.K1.INIT 0000111101010101
word: SLICED.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 0011111100001100
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1111001111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R6C25:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: N1_V02N0001 H02E0001
arc: S1_V02S0001 W1_H02E0001
arc: V00B0000 H02E0401
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: H01W0100 W3_H06E0303
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: A1 S1_V02N0701
arc: A4 V02S0101
arc: A5 N1_V01S0100
arc: A7 H02W0701
arc: B0 E1_H02W0101
arc: B2 H01W0100
arc: B3 H01W0100
arc: B5 H02E0101
arc: B6 S1_V02N0701
arc: B7 H02E0101
arc: C0 S1_V02N0601
arc: C2 N1_V01S0100
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 F4
arc: C6 H02E0401
arc: C7 F4
arc: D0 H00R0000
arc: D2 N1_V01S0000
arc: D3 V02S0201
arc: D4 F0
arc: D6 V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 V00B0000
arc: N1_V02N0201 F0
arc: N1_V02N0601 F6
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: V01S0000 F3
arc: W1_H02W0001 F2
arc: W1_H02W0401 F6
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 1010101010101010
word: SLICEC.K1.INIT 1011100010111000
word: SLICED.K1.INIT 0000100000101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R6C26:PLC2
arc: H00R0000 V02S0401
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 H02W0701
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: B1 E1_H01W0100
arc: C0 E1_H01W0000
arc: C1 V02S0401
arc: C5 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D5 V02S0401
arc: E1_H01E0001 Q0
arc: E1_H02E0101 Q1
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
word: SLICEC.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 1100111111001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C27:PLC2
arc: S1_V02S0101 S3_V06N0103
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0701 S3_V06N0203
arc: A0 V02N0701
arc: A2 H01E0001
arc: B3 Q3
arc: B4 N1_V01S0000
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: B7 H02E0101
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: S1_V02S0501 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0110011001101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C28:PLC2
arc: H00R0000 V02N0401
arc: V00B0000 N1_V02S0001
arc: V00T0100 V02N0701
arc: A2 V01N0101
arc: A3 V02N0501
arc: A5 V02N0301
arc: A7 H00R0000
arc: B0 V01N0001
arc: B1 Q1
arc: B4 S1_V02N0501
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
arc: N1_V02N0601 F6
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: V01S0100 F7
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C29:PLC2
arc: H00L0000 V02N0001
arc: V00B0000 V02S0001
arc: V00T0100 V02N0701
arc: A6 N1_V02S0301
arc: A7 H00L0000
arc: B0 V02S0301
arc: B1 V00B0000
arc: B2 V01N0001
arc: B3 Q3
arc: B4 S1_V02N0701
arc: B5 N1_V01S0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0101 F1
arc: N1_V02N0201 F0
arc: N1_V02N0601 F6
arc: S1_V02S0001 F2
arc: S1_V02S0601 F4
arc: V01S0100 F7
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C2:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: H00L0000 H02W0001
arc: A0 H00L0000
arc: B0 H01W0100
arc: C0 E1_H01W0000
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 V02S0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 F2
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0110110011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C30:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 V02S0601
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: A5 N1_V02S0301
arc: A6 V02N0301
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 V02N0101
arc: B3 V02S0101
arc: B4 H00R0000
arc: B7 S1_V02N0501
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: N1_V02N0101 F3
arc: N1_V02N0701 F5
arc: S1_V02S0401 F6
arc: S1_V02S0701 F7
arc: V00T0000 Q0
arc: V01S0000 F2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C31:PLC2
arc: H00R0000 V02S0401
arc: N1_V02N0301 H01E0101
arc: W1_H02W0401 N1_V02S0401
arc: A1 H00R0000
arc: B0 E1_H01W0100
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F0
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0101 F1
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R6C32:PLC2
arc: V00B0000 W1_H02E0601
arc: W1_H02W0501 W3_H06E0303
arc: C0 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V00T0000 F0
word: SLICEA.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C3:PLC2
arc: H00L0100 N1_V02S0101
arc: V00B0000 N1_V02S0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: B1 H02E0301
arc: B2 H02E0301
arc: C1 E1_H02W0601
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D2 Q2
arc: D3 H02W0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q2
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S3_V06S0003 F0
arc: V00T0100 F3
word: SLICEA.K1.INIT 0001000000000000
word: SLICEB.K0.INIT 0111011110001000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R6C4:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: H00L0000 H02W0201
arc: N1_V02N0501 H01E0101
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N1_V01S0000
arc: A2 V00T0000
arc: A4 E1_H01W0000
arc: A6 H00L0000
arc: B0 S1_V02N0101
arc: B3 E1_H01W0100
arc: B5 V02N0701
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0301 F3
arc: E1_H02E0601 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0601 Q6
arc: S1_V02S0501 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C5:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 H02E0301
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E1_H01W0000
arc: V00B0100 V02S0101
arc: A2 H01E0001
arc: A7 V00T0100
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 E1_H02W0101
arc: B7 V00B0000
arc: C2 N1_V01S0100
arc: C3 H00L0100
arc: C4 H02E0601
arc: C6 H02E0401
arc: C7 V02N0201
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D3 V00B0100
arc: D4 V02S0401
arc: D6 S1_V02N0601
arc: D7 E1_H01W0100
arc: E1_H02E0201 Q2
arc: E1_H02E0701 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0101 Q3
arc: N1_V02N0601 Q4
arc: S3_V06S0303 F6
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: V01S0000 F6
arc: V01S0100 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1110001011100010
word: SLICEB.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1111110000110000
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R6C6:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: N1_V02N0401 W1_H02E0401
arc: V00B0100 V02N0101
arc: W1_H02W0301 V02N0301
arc: A2 V01N0101
arc: A6 S1_V02N0301
arc: B0 H02E0301
arc: B2 V01N0001
arc: B6 V02N0501
arc: C0 H02E0601
arc: C1 V02S0601
arc: C2 N1_V01N0001
arc: C4 Q4
arc: C6 E1_H01E0101
arc: CE0 H00L0100
arc: CE1 S1_V02N0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V02N0001
arc: D6 V00B0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F1
arc: H01W0000 F1
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: S1_V02S0601 Q6
arc: V00B0000 Q6
arc: V01S0000 Q4
arc: V01S0100 Q2
arc: W1_H02W0101 F1
arc: W1_H02W0201 Q0
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0111100011110000
word: SLICEA.K0.INIT 1111000011001100
word: SLICED.K0.INIT 0111111110000000
word: SLICEC.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C7:PLC2
arc: H00L0000 V02S0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 V00T0000
arc: A5 V02N0301
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02E0101
arc: B5 H00L0000
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 V02N0201
arc: C5 V02N0001
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK1 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 H02E0201
arc: D5 H02W0201
arc: E1_H01E0001 Q0
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C8:PLC2
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: W1_H02W0201 N1_V01S0000
arc: A0 V02N0701
arc: A1 V02N0701
arc: A3 E1_H01E0001
arc: A6 E1_H01W0000
arc: B0 V02N0301
arc: B1 H02E0301
arc: B3 V02N0101
arc: B6 V01S0000
arc: B7 H02E0101
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C3 E1_H01W0000
arc: C6 H01E0001
arc: C7 V02N0001
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00T0100
arc: D3 H02E0201
arc: D6 V02N0601
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111100010001000
word: SLICED.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111100010001000
word: SLICEB.K1.INIT 1110110010100000
word: SLICED.K1.INIT 1111111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C9:PLC2
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0501 N1_V01S0100
arc: C1 N1_V01S0100
arc: D1 E1_H02W0001
arc: F1 F1_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: V01S0100 F1
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R7C11:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: S1_V02S0601 H06W0303

.tile R7C12:PLC2
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02W0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 S3_V06N0203
arc: V00B0100 E1_H02W0501
arc: V00T0100 E1_H02W0101
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 H02W0701
arc: A7 F5
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V01N0001
arc: B5 V02N0501
arc: B7 F1
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0201
arc: D5 H00R0100
arc: D7 S1_V02N0601
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: S1_V02S0301 Q3
arc: S3_V06S0003 Q3
arc: V01S0000 Q3
arc: V01S0100 Q3
word: SLICEC.K1.INIT 0011001111001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1011000010111011
word: SLICEB.K0.INIT 1011000010111011
word: SLICEB.K1.INIT 1101000011011101
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C13:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 V02N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02N0701
arc: A0 H00L0100
arc: B0 H02E0101
arc: C0 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: F0 F5A_SLICE
arc: H00L0100 Q1
arc: M0 V00B0100
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: S1_V02S0101 Q1
arc: V01S0100 F0
word: SLICEA.K0.INIT 1011111110001111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C14:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V01N0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 V01N0101
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W3_H06W0303 S3_V06N0303
arc: A1 F7
arc: A2 F7
arc: B1 H02E0301
arc: B2 H02E0301
arc: B7 H02E0101
arc: C1 H02E0401
arc: C2 H02E0401
arc: C7 V00B0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D7 H00R0100
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: S3_V06S0203 F7
arc: W1_H02W0101 F1
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111010100110001
word: SLICEB.K0.INIT 1111010100110001
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R7C15:PLC2
arc: H00L0100 E1_H02W0101
arc: H00R0100 H02W0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H02E0101
arc: V00T0000 V02N0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E1_H01W0000
arc: A1 S1_V02N0701
arc: A2 V02N0501
arc: A3 F7
arc: B1 H02W0101
arc: B2 V02N0301
arc: B3 E1_H02W0301
arc: B4 S1_V02N0501
arc: B7 V02N0701
arc: C1 H00L0100
arc: C2 N1_V02S0401
arc: C3 H00R0100
arc: C4 N1_V02S0001
arc: C7 H02W0601
arc: D1 V00T0100
arc: D2 H02E0201
arc: D3 F2
arc: D4 H02E0001
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: S1_V02S0001 F0
arc: S1_V02S0601 F4
arc: S3_V06S0003 F3
word: SLICEB.K0.INIT 0000000100000101
word: SLICED.K1.INIT 0000110011001100
word: SLICEB.K1.INIT 0000000011010101
word: SLICEC.K0.INIT 1100110000001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C16:PLC2
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 E3_H06W0203
arc: V00B0000 H02W0401
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 E1_H02W0601
arc: A2 V00T0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 V02S0101
arc: B3 Q3
arc: B4 H00R0000
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: S1_V02S0001 Q2
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C17:PLC2
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0103 V06N0103
arc: N1_V02N0201 H02W0201
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 V01N0101
arc: S3_V06S0203 H06E0203
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q5
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: V01S0100 Q3
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C18:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 S1_V02N0601
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0100
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C19:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V01S0000
arc: V01S0100 S3_V06N0303
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C20:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 S3_V06N0203
arc: A4 V02N0101
arc: A5 F7
arc: A7 W1_H02E0701
arc: B0 V00T0000
arc: B1 Q1
arc: B4 V00B0100
arc: B5 W1_H02E0301
arc: C4 N1_V02S0001
arc: C5 W1_H02E0401
arc: C7 F4
arc: CLK0 G_HPBX0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0001110100011101
word: SLICED.K1.INIT 1111101001010000
word: SLICEC.K1.INIT 1011100010111000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1

.tile R7C21:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 V02N0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0501 V06N0303
arc: W3_H06W0303 V06N0303
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 N1_V01N0101
arc: A6 N1_V01N0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B3 E1_H02W0301
arc: B5 V02N0501
arc: B7 V02S0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 N1_V02S0001
arc: C5 V02N0201
arc: C6 H02W0601
arc: C7 W1_H02E0601
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V02S0201
arc: D2 H00R0000
arc: D4 H00R0100
arc: D5 N1_V02S0601
arc: D6 H00R0100
arc: D7 N1_V02S0601
arc: E1_H01E0001 F4
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 Q3
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F6
arc: S1_V02S0001 Q0
arc: S3_V06S0103 Q2
arc: V01S0000 F7
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 0011000000110011
word: SLICEB.K1.INIT 0001101100011011
word: SLICEB.K0.INIT 0000000010101111
word: SLICEA.K1.INIT 0011000000110011
word: SLICEC.K1.INIT 0000111100110011
word: SLICED.K0.INIT 1111010110100000
word: SLICED.K1.INIT 0011001100001111
word: SLICEC.K0.INIT 1111101001010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R7C22:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E1_H02W0201
arc: A0 H02E0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: B4 H02E0101
arc: B5 H02W0101
arc: B6 H02W0101
arc: B7 H02E0101
arc: C0 N1_V01N0001
arc: C2 E1_H02W0601
arc: C3 N1_V01S0100
arc: C4 V02S0001
arc: C5 H01E0001
arc: C6 H01E0001
arc: C7 V02S0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 E1_H02W0001
arc: D2 N1_V01S0000
arc: D3 V02S0201
arc: D4 V01N0001
arc: D5 H00R0100
arc: D6 V02N0401
arc: D7 V01N0001
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0203 F7
arc: V01S0000 Q2
arc: V01S0100 F0
arc: W1_H02W0201 Q2
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0000111100110011
word: SLICEC.K0.INIT 0011001100001111
word: SLICED.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 0101111100001010
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 1111010111110000
word: SLICEB.K1.INIT 0000101001011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R7C23:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0701
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02W0101
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 H02W0501
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0701 V02N0701
arc: N1_V02N0101 W3_H06E0103
arc: A0 H00L0100
arc: A1 F7
arc: A2 F5
arc: A3 H02W0701
arc: A4 N1_V02S0101
arc: A5 W1_H02E0701
arc: A6 N1_V01S0100
arc: B0 H02W0301
arc: B2 V02S0301
arc: B3 V01N0001
arc: B5 H01E0101
arc: B6 H02W0301
arc: B7 H02W0101
arc: C0 E1_H02W0601
arc: C2 H00R0100
arc: C4 V01N0101
arc: C5 W1_H02E0601
arc: C7 H02W0601
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 H00L0100
arc: D6 H00L0100
arc: D7 V02S0601
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: LSR0 H02E0301
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: S3_V06S0103 Q2
arc: V01S0000 F0
arc: W1_H02W0601 F6
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 1110111001000100
word: SLICEC.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 0010011100100111
word: SLICEA.K1.INIT 0101010101010101
word: SLICEB.K0.INIT 0011001111111010
word: SLICED.K1.INIT 0011111100001100
word: SLICED.K0.INIT 1010101011001100
word: SLICEC.K1.INIT 0000000000100111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R7C24:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0101
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S3_V06N0203
arc: E1_H02E0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: A0 W1_H02E0501
arc: A2 H02W0701
arc: A3 F5
arc: A5 V02S0301
arc: A6 F5
arc: B4 N1_V02S0701
arc: B5 S1_V02N0501
arc: B6 V02N0501
arc: B7 F3
arc: C0 H02E0401
arc: C1 E1_H01W0000
arc: C2 H02E0401
arc: C3 F4
arc: C4 V00T0100
arc: C7 V02N0201
arc: D0 H02E0201
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D5 H02W0201
arc: D6 E1_H02W0201
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: M0 V00B0000
arc: N1_V01N0001 F7
arc: V01S0000 F2
arc: W1_H02W0001 F2
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 0011000000111111
word: SLICEC.K1.INIT 0001000111011101
word: SLICED.K0.INIT 1110111000100010
word: SLICEB.K1.INIT 1010101011110000
word: SLICED.K1.INIT 1100111111000000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R7C25:PLC2
arc: E1_H02E0501 V02N0501
arc: H00L0100 V02S0301
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02E0601
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H01W0100
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: A0 V02S0501
arc: A3 V02S0501
arc: A4 F7
arc: A5 V02N0101
arc: A6 F5
arc: A7 V02N0101
arc: B2 W1_H02E0101
arc: B5 H02E0301
arc: B7 H02W0101
arc: C0 H02W0401
arc: C1 F4
arc: C2 E1_H02W0401
arc: C4 H02W0601
arc: C6 V00B0100
arc: C7 E1_H02W0401
arc: D0 N1_V01S0000
arc: D2 H01E0101
arc: D4 V00B0000
arc: D5 E1_H02W0201
arc: D6 H00L0100
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: M0 V00T0000
arc: M2 V00B0000
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: V01S0000 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0000111110101010
word: SLICEC.K1.INIT 1110111001000100
word: SLICED.K0.INIT 1111000010101010
word: SLICEA.K0.INIT 0000010111110101
word: SLICEA.K1.INIT 0000111100001111
word: SLICED.K1.INIT 0000010011111110
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1010101010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R7C26:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: E1_H02E0001 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: A1 H02E0501
arc: A3 H02W0701
arc: B4 V02S0701
arc: C0 V02N0601
arc: C1 H02W0601
arc: C3 H02W0601
arc: C4 H02W0601
arc: D1 V00T0100
arc: D3 V02S0001
arc: D4 V00B0000
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: M0 V00B0100
arc: V01S0100 F4
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 0000010111110101
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 0000010111110101
word: SLICEC.K0.INIT 0000110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R7C27:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 N1_V02S0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W1_H02W0401 W3_H06E0203
arc: A0 V02S0501
arc: A7 N1_V02S0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0501 F7
arc: V01S0100 Q0
word: SLICED.K1.INIT 0101010101010101
word: SLICEA.K0.INIT 1010101011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C28:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0701 H06E0203
arc: V00T0100 H02E0101
arc: W1_H02W0701 V06N0203
arc: A3 V02S0501
arc: A4 N1_V01S0100
arc: B0 H02E0101
arc: B1 H02E0101
arc: B4 H02E0101
arc: B7 H02E0101
arc: C2 V02S0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0701 F7
arc: V01S0100 Q2
word: SLICEA.K1.INIT 1111111100110011
word: SLICED.K1.INIT 0011001100110011
word: SLICEA.K0.INIT 1111111100110011
word: SLICEB.K0.INIT 1111000011111111
word: SLICEB.K1.INIT 1010101011111111
word: SLICEC.K0.INIT 1011101110111011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C29:PLC2
arc: V00B0000 N1_V02S0201
arc: B1 V00B0000
arc: C0 N1_V01S0100
arc: C2 V02S0601
arc: C5 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V02S0001
arc: D2 N1_V02S0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0701 F5
arc: V01S0100 Q2
word: SLICEA.K1.INIT 1111111100110011
word: SLICEC.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 1111000011111111
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C2:PLC2
arc: H00R0000 V02N0401
arc: V00B0100 H02W0701
arc: B0 E1_H01W0100
arc: B1 V02N0301
arc: C0 E1_H02W0401
arc: C1 E1_H01W0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: E1_H01E0001 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C30:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 N1_V02S0401
arc: H00R0000 V02S0401
arc: N1_V02N0101 E1_H01W0100
arc: W1_H02W0401 N1_V02S0401
arc: CLK0 G_HPBX0100
arc: D4 N1_V02S0401
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0301 Q3
arc: V00B0000 F4
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C31:PLC2
arc: C0 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C3:PLC2
arc: S1_V02S0101 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02W0501
arc: A2 H01E0001
arc: A4 E1_H01W0000
arc: A5 V02N0301
arc: B3 H02E0301
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: LSR0 V00T0000
arc: M0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
arc: S1_V02S0501 F5
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C4:PLC2
arc: E1_H02E0501 V02S0501
arc: H00R0000 V02N0601
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 E1_H01W0100
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: A2 V02N0701
arc: C2 V02N0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 H01E0101
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V01S0000 Q2
word: SLICEB.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C5:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0201 N1_V01S0000
arc: A0 H02E0501
arc: B0 V02N0101
arc: C0 H00R0100
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1110001011100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C6:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: V00B0000 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: A2 V00T0000
arc: A5 Q5
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: C0 H00L0100
arc: C2 H00L0100
arc: C4 Q4
arc: C5 E1_H01E0101
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 Q2
arc: D3 V00T0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q4
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q2
arc: N1_V02N0501 Q5
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 0101111110100000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0011110000111100
word: SLICEC.K1.INIT 0110101001101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C7:PLC2
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0701
arc: A5 V02S0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 W1_H02E0101
arc: B5 H00L0000
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00T0000
arc: C5 V02S0201
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CLK1 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H00L0100
arc: D5 H02W0001
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C8:PLC2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0501 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: A0 V02S0501
arc: B0 E1_H01W0100
arc: C0 N1_V01S0100
arc: C5 V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D5 E1_H01W0100
arc: E1_H02E0201 Q0
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: MUXCLK0 CLK0
arc: V01S0000 F5
word: SLICEC.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 1110110010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C9:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0301 S1_V02N0201
arc: A0 E1_H01E0001
arc: A2 V00T0000
arc: A3 V02S0501
arc: B0 W1_H02E0101
arc: B2 F3
arc: C0 N1_V01S0100
arc: C2 N1_V01S0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 W1_H02E0201
arc: D3 V02N0001
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
arc: V00T0000 Q0
word: SLICEB.K1.INIT 0101010100000000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C10:PLC2
arc: H00L0000 H02W0201
arc: H00R0000 W1_H02E0401
arc: A0 H00L0000
arc: B0 S1_V02N0301
arc: C0 S1_V02N0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 F2
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1111111111111111
word: SLICEA.K0.INIT 1101111011011010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C11:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: H00L0000 S1_V02N0201
arc: H00R0100 H02W0501
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V00T0000 V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: A0 H00L0000
arc: B0 S1_V02N0301
arc: C0 H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 0010101000101011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C12:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V01S0000
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0101
arc: V00T0100 H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: A1 F5
arc: A2 F5
arc: A4 E1_H02W0701
arc: A7 H02W0501
arc: B1 H02E0101
arc: B2 H02E0101
arc: B4 V02N0701
arc: B5 H02W0301
arc: B7 E1_H02W0101
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C4 V02S0001
arc: C5 E1_H01E0101
arc: C7 F4
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D4 S1_V02N0401
arc: D5 V02N0401
arc: D7 E1_H01W0100
arc: E1_H02E0301 Q3
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0401 Q4
arc: S1_V02S0401 Q4
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111001101010001
word: SLICEB.K0.INIT 1111001101010001
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0001000000000000
word: SLICED.K1.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R8C13:PLC2
arc: H00L0000 E1_H02W0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 V01N0101
arc: S1_V02S0501 H02E0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 E3_H06W0003
arc: A0 H00L0000
arc: A1 H02E0501
arc: A2 H02E0701
arc: A3 H02E0501
arc: A5 S1_V02N0301
arc: A6 N1_V01S0100
arc: B1 W1_H02E0301
arc: B2 V02S0101
arc: B3 W1_H02E0301
arc: B4 H02E0301
arc: B5 N1_V02S0501
arc: B6 F3
arc: C0 E1_H02W0401
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 F4
arc: C6 F4
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 H02W0201
arc: D4 V01N0001
arc: D5 H00R0100
arc: D6 N1_V02S0601
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: H01W0100 F6
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 W1_H02E0201
arc: M4 H02E0401
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0101 F1
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q7
arc: S3_V06S0003 F0
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V01S0000 Q3
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 0011111100101010
word: SLICEB.K1.INIT 0000100001001100
word: SLICED.K0.INIT 0010001000100000
word: SLICEC.K0.INIT 0011000000111111
word: SLICEA.K1.INIT 0011000100100000
word: SLICEB.K0.INIT 0000110100001000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R8C14:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: V00T0100 V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 H01E0101
arc: W3_H06W0203 S3_V06N0203
arc: A0 E1_H02W0501
arc: B0 N1_V02S0101
arc: C0 N1_V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: E1_H01E0001 Q0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 1100110000000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R8C15:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 N1_V02S0301
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 H06E0303
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V06N0203
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0103 W3_H06E0103
arc: A0 H00L0100
arc: A1 V01N0101
arc: B0 E1_H02W0101
arc: B1 V00T0000
arc: C0 N1_V01N0001
arc: C1 H02W0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02W0001
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111001011010000
word: SLICEA.K1.INIT 0000010001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R8C16:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 W1_H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 W1_H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S3_V06N0303
arc: S1_V02S0101 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: A0 H00L0000
arc: A2 E1_H01E0001
arc: A4 F7
arc: A7 V02S0101
arc: B0 H02E0101
arc: B2 V01N0001
arc: B4 V02N0701
arc: B7 V02N0501
arc: C0 H00L0100
arc: C2 V02N0601
arc: C4 V02N0201
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 N1_V02S0001
arc: D4 E1_H02W0001
arc: D7 H02W0001
arc: E1_H01E0001 F4
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 Q0
arc: S1_V02S0201 Q2
arc: S3_V06S0103 F2
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 1011101010001010
word: SLICED.K1.INIT 0000001100000101
word: SLICEC.K0.INIT 0010001000110010
word: SLICEB.K0.INIT 1100000011000101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R8C17:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 W1_H02E0301
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06E0003
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 W1_H02E0701
arc: A1 V02N0501
arc: A5 V02N0101
arc: A6 V02N0301
arc: A7 E1_H02W0501
arc: B1 V02N0101
arc: B3 H02E0301
arc: B5 H02E0101
arc: B6 V02N0501
arc: B7 S1_V02N0501
arc: C0 H02E0401
arc: C1 N1_V01S0100
arc: C3 H00L0100
arc: C5 V02N0001
arc: C6 E1_H02W0601
arc: C7 E1_H01E0101
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 W1_H02E0001
arc: D3 V02S0201
arc: D5 E1_H02W0201
arc: D6 V02S0601
arc: D7 V02S0401
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00T0100
arc: M4 V00T0000
arc: N1_V01N0101 F1
arc: S1_V02S0401 F6
arc: S3_V06S0103 F2
arc: V01S0000 F7
arc: V01S0100 F4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000001111001111
word: SLICEA.K1.INIT 0010101000000000
word: SLICEA.K0.INIT 0000010111110101
word: SLICED.K1.INIT 0000000000011101
word: SLICED.K0.INIT 0100000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C18:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02N0201
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A1 E1_H02W0701
arc: A2 F5
arc: A3 V00T0000
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 V02N0301
arc: A7 N1_V01N0101
arc: B1 V01N0001
arc: B2 H02W0301
arc: B3 V02N0301
arc: B4 F3
arc: B5 V02S0501
arc: B6 V02N0501
arc: B7 V02S0701
arc: C0 H00L0000
arc: C1 H02E0401
arc: C2 V02S0601
arc: C3 E1_H02W0601
arc: C4 E1_H01E0101
arc: C5 V00T0100
arc: C7 H02W0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V02N0001
arc: D2 H00R0000
arc: D3 E1_H02W0201
arc: D4 F0
arc: D5 V01N0001
arc: D6 V02N0401
arc: D7 N1_V02S0601
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F6
arc: S1_V02S0101 F1
arc: S3_V06S0103 Q2
arc: V01S0000 F2
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 0101001100000000
word: SLICED.K0.INIT 0010001001110111
word: SLICED.K1.INIT 0001000000010011
word: SLICEA.K0.INIT 0000000001011111
word: SLICEC.K0.INIT 0100010101000100
word: SLICEC.K1.INIT 0010000010100000
word: SLICEB.K0.INIT 1100000011000101
word: SLICEA.K1.INIT 0001010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R8C19:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02N0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0303 E1_H01W0100
arc: A6 V02S0301
arc: B0 S1_V02N0101
arc: B2 H02W0101
arc: B3 H02E0301
arc: B7 V02N0701
arc: C0 S1_V02N0401
arc: C1 N1_V01S0100
arc: C3 F4
arc: C4 V00T0100
arc: C6 H02E0601
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 H00R0000
arc: D2 E1_H02W0001
arc: D3 H02E0201
arc: D4 V00B0000
arc: D6 V02S0601
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0601 F4
arc: S3_V06S0003 F0
arc: V01S0000 F0
arc: V01S0100 F0
arc: W1_H02W0501 F7
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0000010111110101
word: SLICEB.K1.INIT 0000110000000011
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 1111111100001111
word: SLICED.K1.INIT 0000001111110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C20:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02W0701
arc: A1 W1_H02E0501
arc: A2 V02S0701
arc: A6 W1_H02E0501
arc: B0 E1_H02W0301
arc: B1 V02N0301
arc: B3 E1_H02W0301
arc: B4 E1_H02W0301
arc: B6 V02N0701
arc: B7 E1_H02W0301
arc: C0 H00L0100
arc: C1 N1_V02S0401
arc: C2 H02E0601
arc: C3 H00L0000
arc: C4 V02S0201
arc: C5 V01N0101
arc: C6 V02N0201
arc: C7 N1_V02S0001
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: D2 H02E0201
arc: D3 N1_V02S0001
arc: D4 H02E0001
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 H01W0000
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: M0 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0501 F5
arc: S3_V06S0003 F0
arc: S3_V06S0203 F4
arc: V01S0000 F7
arc: W1_H02W0301 F1
arc: W1_H02W0701 Q7
arc: W3_H06W0003 F3
word: SLICED.K1.INIT 0000110000111111
word: SLICEC.K0.INIT 0000110000111111
word: SLICEA.K0.INIT 0100011101000111
word: SLICEB.K1.INIT 0000110000111111
word: SLICEC.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 0000111100000101
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06N0303
arc: H00L0000 V02N0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 V02N0101
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0103 W3_H06E0103
arc: A1 H02W0501
arc: A2 V02N0701
arc: A3 H02W0701
arc: A4 W1_H02E0501
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 E1_H02W0501
arc: B2 E1_H02W0101
arc: B3 V02N0301
arc: B4 V02N0501
arc: B7 V00B0000
arc: C1 W1_H02E0401
arc: C3 V02N0401
arc: C4 V00B0100
arc: C5 V02S0001
arc: C6 V02S0001
arc: C7 H02E0601
arc: CE2 H00L0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V02N0001
arc: D2 V02S0201
arc: D3 H02E0001
arc: D4 V02N0401
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M5 H00R0000
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: S3_V06S0303 F5
arc: V00B0000 F4
arc: V01S0000 F0
arc: V01S0100 F7
arc: W1_H02W0301 F3
arc: W3_H06W0203 Q7
word: SLICEC.K1.INIT 0101010100001111
word: SLICED.K0.INIT 0000111101010101
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0100000011000000
word: SLICEB.K0.INIT 1010101011001100
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C22:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 V01N0101
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H06W0303
arc: V00B0100 V02S0301
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: N1_V02N0001 W3_H06E0003
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0103 E1_H02W0201
arc: A0 F5
arc: A1 H02E0501
arc: A2 E1_H02W0501
arc: A4 E1_H01W0000
arc: A5 E1_H02W0701
arc: A6 V02N0301
arc: A7 Q7
arc: B3 Q3
arc: B6 H02W0301
arc: C1 H02E0401
arc: C2 N1_V01S0100
arc: C3 H00L0000
arc: C4 F6
arc: C5 V02S0201
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D2 H02E0201
arc: D3 N1_V01S0000
arc: D4 V02S0401
arc: D5 N1_V02S0601
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M3 H00R0100
arc: M4 E1_H02W0401
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: S1_V02S0101 Q3
arc: S1_V02S0501 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0203 F7
arc: V01S0000 F3
arc: W1_H02W0301 Q3
arc: W3_H06W0003 Q3
word: SLICEB.K1.INIT 0000110000111111
word: SLICED.K1.INIT 0000111101010101
word: SLICEC.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 0101010111110000
word: SLICED.K0.INIT 0101001101010011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C23:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H02E0701
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02S0501
arc: A1 V02N0501
arc: A4 E1_H02W0501
arc: B2 V02N0301
arc: B3 E1_H01W0100
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 H00R0100
arc: C1 E1_H02W0601
arc: C2 S1_V02N0401
arc: C3 V02N0401
arc: C4 H02W0601
arc: C6 V01N0101
arc: C7 V01N0101
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H02E0201
arc: D5 E1_H02W0201
arc: D6 H00L0100
arc: D7 F2
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F2
arc: LSR1 V00T0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: N1_V02N0501 F7
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: W1_H02W0401 F4
word: SLICEB.K1.INIT 0000111100110011
word: SLICED.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 0000111100110011
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 0101010100001111
word: SLICEC.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0101000001011111
word: SLICEA.K1.INIT 0000101000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R8C24:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0501 H02E0501
arc: V00B0100 H02E0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: A2 F5
arc: A3 V02N0501
arc: A5 H02W0501
arc: B0 E1_H01W0100
arc: B1 W1_H02E0301
arc: B2 E1_H01W0100
arc: B4 W1_H02E0301
arc: B6 E1_H02W0301
arc: B7 W1_H02E0301
arc: C0 H02E0601
arc: C1 H00L0000
arc: C3 V02N0601
arc: C4 N1_V02S0001
arc: C5 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 N1_V02S0001
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 H01W0000
arc: D5 N1_V02S0601
arc: D6 N1_V02S0601
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0101 F3
arc: S1_V02S0601 F4
arc: S3_V06S0103 F1
arc: V00T0000 Q0
arc: W1_H02W0501 F5
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000001111001111
word: SLICED.K1.INIT 0000110000111111
word: SLICEA.K1.INIT 0000001111001111
word: SLICEB.K1.INIT 0000010110101111
word: SLICED.K0.INIT 0011111100110000
word: SLICEA.K0.INIT 0011001100000011
word: SLICEC.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 0011001100010001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R8C25:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 V06S0303
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: A2 H02W0501
arc: A4 H02W0701
arc: A7 H02W0701
arc: B0 F3
arc: B1 V00T0000
arc: B2 F3
arc: B3 N1_V02S0101
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 H02W0301
arc: B7 V02N0501
arc: C0 F6
arc: C1 H02E0601
arc: C3 H02W0401
arc: C5 N1_V02S0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 V02S0201
arc: D3 N1_V01S0000
arc: D4 H02E0001
arc: D5 H01W0000
arc: D6 H00R0100
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F6
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0701 F7
arc: S1_V02S0301 F1
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 Q4
arc: W1_H02W0001 Q2
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 0011000000111111
word: SLICEC.K1.INIT 0000110000111111
word: SLICED.K1.INIT 0001000111011101
word: SLICEC.K0.INIT 0100010001110111
word: SLICEB.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 0000111100000011
word: SLICEB.K0.INIT 0010001001110111
word: SLICED.K0.INIT 0011001100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R8C26:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02N0701
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02N0201
arc: V00B0100 V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 S3_V06N0203
arc: N1_V02N0401 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: A0 F7
arc: A3 V00B0000
arc: A5 S1_V02N0101
arc: A7 N1_V02S0301
arc: B0 H00R0100
arc: B3 V02S0301
arc: B7 V00B0100
arc: C0 W1_H02E0401
arc: C3 E1_H02W0601
arc: C7 V02N0201
arc: D0 H02E0001
arc: D3 H02E0001
arc: D5 S1_V02N0601
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: V01S0100 F0
arc: W3_H06W0303 F5
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0000000001010101
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000100010001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R8C27:PLC2
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 H02E0601
arc: W1_H02W0001 V06N0003
arc: E1_H02E0201 W3_H06E0103
arc: A0 E1_H01E0001
arc: A1 F5
arc: A3 H02W0501
arc: A5 H02E0701
arc: B0 N1_V02S0101
arc: B1 S1_V02N0101
arc: B3 V02N0301
arc: B4 V02N0501
arc: B5 F3
arc: C0 H02E0401
arc: C1 H02E0601
arc: C3 V02S0401
arc: C4 V01N0101
arc: C5 H02W0401
arc: D0 V02N0001
arc: D1 F0
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 W1_H02E0001
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: S3_V06S0103 F1
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0000100010001000
word: SLICEA.K0.INIT 1100101011001111
word: SLICEA.K1.INIT 0001010100010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R8C28:PLC2
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0601 W1_H02E0601
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303

.tile R8C29:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 S3_V06N0003

.tile R8C2:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0001 E1_H01W0000
arc: V00B0100 H02W0701
arc: A0 E1_H01E0001
arc: A4 E1_H02W0701
arc: B1 Q1
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D4 E1_H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0401 F4
arc: S1_V02S0301 Q1
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0101010110101010
word: SLICEA.K1.INIT 0011001100110011
word: SLICEC.K0.INIT 0101010110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R8C30:PLC2
arc: H00R0100 N1_V02S0701
arc: CLK0 G_HPBX0100
arc: D7 H02E0201
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0501 Q5
arc: V00B0100 F7
word: SLICED.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C3:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H01E0101
arc: V00T0100 V02N0701
arc: W1_H02W0701 V02N0701
arc: A3 H02W0501
arc: A6 V02S0101
arc: B0 H02E0301
arc: B2 E1_H01W0100
arc: B6 H02E0101
arc: C0 N1_V01N0001
arc: C2 N1_V01S0100
arc: C3 H00R0100
arc: C6 H02E0401
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 H00L0100
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0601 F4
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0011110011110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 0000000011111111
word: SLICEB.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R8C4:PLC2
arc: E1_H02E0201 V06S0103
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A2 V00T0000
arc: B0 V00B0000
arc: B3 W1_H02E0101
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: B6 H01E0101
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0401 F4
arc: N3_V06N0203 Q4
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C5:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 N3_V06S0303
arc: V00T0000 W1_H02E0201
arc: A2 F7
arc: C2 S1_V02N0401
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D2 N1_V02S0001
arc: D5 H02E0201
arc: D7 W1_H02E0001
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
arc: V00B0100 F5
arc: V01S0100 F7
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0101000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C6:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: H00R0000 H02E0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N1_V01S0100
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 S1_V02N0101
arc: A2 H02E0501
arc: A3 H02E0501
arc: B3 H02E0101
arc: C3 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0201
arc: D2 H02E0001
arc: D3 V02N0201
arc: E1_H01E0001 F2
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00T0100
arc: M2 V00B0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N3_V06N0203 Q7
arc: V00T0100 F1
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 1111111101010101
word: SLICEB.K1.INIT 1101000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R8C7:PLC2
arc: E1_H02E0001 V06S0003
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: N1_V01N0001 S3_V06N0003
arc: S1_V02S0201 H01E0001
arc: V00B0100 H02E0501
arc: A1 H00L0100
arc: B1 H02E0101
arc: C1 N1_V01N0001
arc: D1 H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F1
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: W1_H02W0101 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R8C8:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E3_H06W0203
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0601 S3_V06N0303

.tile R8C9:PLC2
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 V06S0103
arc: N1_V02N0001 W1_H02E0001
arc: S1_V02S0101 E1_H01W0100
arc: S3_V06S0303 E1_H01W0100

.tile R9C10:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: H00R0100 V02N0501
arc: S3_V06S0303 E3_H06W0303
arc: A4 H02E0701
arc: A5 H02E0501
arc: A7 F5
arc: B0 V00T0000
arc: B1 Q1
arc: B4 V01S0000
arc: B5 H02E0301
arc: C4 H02E0601
arc: C5 H02E0401
arc: C7 F4
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D4 H01W0000
arc: D5 H02E0001
arc: D7 V02N0401
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0203 F7
arc: V00T0000 Q0
arc: V01S0000 Q1
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000001011111
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R9C11:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 V02S0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 E3_H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: A2 W1_H02E0501
arc: A4 V00T0100
arc: B0 V02N0101
arc: B4 W1_H02E0301
arc: C0 V02N0601
arc: C2 H00R0100
arc: C4 V02N0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 V02N0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F4
arc: N1_V02N0201 F2
arc: N1_V02N0401 F4
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
word: SLICEC.K0.INIT 1100101011001010
word: SLICEB.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C12:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: H00L0100 H02E0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 H02E0201
arc: S3_V06S0003 E1_H01W0000
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: A0 H02W0701
arc: A1 V02N0501
arc: A4 S1_V02N0101
arc: A7 H02E0501
arc: B1 W1_H02E0101
arc: B4 V02S0501
arc: B5 H02E0101
arc: B7 V02N0501
arc: C0 W1_H02E0401
arc: C5 V00B0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 E1_H02W0201
arc: D4 W1_H02E0201
arc: D5 H02W0001
arc: D7 H02W0201
arc: E1_H01E0001 F1
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0301 F1
arc: N1_V02N0501 F7
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0000 Q0
arc: V01S0100 F7
word: SLICEC.K1.INIT 1100111111000000
word: SLICED.K1.INIT 1011101110001000
word: SLICEC.K0.INIT 1110111001000100
word: SLICEA.K1.INIT 1101110110001000
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C13:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02W0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 E1_H02W0401
arc: A0 F7
arc: A1 H02W0501
arc: A2 V02N0701
arc: A3 V02S0501
arc: A4 W1_H02E0701
arc: A5 Q5
arc: A6 V00T0100
arc: A7 E1_H01W0000
arc: B0 F3
arc: B2 H02E0301
arc: B3 E1_H01W0100
arc: B4 V02N0501
arc: B5 V02N0501
arc: B6 H02W0301
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 H02E0601
arc: C4 Q4
arc: C5 W1_H02E0601
arc: C6 V01N0101
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V02N0001
arc: D2 S1_V02N0201
arc: D3 V00B0100
arc: D6 H00L0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F5
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q5
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F6
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 W1_H02E0001
arc: M6 W1_H02E0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: N3_V06N0303 Q6
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S1_V02S0401 Q6
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 F5
arc: V01S0000 F1
arc: V01S0100 F4
arc: W1_H02W0001 Q0
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q5
word: SLICEA.K1.INIT 1111101010101010
word: SLICEC.K1.INIT 1110001011100010
word: SLICEC.K0.INIT 1011100010111000
word: SLICEB.K1.INIT 0000110100001000
word: SLICEB.K0.INIT 0100000001110000
word: SLICEA.K0.INIT 0000000000010010
word: SLICED.K1.INIT 0100010001110111
word: SLICED.K0.INIT 0000100001001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C14:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 S1_V02N0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02N0201
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: A2 V02N0501
arc: A3 H02E0501
arc: A5 W1_H02E0501
arc: A7 H02E0701
arc: B2 V02S0301
arc: B5 W1_H02E0101
arc: C2 H00L0100
arc: C3 E1_H02W0401
arc: C5 E1_H01E0101
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 H02E0001
arc: D3 S1_V02N0201
arc: D5 S1_V02N0601
arc: D7 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: N1_V02N0701 F7
arc: S1_V02S0101 F3
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: S3_V06S0203 F7
arc: S3_V06S0303 Q6
arc: V01S0100 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0601 F4
word: SLICEB.K0.INIT 0000111100000100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1000101001000101
word: SLICED.K1.INIT 1111101000001010
word: SLICEB.K1.INIT 1010101011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R9C15:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E3_H06W0103
arc: A0 W1_H02E0701
arc: A1 V02N0501
arc: A3 F7
arc: A7 H02W0501
arc: B0 H02W0301
arc: B1 V02N0301
arc: B2 E1_H01W0100
arc: B3 H00R0100
arc: B7 H02E0101
arc: C0 H00L0000
arc: C1 V02N0401
arc: C2 S1_V02N0401
arc: C3 E1_H01W0000
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 H02W0201
arc: D3 V00B0100
arc: D7 H02E0001
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F1
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q3
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0000 Q0
arc: V01S0100 F3
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 0001010100010101
word: SLICED.K1.INIT 0000010100000011
word: SLICEB.K1.INIT 1111000000010001
word: SLICEA.K0.INIT 1010101000000011
word: SLICEB.K0.INIT 1100111111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R9C16:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A3 V02N0701
arc: A4 F5
arc: A5 V02S0301
arc: A7 V00T0100
arc: B0 V02N0301
arc: B2 H02E0301
arc: B3 W1_H02E0301
arc: B4 V02N0501
arc: B5 V02S0701
arc: B7 H02W0101
arc: C0 H00L0100
arc: C2 V02N0401
arc: C3 F4
arc: C4 E1_H01E0101
arc: C5 E1_H02W0401
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 E1_H02W0201
arc: D3 H02W0201
arc: D4 H02W0001
arc: D5 V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: V01S0100 F2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
word: SLICEB.K0.INIT 1111001111000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 0100010001010000
word: SLICED.K1.INIT 1000110010000000
word: SLICEC.K0.INIT 1100110011111010
word: SLICEB.K1.INIT 0001000100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C17:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0303 V01N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02E0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0701
arc: A1 H00L0000
arc: A2 F7
arc: A3 N1_V02S0701
arc: A5 V02N0301
arc: A6 H02W0701
arc: A7 V02S0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 S1_V02N0101
arc: B3 V02N0101
arc: B6 V02S0701
arc: B7 S1_V02N0701
arc: C0 H02E0601
arc: C1 V02S0401
arc: C2 H02W0601
arc: C3 H02E0401
arc: C5 V02N0201
arc: C6 V00T0000
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V02N0001
arc: D2 N1_V01S0000
arc: D3 H00R0000
arc: D6 S1_V02N0601
arc: D7 E1_H01W0100
arc: E1_H01E0101 F0
arc: E1_H02E0301 Q1
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q3
arc: S3_V06S0103 F1
arc: S3_V06S0303 F6
arc: V00T0000 Q0
arc: V01S0000 F3
arc: V01S0100 F0
arc: W1_H02W0301 Q3
word: SLICED.K0.INIT 0000000001110010
word: SLICEC.K1.INIT 0101101001011010
word: SLICEA.K0.INIT 1100110100000001
word: SLICEB.K1.INIT 1100110100000001
word: SLICED.K1.INIT 0000101000100010
word: SLICEB.K0.INIT 0000101000001110
word: SLICEA.K1.INIT 1100110100000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C18:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0701 V06N0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02E0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: A0 H00L0000
arc: A1 V02N0501
arc: A2 V01N0101
arc: A4 F5
arc: A5 V02N0301
arc: A6 V02S0301
arc: B0 V02N0101
arc: B1 V02N0301
arc: B4 V00B0100
arc: B5 V02N0501
arc: C0 H02E0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C7 N1_V02S0001
arc: CE0 H00R0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 S1_V02N0001
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D6 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0301 F3
arc: E1_H02E0601 F6
arc: E3_H06E0103 F1
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0101 F1
arc: N1_V02N0201 Q0
arc: N1_V02N0601 Q6
arc: S1_V02S0301 F3
arc: S1_V02S0501 F7
arc: S3_V06S0303 F5
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0001 F2
arc: W1_H02W0101 F1
arc: W1_H02W0301 F1
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000010100000000
word: SLICEA.K0.INIT 1100110010101100
word: SLICEC.K1.INIT 1000100000000000
word: SLICEA.K1.INIT 0000100000001000
word: SLICED.K0.INIT 0101010110101010
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C19:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02N0401
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V06S0203
arc: A2 S1_V02N0701
arc: A4 V00T0000
arc: A5 N1_V01S0100
arc: A6 V02N0301
arc: B0 S1_V02N0301
arc: B1 V01N0001
arc: B3 H02E0101
arc: B5 F1
arc: B6 H02W0301
arc: B7 H02E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 V02S0401
arc: C4 V01N0101
arc: C5 V02N0001
arc: C6 E1_H01E0101
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 S1_V02N0201
arc: D4 V00B0000
arc: D5 F0
arc: D6 H00R0100
arc: D7 V02S0401
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F1
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q0
arc: V01S0000 F7
arc: V01S0100 F2
arc: W1_H02W0001 F0
arc: W1_H02W0101 F1
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICED.K1.INIT 0011001111001100
word: SLICEB.K0.INIT 1010111110101111
word: SLICEB.K1.INIT 1100111111001111
word: SLICEC.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C20:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 V06N0003
arc: H00L0000 H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A1 H02E0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A6 F5
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B5 V02N0501
arc: B6 V01S0000
arc: C0 H02E0601
arc: C2 F4
arc: C3 F4
arc: C4 V01N0101
arc: C6 W1_H02E0601
arc: C7 V01N0101
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02S0601
arc: D5 S1_V02N0401
arc: D6 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M2 V00B0100
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 F0
arc: W1_H02W0301 F1
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000100000000
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0101010110101010
word: SLICEC.K1.INIT 0011001111001100
word: SLICED.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C21:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0203 V06N0203
arc: A0 E1_H02W0501
arc: A3 V01N0101
arc: A4 F5
arc: A5 E1_H01W0000
arc: A6 N1_V02S0301
arc: A7 S1_V02N0301
arc: B3 H02W0301
arc: B4 H01E0101
arc: B5 V02S0701
arc: B6 W1_H02E0101
arc: B7 V02N0501
arc: C0 N1_V01S0100
arc: C3 S1_V02N0401
arc: C4 H01E0001
arc: C5 H02W0401
arc: C6 Q6
arc: C7 V02N0201
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 S1_V02N0201
arc: D3 H02E0001
arc: D4 H01W0000
arc: D5 W1_H02E0201
arc: D6 H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E3_H06E0003 F0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F7
arc: H01W0100 F2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F2
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: S1_V02S0201 F2
arc: S3_V06S0003 F0
arc: V01S0000 F2
arc: W1_H02W0001 F2
arc: W1_H02W0301 Q1
arc: W1_H02W0701 Q7
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000100000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0000111100001010
word: SLICEA.K1.INIT 1111111100000000
word: SLICED.K0.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C22:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06W0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: A1 S1_V02N0501
arc: A2 F5
arc: A4 V02S0101
arc: A5 V02N0101
arc: A6 S1_V02N0301
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 V01N0001
arc: B3 H02W0301
arc: B4 V02S0501
arc: B6 V00B0000
arc: B7 V01S0000
arc: C0 V02S0601
arc: C2 V02S0401
arc: C5 H02W0401
arc: C6 H02W0601
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 S1_V02N0001
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D4 H02E0201
arc: D6 H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q5
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 V00B0100
arc: M4 H02W0401
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0100 F6
arc: W1_H02W0501 F7
word: SLICED.K0.INIT 0000001100001010
word: SLICEC.K0.INIT 0010001001110111
word: SLICEB.K0.INIT 0000000001000000
word: SLICEC.K1.INIT 0101101001011010
word: SLICED.K1.INIT 0011110000111100
word: SLICEB.K1.INIT 0011001111001100
word: SLICEA.K0.INIT 0000110000001111
word: SLICEA.K1.INIT 0100010001110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C23:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H02W0101
arc: A1 V02S0501
arc: A3 E1_H01E0001
arc: A4 V02N0101
arc: A5 V02S0101
arc: A6 H02E0701
arc: A7 E1_H02W0501
arc: B0 H01W0100
arc: B1 H01W0100
arc: B3 H02E0301
arc: B4 V01S0000
arc: B7 H01E0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H02E0601
arc: C3 V02N0601
arc: C4 H01E0001
arc: C5 V02S0201
arc: C6 W1_H02E0601
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 V02S0001
arc: D3 H02W0201
arc: D4 S1_V02N0601
arc: D5 V02S0401
arc: D6 E1_H02W0001
arc: D7 H02E0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F4
arc: E1_H02E0101 F3
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q5
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F6
arc: S3_V06S0103 Q1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0100 Q4
word: SLICEC.K1.INIT 0000101001011111
word: SLICEC.K0.INIT 0000000000101110
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000010111110101
word: SLICEA.K0.INIT 0000110000001111
word: SLICEA.K1.INIT 0000110100001101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C24:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 V06N0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0303 E1_H02W0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: A0 S1_V02N0501
arc: A1 H02E0701
arc: A2 H02W0701
arc: A3 V02S0501
arc: A4 H02W0701
arc: A5 E1_H02W0501
arc: A6 N1_V02S0301
arc: A7 F5
arc: B1 H02W0301
arc: B2 H01W0100
arc: B4 N1_V02S0501
arc: B5 H00L0000
arc: B6 E1_H02W0301
arc: B7 V02N0501
arc: C0 W1_H02E0401
arc: C1 N1_V02S0401
arc: C2 H00L0100
arc: C3 H02W0401
arc: C4 V00T0000
arc: C5 E1_H02W0601
arc: C6 E1_H01E0101
arc: C7 H02W0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H02E0201
arc: D2 V00B0100
arc: D3 V00T0100
arc: D4 H01W0000
arc: D5 V00B0000
arc: D6 H01W0000
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0003 F0
arc: S1_V02S0101 Q3
arc: S1_V02S0401 F4
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
word: SLICEA.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000101001011111
word: SLICEB.K1.INIT 0000101000001111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0001000010110000
word: SLICED.K1.INIT 0000000010101110
word: SLICED.K0.INIT 0100000011000000
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C25:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 E1_H02W0001
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V02S0401
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: A1 E1_H02W0501
arc: A4 V02N0101
arc: A5 V00B0000
arc: A6 S1_V02N0101
arc: A7 N1_V01S0100
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 F3
arc: B5 V02S0701
arc: B6 H02E0301
arc: C0 H00L0000
arc: C1 H02W0401
arc: C2 E1_H02W0601
arc: C3 H02W0401
arc: C4 V02N0201
arc: C5 V00T0100
arc: C6 E1_H01E0101
arc: C7 V02S0001
arc: D0 V02N0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 V02N0001
arc: D4 F2
arc: D5 S1_V02N0401
arc: D6 S1_V02N0601
arc: D7 W1_H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00T0000
arc: V01S0000 F5
arc: V01S0100 F0
arc: W1_H02W0601 F4
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0101000001011111
word: SLICED.K0.INIT 0000000000101110
word: SLICEC.K1.INIT 0001010100010000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 0000110000111111
word: SLICEB.K1.INIT 0000110000111111
word: SLICEC.K0.INIT 0000000100001011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C26:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H01E0001
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0401
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: N1_V02N0001 W3_H06E0003
arc: A2 H02E0501
arc: A3 N1_V02S0701
arc: A4 H02E0501
arc: A5 N1_V01S0100
arc: A6 W1_H02E0701
arc: A7 H02W0701
arc: B1 S1_V02N0101
arc: B2 S1_V02N0301
arc: B3 V02S0101
arc: B4 V02S0701
arc: B5 F3
arc: B6 W1_H02E0101
arc: B7 V00T0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00R0100
arc: C3 F4
arc: C4 V00B0100
arc: C5 V02N0001
arc: C6 V02N0201
arc: C7 W1_H02E0601
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 F2
arc: D4 V02N0601
arc: D5 V02S0601
arc: D6 H01W0000
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 H02E0601
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 0011000100100000
word: SLICEB.K0.INIT 0010111101111111
word: SLICEB.K1.INIT 0010011100100010
word: SLICEC.K1.INIT 0000010100010101
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C27:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 E1_H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 V06N0303
arc: A1 E1_H02W0501
arc: A5 F7
arc: A7 V02N0301
arc: B1 W1_H02E0301
arc: B2 V02S0101
arc: B3 V02S0301
arc: B5 W1_H02E0301
arc: B7 H02E0301
arc: C1 N1_V02S0601
arc: C2 H02E0401
arc: C5 H02W0401
arc: C7 H02E0601
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 V02N0201
arc: D5 V02N0601
arc: D7 H02W0001
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M2 V00T0000
arc: N1_V02N0001 F2
arc: S1_V02S0701 F5
arc: V01S0100 F1
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0010101000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000110000111111
word: SLICEB.K1.INIT 1100110011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R9C28:PLC2
arc: H00L0000 N1_V02S0001
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 S3_V06N0203
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0701 S3_V06N0203
arc: W1_H02W0401 W3_H06E0203
arc: A0 E1_H02W0701
arc: A3 W1_H02E0701
arc: A5 F7
arc: A7 E1_H02W0701
arc: B0 V02N0301
arc: B3 E1_H02W0301
arc: B5 H02W0101
arc: B7 N1_V02S0701
arc: C0 H00L0000
arc: C3 H02E0601
arc: C5 H02E0601
arc: C7 S1_V02N0201
arc: D0 E1_H02W0001
arc: D3 F0
arc: D5 V02N0601
arc: D7 E1_H02W0001
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0501 F5
arc: V01S0100 F3
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0010101000000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C29:PLC2
arc: W1_H02W0401 V02N0401
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303

.tile R9C2:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V01N0101
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0100 H02W0701
arc: V00B0100 V02N0101
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 E1_H01W0000
arc: A5 F7
arc: A7 H00R0000
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 N1_V01S0000
arc: B5 E1_H02W0301
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02S0001
arc: C5 E1_H02W0401
arc: C6 Q6
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00L0100
arc: D5 H01W0000
arc: E1_H01E0101 Q7
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F6
arc: LSR1 H02E0501
arc: M4 V00B0000
arc: M6 H02W0401
arc: M7 H00R0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: V00B0000 Q6
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1000100010001000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1100000011000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C30:PLC2
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0701 W3_H06E0203

.tile R9C31:PLC2
arc: H01W0100 W3_H06E0303

.tile R9C3:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 N1_V01S0000
arc: H00L0100 V02S0101
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 V02S0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02S0501
arc: A2 H02E0501
arc: A4 H02E0501
arc: A6 V02N0301
arc: A7 H02E0701
arc: B0 H02E0301
arc: B2 V01N0001
arc: B4 V01S0000
arc: C0 N1_V01S0100
arc: C4 Q4
arc: CE0 V02S0201
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 Q2
arc: D4 V01N0001
arc: D6 E1_H01W0100
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: V01S0000 Q2
arc: V01S0100 Q4
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 0111111110000000
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 0111011110001000
word: SLICEC.K0.INIT 0111100011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C4:PLC2
arc: H00L0100 V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0701 H06W0203
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 H01E0001
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V00T0000
arc: A5 V00B0000
arc: A6 E1_H01W0000
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 W1_H02E0301
arc: B5 V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02E0401
arc: C5 E1_H02W0401
arc: C7 E1_H01E0101
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H00L0100
arc: D5 E1_H01W0100
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0101 Q4
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR1 V00B0100
arc: M4 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: S1_V02S0301 Q3
arc: S3_V06S0103 Q2
arc: V00B0000 F6
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE RAMW

.tile R9C5:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00R0000 H02E0401
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0001 E1_H02W0001
arc: S3_V06S0003 H06E0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: A5 Q5
arc: C2 H00L0100
arc: CE1 N1_V02S0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D2 W1_H02E0001
arc: D5 W1_H02E0001
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q7
arc: H01W0000 Q7
arc: H01W0100 F5
arc: M3 H00R0100
arc: M5 H00R0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q5
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010101000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R9C6:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E3_H06E0003 S3_V06N0003
arc: H00R0000 V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H02W0401
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 H01E0001
arc: A1 H02E0701
arc: A5 V02N0301
arc: B0 H02E0301
arc: B1 E1_H02W0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C5 S1_V02N0201
arc: D0 E1_H02W0201
arc: D1 V02N0001
arc: D5 W1_H02E0201
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
word: SLICEA.K0.INIT 0011111111111111
word: SLICEA.K1.INIT 0000000001111111
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R9C7:PLC2
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0101 H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 E1_H02W0401
arc: V00B0100 V02N0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0203 S3_V06N0203
arc: A0 V01N0101
arc: B0 S1_V02N0301
arc: C0 H00R0100
arc: D0 S1_V02N0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: S3_V06S0003 F3
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111101111111010
word: SLICEB.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R9C8:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103

.tile R9C9:PLC2
arc: H00R0000 V02N0401
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0101 E3_H06W0103
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0401 E1_H02W0401
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V02S0101
arc: B3 Q3
arc: B6 V01S0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile TAP_R10C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R10C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R11C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R11C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C4:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C4:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C4:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C4:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R21C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R21C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R22C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R22C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R23C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R23C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R24C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R24C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R25C22:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R25C42:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R25C4:TAP_DRIVE_CIB
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R25C60:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R26C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R26C4:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R27C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R27C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R28C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R28C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R29C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R29C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R30C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R30C4:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R31C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R31C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R32C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R32C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R33C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R33C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R34C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R34C4:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R35C22:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R35C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R36C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R36C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R37C22:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R37C42:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R37C4:TAP_DRIVE_CIB
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R38C22:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R38C4:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R39C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R39C4:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C22:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R40C4:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C22:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C22:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C42:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R6C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R8C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R8C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C22:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C4:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.bram_init 3
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 4
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 5
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 6
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 7
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
1c1 00e 183 01d 042 013 1db 000
01a 00e 058 01d 199 013 1b6 001
077 00f 035 01c 1f4 012 06d 001
1ac 00f 1ee 01c 02f 012 16d 003
0ac 00d 0ee 01e 12f 010 0b6 003
177 00d 135 01e 0f4 010 0db 002
11a 00c 158 01f 099 011 100 002
0c1 00c 083 01f 142 011 0db 007
11a 009 158 01a 099 014 100 007
0c1 009 083 01a 142 014 16d 006
0ac 008 0ee 01b 12f 015 0b6 006
177 008 135 01b 0f4 015 1b6 004
077 00a 035 019 1f4 017 06d 004
1ac 00a 1ee 019 02f 017 000 005
1c1 00b 183 018 042 016 1db 005
01a 00b 058 018 199 016 1b7 00e
076 000 034 013 1f5 01d 06c 00e
1ad 000 1ef 013 02e 01d 001 00f
1c0 001 182 012 043 01c 1da 00f
01b 001 059 012 198 01c 0da 00d
11b 003 159 010 098 01e 101 00d
0c0 003 082 010 143 01e 16c 00c
0ad 002 0ef 011 12e 01f 0b7 00c
176 002 134 011 0f5 01f 16c 009
0ad 007 0ef 014 12e 01a 0b7 009
176 007 134 014 0f5 01a 0da 008
11b 006 159 015 098 01b 101 008
0c0 006 082 015 143 01b 001 00a
1c0 004 182 017 043 019 1da 00a
01b 004 059 017 198 019 1b7 00b
076 005 034 016 1f5 018 06c 00b
1ad 005 1ef 016 02e 018 16e 01d
0af 013 0ed 000 12c 00e 0b5 01d
174 013 136 000 0f7 00e 0d8 01c
119 012 15b 001 09a 00f 103 01c
0c2 012 080 001 141 00f 003 01e
1c2 010 180 003 041 00d 1d8 01e
019 010 05b 003 19a 00d 1b5 01f
074 011 036 002 1f7 00c 06e 01f
1af 011 1ed 002 02c 00c 1b5 01a
074 014 036 007 1f7 009 06e 01a
1af 014 1ed 007 02c 009 003 01b
1c2 015 180 006 041 008 1d8 01b
019 015 05b 006 19a 008 0d8 019
119 017 15b 004 09a 00a 103 019
0c2 017 080 004 141 00a 16e 018
0af 016 0ed 005 12c 00b 0b5 018
174 016 136 005 0f7 00b 0d9 013
118 01d 15a 00e 09b 000 102 013
0c3 01d 081 00e 140 000 16f 012
0ae 01c 0ec 00f 12d 001 0b4 012
175 01c 137 00f 0f6 001 1b4 010
075 01e 037 00d 1f6 003 06f 010
1ae 01e 1ec 00d 02d 003 002 011
1c3 01f 181 00c 040 002 1d9 011
018 01f 05a 00c 19b 002 002 014
1c3 01a 181 009 040 007 1d9 014
018 01a 05a 009 19b 007 1b4 015
075 01b 037 008 1f6 006 06f 015
1ae 01b 1ec 008 02d 006 16f 017
0ae 019 0ec 00a 12d 004 0b4 017
175 019 137 00a 0f6 004 0d9 016
118 018 15a 00b 09b 005 102 016
0c3 018 081 00b 140 005 15b 004
000 000 15b 004 15b 004 050 00d
15b 004 15b 004 050 00d 15b 004
15b 004 050 00d 15c 004 009 00f
01e 006 000 004 008 004 000 000
159 00d 15c 00c 058 00c 0dc 00e
09c 00e 010 004 00b 00e 01a 00f
199 00d 15b 00c 0dd 00e 000 000
008 004 05d 00d 000 000 008 004
158 00c 000 000 159 009 019 00e
018 004 15c 004 000 000 098 00a
1db 00d 000 000 0d9 00a 15b 00c
05b 00c 000 000 04b 005 080 001
008 004 05d 00d 0dc 00e 10e 00c
1dc 005 008 004 158 00c 0dc 00e
10e 00c 159 009 15c 00c 05d 00c
008 00e 008 004 0c8 00e 09b 00e
088 007 10b 00c 102 00c 008 004
11c 00c 09c 00e 0ce 00e 10b 00c
102 00c 008 004 118 00e 09c 00e
0ce 00e 10b 00c 102 00c 159 009
15c 00c 0d3 009 159 009 15c 00c
1d2 009 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 15b 004 080 008
15b 004 189 005 152 00e 000 000
15b 004 189 005 153 00e 000 000
15b 004 189 005 151 00e 000 000
15c 004 009 00f 00b 00f 15b 004
000 004 000 000 000 000 000 000
000 000 000 000 000 000 000 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 040 000
040 000 040 000 040 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 1db 011
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 8
15c 00d 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
140 005 093 001 156 00c 053 009
018 004 05b 00d 119 00d 1db 00d
199 00d 080 001 14b 004 0c8 00e
15c 004 059 009 10e 00e 0c0 00e
119 00d 00f 004 11d 00d 000 000
05b 009 09c 00e 108 00e 11d 00d
0d9 00a 05b 00d 013 004 0c8 00e
00c 004 000 00f 0dc 00c 118 007
099 00e 188 007 15b 00c 00f 00d
05b 009 09c 00e 108 00e 11c 00c
0c0 00e 05b 009 09c 00e 108 00e
199 00d 000 000 0d4 008 08e 006
00e 006 119 00d 000 000 0d9 00a
119 009 01d 004 159 00e 19b 00c
017 00d 157 00e 058 00c 000 000
19b 008 008 00d 148 00a 118 00e
058 00c 000 000 0dc 00c 0db 008
15d 00e 0d4 008 088 006 018 004
05c 00c 1d9 00d 019 00d 119 00c
0dc 00e 018 00e 000 000 059 00d
100 00e 059 009 11a 00e 15c 00c
188 00c 148 00c 0dd 00e 000 000
019 00d 000 000 01c 00a 108 00e
05c 00d 15b 00c 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 05d 008 118 00d 148 00c
15b 00d 01c 004 05b 00d 082 007
093 00a 008 004 008 004 00c 006
00c 006 00c 004 00c 006 094 001
148 009 008 004 00c 00f 00c 006
008 006 08c 006 002 004 053 009
053 008 01e 006 00c 006 00c 006
00d 00f 008 006 0d4 00a 008 004
00c 004 08c 006 00c 006 01e 006
00c 006 000 000 159 00d 1dc 00e
148 00c 119 00c 0dc 00e 11d 007
159 00e 0d8 00b 19d 00d 0dc 00b
157 00c 05b 009 09c 00e 108 00e
15b 00e 05b 009 09c 00e 108 00e
099 00f 159 00d 0db 00c 00f 004
10f 00e 0dc 00e 016 004 15b 00e
000 000 05b 009 09c 00e 108 00e
0dd 00e 05d 00c 188 00d 11c 00c
0c0 00e 05b 009 09c 00e 108 00e
15c 00e 018 004 099 00e 000 000
159 00d 0db 00c 118 007 08c 00e
118 007 08c 00e 118 007 19d 00d
05b 009 09c 00e 108 00e 11c 00c
05b 009 09c 00e 108 00e 11c 00c
11a 008 15c 00c 108 00e 15b 00d
018 004 119 00e 082 007 11c 00c
00c 004 00e 006 108 005 19d 00d
10e 00e 009 00f 002 00f 11c 00c
00c 004 00e 006 108 005 19d 00d
10e 00e 009 00f 002 00f 159 00d
0db 00c 19a 00c 0da 00e 108 005
159 00d 1db 00d 19d 00d 159 00d
0db 00c 19a 00c 0da 00e 108 005
199 00c 15b 00c 0db 00c 15b 00c
000 000 159 00d 099 00e 00f 004
11c 00c 0cf 00e 119 00d 11a 00e
092 001 1dc 00d 0dd 00c 15b 00c
000 00d 159 00d 119 00e 00f 004
11c 00c 0cf 00b 01c 00f 14f 00c
159 00d 0dc 00e 108 00c 119 00c
00f 004 099 00f 0cf 00b 059 00c
11e 00d 016 004 05b 00c 14f 00d
05b 009 09c 00e 108 00e 059 00c
11e 00d 05b 00c 000 000 05b 009
09c 00e 108 00e 199 00d 01d 004
159 00e 159 00d 0db 00c 0db 008
05c 00c 159 00d 09e 00e 1db 00d
19d 00d 159 00d 0dc 00e 100 00c
119 00a 01b 004 1dc 00d 0dc 00e
100 00c 159 00d 119 00e 000 000
119 00a 01b 004 1dc 00d 058 00c
0dc 00e 159 00d 0db 00c 000 000
0db 008 018 004 099 00e 01c 004
0d9 00c 159 00d 1dc 00e 140 00c
1dc 00a 148 00c 11c 00c 0c8 00e
058 00c 159 00d 099 00e 000 000
099 00a 018 004 099 00e 01c 004
0d9 00c 159 00d 11a 00d 000 000
11a 009 018 004 05b 00d 119 00d
15b 00c 048 00f 1da 00c 0c0 00e
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 09b 00c 00f 004 11c 00c
0cf 00e 08c 00e 0dc 00b 016 004
140 00b 05b 009 09c 00e 108 00e
000 000 05b 009 09c 00e 108 00e
000 000 05b 009 09c 00e 108 00e
000 000 0d9 00e 05b 00c 1dd 00d
09b 008 019 004 148 00d 09a 00e
00a 004 10a 009 099 00e 1dd 00d
099 00a 1dd 00d 09b 00c 000 000
09b 008 019 004 148 00d 15b 00d
000 000 000 000 000 000 000 000
000 000 000 000 0d6 003 008 004
008 004 1d7 00b 017 004 1c8 00b
008 004 008 004 0d6 003 080 001
0d6 003 008 004 008 004 00b 004
017 005 1d7 005 1c8 00b 10b 00f
0d6 003 080 001 0d6 003 008 004
008 004 1d7 005 00b 004 1cb 00b
1ca 00b 00f 004 01b 006 0d6 003
008 004 00b 004 1d7 00b 1d7 005
1d7 005 1d7 005 1df 00b 01b 006
0d6 003 008 004 15a 00e 01e 004
088 00e 099 00e 099 00e 158 00c
11e 00d 0cc 00b 000 000 00a 004
010 004 05c 00f 01d 00d 00c 006
08c 006 011 004 1de 00d 059 00d
05b 00c 00a 004 010 004 05c 00f
01d 00d 00c 006 08c 006 013 004
058 00c 000 000 010 004 0c8 00a
05b 00d 1db 00d 15b 00e 148 006
08c 006 08e 006 08c 007 000 000
013 004 156 00c 05d 00d 018 00d
00c 004 0cc 00c 002 007 14b 005
14f 007 14f 007 14f 007 148 007
05b 006 0c6 008 148 00d 14f 007
14f 007 14f 007 14f 007 14b 005
113 009 000 000 0d6 003 0d4 008
0cc 00b 042 001 010 004 113 00c
080 001 1d2 00a 093 008 000 000
0d6 003 095 008 0cc 00b 042 001
009 004 09a 00c 008 008 1da 008
000 000 0d6 003 0d4 008 0cc 00b
042 001 158 005 019 004 042 00c
0d6 003 093 00a 0cc 00b 042 001
0d6 003 0d4 00a 0d6 003 082 007
0d6 003 150 009 154 005 0d6 003
082 007 14b 005 14f 007 14f 007
006 004 152 00d 11a 00e 05e 00d
05b 00d 0cc 00b 14f 007 14f 007
14f 007 14b 005 159 009 09e 00e
19a 00d 05b 00c 05d 00c 188 00d
05b 00d 080 001 14b 005 14f 007
14f 007 14f 007 006 004 150 00d
106 00e 148 00d 14f 007 14f 007
14f 007 14f 007 14b 005 19b 009
1db 00d 159 00d 15b 00e 1dd 00d
080 001 14b 005 14f 007 14f 007
14f 007 0d6 003 0db 008 1db 00d
0cc 00b 14f 007 14f 007 14f 007
14f 007 14b 005 0d6 003 0cc 007
05d 00d 0d6 003 188 007 089 001
0db 008 05b 00c 19b 00d 19b 00c
100 00c 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
14b 004 000 000 040 000 000 000
000 000 000 000 040 000 000 000
000 000 000 000 040 000 14b 004
000 000 15c 004 000 000 1d0 009
1d0 009 1d0 009 1d1 009 1d2 009
1d1 009 0d0 00b 0d0 00b 0d0 00b
0d1 00b 0d2 00b 0d1 00b 0cc 00b
0cc 00b 0cc 00b 0cd 00b 0cd 00b
0cd 00b 000 000 000 000 040 000
040 000 040 000 040 000 040 000
000 000 000 000 000 000 000 000
040 000 040 000 040 000 000 000
040 000 000 000 000 000 000 000
000 000 040 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 002
000 000 180 001 000 000 180 000
000 000 080 000 000 000 040 000
000 000 140 010 000 000 000 002
000 000 180 001 000 000 180 000
000 000 080 000 000 000 040 000
000 000 140 010 000 000 040 000
000 000 1c0 001 000 000 040 011
000 000 140 010 000 000 1c0 010
000 000 000 011 008 000 008 004
008 004 00a 005 008 004 008 004
008 004 008 004 022 004 004 002
004 002 004 002 001 002 101 000
101 000 004 002 004 002 050 008
040 000 040 000 040 000 040 000
040 000 004 002 004 002 090 008
080 000 080 000 080 000 080 000
080 000 004 002 000 004 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 040 000
040 000 040 000 040 000 040 000
000 000 000 000 040 000 01b 005
10a 00d 099 005 05d 00c 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 040 000 040 000
040 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 9
008 000 108 00a 110 007 008 000
001 00f 008 019 100 006 108 011
021 007 0ff 01c 008 000 001 00f
108 007 021 007 010 019 100 006
110 011 008 017 0ff 01c 1e7 006
0e2 00b 0e7 00b 001 00f 029 007
110 016 018 017 010 017 008 017
028 005 0ff 01f 058 017 0ff 01f
000 00f 010 007 010 005 0ff 01f
0e7 005 0e2 005 1e7 006 0e8 018
008 017 001 007 021 00f 000 007
008 00f 008 005 011 00b 011 005
011 00b 001 007 021 00f 011 00b
011 005 011 00b 008 005 108 008
1e7 006 0e7 00b 000 00f 018 007
018 005 0ff 01f 100 006 0e7 005
1e7 006 0e8 018 100 006 0e8 018
1e7 006 0e2 00b 0e3 00b 0e3 00b
0e7 00b 012 000 008 017 000 007
018 00f 100 006 10a 00b 0ff 01f
0ff 01f 103 006 100 006 000 007
018 00f 10a 00b 100 006 000 007
018 00f 10a 00b 0ff 01f 0ff 01f
100 006 000 007 018 00f 10a 00b
068 017 0e7 005 0e2 005 0e3 005
0e3 005 1e7 006 0e8 018 108 007
108 006 160 016 010 00b 0ff 01c
108 007 160 016 010 005 110 008
16b 006 108 006 0ff 01c 108 007
108 006 160 016 010 00b 0ff 01c
108 007 160 016 010 005 110 008
16b 006 108 006 0ff 01c 1e7 006
0e2 00b 0e3 00b 0e3 00b 0e7 00b
008 017 000 007 008 00a 012 000
018 017 101 006 100 006 10a 00b
0ff 01f 0ff 01f 100 006 100 006
101 006 168 008 020 000 021 004
001 019 021 004 020 013 120 007
160 016 018 005 018 004 118 008
108 006 110 006 158 00b 0e7 005
0e2 005 0e3 005 0e3 005 1e7 006
0e8 018 168 008 020 000 021 004
001 019 021 004 020 013 120 007
160 016 010 00b 108 006 0ff 01c
121 006 021 004 0ff 01c 121 006
021 004 0ff 01c 100 006 0ff 01c
1e7 006 0e2 00b 0e3 00b 0e3 00b
0e3 00b 0e3 00b 0e4 00b 0e4 00b
0e4 00b 0e4 00b 0e5 00b 0e5 00b
0e5 00b 0e7 00b 013 000 008 017
018 017 020 017 120 008 020 005
024 005 108 00b 000 00f 008 007
00c 005 102 006 103 006 004 007
094 00f 170 007 173 00b 001 00f
021 007 020 005 060 017 0ff 01f
000 00f 010 007 010 005 0ff 01f
0ff 01f 0ff 01f 001 00f 021 007
025 005 104 01f 102 006 104 006
103 006 004 007 09c 00f 17b 00b
188 008 001 00f 021 007 020 005
178 007 060 017 0ff 01f 000 00f
010 007 010 005 0ff 01f 000 01c
104 006 0ff 01c 180 008 058 000
05a 004 002 019 05c 014 058 013
160 016 00a 00b 070 004 108 00b
060 017 098 017 0ff 01f 173 006
0ff 01c 15a 006 0ff 01c 180 008
058 000 05a 004 002 019 05c 014
058 013 175 007 1b3 016 008 005
112 00b 070 004 100 01c 00d 014
108 008 0b0 017 060 017 0a8 017
0ff 01f 173 006 0ff 01c 15a 006
0ff 01c 194 006 168 008 069 005
128 008 069 005 058 017 028 01b
108 008 090 017 0e7 005 0e2 005
0e3 005 0e3 005 0e3 005 0e3 005
0e4 005 0e4 005 0e4 005 0e4 005
0e5 005 0e5 005 0e5 005 1e7 006
0e8 018 1e7 006 0e2 00b 0e3 00b
0e3 00b 0e3 00b 0e3 00b 0e4 00b
0e4 00b 0e4 00b 0e4 00b 0e7 00b
01b 004 000 00f 113 006 018 007
008 017 010 017 10b 016 008 017
018 005 024 004 0ff 01f 180 008
000 00f 010 007 010 005 0ff 01f
060 017 0ff 01f 000 00f 010 007
010 005 0ff 01f 000 007 010 00f
010 00b 000 007 008 00f 008 00b
100 006 008 00b 100 006 010 00b
170 00b 010 00b 000 007 008 00f
00b 005 110 006 058 017 008 00b
008 00b 008 00b 008 00b 108 006
068 00a 100 006 000 00f 010 00b
018 007 000 007 008 00f 00c 005
018 005 0ff 01f 100 006 001 007
021 00f 100 006 060 017 0ff 01f
074 019 14b 01e 008 017 000 019
048 017 090 017 0ff 01f 010 017
0ff 01f 000 00f 010 007 010 005
0ff 01f 000 00f 018 007 018 005
0ff 01f 0ff 01f 0ff 01f 100 006
000 007 010 00f 010 00b 010 00b
000 007 008 00f 00b 005 180 008
061 000 100 006 100 006 001 007
029 00f 119 00b 000 007 008 00f
100 006 008 00b 000 00f 010 007
00b 005 010 005 0ff 01f 100 006
001 007 021 00f 060 017 100 006
0ff 01f 073 019 13b 01e 008 017
038 017 050 017 000 019 0ff 01f
010 017 0ff 01f 000 00f 018 007
018 005 0ff 01f 000 00f 010 007
010 005 0ff 01f 0e7 005 0e2 005
0e3 005 0e3 005 0e3 005 0e3 005
0e4 005 0e4 005 0e4 005 0e4 005
1e7 006 0e8 018 000 00f 018 007
018 005 0ff 01c 118 008 008 000
008 004 000 019 009 014 008 013
109 018 118 006 110 007 158 016
010 005 0ff 01c 108 006 0ff 01c
058 005 058 005 058 005 058 005
15a 006 06a 00a 0ff 01c 1e7 006
0e2 00b 0e3 00b 0e3 00b 0e3 00b
0e3 00b 0e4 00b 0e4 00b 0e7 00b
000 00f 018 007 008 017 010 017
008 017 018 005 103 006 0ff 01f
058 017 0ff 01f 001 00f 021 007
020 005 0ff 01f 060 017 0ff 01f
108 00b 008 017 100 006 058 017
00a 00a 103 006 000 007 058 017
00a 00a 008 017 070 017 060 017
0ff 01f 008 017 100 006 088 017
060 017 0ff 01f 008 017 101 006
060 017 100 006 058 017 0ff 01f
008 017 183 016 10b 016 108 008
001 00f 021 007 170 007 020 005
018 000 080 017 0ff 01f 001 00f
021 007 020 005 088 000 078 017
0ff 01f 001 00f 021 007 020 005
058 000 060 017 0ff 01f 000 00f
010 007 010 005 0ff 01f 068 017
0e7 005 0e2 005 0e3 005 0e3 005
0e3 005 0e3 005 0e4 005 0e4 005
1e7 006 0e8 018 000 00f 018 007
018 005 103 006 0ff 01f 0ff 01c
1e7 006 0e2 00b 000 007 008 00f
008 005 010 004 118 00b 010 004
110 00b 0e2 005 1e7 006 0e8 018
001 00f 021 007 020 005 001 007
031 00f 002 007 042 00f 019 005
000 00f 018 007 019 005 000 00f
018 007 01a 005 102 006 008 017
030 005 108 00b 020 005 108 006
008 004 138 008 042 005 021 005
020 00b 149 016 02a 006 01a 00b
0ff 01c 001 00f 000 007 008 00f
100 006 021 007 008 00b 020 005
000 007 018 00f 001 007 031 00f
009 005 000 00f 008 007 008 005
000 00f 008 007 009 005 010 005
109 008 018 005 108 00b 010 005
128 016 008 008 030 00b 010 005
108 006 008 004 010 00b 0ff 01c
000 012 000 00f 010 007 010 005
001 00f 029 007 008 005 008 017
028 005 120 008 009 005 120 008
001 00f 021 007 020 005 108 016
110 006 010 004 008 008 018 00b
000 01c 009 005 100 006 120 00b
0e8 018 000 00f 000 00f 010 007
018 007 010 005 018 005 008 005
010 005 110 01f 0e8 018 000 00f
010 007 010 005 008 004 019 005
128 006 010 004 000 012 001 00f
039 007 039 005 130 008 021 005
130 008 008 012 101 006 039 014
009 01a 021 005 129 00b 001 007
021 00f 021 005 120 008 001 00f
031 007 031 005 018 00b 121 016
020 006 009 01a 000 01c 021 005
130 00b 0e8 018 000 007 010 00f
010 00b 0ff 01c 000 00f 010 007
010 005 000 00f 010 007 008 00b
010 005 000 00f 010 007 008 00b
010 005 000 00f 010 007 008 00b
010 005 008 00b 000 007 008 00f
008 005 008 00b 100 006 008 00b
008 012 008 007 008 01a 0e8 018
000 00f 010 007 010 005 000 00f
010 007 008 005 010 005 018 005
110 00b 0e8 018 010 012 008 012
008 014 008 004 108 008 1e7 006
0e7 00b 0ff 01f 0e7 005 1e7 006
0e8 018 0e8 018 1e7 006 0e3 00b
0e3 00b 0e3 00b 0e3 00b 0e4 00b
0e4 00b 0e7 00b 008 017 010 017
108 00b 100 006 110 00a 001 00f
021 007 020 005 100 006 068 017
0ff 01f 0e7 005 0e3 005 0e3 005
0e3 005 0e3 005 0e4 005 0e4 005
1e7 006 0e8 018 160 00b 000 007
008 00f 110 00a 101 006 011 004
100 006 101 006 030 017 038 017
0ff 01f 069 000 008 017 001 00f
010 017 040 017 100 006 038 017
031 007 030 005 0ff 01f 0ff 01c
160 007 06b 000 063 000 00b 017
160 00b 000 007 008 00f 168 00a
069 000 178 007 078 000 170 007
028 019 008 017 139 01e 000 019
030 019 100 006 101 006 038 017
0ff 01f 008 017 030 017 001 00f
010 017 078 017 070 017 031 007
0ff 01c 160 007 06c 000 064 000
00c 017 188 007 088 000 180 007
078 019 008 017 13b 01e 070 019
030 019 100 006 101 006 038 017
0ff 01f 008 017 030 017 001 00f
010 017 088 017 080 017 031 007
0ff 01c 1e7 006 0e3 00b 0e3 00b
0e7 00b 018 017 119 016 028 017
001 00f 148 01e 010 017 039 007
111 016 128 016 008 017 038 005
018 017 020 017 040 017 048 017
0ff 01f 060 017 068 017 0ff 01f
000 00f 010 007 010 005 0ff 01f
0e7 005 0e3 005 0e3 005 1e7 006
0e8 018 000 000 15e 008 15d 00e
1c8 00c 1dd 00d 01c 004 1dc 00c
018 004 01e 006 01b 007 080 001
14b 005 14f 007 14f 007 14f 007
0d6 003 11a 009 1d9 00d 0d6 003
00f 004 14f 007 14f 007 14f 007
14b 005 09b 008 05b 00d 19c 00c
01c 004 058 00d 18b 005 01c 00a
0c8 00e 1dc 00d 0d0 00a 1c8 00d
1dc 00d 09b 00c 018 004 01b 00e
15b 00c 080 001 11b 00a 158 00d
018 004 0d9 00e 11a 00e 019 004
1dc 00d 018 004 09d 00e 1c0 00c
11a 00a 1dd 00d 000 000 0d8 008
15b 00c 102 00c 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 08d 00f
1cd 008 112 008 1c2 00d 0d3 00e
114 00c 0d9 00d 1c2 00d 159 009
09e 00e 15b 00e 000 000 08c 001
00e 006 008 004 14c 004 000 004
008 004 180 005 158 004 010 004
0c8 00a 0c8 008 0dc 00e 00a 004
01e 007 000 000 010 004 0c8 00a
0c8 008 05b 00d 00a 004 019 00e
159 00c 00e 006 019 004 009 004
00a 00f 015 004 01c 004 119 00e
1da 00e 018 004 11a 00e 14b 00c
15d 00e 01c 00f 108 00e 1d8 00d

.bram_init 10
068 017 078 017 0a0 017 020 017
010 017 0b3 00a 175 016 073 004
15a 006 173 006 05b 006 184 00a
184 00b 18c 00a 0ff 01c 058 017
0e7 005 0e2 005 0e3 005 0e3 005
0e3 005 0e3 005 0e4 005 0e4 005
0e4 005 0e4 005 0e5 005 0e5 005
0e5 005 1e7 006 0e8 018 1e7 006
0e2 00b 0e3 00b 0e3 00b 0e3 00b
0e3 00b 0e4 00b 0e4 00b 0e4 00b
0e4 00b 0e5 00b 0e5 00b 0e5 00b
0e5 00b 0e6 00b 0e6 00b 0e6 00b
0e7 00b 00c 005 008 017 008 008
018 017 105 006 008 004 1e5 006
108 00b 105 006 0b8 017 0e7 005
0e2 005 0e3 005 0e3 005 0e3 005
0e3 005 0e4 005 0e4 005 0e4 005
0e4 005 0e5 005 0e5 005 0e5 005
0e5 005 0e6 005 0e6 005 0e6 005
1e7 006 0e8 018 106 006 103 006
102 006 100 006 101 006 101 006
101 006 102 006 102 006 105 006
158 00a 160 006 008 004 10d 00a
108 007 000 00f 018 007 118 016
008 005 008 018 05a 007 0b3 008
1b5 006 160 00b 000 01c 05a 007
05a 007 0ff 01c 05a 007 0ff 01c
05a 007 0ff 01c 15a 00a 167 006
0ef 004 1e9 00a 058 004 108 008
0ca 001 147 016 0ff 01c 06b 001
05a 007 16f 016 0ff 01c 161 00b
05b 004 0c0 005 1c6 006 160 00b
000 009 05a 007 008 017 0ff 01c
000 019 05a 007 0ff 01c 162 00b
058 004 108 00b 05a 007 0ff 01c
100 006 160 00b 058 004 108 008
05a 007 05a 007 0ff 01c 100 006
160 00b 058 004 108 008 05a 007
05a 007 0ff 01c 100 006 160 00b
05a 007 0ff 01c 161 008 160 00c
167 00c 00f 017 108 00b 1c8 009
05a 004 106 006 060 007 110 006
009 004 100 006 009 01e 111 00c
009 017 108 008 000 00f 018 007
01d 005 1c6 006 103 006 05a 004
158 008 102 006 1ba 016 162 00b
06b 019 000 01c 008 017 0ff 01c
100 006 160 00b 0c0 005 103 006
1c6 006 0e0 006 0a0 017 0ff 01c
100 006 160 00b 0c5 005 1c6 006
1a8 00b 000 00f 008 007 00d 005
058 004 100 006 108 008 0c8 017
0a8 017 0ff 01f 008 017 0d8 017
0ff 01c 080 017 100 006 088 01b
000 009 16b 006 05b 019 16b 00a
0ff 01c 1bb 016 0ff 01c 1aa 016
008 008 080 017 15a 006 088 01b
000 009 0ff 01c 160 00c 161 00c
009 017 108 008 058 004 108 008
058 004 108 008 0c3 005 0c3 005
1c5 006 170 009 003 019 100 01f
101 006 033 019 010 019 008 017
018 017 05a 007 073 017 05e 004
108 00b 05a 000 106 01c 106 006
058 014 158 00b 101 006 0a0 017
070 017 078 017 0ff 01f 00d 019
0d8 004 0c0 017 0d8 017 108 008
0d9 004 1c6 009 0c8 017 160 00b
0d9 004 021 004 130 008 160 00b
15a 006 000 01c 0c0 005 1c5 006
10b 002 008 017 0ff 01c 058 004
0c0 005 1c5 006 110 008 058 004
110 008 008 016 0ff 01c 108 01b
0ff 01c 100 006 160 00b 05a 004
101 006 058 004 108 008 058 004
108 008 0c4 005 0c4 005 1c5 006
094 017 05e 004 108 00b 106 01c
05e 004 05a 000 106 006 058 014
158 00b 0a0 017 090 017 098 017
0ff 01c 100 006 160 008 100 006
160 00b 05a 007 101 006 103 006
0ff 01c 100 006 110 00b 100 006
101 006 160 00b 101 006 0ff 01c
080 017 100 006 088 01b 000 009
1bd 006 000 01c 101 006 103 006
0ff 01c 0c4 005 1c5 006 104 006
0ff 01c 0c0 005 058 004 1c5 006
008 017 110 008 058 004 00c 004
110 00b 00c 004 0ff 01c 15a 006
020 004 108 00b 020 004 108 008
0c0 017 15b 009 06a 019 146 016
068 017 130 008 080 017 100 006
088 01b 000 009 160 00b 1bd 006
1be 016 065 019 00e 009 0c0 017
1c5 016 0bb 019 160 00b 06a 019
0a8 017 028 017 169 016 000 01c
020 004 108 008 0ff 01c 0e1 00b
0e1 00b 080 017 100 006 088 01b
0e1 005 0e1 005 000 009 15a 006
1ba 016 06a 009 028 017 0ff 01c
0ba 019 0ff 01c 1bd 006 080 017
060 017 088 01b 000 009 0ff 01c
020 004 108 008 020 004 100 006
110 008 100 006 021 004 120 008
100 006 1bd 006 080 017 0ff 01c
080 017 100 006 1bd 006 088 01b
000 009 0ff 01c 163 006 1a3 016
008 008 080 017 088 01b 000 009
0ff 01c 080 017 100 006 1bd 006
088 01b 000 009 06d 019 008 009
0b0 017 013 008 160 008 100 006
115 006 160 00b 013 008 115 006
160 00b 1bd 006 080 017 060 017
088 01b 000 009 0ff 01c 1e7 006
0e7 00b 000 01f 108 008 000 01f
0e7 005 1e7 006 0e8 018 1e7 006
0e7 00b 100 006 000 01f 0e7 005
1e7 006 0e8 018 1e7 006 0e2 00b
0e7 00b 00a 004 058 017 000 01f
100 006 158 00b 0ff 01f 058 017
0e7 005 0e2 005 1e7 006 0e8 018
100 006 0e8 018 100 006 0e8 018
000 01c 000 01c 1e7 006 0e2 00b
0e3 00b 0e3 00b 020 017 011 004
010 017 021 004 029 011 04a 000
06a 000 022 011 018 017 010 017
030 000 02a 011 120 016 020 004
128 016 128 007 04a 011 032 004
150 016 020 000 01b 011 029 000
068 011 112 016 111 016 118 016
118 016 018 017 038 017 0e2 005
0e3 005 0e3 005 1e7 006 0e8 018
1e7 006 0e2 00b 0e3 00b 0e3 00b
0e3 00b 0e3 00b 0e4 00b 0e4 00b
0e4 00b 0e4 00b 0e5 00b 0e5 00b
0e5 00b 0e5 00b 0e6 00b 0e7 00b
008 017 008 017 010 017 020 017
028 017 018 017 160 00b 118 00b
020 017 128 008 111 018 028 00b
028 00b 110 011 103 006 060 017
068 017 0e7 005 0e2 005 0e3 005
0e3 005 0e3 005 0e3 005 0e4 005
0e4 005 0e4 005 0e4 005 0e5 005
0e5 005 0e5 005 0e5 005 0e6 005
1e7 006 0e8 018 128 008 028 00b
05b 00b 103 006 103 006 0ff 01c
018 017 020 017 120 00b 118 00b
0ff 01f 168 00b 128 008 160 018
028 00b 028 00b 1b0 011 0ff 01c
119 006 020 014 110 00b 128 008
023 014 029 00b 05b 00b 000 01f
0b0 010 0ff 01c 000 01f 008 017
060 017 000 01f 0b8 019 100 006
010 00a 158 008 05b 00b 0ff 01c
10a 006 100 006 00a 019 160 017
06a 010 168 017 062 010 101 006
0b6 017 020 017 028 017 106 006
019 000 111 007 118 007 039 017
0b9 000 0b0 000 009 017 1bd 007
108 014 0b8 017 17d 016 008 017
110 014 178 01e 010 017 175 016
108 016 114 002 1b5 007 09d 014
04c 019 13a 01e 09d 014 044 019
030 019 152 006 0b6 017 008 017
09e 004 008 017 038 017 150 00b
1b0 007 1b8 007 1b0 01e 01e 017
108 016 008 017 158 008 05a 00b
059 00b 0ff 01c 118 00b 120 006
009 014 118 00b 128 008 00b 014
028 00b 028 00b 100 006 110 008
010 017 000 01f 000 019 0b0 010
068 010 1b0 017 020 017 0b0 017
008 017 0ff 01c 020 017 000 01f
008 017 060 017 000 01f 0b8 019
10a 006 100 006 068 017 101 006
150 008 100 006 150 00a 101 006
012 019 130 017 0b2 010 032 010
1b0 017 0b1 017 0ff 01c 100 006
012 019 108 006 168 017 068 010
160 017 060 010 011 017 100 006
0ff 01c 000 01f 008 017 060 017
000 01f 0b8 019 100 006 108 00a
10a 006 100 006 101 006 068 017
150 00b 068 017 100 006 0b0 017
0ff 01c 00a 019 0ff 01c 000 00f
008 014 101 006 110 008 101 006
100 006 011 019 008 010 100 006
010 004 118 008 100 006 100 006
018 019 010 010 109 016 010 004
100 006 118 008 100 006 100 006
018 019 010 010 109 016 010 004
100 006 108 008 100 006 101 006
028 019 010 010 010 000 028 019
008 003 008 004 000 019 008 014
119 016 110 016 0e8 018 008 004
101 006 110 008 101 006 009 010
100 006 010 004 108 008 100 006
010 010 119 016 010 004 100 006
108 008 100 006 010 010 119 016
010 004 100 006 108 008 100 006
010 010 119 016 010 000 110 014
009 004 010 004 100 006 009 019
000 019 008 014 108 016 0e8 018
1e7 006 0e7 00b 101 006 0ff 01f
008 017 020 017 0e7 005 1e7 006
0e8 018 1e7 006 0e2 00b 0e7 00b
1e2 006 05a 000 15a 007 058 017
0ff 01f 058 005 058 005 010 017
018 017 0e7 005 0e2 005 1e7 006
0e8 018 000 00f 018 007 019 005
008 017 120 016 100 006 011 019
018 009 0e8 018 021 008 008 000
121 006 019 013 118 007 128 016
119 005 108 007 018 004 030 013
0ff 01c 001 00f 029 007 029 005
008 017 100 006 108 016 101 006
041 019 129 00a 011 000 121 007
021 001 109 016 120 016 110 008
001 00f 021 007 021 005 108 016
009 008 108 006 020 013 021 004
121 007 018 000 129 016 021 005
020 013 108 00b 118 014 0e8 018
021 008 121 006 028 013 029 004
129 007 018 000 131 016 02a 005
021 008 048 013 028 013 029 004
129 007 018 000 131 016 02a 005
021 008 048 013 028 013 029 004
129 007 018 000 131 016 02a 005
048 013 020 008 01a 013 018 004
118 007 04a 000 130 016 019 005
020 008 02a 013 019 013 018 004
118 007 029 000 130 016 01a 005
020 008 049 013 01a 013 018 004
118 007 021 008 130 016 018 005
04a 000 01a 013 028 013 029 004
129 007 018 000 131 016 02a 005
021 008 048 013 02a 013 029 004
129 007 04a 000 131 016 028 005
01a 013 0ff 01c 0e8 018 000 007
018 00f 008 001 018 00b 000 007
010 00f 010 00b 010 00b 100 006
018 00b 000 007 008 00f 008 00b
118 006 101 006 018 005 110 00b
0e8 018 009 00b 0ff 01c 000 007
018 00f 008 001 018 00b 000 007
010 00f 010 00b 010 00b 100 006
018 00b 000 007 008 00f 008 00b
118 006 101 006 018 005 110 00b
0e8 018 009 00b 0ff 01c 020 01a
100 006 0e8 018 1e7 006 0e7 00b
100 006 108 00a 000 00f 018 007
008 017 018 005 0ff 01f 0e7 005
1e7 006 0e8 018 000 007 010 00f
108 00a 100 006 008 004 118 011
001 00f 008 000 021 007 020 005
0ff 01f 0ff 01c 000 007 018 00f

.bram_init 11
000 01f 060 005 001 00f 021 007
168 016 00b 006 060 005 020 005
058 017 168 016 000 01f 060 005
108 006 060 00b 000 00f 008 007
00b 005 15a 006 158 008 060 005
100 006 000 01f 0ff 01c 060 005
001 00f 021 007 168 016 00b 006
060 005 020 005 100 006 168 016
000 01f 060 005 108 006 060 00b
0ff 01c 000 00f 010 007 010 005
000 00f 010 007 008 00b 010 005
000 00f 010 007 008 00b 010 005
100 006 100 006 008 00b 000 00f
010 007 010 005 008 00b 000 00f
008 007 008 005 100 006 010 006
108 006 110 006 108 00b 0e8 018
1e7 006 0e2 00b 0e3 00b 0e3 00b
0e3 00b 0e3 00b 0e4 00b 0e4 00b
0e4 00b 0e4 00b 0e5 00b 0e5 00b
0e5 00b 0e5 00b 0e6 00b 0e6 00b
0e6 00b 0e7 00b 010 017 000 00f
010 007 008 017 010 005 000 00f
001 00f 00c 005 000 00f 000 00f
018 007 021 007 008 007 010 007
01c 005 023 005 00d 005 013 005
000 00f 001 00f 000 00f 000 00f
018 007 021 007 008 007 010 007
01c 005 025 005 00d 005 015 005
0e0 00b 0e0 00b 103 006 088 017
000 01f 009 004 100 006 008 004
120 00b 088 017 000 01f 0e0 006
088 017 000 01f 0e0 006 008 004
10c 016 008 008 103 006 008 004
108 008 106 006 106 006 088 017
000 01f 1e0 006 11b 016 008 004
010 006 173 006 10e 008 176 00b
100 006 019 004 120 00c 120 00c
008 017 108 00b 018 004 100 006
008 009 108 008 108 006 101 006
111 00a 110 007 1b0 016 010 005
010 018 000 00f 008 007 00e 005
1e1 006 123 016 070 006 0c0 017
103 006 106 006 0c0 005 1e0 006
000 01f 108 00b 173 007 1cb 016
070 008 0ff 01c 173 006 1c6 006
176 00b 0ff 01c 100 006 108 008
008 009 100 006 108 008 100 006
108 008 018 016 000 009 10c 016
010 008 010 004 110 008 080 017
058 017 1e1 006 1e0 006 078 017
0ff 01f 0ff 01c 100 006 108 00b
0e0 005 110 008 0e3 005 110 006
0e0 00b 070 019 070 017 158 016
158 016 000 01f 066 005 100 006
106 006 0c0 017 000 01f 001 00f
021 007 0e0 005 020 005 070 017
158 016 000 01f 0c0 017 100 006
000 01f 0c0 017 100 006 173 006
000 01f 176 00b 000 01c 0e0 005
1e0 006 158 016 008 006 0e0 005
158 016 00b 008 008 006 058 017
0ff 01f 0e0 005 158 016 013 006
108 00b 103 006 0e0 005 10b 016
008 008 108 008 080 017 058 017
1e1 006 1e0 006 078 017 173 006
0ff 01f 0ff 01c 001 00f 021 007
020 005 001 00f 021 007 020 005
058 017 000 01f 170 008 103 006
000 01c 060 005 100 006 173 006
000 01f 0e0 005 0e0 005 008 019
10b 00a 0ff 01c 060 005 100 006
000 01f 0e0 005 108 006 0e0 00b
0e0 005 108 00b 0ff 01c 058 006
103 006 068 017 0e7 005 0e2 005
0e3 005 0e3 005 0e3 005 0e3 005
0e4 005 0e4 005 0e4 005 0e4 005
0e5 005 0e5 005 0e5 005 0e5 005
0e6 005 0e6 005 0e6 005 1e7 006
0e8 018 0e0 005 0e0 005 008 00a
158 016 060 005 008 008 000 01f
0e0 005 108 006 0e0 00b 0ff 01c
0e0 005 108 008 060 005 100 006
000 01f 0e0 005 108 006 0ff 01c
0e0 005 0e0 005 008 00a 110 006
010 019 110 008 108 006 070 017
158 016 158 016 000 01f 001 00f
0e0 005 021 007 020 005 158 016
070 017 000 01f 066 005 100 006
106 006 0c0 017 000 01f 0c0 017
100 006 173 006 000 01f 176 00b
0e0 005 108 006 000 01c 0e3 005
0e0 005 070 00a 0e0 005 070 017
10b 00a 0e0 005 1c0 00a 0e0 00b
0ff 01c 060 005 100 006 173 006
000 01f 0ff 01c 060 005 100 006
1c6 006 000 01f 0ff 01c 0e0 005
0e0 005 008 00a 158 016 010 019
001 00f 021 007 020 005 000 01f
0e0 005 0ff 01c 07b 003 0ff 01c
060 005 100 006 000 01f 0e0 005
108 006 0e0 00b 0e0 005 108 00b
0e0 005 108 008 103 006 000 01c
060 005 100 006 173 006 000 01f
0e0 005 070 017 10b 00a 0e0 005
1c0 00a 0ff 01c 060 005 100 006
1c6 006 000 01f 0ff 01c 0e0 005
0e3 005 00b 00a 070 019 108 006
070 017 158 016 158 016 000 01f
001 00f 0e0 005 021 007 020 005
170 006 158 016 000 01f 066 005
100 006 0c0 017 000 01f 0c0 017
100 006 173 006 000 01f 170 00b
0ff 01c 100 006 068 005 120 00b
000 009 108 006 068 00b 100 006
110 00b 0a0 005 068 00b 068 005
099 005 118 007 115 016 119 00b
068 00b 060 005 100 006 000 01f
0ff 01c 000 009 098 005 118 008
0a0 005 108 006 068 00b 110 009
068 00b 068 005 0b8 017 118 008
110 007 115 016 0e0 005 108 00b
0e0 005 108 008 103 006 000 01c
060 005 100 006 000 01f 0e0 005
108 006 0e0 00b 0ff 01c 060 005
100 006 173 006 000 01f 0e0 005
070 017 10b 00a 0e0 005 1c8 00a
0e0 00b 0c0 017 058 017 000 01f
058 017 000 01f 0e0 005 0e0 00b
010 00a 158 016 008 019 0ff 01c
060 005 100 006 1ce 006 000 01f
0ff 01c 0e3 005 15b 016 008 006
058 008 100 01f 108 00f 010 014
000 00f 010 007 013 005 108 008
060 005 001 00f 021 007 020 005
108 007 058 017 118 016 000 01f
060 005 100 006 108 006 008 009
060 00b 000 00f 018 007 018 005
060 005 008 005 118 009 008 00b
001 00f 021 007 020 005 010 005
108 006 010 00b 000 00f 018 007
060 005 018 005 008 00b 0ff 01c
060 00b 0ff 01c 008 017 018 004
118 00b 008 005 011 005 001 007
031 00f 001 007 029 00f 119 008
008 008 011 008 118 00b 000 01c
008 008 011 008 118 008 011 008
108 006 110 006 120 008 019 019
0e8 018 008 005 011 005 119 00b
119 016 118 014 020 014 019 014
108 006 110 006 118 008 100 006
0e8 018 100 006 019 019 0ff 01c
1e7 006 0e2 00b 0e7 00b 100 006
010 00a 000 00f 010 007 010 005
100 006 102 006 008 00b 058 017
0e7 005 0e2 005 1e7 006 0e8 018
001 00f 021 007 020 005 108 007
008 017 110 016 018 005 110 00b
000 01f 058 017 000 01f 008 017
0ff 01c 101 006 102 006 111 008
101 006 111 00b 000 00f 010 007
010 005 100 006 102 006 008 00b
0ff 01c 018 00b 010 01b 0ff 01c
1e7 006 0e7 00b 100 006 0ff 01f
100 006 000 01f 101 006 119 00b
0e8 018 111 016 031 008 109 016
121 006 029 006 0ff 01c 010 00a
110 016 009 00a 118 014 100 006
110 006 130 00b 0e8 018 128 016
021 008 118 016 109 016 021 006
0ff 01c 111 016 029 008 109 016
121 006 029 006 119 00b 0ff 01c
101 006 0ff 01c 008 017 011 008
110 006 118 006 019 006 120 00b
0e8 018 008 017 010 008 118 00b
010 019 0e8 018 110 006 0ff 01c
118 008 101 006 118 006 111 016
109 016 021 008 032 008 101 01c
122 01f 031 017 119 01c 129 006
031 017 130 008 022 019 0e8 018
100 006 0ff 01c 008 017 118 008
011 008 121 006 118 006 021 006
110 006 128 00b 120 016 120 00b
0e8 018 121 006 020 006 0ff 01c
108 016 008 017 118 00b 018 019
0e8 018 019 008 120 008 118 006
0ff 01c 008 008 010 004 110 008
1e7 006 0e2 00b 0e7 00b 108 005
108 001 008 017 110 008 010 004
0e7 005 0e2 005 1e7 006 0e8 018
008 005 010 01b 008 017 008 004
110 009 101 006 058 002 100 006
111 008 100 006 008 017 058 006
100 006 0ff 01c 100 006 0e8 018
1e7 006 0e2 00b 0e7 00b 011 008
021 004 120 008 010 005 00a 004
058 017 018 01b 108 009 102 006
058 017 0e7 005 0e2 005 1e7 006
0e8 018 1e7 006 0e2 00b 0e3 00b
0e3 00b 0e7 00b 008 017 010 008
010 017 103 006 008 004 108 00b
103 006 000 01c 060 005 060 017
018 01b 108 009 103 006 058 008
15a 006 108 00b 068 017 0e7 005
0e2 005 0e3 005 0e3 005 1e7 006
0e8 018 1e7 006 0e7 00b 0e1 00b
001 00f 021 007 0e0 00b 0e0 00b
008 017 020 005 0e0 00b 1e0 006
008 005 0e1 00b 0e1 00b 0e1 00b
0e2 00b 000 01f 0e7 005 1e7 006
0e8 018 1e7 006 0e2 00b 0e3 00b
0e3 00b 0e7 00b 000 00f 010 007
008 017 010 005 103 006 00b 005
060 008 008 004 108 00b 103 006
068 017 0e7 005 0e2 005 0e3 005
0e3 005 1e7 006 0e8 018 018 01b
108 009 103 006 058 008 15a 006
060 005 060 017 108 00b 100 006
018 01b 000 009 0ff 01c 119 00c
008 017 118 00e 009 017 108 008
000 00f 018 007 018 005 100 006
008 00b 100 006 110 008 011 00b
0e8 018 1e7 006 0e2 00b 0e3 00b
102 006 01a 004 038 017 028 017
029 008 129 006 120 006 008 004
050 01e 121 00c 009 017 108 00b
100 006 120 008 100 006 101 006
120 00b 101 006 029 008 149 006
100 006 120 00b 028 008 102 006
008 007 10a 00b 040 004 108 00b
029 008 028 017 102 006 129 006
100 006 102 006 042 004 059 00a
121 006 021 007 121 006 021 004
121 006 021 004 022 00a 008 000
102 006 009 004 118 00b 03a 011
150 00b 109 016 109 01e 020 017
118 008 031 007 029 008 028 017
129 006 0ff 01c 101 006 0ff 01c
118 00b 102 006 0ff 01c 118 00b
102 006 0ff 01c 03a 011 048 011
03b 000 11b 016 01b 000 160 00b
118 007 039 004 009 017 0ff 01c
00a 011 102 006 0ff 01c 030 004
118 008 000 019 031 004 130 008
000 00f 018 007 018 005 100 006
008 00b 100 006 110 008 011 00b
0e2 005 0e3 005 1e7 006 0e8 018
0e8 018 1e7 006 0e2 00b 0e3 00b
0e3 00b 0e3 00b 0e3 00b 0e4 00b
0e4 00b 0e4 00b 0e4 00b 0e5 00b
0e5 00b 0e5 00b 0e7 00b 008 017
020 004 010 017 018 017 020 017
105 006 108 008 100 006 020 014
105 006 17d 002 105 006 0a0 017
078 017 060 017 068 017 000 01f
078 017 060 017 013 004 0a0 017
068 017 000 01f 008 017 060 017

.bram_init 12
100 006 1e0 006 000 01f 008 017
0e0 005 008 008 108 008 000 00f
018 007 018 005 0ff 01c 000 00f
018 007 018 005 058 017 000 01f
000 00f 00a 00b 0ff 01c 1e7 006
0e2 00b 0e3 00b 0e7 00b 010 017
100 006 008 009 000 00f 010 007
010 005 000 01c 058 005 100 006
1e0 006 000 01f 008 017 0e0 005
008 008 108 008 000 00f 018 007
018 005 000 01f 0e7 005 0e2 005
0e3 005 1e7 006 0e8 018 058 005
1e0 006 100 006 000 01f 008 017
0e0 005 008 008 108 008 000 00f
010 007 0ff 01c 060 017 000 01f
000 00f 018 007 008 017 018 005
000 01f 0ff 01c 1e7 006 0e7 00b
000 00f 010 007 010 005 000 01f
000 00f 010 007 010 005 000 01f
0e7 005 1e7 006 0e8 018 1e7 006
0e2 00b 0e3 00b 0e3 00b 0e3 00b
0e3 00b 0e4 00b 0e7 00b 008 017
100 006 078 009 000 00f 010 007
010 005 000 01f 0e7 005 0e2 005
0e3 005 0e3 005 0e3 005 0e3 005
0e4 005 1e7 006 0e8 018 010 017
068 005 1e0 006 100 006 000 01f
008 017 0e0 005 000 00f 010 007
008 008 108 00b 068 005 1e0 006
100 006 000 01f 008 017 0e0 005
000 00f 010 007 008 008 108 00b
100 006 104 006 103 006 178 008
068 005 1e0 006 100 006 000 01f
008 017 0e0 005 000 00f 010 007
008 008 108 00b 17b 00b 068 005
100 006 1e0 006 000 01f 008 017
058 017 100 006 100 006 101 006
101 006 10c 008 160 008 161 008
161 00b 013 006 110 006 108 006
0ff 01c 113 001 110 006 0ff 01c
013 00b 110 006 0ff 01c 000 00f
010 007 0ff 01c 1e7 006 0e2 00b
0e3 00b 0e3 00b 0e3 00b 0e7 00b
008 017 100 006 060 009 000 00f
010 007 010 005 000 01f 0e7 005
0e2 005 0e3 005 0e3 005 0e3 005
1e7 006 0e8 018 010 017 058 005
1e0 006 100 006 000 01f 008 017
0e0 005 000 00f 010 007 008 008
108 00b 058 005 1e0 006 100 006
000 01f 008 017 0e0 005 000 00f
010 007 008 008 108 00b 100 006
100 006 160 008 058 005 100 006
1e0 006 000 01f 008 017 0e0 005
008 008 108 008 000 00f 010 007
0ff 01c 100 006 111 007 171 016
169 016 118 008 021 005 110 006
009 00b 0ff 01c 1e7 006 0e2 00b
0e3 00b 0e3 00b 0e3 00b 0e3 00b
0e7 00b 010 017 100 006 008 009
000 00f 010 007 010 005 000 01c
068 005 100 006 1e0 006 000 01f
008 017 0e0 005 000 00f 018 007
008 008 108 00b 068 005 1e0 006
100 006 000 01f 008 017 0e0 005
000 00f 010 007 008 008 108 00b
068 005 100 006 1e0 006 000 01f
008 017 0e0 005 000 00f 018 007
008 008 01b 005 100 006 103 006
110 008 000 00f 010 007 0ff 01c
058 005 061 005 119 008 060 017
058 017 078 017 000 01f 100 006
173 006 15a 006 163 006 173 00b
108 008 000 00f 018 007 018 005
000 01f 0e7 005 0e2 005 0e3 005
0e3 005 0e3 005 0e3 005 1e7 006
0e8 018 000 00f 010 007 0ff 01c
1e7 006 0e2 00b 0e3 00b 0e3 00b
0e7 00b 008 009 000 00f 010 007
010 005 000 01f 0e7 005 0e2 005
0e3 005 0e3 005 1e7 006 0e8 018
010 017 008 017 058 005 1e0 006
100 006 000 01f 008 017 0e0 005
000 00f 010 007 008 008 108 00b
100 006 160 008 058 005 1e0 006
100 006 000 01f 008 017 0e0 005
008 008 108 008 000 00f 010 007
0ff 01c 100 006 068 017 068 017
0ff 01f 0ff 01c 1e7 006 0e2 00b
0e3 00b 0e3 00b 0e7 00b 008 009
000 00f 010 007 010 005 000 01f
0e7 005 0e2 005 0e3 005 0e3 005
1e7 006 0e8 018 010 017 008 017
058 005 1e0 006 100 006 000 01f
008 017 0e0 005 000 00f 010 007
008 008 108 00b 100 006 160 008
058 005 1e0 006 100 006 000 01f
008 017 0e0 005 008 008 108 008
000 00f 010 007 0ff 01c 100 006
068 017 000 01f 0ff 01c 1e7 006
0e2 00b 0e3 00b 0e3 00b 0e3 00b
0e3 00b 0e4 00b 0e7 00b 008 017
100 006 060 009 000 00f 010 007
010 005 000 01f 0e7 005 0e2 005
0e3 005 0e3 005 0e3 005 0e3 005
0e4 005 1e7 006 0e8 018 010 017
058 005 1e0 006 100 006 000 01f
008 017 0e0 005 000 00f 010 007
008 008 108 00b 058 005 1e0 006
100 006 000 01f 008 017 0e0 005
000 00f 010 007 008 008 108 00b
100 006 103 006 103 006 160 008
058 005 1e0 006 100 006 000 01f
100 01f 0e0 005 000 00f 010 007
008 008 108 00b 100 006 160 008
058 005 100 006 1e0 006 000 01f
100 01f 0e0 005 008 008 108 008
000 00f 010 007 0ff 01c 070 017
068 017 080 017 078 017 000 01f
0ff 01c 000 007 008 00f 100 006
008 00b 0e8 018 1e7 006 0e2 00b
0e3 00b 0e3 00b 0e3 00b 0e3 00b
0e7 00b 008 009 000 00f 010 007
010 005 000 01f 0e7 005 0e2 005
0e3 005 0e3 005 0e3 005 0e3 005
1e7 006 0e8 018 010 017 008 017
060 005 1e0 006 100 006 000 01f
008 017 0e0 005 000 00f 010 007
008 008 108 00b 100 006 103 006
102 006 168 008 060 005 1e0 006
100 006 000 01f 008 017 0e0 005
000 00f 010 007 008 008 108 00b
100 006 168 008 060 005 1e0 006
100 006 000 01f 008 017 0e0 005
000 00f 010 007 008 008 108 00b
100 006 10b 009 060 005 100 006
1e0 006 000 01f 008 017 0e0 005
008 008 108 008 000 00f 010 007
0ff 01c 078 017 100 006 058 017
070 017 0ff 01f 1e7 006 0e2 00b
0e3 00b 0e3 00b 0e3 00b 0e7 00b
100 006 008 01a 103 006 003 01a
000 01f 000 00f 010 007 010 005
000 01f 000 00f 018 007 018 005
000 01f 001 00f 021 007 020 005
000 01f 001 00f 029 007 028 005
000 01f 000 00f 010 007 010 005
000 01f 000 00f 018 007 018 005
000 01f 001 00f 021 007 020 005
000 01f 001 00f 029 007 028 005
000 01f 000 00f 010 007 010 005
000 01f 000 00f 018 007 018 005
000 01f 001 00f 021 007 020 005
000 01f 0ff 01f 001 00f 029 007
028 005 000 01f 000 00f 010 007
010 005 000 01f 000 00f 018 007
018 005 000 01f 001 00f 021 007
020 005 000 01f 001 00f 001 00f
029 007 021 007 028 005 020 005
100 006 000 01f 001 00f 029 007
028 005 001 00f 029 007 028 005
101 006 100 006 000 01f 000 00f
018 007 018 005 100 006 000 01f
001 00f 021 007 020 005 000 01f
000 007 100 006 010 017 018 017
000 01f 001 00f 029 007 028 005
000 01f 000 00f 010 007 010 005
000 01f 100 006 100 006 000 01f
000 00f 018 007 018 005 000 01f
001 00f 021 007 020 005 000 01f
100 006 100 006 000 01f 001 00f
029 007 028 005 000 01f 000 00f
010 007 010 005 000 01f 000 00f
018 007 018 005 000 01f 100 006
000 00f 000 01f 008 017 101 006
100 006 100 006 000 00f 000 01f
15b 008 001 00f 021 007 020 005
000 01f 001 00f 029 007 028 005
000 01f 0ff 01f 158 008 000 00f
010 007 010 005 000 01f 0ff 01f
108 008 000 00f 018 007 018 005
000 01f 001 00f 021 007 020 005
000 01f 001 00f 029 007 028 005
000 01f 000 01f 000 00f 000 00f
008 007 018 007 008 005 018 005
000 01f 001 00f 001 00f 000 00f
000 00f 021 007 029 007 008 007
010 007 023 005 02b 005 00b 005
012 005 100 006 1e0 006 000 01f
0e0 008 108 008 068 017 000 01f
1e0 006 1e0 006 1e0 006 0ff 01f
008 017 0e0 005 1e0 006 0ff 01f
108 00b 070 017 000 01f 060 017
058 017 000 01f 0ff 01c 1e7 006
0e2 00b 0e3 00b 0e3 00b 0e3 00b
0e3 00b 0e4 00b 0e4 00b 0e4 00b
0e4 00b 0e5 00b 0e5 00b 0e5 00b
0e7 00b 008 017 000 00f 008 007
00a 005 010 017 100 006 058 017
058 017 100 006 010 006 108 006
110 006 108 00b 000 00f 000 00f
010 007 018 007 013 005 01c 005
104 006 16c 00b 060 017 000 01f
000 00f 018 007 018 005 101 006
058 017 078 00b 100 006 019 008
128 00b 110 006 118 006 111 00b
100 006 0e7 005 0e2 005 0e3 005
0e3 005 0e3 005 0e3 005 0e4 005
0e4 005 0e4 005 0e4 005 0e5 005
0e5 005 0e5 005 1e7 006 0e8 018
068 005 00c 005 060 017 000 01f
008 017 090 017 060 017 000 01f
108 00b 058 017 010 008 118 00b
068 005 108 007 100 006 010 005
170 016 000 01f 16b 006 0ff 01c
108 006 110 006 10c 00b 0ff 01c
118 006 110 006 119 00b 100 006
000 01c 058 017 100 006 100 006
101 006 019 008 128 008 108 006
110 006 118 006 111 00b 108 00f
103 01c 010 014 000 00f 008 007
00c 005 100 006 110 008 090 005
108 008 000 00f 010 007 010 005
058 017 104 006 000 01f 103 006
104 006 088 008 108 008 088 017
000 01f 108 006 180 009 008 017
163 006 18c 006 164 00b 180 00b
100 006 16b 016 070 006 07b 00b
068 008 110 00b 100 006 090 00b
0ff 01c 180 006 104 006 188 011
000 00f 000 00f 018 007 008 007
01d 005 00d 005 104 006 105 006
058 008 108 008 163 006 164 018
108 00b 058 017 0b0 017 000 01f
19c 006 15a 006 19d 00b 164 018
160 008 000 00f 010 007 010 005
000 01f 0ff 01c 058 017 080 017
0a8 017 000 01f 0ff 01c 090 00b
0ff 01c 000 00f 018 007 01b 005
058 017 100 006 068 006 101 006
011 008 128 008 118 007 11b 016
103 006 101 006 118 016 011 008
120 008 058 017 101 006 011 008
130 008 110 016 031 008 130 008
131 00b 129 006 110 006 129 00b
173 016 011 006 108 006 173 006
0ff 01c 1e7 006 0e2 00b 0e3 00b
0e3 00b 0e3 00b 0e7 00b 022 005
018 017 028 017 008 017 110 00b
018 005 10a 00b 131 006 032 00a
000 00f 010 007 010 005 008 005
100 006 000 01f 0e7 005 0e2 005
0e3 005 0e3 005 0e3 005 1e7 006
0e8 018 15a 006 022 00b 110 008
060 005 100 006 058 019 00a 00a
110 006 158 006 168 016 168 016

.bram_init 13
000 013 000 01a 000 00f 008 007
038 01a 000 01c 100 006 100 006
000 01c 100 006 100 006 100 006
100 006 100 006 100 006 100 006
000 01c 100 006 100 006 100 006
100 006 100 006 100 006 100 006
000 01c 100 006 100 006 100 006
100 006 100 006 100 006 100 006
000 01c 100 006 100 006 100 006
100 006 100 006 100 006 100 006
000 01c 100 006 100 006 100 006
100 006 100 006 100 006 100 006
0e7 00b 000 01f 000 01f 000 01c
100 006 100 006 100 006 100 006
000 01c 100 006 100 006 100 006
100 006 100 006 100 006 100 006
007 00f 0e7 007 000 00f 008 007
000 00f 010 007 000 00f 018 007
110 008 009 005 011 00b 108 006
110 006 0ff 01c 000 00f 008 007
000 00f 018 007 108 008 008 00b
108 006 0ff 01c 000 01c 1e7 006
0e0 00b 0e0 00b 0e0 00b 0e1 00b
0e1 00b 0e1 00b 0e1 00b 0e2 00b
0e2 00b 0e2 00b 0e7 00b 0e7 00b
0e0 005 0e0 00b 0e8 018 0e0 005
0e0 005 0e0 005 0e1 005 0e1 005
0e1 005 0e1 005 0e2 005 0e2 005
0e2 005 0e7 005 0e7 005 0e7 005
1e7 006 0f0 018 020 01b 1e7 006
0e2 00b 0e3 00b 0e3 00b 0e3 00b
0e3 00b 0e4 00b 0e4 00b 0e4 00b
0e4 00b 0e5 00b 0e5 00b 0e5 00b
0e5 00b 0e6 00b 0e6 00b 0e6 00b
0e7 00b 008 017 008 005 101 01f
103 006 103 006 103 006 102 006
104 006 105 006 005 007 0ad 00f
005 00f 005 007 0bd 00f 031 005
038 00a 111 016 042 008 140 00b
120 008 030 005 110 006 110 007
120 016 100 006 118 009 0e7 005
0e2 005 0e3 005 0e3 005 0e3 005
0e3 005 0e4 005 0e4 005 0e4 005
0e4 005 0e5 005 0e5 005 0e5 005
0e5 005 0e6 005 0e6 005 0e6 005
1e7 006 0e8 018 143 008 143 00a
102 006 142 008 142 00a 142 006
042 004 102 006 142 00a 152 017
045 014 140 008 031 005 139 006
031 00b 0ff 01c 102 006 142 008
103 006 104 006 000 01c 102 006
142 008 142 00a 102 006 142 008
143 00b 104 006 120 008 000 01c
102 006 142 00b 104 006 120 008
032 005 102 006 142 006 142 007
122 016 148 009 101 006 149 00b
100 006 0ff 01c 108 006 120 008
033 005 069 00a 16a 006 16a 007
032 00b 032 005 122 016 104 006
05c 00b 058 00b 14c 008 14a 007
122 016 04c 005 18c 006 04c 00b
142 00f 059 00b 142 006 05a 00b
033 00b 0ff 01c 044 005 143 006
192 008 042 005 142 00b 06a 005
144 00b 139 006 032 00b 069 00b
149 007 102 006 121 016 03a 005
15a 008 03a 005 15a 00b 032 00b
0ff 01c 14a 006 068 017 0ff 01c
14a 006 139 006 14a 00b 0ff 01c
13c 006 034 00b 104 006 106 006
106 006 106 006 107 006 032 005
048 00a 112 016 042 008 140 00b
031 00b 100 006 0ff 01c 144 00b
120 008 032 005 12a 00a 031 00b
100 006 0ff 01c 141 006 031 00b
141 007 102 006 121 016 03a 00b
03c 00b 03a 00b 038 00b 031 005
108 006 13a 00f 044 014 140 008
139 007 121 016 03a 005 142 006
03a 00b 0ff 01c 146 00b 14a 006
040 00a 032 00b 112 016 042 008
146 00a 146 00a 144 008 147 00b
032 005 142 006 032 00b 0ff 01c
142 006 152 017 045 014 158 00b
045 014 140 008 14a 006 032 00b
103 006 032 005 058 00a 112 016
042 008 140 008 043 014 14a 006
142 006 14a 00e 142 00e 04a 014
140 008 031 00b 0ff 01c 15a 006
032 00b 16b 006 168 00b 032 005
142 006 032 00b 0ff 01c 031 005
139 006 031 00b 0ff 01c 120 008
031 005 102 006 13a 008 139 007
121 016 039 005 139 006 051 00a
031 005 102 006 13a 006 139 007
121 016 140 009 0ff 01c 03a 005
14a 006 14a 00a 03a 005 14a 008
03a 005 14a 00b 032 00b 0ff 01c
142 006 139 006 0ff 01c 143 00a
102 006 142 00a 144 00a 144 00a
142 006 042 004 0a2 00a 0ff 01c
14a 006 032 00b 032 005 048 00a
112 016 042 008 140 00b 000 01c
152 017 004 00f 094 007 05c 014
158 008 120 00b 149 006 031 00b
0ff 01c 143 00b 0ff 01c 043 014
15b 00b 0ff 01c 032 005 12a 00a
0ff 01c 142 006 142 007 032 00b
122 016 102 006 042 00b 041 00b
042 00b 040 00b 0ff 01c 021 005
128 008 021 005 128 008 118 006
121 006 0ff 01c 100 006 008 00b
008 00b 008 00b 0e8 018 1e7 006
0e2 00b 0e3 00b 0e3 00b 0e3 00b
0e7 00b 018 017 000 00f 018 007
008 017 018 005 010 017 020 017
020 017 000 01f 000 00f 010 007
010 005 000 01f 000 01f 100 006
008 01a 000 01a 018 01a 100 006
100 006 100 006 100 006 020 01a
100 006 000 01f 058 017 070 017
068 017 060 017 0ff 01f 000 01c
1e7 006 0e2 00b 0e3 00b 0e3 00b
0e3 00b 0e3 00b 0e4 00b 0e4 00b
0e4 00b 0e4 00b 0e5 00b 0e5 00b
0e7 00b 000 00f 010 007 010 005
000 01f 000 00f 018 007 018 005
000 01f 000 00f 008 007 00a 005
058 008 108 00b 000 007 008 00f
008 00b 000 007 010 00f 010 00b
000 007 018 00f 010 00b 100 006
008 00b 008 00b 000 00f 010 007
013 005 108 006 102 006 003 007
06b 00f 103 006 008 017 104 006
068 005 108 00b 000 00f 018 007
018 005 000 01c 000 01f 15a 006
0ff 01c 000 01f 108 008 000 01f
108 00c 108 00c 010 017 110 00b
172 016 010 008 110 00b 15a 006
15b 00b 103 006 003 007 073 00f
004 007 08c 00f 004 007 094 00f
004 007 09c 00f 003 007 07b 00f
005 007 0a5 00f 102 006 103 006
104 006 105 006 000 01f 108 008
158 00b 070 00b 088 00b 094 00b
073 00b 07b 00b 000 01f 0e0 006
15a 006 07b 00b 158 008 0a0 005
108 00b 100 006 000 01f 0ff 01c
10a 00c 064 00b 0ff 01c 15b 008
15c 00b 000 01f 0e0 006 0ff 01c
000 01f 0e0 006 0ff 01c 15d 008
05d 009 0ff 01c 000 01f 1e0 006
11a 016 010 006 0e0 008 110 006
10a 00b 0e2 008 110 006 158 007
0e2 008 058 017 1e0 006 000 01f
10a 008 100 006 000 01f 163 006
100 006 160 00b 000 00f 010 007
010 005 000 01f 000 01c 000 01f
0e0 006 0ff 01c 0e0 008 10b 008
10c 008 108 00b 100 006 000 01f
100 006 0e7 005 0e2 005 0e3 005
0e3 005 0e3 005 0e3 005 0e4 005
0e4 005 0e4 005 0e4 005 0e5 005
0e5 005 1e7 006 0e8 018 0e0 008
0e0 005 1e0 006 118 006 000 01f
100 006 000 01f 103 006 0ff 01c
100 006 000 01f 0e1 005 100 006
100 006 100 006 0ff 01f 100 006
163 006 000 01f 0ff 01c 000 00f
010 007 010 005 000 01f 100 006
0ff 01c 1e7 006 0e2 00b 0e3 00b
0e3 00b 0e3 00b 0e3 00b 0e4 00b
0e4 00b 0e4 00b 0e4 00b 0e5 00b
0e5 00b 0e5 00b 0e5 00b 0e7 00b
010 017 000 00f 010 007 008 017
010 005 018 017 000 00f 018 007
008 005 018 005 104 006 105 006
000 01f 000 00f 000 00f 000 00f
008 007 010 007 018 007 00c 005
014 005 01d 005 000 00f 000 00f
000 00f 008 007 010 007 018 007
00c 005 015 005 01d 005 060 009
000 00f 010 007 010 005 000 01f
0e7 005 0e2 005 0e3 005 0e3 005
0e3 005 0e3 005 0e4 005 0e4 005
0e4 005 0e4 005 0e5 005 0e5 005
0e5 005 0e5 005 1e7 006 0e8 018
060 017 183 009 102 006 070 017
090 017 000 01f 103 006 16b 016
008 008 17b 006 098 017 000 01f
15b 00b 058 017 17c 00b 088 017
000 01f 103 006 16b 016 008 008
110 006 008 004 0a8 00a 0b8 017
000 01f 17b 006 15b 00b 058 017
17c 00b 16a 016 062 019 172 016
0ff 01c 0a0 017 000 01f 17b 006
0ff 01c 0b0 017 000 01f 0ff 01c
088 017 000 01f 17b 006 0ff 01c
1e7 006 0e2 00b 0e7 00b 000 00f
008 007 000 00f 008 005 018 007
018 005 012 005 010 019 000 01f
158 00b 001 00f 021 007 020 005
058 017 000 01f 0e7 005 0e2 005
1e7 006 0e8 018 001 00f 021 007
008 017 020 005 058 017 000 01f
000 00f 010 007 010 005 000 01f
0ff 01c 008 017 119 006 018 017
008 00b 108 006 109 00b 011 00b
101 006 020 008 011 014 108 00b
110 008 120 006 020 006 101 006
101 006 011 008 121 008 120 008
109 006 108 007 118 016 008 00b
010 008 009 014 138 00b 108 008
010 006 020 017 110 006 0ff 01c
121 006 0ff 01c 110 006 0ff 01c
020 017 0e8 018 1e7 006 0e2 00b
0e3 00b 0e3 00b 0e3 00b 0e3 00b
0e7 00b 008 017 000 00f 008 007
00a 005 000 00f 008 007 00b 005
010 017 018 017 15b 00b 100 006
000 01c 058 005 008 005 060 017
000 01f 108 00b 058 005 070 017
008 005 068 017 018 01b 058 005
0e7 005 0e2 005 0e3 005 0e3 005
0e3 005 0e3 005 1e7 006 0e8 018
15a 006 0ff 01c 1e7 006 0e2 00b
0e3 00b 0e7 00b 000 00f 008 007
00a 005 000 00f 008 007 00b 005
15b 00b 0e7 005 0e2 005 0e3 005
1e7 006 0e8 018 058 005 15a 006
008 01b 0ff 01c 020 01a 100 006
0e8 018 1e7 006 0e2 00b 0e3 00b
0e3 00b 0e3 00b 0e3 00b 0e4 00b
0e4 00b 0e7 00b 000 00f 010 007
010 005 103 006 103 006 000 01f
000 00f 000 00f 008 007 010 007
00b 005 013 005 000 00f 000 00f
008 007 010 007 00c 005 014 005
000 00f 008 007 00a 005 100 006
000 01c 058 005 008 005 11b 00b
008 005 008 005 118 00b 080 017
078 017 000 01f 100 006 15a 006
15b 00b 110 008 088 017 000 01f
163 006 163 00b 0e7 005 0e2 005
0e3 005 0e3 005 0e3 005 0e3 005
0e4 005 0e4 005 1e7 006 0e8 018
1e7 006 0e7 00b 1e0 006 000 007
008 00f 010 017 001 007 021 00f
009 005 108 006 110 006 011 006
109 00b 0e0 008 001 00f 021 007
020 005 108 008 018 017 000 00f
018 007 018 005 000 01f 0e7 005
1e7 006 0e8 018 1e7 006 0e2 00b
0e7 00b 008 009 000 00f 010 007
010 005 000 01f 0e7 005 0e2 005
1e7 006 0e8 018 010 017 020 005

.bram_init 14
0c2 018 0e3 010 004 028 025 020
046 038 067 030 1b9 041 198 049
1fb 051 1da 059 13d 061 11c 069
17f 071 15e 079 0b1 001 090 009
0f3 011 0d2 019 035 021 014 029
077 031 056 039 1ea 05a 1cb 052
1a8 04a 189 042 16e 07a 14f 072
12c 06a 10d 062 0e2 01a 0c3 012
0a0 00a 081 002 066 03a 047 032
024 02a 005 022 1db 053 1fa 05b
199 043 1b8 04b 15f 073 17e 07b
11d 063 13c 06b 0d3 013 0f2 01b
091 003 0b0 00b 057 033 076 03b
015 023 034 02b 14c 06c 16d 064
10e 07c 12f 074 1c8 04c 1e9 044
18a 05c 1ab 054 044 02c 065 024
006 03c 027 034 0c0 00c 0e1 004
082 01c 0a3 014 17d 065 15c 06d
13f 075 11e 07d 1f9 045 1d8 04d
1bb 055 19a 05d 075 025 054 02d
037 035 016 03d 0f1 005 0d0 00d
0b3 015 092 01d 12e 07e 10f 076
16c 06e 14d 066 1aa 05e 18b 056
1e8 04e 1c9 046 026 03e 007 036
064 02e 045 026 0a2 01e 083 016
0e0 00e 0c1 006 11f 077 13e 07f
15d 067 17c 06f 19b 057 1ba 05f
1d9 047 1f8 04f 017 037 036 03f
055 027 074 02f 093 017 0b2 01f
0d1 007 0f0 00f 1dc 030 000 000
096 198 12c 130 1ba 0a8 019 0e2
08f 17a 135 1d2 1a3 04a 032 1c4
0a4 05c 11e 0f4 188 16c 02b 126
0bd 0be 107 016 191 18e 064 188
0f2 010 148 0b8 1de 120 07d 16a
0eb 0f2 151 05a 1c7 1c2 056 04c
0c0 1d4 17a 17c 1ec 0e4 04f 0ae
0d9 136 163 19e 1f5 006 0c8 110
05e 088 1e4 020 172 1b8 0d1 1f2
047 06a 1fd 0c2 16b 15a 0fa 0d4
06c 14c 1d6 1e4 140 07c 0e3 036
075 1ae 1cf 106 159 09e 0ac 098
03a 100 180 1a8 116 030 0b5 07a
023 1e2 199 14a 10f 0d2 09e 15c
008 0c4 1b2 06c 124 1f4 087 1be
011 026 1ab 08e 13d 116 190 020
106 1b8 0bc 110 02a 088 189 0c2
11f 15a 0a5 1f2 033 06a 1a2 1e4
134 07c 08e 0d4 018 14c 1bb 106
12d 09e 097 036 001 1ae 1f4 1a8
162 030 0d8 098 04e 100 1ed 14a
17b 0d2 0c1 07a 057 1e2 1c6 06c
150 1f4 0ea 15c 07c 0c4 1df 08e
149 116 0f3 1be 065 026 158 130
1ce 0a8 074 000 0e2 198 141 1d2
1d7 04a 06d 0e2 0fb 17a 16a 0f4
1fc 16c 046 1c4 0d0 05c 173 016
1e5 18e 05f 126 0c9 0be 13c 0b8
1aa 120 010 188 086 010 125 05a
1b3 1c2 009 16a 09f 0f2 10e 17c
198 0e4 022 04c 0b4 1d4 117 19e
181 006 03b 0ae 0ad 136 120 041
1b6 1d9 00c 171 09a 0e9 139 0a3
1af 13b 015 193 083 00b 112 185
184 01d 03e 0b5 0a8 12d 10b 167
19d 0ff 027 057 0b1 1cf 144 1c9
1d2 051 068 0f9 0fe 161 15d 12b
1cb 0b3 071 01b 0e7 183 176 00d
1e0 195 05a 13d 0cc 0a5 16f 0ef
1f9 177 043 1df 0d5 047 1e8 151
17e 0c9 0c4 061 052 1f9 1f1 1b3
167 02b 0dd 083 04b 11b 1da 095
14c 10d 0f6 1a5 060 03d 1c3 077
155 1ef 0ef 147 079 0df 18c 0d9
11a 141 0a0 1e9 036 071 195 03b
103 1a3 0b9 10b 02f 093 1be 11d
128 085 092 02d 004 1b5 1a7 1ff
131 067 08b 0cf 01d 157 0b0 061
026 1f9 19c 151 10a 0c9 0a9 083
03f 11b 185 1b3 113 02b 082 1a5
014 03d 1ae 095 138 10d 09b 147
00d 0df 1b7 077 121 1ef 0d4 1e9
042 071 1f8 0d9 16e 141 0cd 10b
05b 093 1e1 03b 177 1a3 0e6 02d
070 1b5 1ca 11d 15c 085 0ff 0cf
069 157 1d3 1ff 145 067 078 171
0ee 0e9 154 041 1c2 1d9 061 193
0f7 00b 14d 0a3 1db 13b 04a 0b5
0dc 12d 166 185 1f0 01d 053 057
0c5 1cf 17f 167 1e9 0ff 01c 0f9
08a 161 130 1c9 1a6 051 005 01b
093 183 129 12b 1bf 0b3 02e 13d
0b8 0a5 102 00d 194 195 037 1df
0a1 047 11b 0ef 18d 177 142 03a
000 000 12e 03a 14b 03a 000 100
12e 03a 14d 03a 000 100 12e 03a
147 03a 000 100 030 190 02d 0bc
178 012 000 000 00d 010 000 000
174 0b6 05f 1ba 165 1b1 065 190
172 137 025 010 065 010 069 0ba
06d 190 065 0ba 00a 017 000 000
172 02b 13a 032 000 000 052 010
03a 0b2 000 000 173 0b6 164 0b2
020 0ba 028 010 000 000 064 0b7
020 096 000 000 175 0b8 069 13a
020 016 000 000 02e 117 000 000
172 02b 120 032 165 032 000 110
000 180 052 010 020 0b2 165 032
000 110 174 0b6 020 1ba 025 010
000 014 075 031 172 032 073 1b9
025 010 16c 192 000 100 164 030
065 110 172 137 025 110 16c 192
000 100 061 032 065 090 172 137
025 110 16c 192 000 100 174 0b6
020 1ba 000 185 174 0b6 020 1ba
000 185 1dc 032 1e4 032 1f0 032
1fc 032 008 033 018 033 020 033
050 033 05c 027 05c 033 068 033
07c 033 088 033 098 033 0a0 033
0b0 033 05c 027 0b4 033 0c4 033
098 033 0d4 033 0ec 033 104 033
11c 033 128 033 0a4 002 0a8 002
0ac 002 020 002 01c 002 024 002
0a4 002 0a8 002 0ac 002 0a8 002
0a4 002 020 002 01c 002 024 002
0a8 002 0a4 002 020 002 01c 002
020 002 01c 002 075 036 000 000
075 036 06c 0b6 142 1b4 000 000
075 036 06c 0b6 142 0b4 000 000
075 036 06c 0b6 142 1b4 000 000
030 190 06c 0b6 078 098 078 036
000 000 1e8 033 1f0 033 000 034
010 034 020 034 018 033 000 000
000 000 010 000 020 000 030 000
040 000 050 000 060 000 070 000
080 000 090 000 0a0 000 0b0 000
0c0 000 0d0 000 0e0 000 1c8 007
114 028 11c 028 000 000 068 007
12c 028 140 028 000 000 04c 008
158 028 15c 028 000 000 160 007
18c 028 194 028 000 000 074 007
1b0 028 1b8 028 000 000 198 009
0d4 02a 0dc 02a 002 000 03c 00b
0f4 02a 100 02a 002 000 188 00a
114 02a 120 02a 002 000 098 009
134 02a 140 02a 002 000 13c 008
154 02a 160 02a 002 000 0d0 00a
174 02a 180 02a 002 000 108 008
194 02a 1a0 02a 002 000 1a0 003
084 02b 090 02b 001 000 174 00b
0a8 02b 0b0 02b 001 000 188 00b
0b8 02b 0c0 02b 001 000 100 001
158 01b 11c 01b 000 000 11a 08d
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 15
00a 197 000 000 1d0 02e 15c 027
16c 027 178 027 180 027 014 033
188 027 184 027 05c 027 18c 034
000 000 18c 027 1a8 027 1d4 027
050 034 08c 034 08c 034 08c 034
000 000 174 034 042 010 12c 1a9
061 0bb 162 030 063 090 161 0b6
13a 039 000 000 034 099 120 016
000 185 16e 032 025 110 000 000
073 0b2 061 03b 13e 0b2 000 000
16f 131 163 132 061 03b 100 0b2
074 0ba 173 133 164 032 06f 03a
025 03c 000 000 120 131 064 0b2
173 0b9 06c 01e 174 133 000 100
16f 131 163 132 164 030 173 132
000 000 16f 131 163 132 065 036
068 1ba 000 000 133 121 025 110
000 03c 073 0b2 000 000 020 0ba
073 0b2 16c 130 000 080 173 03a
170 1b1 063 1b2 065 1b4 000 000
173 03a 150 021 061 032 063 090
065 1b4 000 000 100 131 170 1b6
120 032 133 121 166 037 070 090
020 13a 074 110 061 090 065 039
073 190 165 0b1 000 000 16e 032
000 000 16e 032 069 0b3 06f 110
068 03a 179 039 16d 032 000 000
070 0b6 000 000 16e 134 068 03a
068 190 000 038 054 028 08c 034
078 028 050 028 05c 027 050 034
050 028 084 028 090 028 0a0 028
0b0 028 0c8 028 0e0 028 0f4 028
108 028 169 130 06c 0b1 165 036
079 1b9 167 132 073 1b7 000 100
120 1a6 020 010 078 018 030 018
030 018 038 03c 020 018 041 1a9
020 010 030 010 130 018 030 018
078 018 030 018 141 126 152 12f
020 090 030 01a 030 018 030 010
030 018 043 005 020 110 020 010
038 03c 030 018 020 018 130 018
020 018 000 000 15f 0b6 174 134
061 01e 065 039 020 19f 16c 130
020 09f 175 1b7 120 02e 17a 1b4
000 080 16f 131 163 132 16f 031
000 13a 16f 131 163 132 169 039
000 080 15f 0b6 079 1b8 073 032
03c 110 13e 131 16f 1b1 05d 13a
000 000 16f 131 163 132 065 032
16e 034 16f 034 164 030 173 132
000 000 16f 131 163 132 16f 039
165 131 064 0b2 173 0b9 000 000
15f 0b6 020 0b8 064 0b2 020 09f
064 0b2 020 11f 175 1b7 000 01f
16f 131 163 132 164 030 100 118
16f 131 163 132 164 030 000 119
066 0b3 16e 132 165 036 079 1b9
16e 1b7 074 0b7 164 130 13a 118
025 03c 078 036 16f 031 16e 032
030 110 038 098 164 130 03a 119
025 03c 078 036 16f 031 16e 032
030 110 038 098 000 100 15f 0b6
020 0b8 069 0b7 164 032 161 039
063 090 065 13a 000 017 15f 0b6
020 0b8 069 0b7 164 032 069 032
172 132 020 13a 074 1b7 02e 13a
000 000 15f 0b6 164 0b0 164 030
173 132 05b 110 067 0b7 100 02e
063 0b7 065 139 06c 010 174 133
000 000 15f 0b6 174 0b9 164 030
020 11f 161 036 17a 1b4 100 12e
15f 0b6 165 032 061 01e 03e 039
169 039 020 09f 065 039 16e 037
05d 09f 072 19e 06f 132 100 12e
16f 131 163 132 065 039 16e 037
076 090 165 03a 000 000 16f 131
163 132 061 039 16d 037 16c 130
000 080 15f 0b6 000 0b8 170 1b6
120 132 16f 0b6 063 090 065 13a
000 000 15f 0b6 165 032 000 000
174 0b9 16d 0b2 120 13c 165 032
000 000 15f 0b6 174 0b9 000 000
174 0b9 16d 0b2 120 13c 165 1b1
000 180 15f 0b6 079 1b8 000 000
079 1b8 064 0b2 173 0b9 061 1b8
000 080 15f 0b6 174 134 000 000
174 134 164 030 173 132 170 039
100 1b2 15f 0b6 164 0b0 000 000
164 0b0 064 0b2 173 0b9 061 1b8
000 080 15f 0b6 174 0b9 000 000
174 0b9 061 0bb 162 030 06d 090
172 0b7 065 039 16e 0b7 000 000
004 029 020 029 098 029 0e0 028
0a0 028 0c4 029 0d4 029 0e4 029
104 029 124 029 0c4 029 140 029
160 029 170 029 180 029 0c4 029
1dc 029 1fc 029 024 02a 0e0 028
040 02a 054 02a 0e0 028 0d4 029
070 02a 0e0 028 0d4 029 0a0 02a
0bc 02a 174 1b7 164 030 173 132
05b 110 120 0ae 05d 119 033 1b9
000 000 16f 131 163 132 031 039
000 000 16f 131 163 132 032 039
000 000 16f 131 163 132 033 039
000 000 069 0b9 06f 031 000 000
174 1b7 06f 139 165 029 16c 0b0
146 029 000 080 06f 0b1 000 000
06f 0b1 000 000 174 1b7 000 000
174 1b7 06f 139 165 026 079 1b9
000 000 034 02b 0e0 028 054 02b
064 02b 074 02b 16d 198 020 010
020 010 020 190 05f 190 020 010
05f 010 15f 02f 06d 198 000 000
16d 198 020 010 02f 010 020 190
120 194 15f 1af 020 03e 12f 1af
06d 198 000 000 16d 198 020 010
120 017 12f 1af 05f 190 02d 190
020 09f 15b 00d 000 085 16d 198
020 010 15f 1af 15f 197 15f 02f
15f 02f 17c 197 15b 00d 000 085
16d 198 042 010 064 0b6 175 0b7
061 034 161 03b 020 096 169 0b9
11b 090 10a 036 000 000 129 031
170 1b7 167 134 032 010 02d 099
033 019 06a 0b7 144 096 174 1b4
000 005 129 031 170 1b7 167 134
032 010 12d 01b 135 018 14c 096
10a 139 000 000 14f 124 075 031
020 03a 04a 110 032 110 030 019
032 190 039 118 10a 01c 000 000
174 034 067 010 073 010 13a 098
065 19a 066 119 000 100 13d 09e
13d 09e 13d 09e 13d 09e 15b 00d
16f 0a9 130 1ad 13d 01e 13d 09e
13d 09e 13d 09e 13d 09e 000 085
132 099 000 000 16d 198 11b 02a
13a 036 173 092 025 010 07a 0a4
000 000 148 0a9 045 1a7 000 000
16d 198 11b 0a9 13a 036 173 092
02d 0b2 020 0ba 164 012 00a 0a1
000 000 16d 198 01b 1a9 13a 036
164 092 174 134 174 030 000 100
16d 198 11b 1a6 13a 036 000 080
16d 198 14d 120 06d 198 100 084
16d 198 14e 0a4 14d 120 06d 198
000 080 13d 09e 13d 09e 13d 09e
131 1ad 069 0b7 16c 0b0 174 130
01b 1b7 120 036 13d 09e 13d 09e
13d 09e 000 085 16f 0b6 069 090
069 0ba 17a 034 16f 034 061 033
164 032 000 000 13d 09e 13d 09e
13d 09e 13d 09e 131 1ad 16f 137
130 1ad 13d 01e 13d 09e 13d 09e
13d 09e 13d 09e 000 085 062 190
020 1ba 069 0b2 066 090 064 0b7
000 000 13d 09e 13d 09e 13d 09e
120 09e 16d 198 073 1b7 11b 032
120 036 13d 09e 13d 09e 13d 09e
13d 09e 000 085 132 19c 16c 0b6
178 032 06d 198 000 000 100 0b9
16d 1b6 020 132 020 1ba 16e 1ba
000 000 05c 027 0e8 02b 110 02b
138 02b 15c 02b 180 02b 1ac 02b
1d4 02b 1f8 02b 020 02c 03c 02c
070 02c 078 02c 094 02c 0a0 02c
0c4 02c 0e0 02c 0f0 02c 100 02c
114 02c 148 02c 168 02c 19c 02c
1b4 02c 1e8 02c 1fc 02c 000 02d
073 095 000 000 16c 002 050 034
08c 034 1a4 027 104 000 05c 027
080 02d 080 028 12c 002 073 115
000 000 173 192 000 000 000 080
000 100 000 180 000 000 000 000
000 100 000 080 000 100 000 180
000 000 000 000 000 100 000 0bf
000 13f 000 1bf 000 03f 000 0bf
000 13f 1d0 02e 0ac 02d 194 001
190 001 18c 001 188 001 108 000
1c8 02e 049 02e 1d0 02e 158 02d
18c 001 190 001 194 001 1a4 027
108 000 1b8 02d 1e8 02c 0b4 02d
0ac 02d 188 001 080 012 110 012
08c 012 130 012 1fc 012 0e4 012
0f4 011 130 011 1ac 011 0f4 011
1ac 012 0f4 011 0f4 011 104 013
028 013 104 013 0f4 011 0f4 011
0f4 011 0f4 011 0f4 011 0f4 011
0f4 011 048 013 0bc 02d 000 000
0c0 02d 000 000 0c4 02d 000 000
0c8 02d 000 000 0cc 02d 000 000
0d0 02d 000 000 0d4 02d 000 000
0d8 02d 000 000 0dc 02d 000 000
0e0 02d 000 000 0e4 02d 000 000
0e8 02d 000 000 0ec 02d 000 000
0f0 02d 000 000 0f4 02d 000 000
0f8 02d 000 000 0fc 02d 000 000
100 02d 000 000 020 010 020 010
028 014 020 014 020 010 020 010
020 010 020 010 010 008 010 008
010 008 010 008 004 002 004 002
010 002 010 008 141 020 141 0a0
101 080 101 080 101 080 101 080
101 080 010 008 042 021 042 121
002 101 002 101 002 101 002 101
002 101 010 008 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 198 001
19c 001 198 001 19c 001 19c 001
1d0 02e 1d0 02e 198 001 16c 13a
000 080 06f 136 000 015 174 02e
16c 02e 1a0 018 1bc 018 1bc 018
1b0 018 1bc 018 1bc 018 1bc 018
18c 018 1bc 018 1bc 018 1bc 018
19c 018 1bc 018 1a8 018 1bc 018
1bc 018 188 018 0f0 000 0f0 000
0f0 000 1d8 02e 000 000 021 008
042 010 063 018 084 020 0a5 028
0c6 030 0e7 038 108 040 129 048
14a 050 16b 058 18c 060 1ad 068
1ce 070 1ef 078 031 009 010 001
073 019 052 011 0b5 029 094 021
0f7 039 0d6 031 139 049 118 041
17b 059 15a 051 1bd 069 19c 061
1ff 079 1de 071 062 012 043 01a
020 002 001 00a 0e6 032 0c7 03a
0a4 022 085 02a 16a 052 14b 05a
128 042 109 04a 1ee 072 1cf 07a
1ac 062 18d 06a 053 01b 072 013
011 00b 030 003 0d7 03b 0f6 033
095 02b 0b4 023 15b 05b 17a 053
119 04b 138 043 1df 07b 1fe 073
19d 06b 1bc 063 0c4 024 0e5 02c
086 034 0a7 03c 040 004 061 00c
002 014 023 01c 1cc 064 1ed 06c
18e 074 1af 07c 148 044 169 04c
10a 054 12b 05c 0f5 02d 0d4 025
0b7 03d 096 035 071 00d 050 005
033 01d 012 015 1fd 06d 1dc 065
1bf 07d 19e 075 179 04d 158 045
13b 05d 11a 055 0a6 036 087 03e
0e4 026 0c5 02e 022 016 003 01e
060 006 041 00e 1ae 076 18f 07e
1ec 066 1cd 06e 12a 056 10b 05e
168 046 149 04e 097 03f 0b6 037
0d5 02f 0f4 027 013 01f 032 017
051 00f 070 007 19f 07f 1be 077
1dd 06f 1fc 067 11b 05f 13a 057
159 04f 178 047 188 048 1a9 040
1ca 058 1eb 050 10c 068 12d 060
14e 078 16f 070 080 008 0a1 000

.bram_init 16
014 100 009 180 00a 180 00a 080
000 000 000 184 066 180 000 18c
13c 033 1f2 1ff 01e 080 000 000
00a 180 140 033 000 188 066 180
000 18c 000 008 1e9 1ff 1f8 07f
008 180 004 080 000 080 144 0b3
000 190 000 02c 000 00c 000 008
000 080 114 1fd 000 004 1c7 1ff
000 100 148 133 000 080 10e 1fd
004 080 008 180 008 000 000 000
000 008 0aa 055 0aa 055 008 088
000 0c1 000 180 000 000 000 000
004 000 155 02a 155 02a 000 000
000 000 004 000 000 080 00b 180
1fc 07f 004 080 000 180 14c 1b3
000 080 0f4 1fd 001 080 004 080
004 000 000 000 000 080 000 000
1f0 07f 010 180 00c 000 008 080
004 080 002 180 000 030 0aa 1d5
0aa 1d5 000 080 019 180 194 1ff
16a 1ff 000 080 000 080 0aa 1d5
0aa 1d5 017 180 000 080 155 1aa
155 1aa 01a 180 189 1ff 15f 1ff
000 080 155 1aa 155 1aa 019 180
000 004 004 080 010 180 00c 000
008 080 010 000 000 000 002 100
001 080 000 108 000 180 1e3 1ff
002 100 000 108 000 100 002 180
001 080 001 080 1e3 1ff 002 100
001 080 000 108 000 180 1e2 1ff
002 100 000 108 000 100 002 180
001 080 001 080 1e1 1ff 1f0 07f
010 180 00c 000 008 080 004 080
000 030 1ff 0ff 030 100 002 180
000 034 001 000 000 080 01a 180
157 1ff 12d 1ff 000 080 000 100
001 000 022 000 001 180 001 000
000 010 008 068 000 190 002 180
000 18c 000 180 1ff 1ff 002 100
001 080 001 100 1f3 17f 004 080
010 180 00c 000 008 080 010 000
000 000 00b 000 001 100 001 000
000 010 008 068 000 110 002 100
000 108 000 080 001 080 1dc 1ff
001 000 1ff 07f 1f9 1ff 001 000
1ff 07f 1e2 1ff 000 080 1e8 1ff
1cc 07f 034 180 030 000 02c 080
028 100 024 180 020 000 01c 080
018 100 014 180 010 000 00c 080
008 100 004 080 002 180 000 030
000 040 000 034 02e 000 004 080
000 080 013 000 000 080 150 0b3
000 180 001 180 000 100 003 100
020 140 002 180 024 180 000 000
150 033 000 080 000 008 138 1ff
000 100 154 133 000 080 052 1fd
103 1ff 0d9 1ff 000 000 158 033
000 080 000 0d0 001 180 000 100
000 100 003 180 020 1c0 020 100
03d 000 000 000 158 033 000 080
002 180 000 008 121 1ff 000 100
154 133 000 080 03b 1fd 032 000
001 080 1d5 1ff 00f 000 001 080
001 180 000 1ac 000 12c 000 0ac
000 184 000 180 1ff 0bf 004 000
000 008 000 004 10d 1ff 001 100
1cd 1ff 001 180 1f6 1ff 014 000
001 080 001 180 000 1ac 000 1ac
000 0ac 002 100 000 004 000 100
00d 180 1ff 0bf 000 084 000 004
005 000 000 00c 000 008 000 004
0f7 1ff 001 100 1cd 1ff 001 180
1f1 1ff 001 100 1f3 07f 008 080
1f1 07f 00c 000 000 00c 000 000
1ed 07f 000 004 004 080 034 180
030 000 02c 080 028 100 024 180
020 000 01c 080 018 100 014 180
010 000 00c 080 008 100 034 000
000 000 1d8 07f 028 180 024 000
020 080 01c 100 018 180 014 000
010 080 00c 100 008 180 004 080
0ff 100 000 180 1f0 0ff 15c 1b3
000 02c 000 030 000 0b4 000 008
000 080 0ff 000 1e3 1fc 07f 000
000 100 160 133 000 080 1de 1fc
000 004 091 1ff 000 100 168 133
000 080 1d8 1fc 008 110 000 141
000 000 004 090 000 0c1 000 000
1ff 1ff 1fc 1ff 001 080 000 080
02d 000 004 080 010 090 000 0c1
000 100 004 100 000 004 000 180
004 180 008 180 00c 180 010 080
1fb 0ff 001 080 000 180 000 080
16c 1b3 010 090 000 0c1 000 080
000 080 1b8 1fc 000 180 040 03c
17d 000 000 080 000 008 06b 1fe
000 0a4 000 10c 000 048 000 18c
000 010 000 004 1a6 1fe 000 004
05e 1ff 000 100 170 133 000 080
1a5 1fc 000 180 174 1b3 000 080
1a1 1fc 052 1ff 028 1ff 001 080
008 110 000 141 000 080 004 080
010 090 000 0c1 000 100 045 000
002 000 000 080 000 180 003 080
020 0c0 031 000 00c 090 000 0c1
001 100 000 100 000 100 178 133
004 080 000 080 187 1fc 000 180
040 03c 17d 000 000 008 000 080
03a 1fe 000 09c 000 10c 000 028
000 010 000 004 000 18c 175 1fe
000 004 02d 1ff 000 180 170 1b3
000 080 174 1fc 000 100 174 133
000 080 170 1fc 004 080 028 180
024 000 020 080 01c 100 018 180
014 000 010 080 00c 100 008 180
028 000 000 000 000 180 164 1b3
000 080 182 1ff 00c 000 001 100
001 080 000 084 000 084 000 104
000 008 001 180 002 100 000 108
000 100 1c4 1ff 001 080 1f9 1ff
000 080 004 080 008 080 00c 080
010 180 1fb 1ff 1bc 1ff 1e0 07f
020 180 01c 000 018 080 014 100
010 180 00c 000 008 080 004 080
000 180 17c 1b3 000 030 000 02c
000 008 000 080 000 080 13a 1fc
000 004 1ed 1fe 000 000 180 033
000 080 134 1fc 000 004 029 1ff
033 000 000 034 000 081 000 038
002 180 000 101 000 0c0 000 044
002 180 000 044 000 008 000 004
038 1ff 000 040 000 180 000 008
000 004 06e 1ff 000 03c 000 000
000 004 001 180 000 008 0a1 1ff
000 030 000 184 000 004 023 000
000 000 184 033 001 180 000 080
002 180 000 008 10f 1fc 000 000
188 033 000 080 002 180 000 008
109 1fc 000 000 18c 033 000 080
002 180 000 008 103 1fc 000 100
190 133 000 080 0ff 1fc 000 004
004 080 020 180 01c 000 018 080
014 100 010 180 00c 000 008 080
020 000 000 000 000 180 194 1b3
000 080 001 080 0ef 1fc 1f0 1ff
1fc 07f 004 180 010 094 000 0c1
000 100 002 180 006 000 001 100
021 000 004 180 004 000 000 000
000 000 198 033 000 180 008 114
000 141 000 014 000 041 000 180
000 180 19c 1b3 000 000 000 180
1a0 1b3 000 080 002 100 000 00c
000 080 1ea 07f 000 080 001 080
07f 080 006 080 000 180 000 080
000 080 000 094 000 180 000 100
1f4 1ff 000 000 010 094 000 0c1
001 100 1a4 033 000 100 000 080
004 194 000 1c1 000 114 000 141
000 000 000 080 1a8 0b3 000 100
000 080 1ac 0b3 000 080 000 080
1cd 07f 000 080 1cb 07f 000 080
000 084 000 080 000 080 000 080
001 080 07f 080 000 080 1f4 1ff
000 010 000 100 1b0 133 000 080
000 080 1b4 0b3 000 100 000 00c
000 080 00c 000 000 000 1ff 17f
000 000 1b8 033 000 080 000 104
001 100 07f 100 000 080 000 100
004 000 000 000 000 080 1f5 17f
000 000 000 100 000 180 1bc 133
1c0 1b3 000 080 000 100 000 080
000 100 000 084 000 000 000 100
1c4 133 000 180 0ff 080 000 080
001 100 07f 100 000 018 000 180
1c8 1b3 000 000 015 000 000 100
1ff 17f 000 01c 1fe 17f 000 118
000 100 000 000 005 000 004 014
000 041 000 000 00c 000 000 100
1cc 133 000 000 000 100 000 090
000 080 000 180 003 000 000 100
1ed 17f 000 000 000 114 000 141
000 080 1f8 1ff 000 100 1d0 133
000 080 000 100 1d4 133 000 000
000 080 000 100 1d8 133 000 000
000 080 000 100 1dc 133 000 000
000 080 000 000 010 094 000 0c1
000 100 000 100 003 100 004 100
000 004 001 080 000 080 000 000
000 100 1e0 133 000 080 000 100
1e4 133 000 080 000 180 000 100
1ff 0ff 000 000 000 008 000 004
000 104 001 080 007 000 1fc 07f
004 080 143 1ff 004 080 004 000
000 000 000 000 1e4 07f 01c 000
018 080 014 100 010 180 00c 000
008 080 004 080 000 030 000 034
028 000 1ff 081 010 080 000 000
034 034 000 080 000 100 000 00c
019 1fc 004 080 01c 000 018 080
014 100 010 180 00c 000 008 080
01c 000 000 000 016 000 1ff 0ff
00f 080 013 080 000 100 1ff 181
000 180 066 000 000 004 000 008
000 1fe 00a 180 000 020 000 100
000 014 000 010 000 100 000 00c
038 134 000 080 1fb 1fb 1e2 1ff
00c 080 014 180 014 100 000 1bc
019 000 1ff 0ff 1ff 09f 016 080
00a 080 00a 180 016 080 00a 100
000 19c 000 108 000 084 000 118
000 084 000 180 066 000 000 008
1e0 1fd 000 018 000 010 000 100
000 014 000 00c 000 008 03c 134
1e1 1ff 002 080 01e 080 01e 000
000 0c4 00a 180 016 080 00a 100
000 19c 000 108 000 184 000 118
000 084 000 180 066 000 000 008
1c8 1fd 000 018 000 010 000 100
000 014 000 00c 000 008 040 134
1c9 1ff 1f4 07f 00c 000 008 080
004 080 000 024 000 08c 000 034
000 180 000 194 000 020 044 1b4
000 008 000 114 000 008 000 080
000 018 000 030 000 00c 000 010
1b1 1fb 000 004 000 008 183 1ff
000 100 048 134 000 080 1aa 1fb
004 080 00c 000 008 080 00c 000
000 000 000 000 163 032 16e 034
06f 031 164 032 06f 039 16d 130
020 0ba 130 012 00a 03c 000 000
13d 09e 13d 09e 13d 09e 120 09e
16d 198 074 0b3 021 133 06d 198
13d 09e 13d 09e 13d 09e 13d 09e
000 085 174 1b7 120 133 16d 137
172 1b2 02e 0b6 000 105 173 132
120 028 045 110 074 190 162 030
020 13a 174 1b7 16d 1b7 174 032
12e 03c 000 000 120 1b7 079 0b7
16e 1b7 175 0b1 065 0bb 072 0b9
12c 139 06f 0b1 16e 034 000 000
165 0b6 00a 0ba 000 000 063 0b7
065 036 000 100 038 027 060 027
094 027 0ac 027 14c 027 13c 027
0d8 027 100 027 10c 027 148 124
159 1b1 036 0a2 000 100 144 01a
16d 1a6 172 0b5 000 100 16f 0b6
064 090 03a 0b8 000 000 025 03c
078 036 000 000 078 019 000 000
000 010 000 000 000 180 14f 124
152 021 061 038 164 1b2 130 012
10a 014 000 000 14f 124 152 021
061 033 164 032 178 032 174 0b1
025 010 02c 03c 174 1b7 038 098
000 085 065 034 173 1bc 120 0b6
06c 0b6 16e 1b7 075 0b7 062 010
065 010 163 032 072 038 065 136

.bram_init 17
000 04c 000 044 000 040 000 030
000 034 003 100 000 0b8 0ff 100
001 180 030 100 1ff 17f 004 100
1e7 17f 002 180 1e5 1ff 000 004
004 080 034 180 030 000 02c 080
028 100 024 180 020 000 01c 080
018 100 014 180 010 000 00c 080
008 100 034 000 000 000 19c 07f
044 180 040 000 03c 080 038 100
034 180 030 000 02c 080 028 100
024 180 020 000 01c 080 018 100
014 180 010 000 00c 080 008 180
004 080 004 080 000 040 002 080
000 060 000 180 002 080 050 000
181 000 1ff 1ff 000 004 004 080
044 180 040 000 03c 080 038 100
034 180 030 000 02c 080 028 100
024 180 020 000 01c 080 018 100
014 180 010 000 00c 080 008 180
064 000 000 000 000 080 000 080
000 180 01f 100 06a 000 009 100
02a 180 02e 080 07f 100 010 080
016 100 1e0 0ff 0ff 080 014 080
002 080 000 180 184 1ae 000 084
000 080 000 000 001 180 000 000
001 100 1f3 07f 03d 000 002 180
004 180 1fa 1ff 008 180 1f8 1ff
010 180 1f6 1ff 01e 100 1d0 0ff
0ff 080 00a 100 040 080 004 000
00a 000 000 0e4 1ed 1ff 00a 080
020 180 000 0b4 1e9 1ff 00c 180
040 000 000 080 004 000 03b 000
004 080 020 180 000 034 1e0 1ff
000 0b4 028 180 1dd 1ff 005 080
040 080 1b1 07f 040 180 1d8 1ff
06c 080 006 080 080 080 002 000
000 181 080 180 1d1 1ff 068 180
006 180 100 080 002 000 000 181
100 180 1ca 1ff 04c 080 003 080
080 181 1c6 1ff 1fe 07f 07a 080
074 080 000 084 1c1 07f 003 000
1bf 1ff 000 080 020 100 19b 0ff
0ff 000 002 080 000 004 061 000
000 004 00f 000 000 180 17c 1ae
000 080 008 000 007 000 008 180
029 000 000 180 000 194 028 180
000 034 0c4 000 000 064 1a8 1ff
063 080 007 080 000 080 001 000
004 000 050 080 000 054 1f0 1ff
073 080 021 080 000 080 004 180
004 000 000 080 180 0ae 000 080
040 080 1ff 17f 002 000 000 008
000 004 00b 1ff 000 030 000 060
1df 1ff 000 008 020 080 000 000
161 0ff 1ff 0ff 000 0dc 1fa 07f
1d9 1ff 000 0ac 1fc 1ff 000 184
000 080 000 008 001 180 000 000
155 0ff 1d1 1ff 064 080 069 000
000 004 03c 000 080 080 030 000
000 081 029 000 004 180 000 100
008 080 009 000 000 18c 000 184
000 100 000 108 000 084 000 038
000 03c 000 182 000 184 1ef 1ff
006 000 006 180 000 084 000 000
000 0ac 007 000 00a 000 000 00c
000 004 000 008 0d3 1ff 000 060
040 080 000 02c 000 010 006 000
1fe 07f 004 080 000 02c 002 000
1ee 07f 010 100 06e 000 050 000
001 180 04f 000 000 080 004 080
01f 100 000 03c 1d7 1ff 100 100
000 080 004 080 1fa 07f 000 101
003 000 000 004 1f6 1ff 000 004
1f4 1ff 075 080 017 080 1ef 1ff
00a 000 080 080 02f 000 000 081
029 000 004 180 000 100 008 080
000 184 1f9 1ff 007 000 000 084
1e9 1ff 006 180 000 000 000 0ac
1d0 07f 000 00c 000 004 000 008
1ca 1ff 06f 080 014 080 070 080
005 080 010 180 010 000 078 000
1e5 1ff 078 080 006 080 058 080
010 000 1e0 0ff 010 001 1de 1ff
000 008 025 080 000 000 0ea 0ff
002 180 071 000 008 000 000 000
1d5 1ff 000 180 004 080 000 100
1d8 1ff 000 080 100 100 004 080
000 04c 1fa 07f 000 101 0ff 180
1f7 07f 1ff 1ff 1f5 1ff 002 180
008 080 008 000 001 080 029 000
000 064 004 080 000 1a0 000 064
000 02c 02b 000 000 008 030 080
000 000 0c8 0ff 020 000 001 180
000 0b0 000 184 02e 000 000 030
000 1dc 000 014 030 000 000 1b4
000 060 000 05c 000 0b4 037 000
006 082 1e3 07f 192 1ff 04c 000
048 100 000 008 020 080 000 000
04c 000 048 100 0af 0ff 001 180
000 194 1f6 1ff 000 05c 1de 1ff
000 1dc 1fb 1ff 002 180 000 008
000 004 000 000 0a3 0ff 1dd 1ff
006 082 1db 07f 002 100 020 080
002 000 02b 080 000 002 002 000
02d 080 001 180 000 008 1f2 1ff
000 008 030 080 001 180 000 000
091 0ff 1cc 1ff 1ff 07f 000 004
000 080 000 008 000 000 08a 0ff
1c9 1ff 000 008 020 080 001 180
000 000 084 0ff 000 184 1fa 07f
000 008 000 000 080 07f 025 080
001 100 004 080 001 000 002 100
08e 0ff 001 180 000 008 000 004
000 000 074 0ff 1f2 1ff 1fc 07f
004 080 0dc 002 1ff 07f 0c1 002
004 080 004 000 000 000 1fc 07f
004 080 00d 080 0dd 002 004 080
004 000 000 000 1f8 07f 008 180
004 080 0ff 180 000 004 0d4 002
00a 080 002 080 1f1 1ff 000 004
004 080 008 180 008 000 000 000
1ff 0ff 000 000 001 080 000 000
000 000 000 000 1f4 07f 00c 180
008 000 004 080 000 034 1ff 0ff
000 024 1ff 07f 000 018 010 080
010 180 000 090 000 030 000 00c
010 100 000 194 000 110 1ff 17f
000 114 010 100 000 1a4 1ff 17f
000 11c 010 100 000 00c 010 080
000 084 000 088 000 088 000 10c
000 08c 000 004 000 008 00c 180
008 000 004 080 00c 000 000 000
1c4 07f 03c 180 038 000 034 080
030 100 02c 180 028 000 024 080
020 100 01c 180 018 000 014 080
010 100 00c 180 008 000 004 080
000 030 000 058 000 034 000 054
000 02c 000 004 022 000 01b 000
000 004 004 000 000 00c 000 000
004 180 000 0b4 000 000 000 004
000 008 004 080 03c 180 038 000
034 080 030 100 02c 180 028 000
024 080 020 100 01c 180 018 000
014 080 010 100 00c 180 008 000
03c 000 000 000 003 000 000 000
004 080 000 000 000 080 1e8 1ff
000 050 000 008 054 000 002 000
03c 1fe 007 000 004 000 000 188
004 000 000 100 000 0b4 1db 1ff
1ff 07f 000 188 008 000 004 000
000 010 000 000 004 080 0b0 000
000 0b4 1d1 1ff 085 000 000 05c
000 004 082 000 000 084 01e 100
004 080 1e0 07f 000 000 1dd 1ff
001 100 020 080 000 104 000 0d8
000 160 000 090 000 108 000 080
000 00c 000 05c 000 058 000 000
01f 100 001 180 001 080 000 108
01f 100 01f 180 000 104 001 180
000 03c 000 1dc 000 08c 000 024
000 038 000 184 000 020 000 008
000 108 01f 180 001 100 000 0c4
000 09c 000 084 000 040 000 018
000 084 1ff 17f 000 058 000 020
001 000 000 008 000 00c 1e1 07f
001 180 001 100 000 184 000 034
000 104 000 030 195 07f 000 000
004 180 192 1ff 033 000 1ff 0ff
000 00c 011 000 004 000 000 084
004 080 000 000 001 080 188 0ff
000 004 062 000 000 088 000 090
000 084 000 158 000 030 000 084
000 034 17e 1ff 000 004 030 000
000 05c 000 004 02d 000 000 084
021 100 020 100 000 018 000 080
021 100 01f 180 009 180 000 080
000 104 000 090 000 108 000 118
000 0d8 000 10c 1ab 1ff 040 100
000 108 001 080 000 114 000 098
000 108 000 08c 000 110 000 100
1a1 1ff 012 000 000 05c 000 004
00f 000 000 084 01f 100 18e 17f
001 100 020 080 000 080 000 018
005 080 000 010 000 100 000 00c
191 1ff 000 104 1df 1ff 1ff 17f
000 108 010 000 002 000 000 000
010 100 000 008 000 108 008 080
100 1ff 002 000 000 080 008 180
000 08c 000 188 000 010 0f0 180
004 080 002 000 000 080 004 180
000 08c 000 188 000 010 00c 080
002 180 002 000 000 180 002 080
000 184 000 088 001 080 000 108
001 080 001 080 000 084 000 108
000 004 000 084 000 000 1ff 17f
010 000 002 000 000 000 000 008
008 180 0ff 080 002 000 000 180
000 188 000 010 00f 080 004 180
002 000 000 180 000 188 000 010
003 080 002 180 002 000 000 180
000 188 000 00c 001 080 000 008
001 080 001 100 002 080 000 084
000 108 000 104 000 184 000 000
1fc 07f 004 080 000 080 0e1 1ff
000 010 000 004 004 080 004 000
000 000 1ec 07f 008 180 004 080
013 180 003 180 003 180 000 014
0d4 1ff 000 100 004 180 000 004
000 008 004 080 008 180 014 000
000 000 000 180 1d4 1ae 000 080
000 010 000 108 000 080 000 00c
002 000 000 000 000 100 008 180
001 000 000 10c 002 180 000 18c
002 100 008 180 1ff 1ff 000 184
1f3 1ff 000 080 1d8 0b0 000 100
000 010 1ff 1ff 000 120 007 180
000 014 017 180 003 000 003 080
1f8 07f 000 084 000 108 00f 000
000 000 1d8 030 000 080 000 108
000 000 001 080 000 190 0ff 000
002 000 008 180 000 010 000 000
000 18c 1f7 17f 000 004 000 000
000 080 008 000 000 194 0ff 080
002 080 008 180 000 094 000 080
1f9 0ff 000 18c 000 194 0ff 080
002 080 008 180 000 094 000 080
1fa 0ff 000 18c 000 194 0ff 080
002 080 008 180 000 094 000 080
000 1a4 1fb 1ff 000 08c 0ff 180
002 180 008 080 000 18c 000 080
1fc 1ff 000 094 000 08c 0ff 180
002 180 008 080 000 18c 000 080
1fd 1ff 000 0a4 000 08c 0ff 180
002 180 1fe 0ff 000 18c 000 180
008 080 000 08c 000 194 0ff 080
002 080 008 180 000 094 000 080
1ff 0ff 000 1a4 000 094 0ff 080
002 080 008 080 000 094 000 180
000 08c 1a7 1ff 000 000 008 190
000 1c1 1a8 0b0 000 000 004 110
000 141 000 000 1fc 0ff 001 100
000 100 00c 090 000 0c1 000 100
008 180 001 000 000 100 002 000
000 000 000 000 1fc 1ff 008 190
000 1c1 019 080 000 000 004 110
000 141 000 000 1fc 0ff 001 100
000 100 00c 090 000 0c1 000 100
008 180 001 000 000 100 002 000
000 000 000 000 1fc 1ff 000 000
000 000 000 000 1fc 07f 004 080
1ff 101 009 100 000 180 134 1b3
000 008 000 080 143 1fd 004 080
004 000 000 000 1ff 17f 00f 100
00a 100 066 100 1ff 181 000 10c
000 000 00a 100 138 033 000 080
135 1fd 1f2 1ff 1ff 1ff 1ff 19f

.bram_init 18
097 001 000 080 000 000 108 02d
000 084 000 100 000 180 000 080
000 008 000 18c 127 001 000 080
001 080 000 080 000 080 104 0ad
000 000 1ff 1ff 1dc 07f 000 100
008 080 0ef 001 1fb 1ff 000 080
000 000 108 02d 000 084 000 100
000 180 000 080 001 100 000 18c
111 001 000 080 001 080 000 080
1ca 1ff 000 100 10c 12d 000 080
000 100 110 12d 000 000 000 080
000 100 114 12d 000 000 000 080
1ff 17f 00a 180 000 100 000 100
118 12d 000 080 000 000 000 080
11c 0ad 000 100 000 080 000 000
001 080 040 100 1fd 1ff 000 000
1a8 07f 044 180 040 000 03c 080
038 100 034 180 030 000 02c 080
028 100 024 180 020 000 01c 080
018 100 014 180 010 000 00c 080
008 180 004 080 000 040 000 100
120 12d 000 02c 000 080 000 180
000 000 000 080 000 100 000 080
124 1ad 128 02d 12c 0ad 130 12d
000 100 000 000 000 100 000 080
000 180 000 000 000 080 000 100
134 1ad 138 02d 13c 0ad 140 12d
000 180 000 000 000 180 000 080
048 000 04c 000 001 180 000 004
071 001 0ff 000 01b 100 0ff 180
019 100 000 004 06b 001 054 080
000 004 068 001 055 080 0ff 080
000 104 000 080 002 100 004 080
01d 000 07e 080 005 000 000 004
05d 001 054 180 000 108 0ff 080
000 080 001 100 013 080 1f8 07f
1ff 1ff 0ff 000 00a 080 00d 100
000 104 174 000 0ff 080 018 100
01e 100 024 000 1ff 17f 017 080
021 080 002 100 000 108 000 100
000 000 000 080 144 0ad 000 000
054 000 000 138 000 000 000 064
000 100 012 180 000 100 054 080
18a 000 005 000 003 100 000 138
004 180 1e0 1ff 001 100 008 000
1f6 1ff 1db 1ff 089 100 0f0 100
012 100 07f 100 012 100 085 100
0c3 100 000 00c 1b5 1ff 000 108
000 100 097 100 1b1 07f 000 018
000 014 04c 000 048 180 000 008
111 1ff 1aa 1ff 0ff 100 1f2 17f
048 100 1a6 07f 04c 100 1ff 0ff
048 080 000 138 000 00c 000 108
000 084 1c2 000 000 000 008 080
1ff 0ff 000 008 02a 001 000 000
150 02d 048 180 000 080 000 008
000 18c 050 001 000 008 020 080
020 001 000 008 008 080 1ff 17f
01c 001 1fc 0ff 07e 000 04c 080
050 100 000 084 000 000 048 080
000 084 000 100 000 000 000 004
013 1ff 048 100 000 108 000 100
00e 000 000 100 050 080 000 104
000 080 176 07f 000 018 000 014
04c 000 048 180 000 008 001 100
0d5 1ff 1f5 1ff 000 000 148 02d
000 100 000 000 14c 02d 000 080
000 00c 024 001 1eb 07f 000 100
005 000 000 100 008 080 001 100
1f0 000 04c 080 048 100 000 104
1f9 17f 1e0 1ff 000 100 008 080
1e8 000 048 080 1ff 0ff 048 080
048 080 1f9 07f 151 1ff 000 000
1ff 0ff 000 004 004 080 044 180
040 000 03c 080 038 100 034 180
030 000 02c 080 028 100 024 180
020 000 01c 080 018 100 014 180
010 000 00c 080 008 180 058 000
000 000 048 080 04c 100 138 17f
000 084 000 100 000 080 1c5 000
048 080 001 080 048 080 130 1ff
048 080 12e 07f 000 100 008 080
1bc 000 048 080 1ff 0ff 1f7 1ff
048 080 04c 100 125 17f 1ff 17f
000 0b8 00d 080 001 100 000 00c
000 108 000 084 141 000 000 000
048 180 150 02d 000 080 000 18c
000 008 1d4 000 000 000 020 080
1ff 0ff 000 008 1a2 000 000 008
008 080 1ff 17f 19e 000 1fc 0ff
04c 080 1ff 0ff 009 000 048 100
04c 080 106 0ff 04c 080 000 060
005 100 048 080 008 080 04c 080
0ff 1ff 000 100 020 080 001 100
18c 000 1f5 1ff 000 100 008 080
1ff 07f 187 000 1f3 1ff 048 080
04c 100 0f2 17f 000 08c 000 088
000 000 150 02d 000 080 1aa 000
04c 080 1b9 1ff 001 180 0e8 1ff
000 100 008 080 176 000 048 080
1ff 0ff 048 080 048 080 1f9 07f
04c 080 0de 07f 000 100 005 000
000 100 020 080 001 100 169 000
04c 080 000 060 1fa 17f 048 080
002 080 1d2 1ff 000 100 008 080
1ff 07f 15f 000 1f9 1ff 048 080
04c 100 0ca 17f 000 0b8 001 100
000 00c 000 108 000 084 0e8 000
000 000 048 180 150 02d 000 080
1ff 17f 000 18c 17b 000 000 000
020 080 000 008 14a 000 000 008
008 080 1ff 17f 146 000 1fc 07f
1a8 1ff 010 100 000 080 012 100
00d 080 1ff 17f 000 100 1ff 1ff
003 180 000 100 000 100 000 180
000 000 006 100 000 0e0 013 000
000 080 000 100 007 080 131 000
09f 1ff 1fc 0ff 000 180 1fa 0ff
000 100 001 080 000 080 002 080
000 000 000 100 000 060 003 100
006 100 000 0e0 048 080 005 000
04c 080 014 000 000 100 00c 000
000 100 008 080 11a 000 048 080
1ff 0ff 048 080 1f4 1ff 000 100
020 080 001 100 112 000 04c 080
000 064 1fa 17f 048 080 00d 080
04c 080 000 008 000 004 0b3 000
000 004 0b8 000 048 100 04c 080
073 0ff 000 10c 000 108 181 1ff
000 100 008 080 1ff 0ff 0fd 000
1ee 1ff 04c 080 000 084 000 000
000 080 000 088 021 080 000 084
000 100 134 12d 000 000 01b 000
000 080 000 000 140 02d 000 180
006 080 000 008 000 084 093 000
000 080 009 100 001 080 015 100
000 080 000 180 138 1ad 000 080
000 100 000 180 002 100 000 100
000 000 154 02d 000 100 000 080
001 080 000 080 000 180 130 1ad
000 100 000 080 000 100 0f2 1ff
000 000 1ec 1ff 000 10c 003 180
008 000 000 180 000 000 0ff 17f
0fe 17f 080 0c0 080 0c0 011 000
000 180 000 000 005 000 008 000
000 180 000 000 013 000 000 000
001 080 001 100 1fa 1ff 000 004
000 000 000 180 000 000 1f1 07f
000 110 000 00c 000 18c 000 08c
004 080 004 100 1f7 07f 000 080
000 000 000 180 000 004 1f1 1ff
1f8 07f 008 180 004 080 01f 100
00c 080 000 100 154 12e 000 080
016 100 1ff 1ff 000 100 000 004
004 080 008 180 008 000 000 000
000 000 158 02e 000 100 002 180
000 02c 000 18c 000 100 006 000
172 001 000 008 173 001 000 02c
1ef 1ff 001 000 000 180 1ec 07f
1ff 07f 008 000 000 100 154 12e
000 080 016 100 001 180 000 100
1e3 1ff 000 000 000 000 1e0 1ff
1fc 07f 004 080 006 080 1d1 1ff
001 080 15b 001 000 000 002 000
000 000 000 018 000 100 000 014
001 000 000 100 1f9 1ff 015 080
000 194 013 080 000 018 000 100
1ff 17f 002 100 000 000 000 110
000 180 000 110 000 010 000 180
1f8 1ff 000 014 000 100 000 014
001 000 000 100 1fb 07f 1f3 1ff
000 000 1fd 1ff 000 00c 000 000
001 100 001 180 1ff 07f 1fc 07f
000 000 000 008 000 180 003 000
000 084 000 000 001 100 1fb 1ff
010 000 000 080 1ff 1ff 000 098
000 090 000 000 000 000 000 01c
000 018 000 19c 000 098 001 080
000 198 1f6 07f 000 004 000 000
000 080 1fe 1ff 000 010 007 000
000 080 001 000 1ff 1ff 1ff 0ff
001 100 1fa 07f 000 18c 002 180
000 000 001 000 1ff 07f 1fc 1ff
000 108 000 00c 003 100 000 084
000 000 000 000 1fd 07f 001 180
1fa 1ff 002 100 001 100 01b 000
1f8 07f 008 180 004 080 000 100
000 000 000 02c 006 000 0ff 080
004 080 008 180 008 000 000 000
008 100 000 000 000 008 0ff 080
1f8 07f 1ff 07f 002 080 004 180
002 000 008 180 000 184 002 080
1ff 0ff 1ef 1ff 1ff 0ff 000 000
1f8 07f 008 180 004 080 002 000
002 000 006 000 004 180 0ff 180
000 004 000 000 002 000 1ff 1ff
000 004 004 080 008 180 008 000
000 000 1f0 07f 010 180 00c 000
008 080 004 080 000 02c 002 080
000 030 000 080 002 080 008 000
1ff 0ff 009 000 004 180 000 008
000 000 002 000 1ff 0ff 000 080
001 180 1f9 07f 000 004 004 080
010 180 00c 000 008 080 010 000
000 000 1dc 07f 004 080 014 000
000 000 160 02e 008 080 00c 100
000 008 000 080 010 180 00c 180
000 080 018 080 01c 100 020 180
024 000 0de 000 004 080 024 000
000 000 1f0 07f 010 180 00c 000
008 080 004 080 000 100 164 12e
000 02c 000 080 000 080 000 000
002 080 002 080 00c 000 1ff 0ff
000 004 004 080 010 180 00c 000
008 080 010 000 000 000 000 000
002 000 1ff 0ff 000 080 001 180
004 180 000 008 1f9 07f 00a 080
000 000 1ee 0ff 1ee 1ff 001 000
000 01c 024 080 000 004 00a 000
000 180 168 1ae 000 080 016 180
000 180 000 080 066 000 000 180
000 000 1f8 07f 008 180 004 000
004 100 0ff 000 000 014 000 024
000 000 001 080 1f7 0ff 0ff 080
000 084 020 100 000 104 1f8 07f
02b 080 02d 080 02d 080 000 100
004 080 001 100 000 000 002 080
030 080 02a 080 000 080 078 080
020 080 023 080 0ef 080 005 000
001 000 000 01c 010 000 002 080
000 080 039 180 1ff 0ff 005 000
1ff 07f 020 000 1da 07f 0ff 000
1d0 07f 0ff 000 025 000 010 180
000 100 1ff 1ff 014 000 000 084
005 000 000 010 000 00c 000 004
002 000 002 100 000 000 000 01c
001 080 1ea 1ff 000 100 1d7 1ff
1e4 07f 008 000 1e2 1ff 1e1 07f
00a 000 1df 1ff 000 09c 000 18c
010 000 000 00c 010 000 005 000
010 080 1ff 1ff 000 184 1e5 1ff
000 004 001 100 1e2 1ff 001 180
002 000 000 084 002 100 007 000
000 180 168 1ae 000 080 022 180
000 180 1ff 0ff 002 000 000 180
008 180 004 000 008 000 000 000
000 000 1cc 07f 034 180 030 000
02c 080 028 100 024 180 020 000
01c 080 018 100 014 180 010 000
00c 080 008 100 004 080 000 030
000 081 000 034 000 02c 000 03c
027 080 004 000 1ff 0fe 000 0bc
007 080 01f 000 009 100 000 00c
000 010 000 004 000 008 13e 001
000 010 000 004 0ff 100 000 00c
000 008 12f 001 000 010 000 048

.bram_init 19
000 180 00c 100 165 003 000 02c
00c 080 000 080 005 000 000 180
1ec 1a8 000 080 1ef 1ff 000 180
1f0 1a8 000 080 000 008 122 003
000 0c1 000 180 1e8 1ff 1f0 07f
00c 180 008 000 004 080 000 02c
001 100 005 100 000 100 1f4 128
000 080 00c 000 000 080 000 180
010 100 146 003 000 030 010 080
000 080 00a 000 000 180 1f8 1a8
000 080 108 003 004 080 00c 180
008 000 010 000 000 000 004 080
010 100 000 180 135 003 000 008
010 080 000 080 004 000 000 100
1fc 128 1e3 1ff 000 004 11e 005
000 180 000 1a9 000 008 000 080
0f1 003 1e9 1ff 1fc 07f 004 080
000 100 1c0 12a 000 080 0ea 003
000 100 1c4 12a 000 080 0fa 003
004 080 004 000 000 000 1e0 07f
01c 180 018 000 014 080 010 100
00c 180 008 000 004 080 000 03c
001 080 00e 080 000 100 1c8 12a
000 080 0d4 003 004 080 01c 180
018 000 014 080 010 100 00c 180
008 000 020 000 000 000 000 034
000 080 020 100 000 180 0fc 003
000 02c 020 080 000 100 1cc 12a
000 080 1eb 07f 004 080 020 100
000 180 0f2 003 000 038 020 080
000 100 1d0 12a 000 080 1e1 07f
002 080 001 000 004 000 011 080
008 080 020 100 000 180 0e4 003
000 040 020 080 000 100 1d4 12a
000 080 1d3 07f 006 000 00c 080
000 180 020 100 0d9 003 000 030
000 008 000 080 002 180 004 000
001 080 1c9 07f 007 180 009 000
00b 080 000 100 001 100 001 080
1f9 1ff 000 100 002 100 1fc 1ff
000 100 004 100 1f9 1ff 000 100
1d8 12a 1b7 1ff 1e8 07f 014 180
010 000 00c 080 008 100 004 080
000 030 001 080 00c 080 000 100
1dc 12a 000 080 07f 003 004 080
014 180 010 000 00c 080 008 100
018 000 000 000 000 02c 000 080
018 100 000 180 0a9 003 000 038
018 080 000 100 1e0 12a 000 080
1ed 07f 004 080 018 100 000 180
09f 003 000 034 018 080 000 100
1e4 12a 000 080 1e3 07f 002 080
001 180 00c 080 008 080 000 180
018 100 092 003 000 00c 018 080
000 080 004 000 000 100 1e8 12a
1d5 1ff 000 100 002 000 000 004
000 010 1d2 17f 000 000 001 100
000 000 1f9 1ff 1e4 07f 018 180
014 000 010 080 00c 100 008 180
004 080 000 034 002 100 005 100
000 100 1ec 12a 000 080 035 000
000 080 000 180 01c 100 070 003
000 02c 01c 080 000 180 1f0 1aa
000 080 02a 000 004 080 01c 100
000 180 066 003 000 030 01c 080
000 100 1f4 12a 000 080 1eb 07f
008 080 000 180 01c 100 05c 003
000 034 01c 080 000 180 1f8 1aa
000 100 000 180 001 080 000 100
00f 000 000 100 1fc 12a 1db 1ff
000 180 000 080 006 080 000 010
000 008 000 004 013 003 000 080
001 100 004 180 004 000 1f5 0ff
00d 000 000 180 000 1ab 000 080
009 003 004 080 018 180 014 000
010 080 00c 100 008 180 01c 000
000 000 000 100 004 12b 1bf 1ff
1ec 07f 010 180 00c 000 008 080
004 080 00b 000 000 100 008 12b
000 080 1f4 002 004 080 010 180
00c 000 008 080 014 000 000 000
000 02c 000 030 000 080 014 100
000 180 01e 003 000 034 014 080
000 100 00c 12b 000 080 1ed 07f
001 080 00c 080 004 080 014 100
000 180 012 003 000 008 014 080
000 080 005 000 000 100 010 12b
1e0 1ff 004 100 000 00c 000 004
149 1fe 1dd 1ff 1ec 07f 010 180
00c 000 008 080 004 080 00b 000
000 100 014 12b 000 080 1c6 002
004 080 010 180 00c 000 008 080
014 000 000 000 000 02c 000 030
000 080 014 100 000 180 1f0 002
000 034 014 080 000 100 018 12b
000 080 1ed 07f 001 080 00c 080
004 080 014 100 000 180 1e4 002
000 008 014 080 000 080 005 000
000 100 01c 12b 1e0 1ff 1ff 17f
000 004 05a 006 1de 1ff 1e0 07f
01c 180 018 000 014 080 010 100
00c 180 008 000 004 080 000 030
001 080 00e 080 000 100 020 12b
000 080 194 002 004 080 01c 180
018 000 014 080 010 100 00c 180
008 000 020 000 000 000 000 02c
000 080 020 100 000 180 1bc 002
000 03c 020 080 000 100 024 12b
000 080 1eb 07f 004 080 020 100
000 180 1b2 002 000 040 020 080
000 100 028 12b 000 080 1e1 07f
002 080 000 080 000 100 018 080
008 080 020 100 000 180 1a4 002
000 0b4 020 080 000 100 02c 12b
000 080 1d3 07f 003 080 00c 080
00c 080 000 180 020 100 198 002
000 0b8 020 080 000 080 004 000
000 100 030 12b 1c6 1ff 000 010
000 00c 000 008 000 004 15e 005
1c2 1ff 000 088 000 0c1 001 100
000 100 000 000 1e4 07f 018 180
014 000 010 080 00c 100 008 180
004 080 00d 000 000 100 0d4 12b
000 080 144 002 004 080 018 180
014 000 010 080 00c 100 008 180
01c 000 000 000 000 030 000 034
000 080 01c 100 000 180 16c 002
000 03c 01c 080 000 100 0d8 12b
000 080 1eb 07f 001 080 000 100
000 180 024 080 004 080 01c 100
000 180 15e 002 000 038 01c 080
000 100 0dc 12b 000 080 1dd 07f
002 080 00b 080 008 080 01c 100
000 180 152 002 000 02c 01c 080
000 100 0e0 12b 000 080 1d1 07f
003 080 00c 080 00c 080 000 180
01c 100 146 002 000 02c 01c 080
000 080 004 000 000 100 0e4 12b
1c4 1ff 000 010 000 180 000 008
000 004 196 1fd 188 07f 014 180
010 000 00c 080 008 100 004 080
000 080 000 080 001 000 000 000
09e 006 000 100 014 12d 000 080
0f5 002 000 180 018 1ad 000 080
0f1 002 000 000 01c 02d 000 080
0ed 002 000 080 020 0ad 000 080
0e9 002 000 100 024 12d 000 080
0e5 002 000 180 028 1ad 000 080
0e1 002 000 000 014 02d 000 080
0dd 002 000 080 02c 0ad 000 080
0d9 002 000 100 030 12d 000 080
0d5 002 000 180 014 1ad 000 080
0d1 002 000 000 034 02d 000 080
0cd 002 0b3 1fe 000 080 014 0ad
000 080 0c8 002 000 100 038 12d
000 080 0c4 002 000 180 014 1ad
000 080 0c0 002 000 000 03c 02d
000 080 0bc 002 000 080 000 000
040 0ad 044 02d 000 100 000 080
019 180 0b4 002 000 080 048 0ad
000 100 000 080 04c 0ad 000 080
004 000 020 180 0ab 002 000 180
050 1ad 000 080 020 100 0a6 002
000 000 054 02d 000 080 0a2 002
000 1c0 000 100 000 004 000 008
072 006 000 080 014 0ad 000 080
099 002 000 100 058 12d 000 080
095 002 000 110 000 080 067 006
000 180 014 1ad 000 080 08e 002
000 000 05c 02d 000 080 08a 002
000 120 000 080 05c 006 000 080
014 0ad 000 080 083 002 000 100
014 12d 000 080 07f 002 000 180
060 1ad 000 080 07b 002 000 120
000 0a0 12e 005 000 02c 000 000
000 180 000 120 000 0a0 07a 005
005 000 000 000 064 02d 000 080
06d 002 000 080 014 0ad 000 080
069 002 0bd 1fe 00f 000 000 100
068 12d 000 080 063 002 119 1fd
005 000 000 180 06c 1ad 000 080
05d 002 000 000 014 02d 000 080
059 002 000 080 070 0ad 000 080
055 002 148 000 000 080 000 180
074 0ad 078 1ad 000 100 000 080
04d 002 000 000 000 080 000 080
000 100 014 02d 07c 0ad 074 0ad
078 12d 000 080 000 100 000 000
000 180 040 100 03c 080 14d 000
03c 080 00e 000 000 004 03a 002
01c 180 018 100 03c 080 03e 1fe
000 008 018 080 01c 180 05f 1fe
003 000 000 004 02f 002 000 008
000 004 02c 002 1eb 1ff 1cc 07f
034 180 030 000 02c 080 028 100
024 180 020 000 01c 080 018 100
014 180 010 000 00c 080 008 100
004 080 000 030 000 080 088 0ad
000 180 000 03c 000 080 000 008
000 038 00a 180 000 000 001 080
040 100 1fd 1ff 000 100 000 180
08c 12d 090 1ad 000 080 000 000
00a 080 01f 000 000 004 18a 001
000 180 094 1ad 000 100 00a 000
000 00c 000 100 000 100 000 080
085 000 001 100 040 180 1fc 07f
000 080 004 080 034 180 030 000
02c 080 028 100 024 180 020 000
01c 080 018 100 014 180 010 000
00c 080 008 100 034 000 000 000
000 080 004 100 000 004 16a 001
000 00c 000 008 000 004 16d 001
00a 000 000 008 000 180 009 000
000 100 006 080 040 180 004 100
000 084 175 001 004 080 1ce 1ff
001 080 040 100 1f4 0ff 1fb 1ff
001 180 040 100 05e 000 000 180
060 000 000 00c 000 080 000 100
00a 000 000 080 002 000 001 080
001 100 040 180 1fb 07f 001 080
000 108 000 088 000 080 098 0ad
000 100 000 080 017 000 000 080
015 000 000 100 09c 12d 000 080
000 044 000 000 1b3 001 000 000
00a 180 000 080 006 000 000 004
131 001 004 080 002 080 000 040
001 000 040 080 1f7 1ff 00a 000
001 080 000 138 000 000 000 080
000 100 026 000 001 100 000 100
1a5 1ff 001 080 050 080 000 0c4
000 180 000 080 0a0 1ad 0a4 0ad
000 080 000 100 000 180 00a 000
000 080 007 000 001 000 000 084
00e 000 000 008 000 004 18a 001
001 180 040 180 1f6 07f 000 0b0
1e0 07f 000 100 09c 12d 000 080
181 001 1db 1ff 000 00c 000 008
000 004 17c 001 1f2 1ff 000 000
181 1ff 000 180 0a8 1ad 000 080
000 008 000 180 000 000 00a 000
000 080 19f 07f 006 180 000 10c
000 100 00a 180 000 088 000 000
19d 07f 000 008 000 080 000 100
005 000 000 098 000 100 005 000
195 07f 001 080 040 100 1f8 1ff
000 088 000 000 001 080 001 100
1ee 1ff 1ec 07f 014 180 010 000
00c 080 008 100 004 080 000 180
000 030 000 034 000 038 003 000
000 080 032 180 1ff 17f 00e 180
000 100 104 12d 000 080 000 100
007 080 117 001 004 080 014 180
010 000 00c 080 008 100 014 000
000 000 001 180 000 180 020 000
000 100 001 080 000 12c 006 180
001 080 1ff 1ff 000 108 000 084

.bram_init 20
000 000 000 000 000 080 000 080
000 080 03b 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 080 026 000 0c8 009 034 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
100 000 000 010 000 080 08c 0b4
100 100 000 100 100 180 100 180
006 180 000 000 000 000 004 080
004 100 1fb 1ff 100 080 100 080
100 180 1f0 183 004 180 000 000
004 080 1fd 1ff 1d8 002 1c8 07f
004 080 008 100 00c 180 010 000
014 080 018 100 01c 180 020 000
024 080 028 100 030 100 034 180
038 080 02c 080 000 000 004 080
008 100 00c 180 010 000 014 080
018 100 01c 180 020 000 024 080
028 100 02c 080 030 100 034 180
038 000 000 000 000 000 1bc 07f
044 180 040 000 03c 080 038 100
034 180 030 000 02c 080 028 100
024 180 020 000 01c 080 018 100
014 180 010 000 00c 080 008 180
004 080 000 018 004 080 000 040
03a 000 1df 17f 05d 180 001 100
00a 180 05e 000 041 082 144 080
000 101 013 180 080 180 000 180
004 180 000 1a0 000 000 01b 000
007 000 004 100 1ff 1ff 004 100
000 110 1ff 17f 115 000 004 080
044 180 040 000 03c 080 038 100
034 180 030 000 02c 080 028 100
024 180 020 000 01c 080 018 100
014 180 010 000 00c 080 008 180
044 000 000 000 0b5 000 014 000
022 080 05b 080 00c 080 1f7 07f
0ff 000 017 080 00a 080 000 020
000 1a0 007 000 000 180 001 180
000 180 1d2 1ff 02c 080 0a8 080
00d 080 008 080 0cc 000 07b 080
016 080 007 080 05b 080 013 080
1f8 1ff 002 080 1f0 07f 005 000
07d 080 1f3 0ff 001 080 1eb 07f
004 000 1ff 1ff 1ff 0ff 004 000
000 020 01d 000 1ff 1ff 1e3 1ff
1fe 0ff 1c2 1ff 001 080 1df 07f
004 080 043 080 001 080 004 180
004 080 008 080 000 1ac 1ff 0ff
008 080 00c 000 006 080 004 080
000 0a4 00c 080 001 080 00c 080
07b 000 004 180 001 000 000 000
008 080 1c9 1ff 1f4 17f 1f0 0ff
011 180 1f8 07f 00f 180 000 000
1e0 0ff 001 180 008 180 008 180
004 180 1ff 07f 000 19c 004 180
008 000 008 180 006 000 008 080
1b6 1ff 1ff 0ff 000 020 1ce 1ff
1ff 0ff 1f0 1ff 1f5 07f 1af 1ff
001 080 000 080 022 100 05c 000
075 080 05b 180 02f 080 000 080
004 180 000 0a0 000 000 004 000
000 180 1fd 0ff 181 1ff 01b 100
00f 000 004 000 004 000 000 180
1ff 0ff 17a 1ff 001 180 004 180
004 180 003 000 000 19c 000 000
004 080 008 080 00c 000 008 180
001 080 1ff 07f 000 020 18b 07f
004 180 000 19c 00c 000 001 000
00c 000 185 1ff 00a 000 001 000
008 180 000 000 000 020 000 000
01d 080 007 180 002 100 01a 080
000 000 001 000 000 000 1d0 1ff
1a4 07f 000 020 000 0ac 1f9 07f
000 120 010 000 002 080 000 080
004 080 000 180 011 180 000 1a0
000 000 00e 000 000 124 1bf 0ff
1d0 07f 005 080 009 000 000 020
003 000 000 180 17e 1ff 001 180
000 180 1ff 0ff 1ef 07f 000 000
1ff 07f 000 000 1de 1ff 004 180
1ff 1ff 008 180 154 1ff 153 07f
008 180 1ff 07f 150 07f 004 180
000 19c 000 180 1ff 1ff 14b 1ff
004 180 1ff 1ff 1ff 07f 004 180
000 19c 002 000 144 1ff 1f0 0ff
1ff 0ff 007 100 1f4 0ff 005 180
1f8 0ff 003 180 008 000 13b 1ff
1ff 07f 1f0 1ff 1f3 1ff 01c 000
01f 180 00f 180 017 180 012 080
1e0 07f 0ff 000 002 000 1ce 1ff
001 080 000 080 000 080 00a 180
000 0a0 000 000 1f1 07f 006 000
000 02c 000 102 001 108 000 12c
1f0 07f 009 000 1ff 1ff 000 180
18f 1ff 1eb 0ff 1fb 1ff 000 12c
1e8 1ff 1f8 1ff 004 000 002 000
17b 1ff 001 180 004 000 004 180
000 020 004 180 000 180 004 180
008 080 00c 000 1ec 1ff 1f4 0ff
003 100 1f8 0ff 167 17f 1ff 1ff
1f0 07f 0e5 1ff 1ff 17f 000 000
004 000 008 100 000 000 1ec 07f
014 180 010 000 00c 080 008 100
004 080 000 038 000 180 118 1a7
000 030 000 080 000 034 000 008
000 02c 160 004 000 100 11c 127
000 080 15c 004 11a 008 000 080
000 080 000 080 000 000 000 000
000 000 000 000 000 000 000 000
000 000 1d9 006 000 010 000 00c
000 008 000 004 090 1ff 000 000
0cc 07f 030 180 02c 000 028 080
024 100 020 180 01c 000 018 080
014 100 010 180 00c 000 008 080
004 080 000 100 120 127 000 080
139 004 000 180 124 1a7 000 080
135 004 000 080 128 0a7 000 180
000 080 01d 000 008 090 000 0c1
000 000 004 110 000 141 000 000
010 1af 05f 180 1fc 1ff 001 100
000 100 004 100 000 100 12c 127
000 100 004 080 000 180 010 090
000 0c1 00e 180 000 030 001 000
000 080 008 000 000 180 134 1a7
000 080 058 000 091 008 001 180
1e0 1ff 084 008 02f 000 069 008
051 100 01b 180 000 188 07c 000
000 188 000 100 026 080 001 180
025 180 000 000 008 110 000 141
004 090 000 0c1 000 110 000 141
184 1eb 017 180 00c 190 000 1c1
010 010 000 041 000 180 001 080
002 000 003 080 067 008 00a 000
013 000 000 000 000 000 000 180
000 080 000 080 046 008 034 080
001 180 000 080 1f4 07f 000 080
1f2 07f 045 080 061 008 1eb 1ff
07a 180 000 000 1c6 1ff 005 080
007 000 037 008 036 080 1f1 1ff
034 008 035 080 1ee 1ff 01c 080
002 080 1eb 1ff 02e 008 034 180
000 188 000 080 034 100 003 080
1e4 1ff 035 180 001 100 008 080
036 180 000 0ac 037 080 0da 006
00e 180 043 080 041 008 001 000
100 080 1c9 0ff 000 100 130 127
000 080 0bc 004 00a 000 015 008
037 080 1cf 1ff 037 080 014 080
01c 000 022 000 04b 080 030 008
001 080 004 080 030 180 02c 000
028 080 024 100 020 180 01c 000
018 080 014 100 010 180 00c 000
008 080 134 000 000 000 034 180
038 080 03c 100 1fc 1ff 1fb 003
04b 080 01a 008 000 000 1a3 1ff
04b 080 016 008 038 000 000 180
000 100 000 080 125 1ff 055 080
001 000 00e 008 1ce 1ff 000 100
138 127 000 080 08b 004 000 080
1d9 1ff 1c8 07f 038 180 034 000
030 080 02c 100 028 180 024 000
020 080 01c 100 018 180 014 000
010 080 00c 100 008 180 004 080
000 030 000 100 008 128 000 034
000 080 000 038 000 180 00c 1a8
000 100 000 080 010 000 05e 080
051 004 000 080 000 100 000 180
010 0a8 014 128 018 1a8 000 100
000 180 000 000 000 080 000 100
000 180 01c 0a8 020 128 024 1a8
000 080 000 100 000 180 015 000
000 100 028 128 000 080 056 004
004 080 038 180 034 000 030 080
02c 100 028 180 024 000 020 080
01c 100 018 180 014 000 010 080
00c 100 008 180 038 000 000 000
000 02c 002 000 010 180 000 008
000 004 040 004 000 180 000 184
000 100 001 180 000 004 03a 004
1fb 1ff 000 03c 013 000 000 004
035 004 000 180 000 184 000 100
1e0 0ff 0ff 080 00f 080 000 004
02d 004 001 180 1f8 1ff 000 03c
00c 000 000 1b4 000 1b0 000 1b8
1cb 1ff 000 004 023 004 001 180
1ea 1ff 000 004 01f 004 1f2 1ff
000 004 01c 004 001 180 1f1 1ff
1f8 07f 008 180 004 080 000 080
02c 0a8 000 180 000 100 030 1a8
000 080 000 180 000 088 036 006
00a 080 000 000 034 028 000 080
000 008 008 004 004 080 008 180
008 000 000 000 000 000 038 028
000 00c 000 080 000 008 1fe 003
000 100 03c 128 000 080 1fa 003
1f2 1ff 000 010 020 080 000 004
000 000 004 080 1fe 0ff 000 000
1df 0ff 000 100 000 084 015 000
019 000 001 100 000 000 020 080
1df 17f 000 000 00c 080 012 000
001 000 002 080 000 084 000 100
000 080 000 11c 008 000 009 000
000 000 000 004 001 100 1f2 1ff
001 000 1e8 1ff 001 100 1f5 1ff
000 004 000 000 1e8 07f 018 180
014 000 010 080 00c 100 008 180
004 080 000 030 000 080 040 0a8
000 180 000 080 044 0a8 000 180
000 034 000 038 003 180 000 080
00c 000 000 080 004 100 000 004
0c2 003 00f 000 000 080 000 008
000 180 000 004 000 000 000 080
004 080 018 180 014 000 010 080
00c 100 008 180 018 000 000 000
004 180 1e9 1ff 1f4 07f 00c 180
008 000 004 080 000 080 048 0a8
000 180 000 080 04c 0a8 000 000
006 000 004 080 00c 180 008 000
00c 000 000 000 000 080 004 180
000 000 1f7 1ff 000 000 000 000
000 000 1e0 07f 020 180 01c 000
018 080 014 100 010 180 00c 000
008 080 004 080 000 100 1c8 128
000 080 000 000 009 100 19a 003
000 080 000 100 1cc 0a8 1d0 128
000 080 000 180 000 080 000 100
1d4 0a8 1d8 128 000 000 000 080
000 080 1dc 0a8 000 180 000 100
00c 000 000 080 00c 180 008 000
008 180 004 100 002 000 000 00c
000 004 16c 003 001 100 004 180
1f5 0ff 003 000 000 004 166 003
001 000 1eb 17f 004 080 020 180
01c 000 018 080 014 100 010 180
00c 000 008 080 020 000 000 000
0fc 07f 004 080 008 100 000 08c
000 0c1 000 00c 000 00e 000 041
000 080 004 080 001 100 1ff 0ff
1fc 07f 008 080 000 000 1e0 028
000 100 002 000 000 008 000 180
1e4 1a8 000 080 143 003 004 080
104 000 000 000 1f4 07f 008 180
004 080 009 000 000 100 1e8 128
000 080 138 003 004 080 008 180
00c 000 000 000 000 010 000 080

.bram_init 21
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 22
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 23
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 24
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 25
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 26
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 27
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 28
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 29
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 30
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 31
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 32
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 33
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 34
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 35
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 36
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 37
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 38
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 39
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 40
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 41
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 42
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 43
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 44
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 45
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 46
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 47
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 48
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.tile_group MIB_R25C42:MIB_EBR0 MIB_R25C43:MIB_EBR1
word: EBR0.WID 111000000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 18
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R25C46:MIB_EBR4 MIB_R25C47:MIB_EBR5 MIB_R25C48:MIB_EBR6
word: EBR2.WID 000100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R25C48:MIB_EBR6 MIB_R25C49:MIB_EBR7 MIB_R25C50:MIB_EBR8
word: EBR3.WID 100100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 18
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R37C33:EBR_CMUX_LR_25K MIB_R37C34:MIB_EBR1
word: EBR0.WID 010100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 18
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R37C26:MIB_EBR4 MIB_R37C27:MIB_EBR5 MIB_R37C28:MIB_EBR6
word: EBR2.WID 000001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE PDPW16KD
enum: EBR2.PDPW16KD.DATA_WIDTH_R 36
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R37C35:MIB_EBR2 MIB_R37C36:MIB_EBR3 MIB_R37C37:MIB_EBR4
word: EBR1.WID 110100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R25C39:MIB_EBR6 MIB_R25C40:MIB_EBR7 MIB_R25C41:MIB_EBR8
word: EBR3.WID 001100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 18
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R25C37:MIB_EBR4 MIB_R25C38:MIB_EBR5 MIB_R25C39:MIB_EBR6
word: EBR2.WID 101100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R25C24:MIB_EBR2 MIB_R25C25:MIB_EBR3 MIB_R25C26:MIB_EBR4
word: EBR1.WID 100001000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R25C22:MIB_EBR0 MIB_R25C23:MIB_EBR1
word: EBR0.WID 010001000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 18
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R13C17:MIB_DSP4 MIB_R13C17:MIB2_DSP4 MIB_R13C18:MIB_DSP5 MIB_R13C18:MIB2_DSP5 MIB_R13C19:MIB_DSP6 MIB_R13C19:MIB2_DSP6 MIB_R13C20:MIB_DSP7 MIB_R13C20:MIB2_DSP7 MIB_R13C21:DSP_SPINE_UL0 MIB_R13C21:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R25C19:MIB_EBR6 MIB_R25C20:MIB_EBR7 MIB_R25C21:MIB_EBR8
word: EBR3.WID 011100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 18
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R25C35:MIB_EBR2 MIB_R25C36:MIB_EBR3 MIB_R25C37:MIB_EBR4
word: EBR1.WID 111100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R25C26:MIB_EBR4 MIB_R25C27:MIB_EBR5 MIB_R25C28:MIB_EBR6
word: EBR2.WID 000010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R25C28:MIB_EBR6 MIB_R25C29:MIB_EBR7 MIB_R25C30:MIB_EBR8
word: EBR3.WID 100010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 18
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R37C28:MIB_EBR6 MIB_R37C29:MIB_EBR7 MIB_R37C30:EBR_CMUX_LL_25K
word: EBR3.WID 010010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 18
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R25C33:MIB_EBR0 MIB_R25C34:MIB_EBR1
word: EBR0.WID 110010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 18
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R25C44:MIB_EBR2 MIB_R25C45:MIB_EBR3 MIB_R25C46:MIB_EBR4
word: EBR1.WID 001010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R37C46:MIB_EBR4 MIB_R37C47:MIB_EBR5 MIB_R37C48:MIB_EBR6
word: EBR2.WID 101010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 4
enum: EBR2.DP16KD.DATA_WIDTH_B 4
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R37C48:MIB_EBR6 MIB_R37C49:MIB_EBR7 MIB_R37C50:MIB_EBR8
word: EBR3.WID 011010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 4
enum: EBR3.DP16KD.DATA_WIDTH_B 4
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R25C62:MIB_EBR2 MIB_R25C63:MIB_EBR3 MIB_R25C64:MIB_EBR4
word: EBR1.WID 111010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 4
enum: EBR1.DP16KD.DATA_WIDTH_B 4
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R25C60:MIB_EBR0 MIB_R25C61:MIB_EBR1
word: EBR0.WID 000110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 4
enum: EBR0.DP16KD.DATA_WIDTH_B 4
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R37C42:MIB_EBR0 MIB_R37C43:MIB_EBR1
word: EBR0.WID 100110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 4
enum: EBR0.DP16KD.DATA_WIDTH_B 4
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R37C44:MIB_EBR2 MIB_R37C45:MIB_EBR3 MIB_R37C46:MIB_EBR4
word: EBR1.WID 010110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 4
enum: EBR1.DP16KD.DATA_WIDTH_B 4
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R25C57:MIB_EBR6 MIB_R25C58:MIB_EBR7 MIB_R25C59:MIB_EBR8
word: EBR3.WID 110110000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 4
enum: EBR3.DP16KD.DATA_WIDTH_B 4
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R25C55:MIB_EBR4 MIB_R25C56:MIB_EBR5 MIB_R25C57:MIB_EBR6
word: EBR2.WID 001110000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 4
enum: EBR2.DP16KD.DATA_WIDTH_B 4
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R37C39:MIB_EBR6 MIB_R37C40:MIB_EBR7 MIB_R37C41:EBR_SPINE_LR0
word: EBR3.WID 110000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 9
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R25C51:MIB_EBR0 MIB_R25C52:MIB_EBR1
word: EBR0.WID 001000000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 9
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R13C22:MIB_DSP0 MIB_R13C22:MIB2_DSP0 MIB_R13C23:MIB_DSP1 MIB_R13C23:MIB2_DSP1 MIB_R13C24:MIB_DSP2 MIB_R13C24:MIB2_DSP2 MIB_R13C25:MIB_DSP3 MIB_R13C25:MIB2_DSP3 MIB_R13C26:MIB_DSP4 MIB_R13C26:MIB2_DSP4
enum: MULT18_1.REG_INPUTA_CLK NONE
enum: MULT18_1.REG_INPUTA_CE CE0
enum: MULT18_1.REG_INPUTA_RST RST0
enum: MULT18_1.REG_INPUTB_CLK NONE
enum: MULT18_1.REG_INPUTB_CE CE0
enum: MULT18_1.REG_INPUTB_RST RST0
enum: MULT18_1.REG_INPUTC_CLK NONE
enum: MULT18_1.REG_PIPELINE_CLK NONE
enum: MULT18_1.REG_PIPELINE_CE CE0
enum: MULT18_1.REG_PIPELINE_RST RST0
enum: MULT18_1.REG_OUTPUT_CLK NONE
enum: MULT18_1.CLK0_DIV ENABLED
enum: MULT18_1.CLK1_DIV ENABLED
enum: MULT18_1.CLK2_DIV ENABLED
enum: MULT18_1.CLK3_DIV ENABLED
enum: MULT18_1.GSR ENABLED
enum: MULT18_1.SOURCEB_MODE B_SHIFT
enum: MULT18_1.RESETMODE SYNC
enum: MULT18_1.MODE MULT18X18D
enum: MULT18_1.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_1.CLK0MUX CLK0
enum: MULT18_1.CLK1MUX CLK1
enum: MULT18_1.CLK2MUX CLK2
enum: MULT18_1.CLK3MUX CLK3
enum: MULT18_1.CE0MUX CE0
enum: MULT18_1.CE1MUX CE1
enum: MULT18_1.CE2MUX CE2
enum: MULT18_1.CE3MUX CE3
enum: MULT18_1.RST0MUX RST0
enum: MULT18_1.RST1MUX RST1
enum: MULT18_1.RST2MUX RST2
enum: MULT18_1.RST3MUX RST3

.tile_group MIB_R37C37:MIB_EBR4 MIB_R37C38:MIB_EBR5 MIB_R37C39:MIB_EBR6
word: EBR2.WID 101000000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 9
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R25C53:MIB_EBR2 MIB_R25C54:MIB_EBR3 MIB_R25C55:MIB_EBR4
word: EBR1.WID 011000000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 9
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R13C22:MIB_DSP0 MIB_R13C22:MIB2_DSP0 MIB_R13C23:MIB_DSP1 MIB_R13C23:MIB2_DSP1 MIB_R13C24:MIB_DSP2 MIB_R13C24:MIB2_DSP2 MIB_R13C25:MIB_DSP3 MIB_R13C25:MIB2_DSP3 MIB_R13C26:MIB_DSP4 MIB_R13C26:MIB2_DSP4
enum: MULT18_0.REG_INPUTA_CLK NONE
enum: MULT18_0.REG_INPUTA_CE CE0
enum: MULT18_0.REG_INPUTA_RST RST0
enum: MULT18_0.REG_INPUTB_CLK NONE
enum: MULT18_0.REG_INPUTB_CE CE0
enum: MULT18_0.REG_INPUTB_RST RST0
enum: MULT18_0.REG_INPUTC_CLK NONE
enum: MULT18_0.REG_PIPELINE_CLK NONE
enum: MULT18_0.REG_PIPELINE_CE CE0
enum: MULT18_0.REG_PIPELINE_RST RST0
enum: MULT18_0.REG_OUTPUT_CLK NONE
enum: MULT18_0.REG_OUTPUT_RST RST0
enum: MULT18_0.CLK0_DIV ENABLED
enum: MULT18_0.CLK1_DIV ENABLED
enum: MULT18_0.CLK2_DIV ENABLED
enum: MULT18_0.CLK3_DIV ENABLED
enum: MULT18_0.GSR ENABLED
enum: MULT18_0.SOURCEB_MODE B_SHIFT
enum: MULT18_0.RESETMODE SYNC
enum: MULT18_0.MODE MULT18X18D
enum: MULT18_0.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_0.CLK0MUX CLK0
enum: MULT18_0.CLK1MUX CLK1
enum: MULT18_0.CLK2MUX CLK2
enum: MULT18_0.CLK3MUX CLK3
enum: MULT18_0.CE0MUX CE0
enum: MULT18_0.CE1MUX CE1
enum: MULT18_0.CE2MUX CE2
enum: MULT18_0.CE3MUX CE3
enum: MULT18_0.RST0MUX RST0
enum: MULT18_0.RST1MUX RST1
enum: MULT18_0.RST2MUX RST2
enum: MULT18_0.RST3MUX RST3

.tile_group MIB_R13C4:MIB_DSP0 MIB_R13C4:MIB2_DSP0 MIB_R13C5:MIB_DSP1 MIB_R13C5:MIB2_DSP1 MIB_R13C6:MIB_DSP2 MIB_R13C6:MIB2_DSP2 MIB_R13C7:MIB_DSP3 MIB_R13C7:MIB2_DSP3 MIB_R13C8:MIB_DSP4 MIB_R13C8:MIB2_DSP4
enum: MULT18_0.REG_INPUTA_CLK NONE
enum: MULT18_0.REG_INPUTA_CE CE0
enum: MULT18_0.REG_INPUTA_RST RST0
enum: MULT18_0.REG_INPUTB_CLK NONE
enum: MULT18_0.REG_INPUTB_CE CE0
enum: MULT18_0.REG_INPUTB_RST RST0
enum: MULT18_0.REG_INPUTC_CLK NONE
enum: MULT18_0.REG_PIPELINE_CLK NONE
enum: MULT18_0.REG_PIPELINE_CE CE0
enum: MULT18_0.REG_PIPELINE_RST RST0
enum: MULT18_0.REG_OUTPUT_CLK NONE
enum: MULT18_0.REG_OUTPUT_RST RST0
enum: MULT18_0.CLK0_DIV ENABLED
enum: MULT18_0.CLK1_DIV ENABLED
enum: MULT18_0.CLK2_DIV ENABLED
enum: MULT18_0.CLK3_DIV ENABLED
enum: MULT18_0.GSR ENABLED
enum: MULT18_0.SOURCEB_MODE B_SHIFT
enum: MULT18_0.RESETMODE SYNC
enum: MULT18_0.MODE MULT18X18D
enum: MULT18_0.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_0.CLK0MUX CLK0
enum: MULT18_0.CLK1MUX CLK1
enum: MULT18_0.CLK2MUX CLK2
enum: MULT18_0.CLK3MUX CLK3
enum: MULT18_0.CE0MUX CE0
enum: MULT18_0.CE1MUX CE1
enum: MULT18_0.CE2MUX CE2
enum: MULT18_0.CE3MUX CE3
enum: MULT18_0.RST0MUX RST0
enum: MULT18_0.RST1MUX RST1
enum: MULT18_0.RST2MUX RST2
enum: MULT18_0.RST3MUX RST3

.tile_group MIB_R25C13:MIB_EBR0 MIB_R25C14:MIB_EBR1
word: EBR0.WID 101110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE PDPW16KD
enum: EBR0.PDPW16KD.DATA_WIDTH_R 36
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R25C17:MIB_EBR4 MIB_R25C18:MIB_EBR5 MIB_R25C19:MIB_EBR6
word: EBR2.WID 011110000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R25C15:MIB_EBR2 MIB_R25C16:MIB_EBR3 MIB_R25C17:MIB_EBR4
word: EBR1.WID 111110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R37C4:MIB_EBR0 MIB_R37C5:MIB_EBR1
word: EBR0.WID 110001000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE PDPW16KD
enum: EBR0.PDPW16KD.DATA_WIDTH_R 36
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R37C8:MIB_EBR4 MIB_R37C9:MIB_EBR5 MIB_R37C10:MIB_EBR6
word: EBR2.WID 001001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE PDPW16KD
enum: EBR2.PDPW16KD.DATA_WIDTH_R 36
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R25C8:MIB_EBR4 MIB_R25C9:MIB_EBR5 MIB_R25C10:MIB_EBR6
word: EBR2.WID 101001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE PDPW16KD
enum: EBR2.PDPW16KD.DATA_WIDTH_R 36
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R25C4:MIB_EBR0 MIB_R25C5:MIB_EBR1
word: EBR0.WID 011001000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE PDPW16KD
enum: EBR0.PDPW16KD.DATA_WIDTH_R 36
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R25C10:MIB_EBR6 MIB_R25C11:MIB_EBR7 MIB_R25C12:MIB_EBR8
word: EBR3.WID 111001000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE PDPW16KD
enum: EBR3.PDPW16KD.DATA_WIDTH_R 36
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R37C6:MIB_EBR2 MIB_R37C7:MIB_EBR3 MIB_R37C8:MIB_EBR4
word: EBR1.WID 000101000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE PDPW16KD
enum: EBR1.PDPW16KD.DATA_WIDTH_R 36
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R25C6:MIB_EBR2 MIB_R25C7:MIB_EBR3 MIB_R25C8:MIB_EBR4
word: EBR1.WID 100101000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE PDPW16KD
enum: EBR1.PDPW16KD.DATA_WIDTH_R 36
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R37C22:MIB_EBR0 MIB_R37C23:MIB_EBR1
word: EBR0.WID 010101000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE PDPW16KD
enum: EBR0.PDPW16KD.DATA_WIDTH_R 36
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R37C17:MIB_EBR4 MIB_R37C18:MIB_EBR5 MIB_R37C19:MIB_EBR6
word: EBR2.WID 110101000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE PDPW16KD
enum: EBR2.PDPW16KD.DATA_WIDTH_R 36
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE SYNC
enum: EBR2.ASYNC_RESET_RELEASE SYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R37C24:MIB_EBR2 MIB_R37C25:MIB_EBR3 MIB_R37C26:MIB_EBR4
word: EBR1.WID 001101000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE PDPW16KD
enum: EBR1.PDPW16KD.DATA_WIDTH_R 36
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R37C10:MIB_EBR6 MIB_R37C11:MIB_EBR7 MIB_R37C12:MIB_EBR8
word: EBR3.WID 101101000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE PDPW16KD
enum: EBR3.PDPW16KD.DATA_WIDTH_R 36
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R37C13:MIB_EBR0 MIB_R37C14:MIB_EBR1
word: EBR0.WID 011101000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE PDPW16KD
enum: EBR0.PDPW16KD.DATA_WIDTH_R 36
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE SYNC
enum: EBR0.ASYNC_RESET_RELEASE SYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R37C15:MIB_EBR2 MIB_R37C16:MIB_EBR3 MIB_R37C17:MIB_EBR4
word: EBR1.WID 111101000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE PDPW16KD
enum: EBR1.PDPW16KD.DATA_WIDTH_R 36
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE SYNC
enum: EBR1.ASYNC_RESET_RELEASE SYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R37C19:MIB_EBR6 MIB_R37C20:MIB_EBR7 MIB_R37C21:EBR_SPINE_LL0
word: EBR3.WID 000011000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE PDPW16KD
enum: EBR3.PDPW16KD.DATA_WIDTH_R 36
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE SYNC
enum: EBR3.ASYNC_RESET_RELEASE SYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

