FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2019 Advanced Micro Devices, Inc.
 *
/* bench 19279.3.0 1bb1d4e0302c */
/* bench 19279.3.1 a6723d21d28c */
/* bench 19279.3.2 013ce3fb5903 */
/* bench 19279.3.3 c785e8d9e3e8 */
/* bench 19279.3.4 02db08342b4c */
/* bench 19279.3.5 8f5b01cdc45d */
/* bench 19279.3.6 ad2e91897d60 */
/* bench 19279.3.7 f9b4f4f233dd */
/* bench 19279.3.8 da4bfae89fe4 */
/* bench 19279.3.9 2a406203b5ae */
/* bench 19279.3.10 be443a881532 */
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef _AMDGPU_PMU_H_
#define _AMDGPU_PMU_H_

/* PMU types. */
enum amdgpu_pmu_perf_type {
	AMDGPU_PMU_PERF_TYPE_NONE = 0,
	AMDGPU_PMU_PERF_TYPE_DF,
/* bench 8719.3.0 946780b5c668 */
/* bench 8719.3.1 9fcd06232a4f */
/* bench 8719.3.2 565c64cb4d2c */
/* bench 8719.3.3 5360df8d24ed */
/* bench 8719.3.4 bdb9b360db8c */
/* bench 8719.3.5 bc2faede16b3 */
/* bench 8719.3.6 44b9c27690c7 */
};

/* bench 20831.1.0 e6daf5524e1f */
/* bench 20831.1.1 10a097de6cfd */
/* bench 20831.1.2 24123d6a0190 */
/* bench 20831.1.3 c8d74a2f28cc */
/* bench 20831.1.4 b869fe173eb3 */
/* bench 20831.1.5 0d8b8b17857a */
/* bench 20831.1.6 0ba73b67005a */
/* bench 20831.1.7 b2d859cbcdd9 */
/* bench 20831.1.8 3942e149efc3 */
/* bench 20831.1.9 7a99f748cf9c */
/* bench 20831.1.10 847efbbe43b8 */
/* bench 20831.1.11 fd4a7dc6deac */
/*
 * PMU type AMDGPU_PMU_PERF_TYPE_ALL can hold events of different "type"
 * configurations.  Event config types are parsed from the 64-bit raw
 * config (See EVENT_CONFIG_TYPE_SHIFT and EVENT_CONFIG_TYPE_MASK) and
 * are registered into the HW perf events config_base.
 *
 * PMU types with only a single event configuration type
 * (non-AMDGPU_PMU_PERF_TYPE_ALL) have their event config type auto generated
 * when the performance counter is added.
 */
enum amdgpu_pmu_event_config_type {
	AMDGPU_PMU_EVENT_CONFIG_TYPE_NONE = 0,
	AMDGPU_PMU_EVENT_CONFIG_TYPE_DF,
	AMDGPU_PMU_EVENT_CONFIG_TYPE_XGMI,
	AMDGPU_PMU_EVENT_CONFIG_TYPE_MAX
};

#define AMDGPU_PMU_EVENT_CONFIG_TYPE_SHIFT	56
#define AMDGPU_PMU_EVENT_CONFIG_TYPE_MASK	0xff

int amdgpu_pmu_init(struct amdgpu_device *adev);
void amdgpu_pmu_fini(struct amdgpu_device *adev);

#endif /* _AMDGPU_PMU_H_ */
