#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jun 19 16:42:28 2025
# Process ID: 26436
# Current directory: F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1
# Command line: vivado.exe -log radon_kria_acc_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source radon_kria_acc_wrapper.tcl
# Log file: F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/radon_kria_acc_wrapper.vds
# Journal file: F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1\vivado.jou
# Running On: DESKTOP-OUATK8P, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17110 MB
#-----------------------------------------------------------
source radon_kria_acc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/StudiaNoSync/SDUP/RadonTransformREPO/ip_repo/radon_kria_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2022.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.srcs/utils_1/imports/synth_1/radon_kria_acc_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.srcs/utils_1/imports/synth_1/radon_kria_acc_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top radon_kria_acc_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2120.355 ; gain = 319.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'radon_kria_acc_wrapper' [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/hdl/radon_kria_acc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'radon_kria_acc' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:158]
INFO: [Synth 8-6157] synthesizing module 'radon_kria_acc_axi_interconnect_0_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:371]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1YN3O4E' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1YN3O4E' (0#1) [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:12]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_H9OV57' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:941]
INFO: [Synth 8-6157] synthesizing module 'radon_kria_acc_auto_ds_0' [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'radon_kria_acc_auto_ds_0' (0#1) [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'radon_kria_acc_auto_pc_0' [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'radon_kria_acc_auto_pc_0' (0#1) [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_H9OV57' (0#1) [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:941]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1H0SD58' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:1351]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1H0SD58' (0#1) [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:1351]
INFO: [Synth 8-6157] synthesizing module 'radon_kria_acc_xbar_0' [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'radon_kria_acc_xbar_0' (0#1) [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'radon_kria_acc_axi_interconnect_0_0' (0#1) [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:371]
WARNING: [Synth 8-7071] port 'S01_AXI_arready' of module 'radon_kria_acc_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:222]
WARNING: [Synth 8-7071] port 'S01_AXI_awready' of module 'radon_kria_acc_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:222]
WARNING: [Synth 8-7071] port 'S01_AXI_bresp' of module 'radon_kria_acc_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:222]
WARNING: [Synth 8-7071] port 'S01_AXI_bvalid' of module 'radon_kria_acc_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:222]
WARNING: [Synth 8-7071] port 'S01_AXI_rdata' of module 'radon_kria_acc_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:222]
WARNING: [Synth 8-7071] port 'S01_AXI_rresp' of module 'radon_kria_acc_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:222]
WARNING: [Synth 8-7071] port 'S01_AXI_rvalid' of module 'radon_kria_acc_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:222]
WARNING: [Synth 8-7071] port 'S01_AXI_wready' of module 'radon_kria_acc_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:222]
WARNING: [Synth 8-7023] instance 'axi_interconnect_0' of module 'radon_kria_acc_axi_interconnect_0_0' has 83 connections declared, but only 75 given [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:222]
INFO: [Synth 8-6157] synthesizing module 'radon_kria_acc_radon_kria_ip_0_2' [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_radon_kria_ip_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'radon_kria_acc_radon_kria_ip_0_2' (0#1) [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_radon_kria_ip_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'radon_kria_acc_rst_ps8_0_99M_2' [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_rst_ps8_0_99M_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'radon_kria_acc_rst_ps8_0_99M_2' (0#1) [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_rst_ps8_0_99M_2_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'radon_kria_acc_rst_ps8_0_99M_2' is unconnected for instance 'rst_ps8_0_99M' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:320]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'radon_kria_acc_rst_ps8_0_99M_2' is unconnected for instance 'rst_ps8_0_99M' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:320]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'radon_kria_acc_rst_ps8_0_99M_2' is unconnected for instance 'rst_ps8_0_99M' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:320]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'radon_kria_acc_rst_ps8_0_99M_2' is unconnected for instance 'rst_ps8_0_99M' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:320]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'radon_kria_acc_rst_ps8_0_99M_2' has 10 connections declared, but only 6 given [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:320]
INFO: [Synth 8-6157] synthesizing module 'radon_kria_acc_zynq_ultra_ps_e_0_2' [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_zynq_ultra_ps_e_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'radon_kria_acc_zynq_ultra_ps_e_0_2' (0#1) [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/.Xil/Vivado-26436-DESKTOP-OUATK8P/realtime/radon_kria_acc_zynq_ultra_ps_e_0_2_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'radon_kria_acc_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:327]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'radon_kria_acc_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:327]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'radon_kria_acc_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:327]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'radon_kria_acc_zynq_ultra_ps_e_0_2' has 44 connections declared, but only 41 given [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:327]
INFO: [Synth 8-6155] done synthesizing module 'radon_kria_acc' (0#1) [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/synth/radon_kria_acc.v:158]
INFO: [Synth 8-6155] done synthesizing module 'radon_kria_acc_wrapper' (0#1) [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/hdl/radon_kria_acc_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_1H0SD58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_1H0SD58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s01_couplers_imp_1H0SD58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s01_couplers_imp_1H0SD58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_H9OV57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_H9OV57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1YN3O4E is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1YN3O4E is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1YN3O4E is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1YN3O4E is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2208.414 ; gain = 407.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2226.320 ; gain = 425.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2226.320 ; gain = 425.590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2226.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_zynq_ultra_ps_e_0_2/radon_kria_acc_zynq_ultra_ps_e_0_2/radon_kria_acc_zynq_ultra_ps_e_0_2_in_context.xdc] for cell 'radon_kria_acc_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2256.812 ; gain = 6.164
Finished Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_zynq_ultra_ps_e_0_2/radon_kria_acc_zynq_ultra_ps_e_0_2/radon_kria_acc_zynq_ultra_ps_e_0_2_in_context.xdc] for cell 'radon_kria_acc_i/zynq_ultra_ps_e_0'
Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_xbar_0/radon_kria_acc_xbar_0/radon_kria_acc_xbar_0_in_context.xdc] for cell 'radon_kria_acc_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_xbar_0/radon_kria_acc_xbar_0/radon_kria_acc_xbar_0_in_context.xdc] for cell 'radon_kria_acc_i/axi_interconnect_0/xbar'
Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_auto_ds_0/radon_kria_acc_auto_ds_0/radon_kria_acc_auto_ds_0_in_context.xdc] for cell 'radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds'
Finished Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_auto_ds_0/radon_kria_acc_auto_ds_0/radon_kria_acc_auto_ds_0_in_context.xdc] for cell 'radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds'
Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_auto_pc_0/radon_kria_acc_auto_pc_0/radon_kria_acc_auto_pc_0_in_context.xdc] for cell 'radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_auto_pc_0/radon_kria_acc_auto_pc_0/radon_kria_acc_auto_pc_0_in_context.xdc] for cell 'radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_rst_ps8_0_99M_2/radon_kria_acc_rst_ps8_0_99M_2/radon_kria_acc_rst_ps8_0_99M_2_in_context.xdc] for cell 'radon_kria_acc_i/rst_ps8_0_99M'
Finished Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_rst_ps8_0_99M_2/radon_kria_acc_rst_ps8_0_99M_2/radon_kria_acc_rst_ps8_0_99M_2_in_context.xdc] for cell 'radon_kria_acc_i/rst_ps8_0_99M'
Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_radon_kria_ip_0_2/radon_kria_acc_radon_kria_ip_0_2/radon_kria_acc_radon_kria_ip_0_2_in_context.xdc] for cell 'radon_kria_acc_i/radon_kria_ip_0'
Finished Parsing XDC File [f:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.gen/sources_1/bd/radon_kria_acc/ip/radon_kria_acc_radon_kria_ip_0_2/radon_kria_acc_radon_kria_ip_0_2/radon_kria_acc_radon_kria_ip_0_2_in_context.xdc] for cell 'radon_kria_acc_i/radon_kria_ip_0'
Parsing XDC File [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2256.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2256.812 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2256.812 ; gain = 456.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2256.812 ; gain = 456.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for radon_kria_acc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for radon_kria_acc_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for radon_kria_acc_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for radon_kria_acc_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for radon_kria_acc_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for radon_kria_acc_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for radon_kria_acc_i/radon_kria_ip_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2256.812 ; gain = 456.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2256.812 ; gain = 456.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module radon_kria_acc_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2256.812 ; gain = 456.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2778.410 ; gain = 977.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2778.410 ; gain = 977.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2798.031 ; gain = 997.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.715 ; gain = 1001.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.715 ; gain = 1001.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.715 ; gain = 1001.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.715 ; gain = 1001.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.715 ; gain = 1001.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.715 ; gain = 1001.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |radon_kria_acc_xbar_0              |         1|
|2     |radon_kria_acc_auto_ds_0           |         1|
|3     |radon_kria_acc_auto_pc_0           |         1|
|4     |radon_kria_acc_radon_kria_ip_0_2   |         1|
|5     |radon_kria_acc_rst_ps8_0_99M_2     |         1|
|6     |radon_kria_acc_zynq_ultra_ps_e_0_2 |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |radon_kria_acc_auto_ds           |     1|
|2     |radon_kria_acc_auto_pc           |     1|
|3     |radon_kria_acc_radon_kria_ip_0   |     1|
|4     |radon_kria_acc_rst_ps8_0_99M     |     1|
|5     |radon_kria_acc_xbar              |     1|
|6     |radon_kria_acc_zynq_ultra_ps_e_0 |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.715 ; gain = 1001.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2802.715 ; gain = 971.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2802.715 ; gain = 1001.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2802.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e2f717a7
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2853.113 ; gain = 1215.316
INFO: [Common 17-1381] The checkpoint 'F:/StudiaNoSync/SDUP/RadonTransformREPO/RadonKRIA/RadonKRIA.runs/synth_1/radon_kria_acc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file radon_kria_acc_wrapper_utilization_synth.rpt -pb radon_kria_acc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 19 16:43:31 2025...
