
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (4 0)  (250 528)  (250 528)  routing T_5_33.span4_vert_0 <X> T_5_33.lc_trk_g0_0
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (6 1)  (252 529)  (252 529)  routing T_5_33.span4_vert_0 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (17 9)  (293 537)  (293 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (6 14)  (360 543)  (360 543)  routing T_7_33.span4_vert_7 <X> T_7_33.lc_trk_g1_7
 (7 14)  (361 543)  (361 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_7 lc_trk_g1_7
 (8 14)  (362 543)  (362 543)  routing T_7_33.span4_vert_7 <X> T_7_33.lc_trk_g1_7


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (4 8)  (412 536)  (412 536)  routing T_8_33.span4_vert_8 <X> T_8_33.lc_trk_g1_0
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (4 9)  (412 537)  (412 537)  routing T_8_33.span4_vert_8 <X> T_8_33.lc_trk_g1_0
 (6 9)  (414 537)  (414 537)  routing T_8_33.span4_vert_8 <X> T_8_33.lc_trk_g1_0
 (7 9)  (415 537)  (415 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_0 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0

 (13 13)  (743 541)  (743 541)  routing T_14_33.span4_vert_19 <X> T_14_33.span4_horz_r_3
 (14 13)  (744 541)  (744 541)  routing T_14_33.span4_vert_19 <X> T_14_33.span4_horz_r_3


IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 2)  (834 531)  (834 531)  routing T_16_33.span4_vert_11 <X> T_16_33.lc_trk_g0_3
 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (836 531)  (836 531)  routing T_16_33.span4_vert_11 <X> T_16_33.lc_trk_g0_3
 (8 3)  (836 530)  (836 530)  routing T_16_33.span4_vert_11 <X> T_16_33.lc_trk_g0_3
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (13 1)  (909 529)  (909 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (14 1)  (910 529)  (910 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 14)  (891 543)  (891 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (7 14)  (893 543)  (893 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (894 543)  (894 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (4 8)  (998 536)  (998 536)  routing T_19_33.span4_horz_r_8 <X> T_19_33.lc_trk_g1_0
 (5 9)  (999 537)  (999 537)  routing T_19_33.span4_horz_r_8 <X> T_19_33.lc_trk_g1_0
 (7 9)  (1001 537)  (1001 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_0 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_1 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (6 8)  (1054 536)  (1054 536)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g1_1
 (7 8)  (1055 536)  (1055 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
 (8 8)  (1056 536)  (1056 536)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g1_1
 (8 9)  (1056 537)  (1056 537)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g1_1
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1052 540)  (1052 540)  routing T_20_33.span4_vert_36 <X> T_20_33.lc_trk_g1_4
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_vert_36 <X> T_20_33.lc_trk_g1_4
 (6 13)  (1054 541)  (1054 541)  routing T_20_33.span4_vert_36 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_36 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0

 (13 7)  (1179 534)  (1179 534)  routing T_22_33.span4_vert_13 <X> T_22_33.span4_horz_r_2
 (14 7)  (1180 534)  (1180 534)  routing T_22_33.span4_vert_13 <X> T_22_33.span4_horz_r_2


IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 13)  (1287 541)  (1287 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (4 6)  (1322 535)  (1322 535)  routing T_25_33.span4_horz_r_14 <X> T_25_33.lc_trk_g0_6
 (5 7)  (1323 534)  (1323 534)  routing T_25_33.span4_horz_r_14 <X> T_25_33.lc_trk_g0_6
 (7 7)  (1325 534)  (1325 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 12)  (1420 540)  (1420 540)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (1422 540)  (1422 540)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5
 (8 13)  (1422 541)  (1422 541)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span12_vert_11 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (5 0)  (1527 528)  (1527 528)  routing T_29_33.span4_vert_17 <X> T_29_33.lc_trk_g0_1
 (6 0)  (1528 528)  (1528 528)  routing T_29_33.span4_vert_17 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (4 2)  (1526 531)  (1526 531)  routing T_29_33.span4_vert_2 <X> T_29_33.lc_trk_g0_2
 (6 3)  (1528 530)  (1528 530)  routing T_29_33.span4_vert_2 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_2 lc_trk_g0_2
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span12_vert_9 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (4 4)  (1634 532)  (1634 532)  routing T_31_33.span4_vert_12 <X> T_31_33.lc_trk_g0_4
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_4 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (4 5)  (1634 533)  (1634 533)  routing T_31_33.span4_vert_12 <X> T_31_33.lc_trk_g0_4
 (6 5)  (1636 533)  (1636 533)  routing T_31_33.span4_vert_12 <X> T_31_33.lc_trk_g0_4
 (7 5)  (1637 533)  (1637 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_20_32

 (9 3)  (1045 515)  (1045 515)  routing T_20_32.sp4_v_b_5 <X> T_20_32.sp4_v_t_36
 (10 3)  (1046 515)  (1046 515)  routing T_20_32.sp4_v_b_5 <X> T_20_32.sp4_v_t_36


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0


LogicTile_27_31

 (12 12)  (1414 508)  (1414 508)  routing T_27_31.sp4_v_b_5 <X> T_27_31.sp4_h_r_11
 (11 13)  (1413 509)  (1413 509)  routing T_27_31.sp4_v_b_5 <X> T_27_31.sp4_h_r_11
 (13 13)  (1415 509)  (1415 509)  routing T_27_31.sp4_v_b_5 <X> T_27_31.sp4_h_r_11


LogicTile_31_31

 (12 0)  (1630 496)  (1630 496)  routing T_31_31.sp4_h_l_46 <X> T_31_31.sp4_h_r_2
 (13 1)  (1631 497)  (1631 497)  routing T_31_31.sp4_h_l_46 <X> T_31_31.sp4_h_r_2


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (6 14)  (1732 510)  (1732 510)  routing T_33_31.span4_horz_15 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (1734 510)  (1734 510)  routing T_33_31.span4_horz_15 <X> T_33_31.lc_trk_g1_7
 (8 15)  (1734 511)  (1734 511)  routing T_33_31.span4_horz_15 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_4_30

 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


LogicTile_12_30

 (2 8)  (602 488)  (602 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_30

 (2 8)  (710 488)  (710 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 10)  (712 490)  (712 490)  routing T_14_30.sp4_v_b_6 <X> T_14_30.sp4_v_t_43


LogicTile_15_30

 (6 8)  (768 488)  (768 488)  routing T_15_30.sp4_h_r_1 <X> T_15_30.sp4_v_b_6
 (4 12)  (766 492)  (766 492)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_9
 (5 13)  (767 493)  (767 493)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_9


LogicTile_16_30

 (3 0)  (819 480)  (819 480)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (19 13)  (835 493)  (835 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_30

 (4 12)  (878 492)  (878 492)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9
 (5 13)  (879 493)  (879 493)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (4 2)  (1148 482)  (1148 482)  routing T_22_30.sp4_v_b_0 <X> T_22_30.sp4_v_t_37


LogicTile_24_30

 (3 0)  (1255 480)  (1255 480)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (3 1)  (1255 481)  (1255 481)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


LogicTile_27_30

 (4 2)  (1406 482)  (1406 482)  routing T_27_30.sp4_v_b_0 <X> T_27_30.sp4_v_t_37
 (19 5)  (1421 485)  (1421 485)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_29_30

 (9 7)  (1519 487)  (1519 487)  routing T_29_30.sp4_v_b_8 <X> T_29_30.sp4_v_t_41
 (10 7)  (1520 487)  (1520 487)  routing T_29_30.sp4_v_b_8 <X> T_29_30.sp4_v_t_41


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


LogicTile_31_30

 (8 3)  (1626 483)  (1626 483)  routing T_31_30.sp4_v_b_10 <X> T_31_30.sp4_v_t_36
 (10 3)  (1628 483)  (1628 483)  routing T_31_30.sp4_v_b_10 <X> T_31_30.sp4_v_t_36


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


LogicTile_5_29

 (4 2)  (238 466)  (238 466)  routing T_5_29.sp4_h_r_6 <X> T_5_29.sp4_v_t_37
 (6 2)  (240 466)  (240 466)  routing T_5_29.sp4_h_r_6 <X> T_5_29.sp4_v_t_37
 (5 3)  (239 467)  (239 467)  routing T_5_29.sp4_h_r_6 <X> T_5_29.sp4_v_t_37


LogicTile_6_29

 (2 6)  (290 470)  (290 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_7_29

 (8 11)  (350 475)  (350 475)  routing T_7_29.sp4_h_r_7 <X> T_7_29.sp4_v_t_42
 (9 11)  (351 475)  (351 475)  routing T_7_29.sp4_h_r_7 <X> T_7_29.sp4_v_t_42


RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0
 (2 4)  (398 468)  (398 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18
 (13 10)  (409 474)  (409 474)  routing T_8_29.sp4_h_r_8 <X> T_8_29.sp4_v_t_45
 (12 11)  (408 475)  (408 475)  routing T_8_29.sp4_h_r_8 <X> T_8_29.sp4_v_t_45


LogicTile_11_29

 (3 11)  (549 475)  (549 475)  routing T_11_29.sp12_v_b_1 <X> T_11_29.sp12_h_l_22


LogicTile_12_29

 (12 10)  (612 474)  (612 474)  routing T_12_29.sp4_v_b_8 <X> T_12_29.sp4_h_l_45


LogicTile_14_29

 (3 3)  (711 467)  (711 467)  routing T_14_29.sp12_v_b_0 <X> T_14_29.sp12_h_l_23
 (19 6)  (727 470)  (727 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_16_29

 (11 14)  (827 478)  (827 478)  routing T_16_29.sp4_v_b_8 <X> T_16_29.sp4_v_t_46
 (12 15)  (828 479)  (828 479)  routing T_16_29.sp4_v_b_8 <X> T_16_29.sp4_v_t_46


LogicTile_17_29

 (9 3)  (883 467)  (883 467)  routing T_17_29.sp4_v_b_1 <X> T_17_29.sp4_v_t_36


LogicTile_20_29

 (6 14)  (1042 478)  (1042 478)  routing T_20_29.sp4_v_b_6 <X> T_20_29.sp4_v_t_44
 (5 15)  (1041 479)  (1041 479)  routing T_20_29.sp4_v_b_6 <X> T_20_29.sp4_v_t_44


LogicTile_22_29

 (3 0)  (1147 464)  (1147 464)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0
 (3 1)  (1147 465)  (1147 465)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0


LogicTile_23_29

 (3 12)  (1201 476)  (1201 476)  routing T_23_29.sp12_v_b_1 <X> T_23_29.sp12_h_r_1
 (3 13)  (1201 477)  (1201 477)  routing T_23_29.sp12_v_b_1 <X> T_23_29.sp12_h_r_1


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_29

 (19 14)  (1367 478)  (1367 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_29_29

 (12 3)  (1522 467)  (1522 467)  routing T_29_29.sp4_h_l_39 <X> T_29_29.sp4_v_t_39


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0


LogicTile_32_29

 (6 12)  (1678 476)  (1678 476)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_9


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_16_28

 (3 6)  (819 454)  (819 454)  routing T_16_28.sp12_v_b_0 <X> T_16_28.sp12_v_t_23


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (11 6)  (1047 454)  (1047 454)  routing T_20_28.sp4_v_b_9 <X> T_20_28.sp4_v_t_40
 (13 6)  (1049 454)  (1049 454)  routing T_20_28.sp4_v_b_9 <X> T_20_28.sp4_v_t_40


LogicTile_24_28

 (3 0)  (1255 448)  (1255 448)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 1)  (1255 449)  (1255 449)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (17 5)  (1743 453)  (1743 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 440)  (11 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 441)  (9 441)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 444)  (13 444)  routing T_0_27.span12_horz_4 <X> T_0_27.lc_trk_g1_4
 (4 13)  (13 445)  (13 445)  routing T_0_27.span12_horz_4 <X> T_0_27.lc_trk_g1_4
 (5 13)  (12 445)  (12 445)  routing T_0_27.span12_horz_4 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_4 lc_trk_g1_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0
 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0
 (4 15)  (184 447)  (184 447)  routing T_4_27.sp4_h_r_1 <X> T_4_27.sp4_h_l_44
 (6 15)  (186 447)  (186 447)  routing T_4_27.sp4_h_r_1 <X> T_4_27.sp4_h_l_44


LogicTile_6_27

 (3 0)  (291 432)  (291 432)  routing T_6_27.sp12_v_t_23 <X> T_6_27.sp12_v_b_0


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0


RAM_Tile_8_27

 (9 2)  (405 434)  (405 434)  routing T_8_27.sp4_v_b_1 <X> T_8_27.sp4_h_l_36


LogicTile_10_27

 (3 3)  (495 435)  (495 435)  routing T_10_27.sp12_v_b_0 <X> T_10_27.sp12_h_l_23


LogicTile_15_27

 (3 1)  (765 433)  (765 433)  routing T_15_27.sp12_h_l_23 <X> T_15_27.sp12_v_b_0


LogicTile_16_27

 (19 2)  (835 434)  (835 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_26

 (19 1)  (415 417)  (415 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_15_26

 (11 0)  (773 416)  (773 416)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_v_b_2
 (13 0)  (775 416)  (775 416)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_v_b_2
 (5 12)  (767 428)  (767 428)  routing T_15_26.sp4_v_t_44 <X> T_15_26.sp4_h_r_9


LogicTile_17_26

 (6 0)  (880 416)  (880 416)  routing T_17_26.sp4_v_t_44 <X> T_17_26.sp4_v_b_0
 (21 0)  (895 416)  (895 416)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g0_3
 (22 0)  (896 416)  (896 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 416)  (897 416)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g0_3
 (5 1)  (879 417)  (879 417)  routing T_17_26.sp4_v_t_44 <X> T_17_26.sp4_v_b_0
 (21 1)  (895 417)  (895 417)  routing T_17_26.sp4_v_b_11 <X> T_17_26.lc_trk_g0_3
 (29 4)  (903 420)  (903 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 420)  (905 420)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 420)  (906 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 420)  (908 420)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 420)  (912 420)  LC_2 Logic Functioning bit
 (43 4)  (917 420)  (917 420)  LC_2 Logic Functioning bit
 (26 5)  (900 421)  (900 421)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 421)  (902 421)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 421)  (903 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 421)  (904 421)  routing T_17_26.lc_trk_g0_3 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 421)  (906 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 421)  (907 421)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.input_2_2
 (34 5)  (908 421)  (908 421)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.input_2_2
 (38 5)  (912 421)  (912 421)  LC_2 Logic Functioning bit
 (39 5)  (913 421)  (913 421)  LC_2 Logic Functioning bit
 (42 5)  (916 421)  (916 421)  LC_2 Logic Functioning bit
 (43 5)  (917 421)  (917 421)  LC_2 Logic Functioning bit
 (51 5)  (925 421)  (925 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 7)  (891 423)  (891 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 9)  (896 425)  (896 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 425)  (897 425)  routing T_17_26.sp4_v_b_42 <X> T_17_26.lc_trk_g2_2
 (24 9)  (898 425)  (898 425)  routing T_17_26.sp4_v_b_42 <X> T_17_26.lc_trk_g2_2
 (15 12)  (889 428)  (889 428)  routing T_17_26.sp4_h_r_33 <X> T_17_26.lc_trk_g3_1
 (16 12)  (890 428)  (890 428)  routing T_17_26.sp4_h_r_33 <X> T_17_26.lc_trk_g3_1
 (17 12)  (891 428)  (891 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 428)  (892 428)  routing T_17_26.sp4_h_r_33 <X> T_17_26.lc_trk_g3_1


LogicTile_18_26

 (14 2)  (942 418)  (942 418)  routing T_18_26.sp4_v_b_4 <X> T_18_26.lc_trk_g0_4
 (16 3)  (944 419)  (944 419)  routing T_18_26.sp4_v_b_4 <X> T_18_26.lc_trk_g0_4
 (17 3)  (945 419)  (945 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (17 8)  (945 424)  (945 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (954 424)  (954 424)  routing T_18_26.lc_trk_g0_4 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 424)  (956 424)  routing T_18_26.lc_trk_g2_1 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 424)  (957 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 424)  (960 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 424)  (961 424)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 424)  (962 424)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 424)  (963 424)  routing T_18_26.lc_trk_g2_4 <X> T_18_26.input_2_4
 (38 8)  (966 424)  (966 424)  LC_4 Logic Functioning bit
 (40 8)  (968 424)  (968 424)  LC_4 Logic Functioning bit
 (41 8)  (969 424)  (969 424)  LC_4 Logic Functioning bit
 (42 8)  (970 424)  (970 424)  LC_4 Logic Functioning bit
 (43 8)  (971 424)  (971 424)  LC_4 Logic Functioning bit
 (47 8)  (975 424)  (975 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (957 425)  (957 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 425)  (959 425)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 425)  (960 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 425)  (961 425)  routing T_18_26.lc_trk_g2_4 <X> T_18_26.input_2_4
 (36 9)  (964 425)  (964 425)  LC_4 Logic Functioning bit
 (40 9)  (968 425)  (968 425)  LC_4 Logic Functioning bit
 (41 9)  (969 425)  (969 425)  LC_4 Logic Functioning bit
 (42 9)  (970 425)  (970 425)  LC_4 Logic Functioning bit
 (43 9)  (971 425)  (971 425)  LC_4 Logic Functioning bit
 (14 10)  (942 426)  (942 426)  routing T_18_26.sp4_h_r_44 <X> T_18_26.lc_trk_g2_4
 (14 11)  (942 427)  (942 427)  routing T_18_26.sp4_h_r_44 <X> T_18_26.lc_trk_g2_4
 (15 11)  (943 427)  (943 427)  routing T_18_26.sp4_h_r_44 <X> T_18_26.lc_trk_g2_4
 (16 11)  (944 427)  (944 427)  routing T_18_26.sp4_h_r_44 <X> T_18_26.lc_trk_g2_4
 (17 11)  (945 427)  (945 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (8 12)  (936 428)  (936 428)  routing T_18_26.sp4_v_b_4 <X> T_18_26.sp4_h_r_10
 (9 12)  (937 428)  (937 428)  routing T_18_26.sp4_v_b_4 <X> T_18_26.sp4_h_r_10
 (10 12)  (938 428)  (938 428)  routing T_18_26.sp4_v_b_4 <X> T_18_26.sp4_h_r_10
 (25 12)  (953 428)  (953 428)  routing T_18_26.sp4_v_b_26 <X> T_18_26.lc_trk_g3_2
 (26 12)  (954 428)  (954 428)  routing T_18_26.lc_trk_g0_4 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 428)  (956 428)  routing T_18_26.lc_trk_g2_1 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 428)  (957 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 428)  (960 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 428)  (961 428)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 428)  (962 428)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 428)  (963 428)  routing T_18_26.lc_trk_g2_4 <X> T_18_26.input_2_6
 (37 12)  (965 428)  (965 428)  LC_6 Logic Functioning bit
 (40 12)  (968 428)  (968 428)  LC_6 Logic Functioning bit
 (41 12)  (969 428)  (969 428)  LC_6 Logic Functioning bit
 (42 12)  (970 428)  (970 428)  LC_6 Logic Functioning bit
 (43 12)  (971 428)  (971 428)  LC_6 Logic Functioning bit
 (47 12)  (975 428)  (975 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (950 429)  (950 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (951 429)  (951 429)  routing T_18_26.sp4_v_b_26 <X> T_18_26.lc_trk_g3_2
 (29 13)  (957 429)  (957 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 429)  (959 429)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 429)  (960 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (961 429)  (961 429)  routing T_18_26.lc_trk_g2_4 <X> T_18_26.input_2_6
 (40 13)  (968 429)  (968 429)  LC_6 Logic Functioning bit
 (41 13)  (969 429)  (969 429)  LC_6 Logic Functioning bit
 (42 13)  (970 429)  (970 429)  LC_6 Logic Functioning bit
 (43 13)  (971 429)  (971 429)  LC_6 Logic Functioning bit


LogicTile_19_26

 (16 0)  (998 416)  (998 416)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g0_1
 (17 0)  (999 416)  (999 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1000 416)  (1000 416)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g0_1
 (26 0)  (1008 416)  (1008 416)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 416)  (1011 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 416)  (1013 416)  routing T_19_26.lc_trk_g0_5 <X> T_19_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 416)  (1014 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 416)  (1017 416)  routing T_19_26.lc_trk_g1_7 <X> T_19_26.input_2_0
 (38 0)  (1020 416)  (1020 416)  LC_0 Logic Functioning bit
 (39 0)  (1021 416)  (1021 416)  LC_0 Logic Functioning bit
 (42 0)  (1024 416)  (1024 416)  LC_0 Logic Functioning bit
 (43 0)  (1025 416)  (1025 416)  LC_0 Logic Functioning bit
 (18 1)  (1000 417)  (1000 417)  routing T_19_26.sp4_v_b_9 <X> T_19_26.lc_trk_g0_1
 (26 1)  (1008 417)  (1008 417)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 417)  (1009 417)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 417)  (1010 417)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 417)  (1011 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 417)  (1014 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1016 417)  (1016 417)  routing T_19_26.lc_trk_g1_7 <X> T_19_26.input_2_0
 (35 1)  (1017 417)  (1017 417)  routing T_19_26.lc_trk_g1_7 <X> T_19_26.input_2_0
 (38 1)  (1020 417)  (1020 417)  LC_0 Logic Functioning bit
 (43 1)  (1025 417)  (1025 417)  LC_0 Logic Functioning bit
 (53 1)  (1035 417)  (1035 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (15 2)  (997 418)  (997 418)  routing T_19_26.sp4_h_r_5 <X> T_19_26.lc_trk_g0_5
 (16 2)  (998 418)  (998 418)  routing T_19_26.sp4_h_r_5 <X> T_19_26.lc_trk_g0_5
 (17 2)  (999 418)  (999 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (1009 418)  (1009 418)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 418)  (1010 418)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 418)  (1011 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 418)  (1012 418)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 418)  (1013 418)  routing T_19_26.lc_trk_g1_7 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 418)  (1014 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 418)  (1016 418)  routing T_19_26.lc_trk_g1_7 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 418)  (1017 418)  routing T_19_26.lc_trk_g0_5 <X> T_19_26.input_2_1
 (38 2)  (1020 418)  (1020 418)  LC_1 Logic Functioning bit
 (42 2)  (1024 418)  (1024 418)  LC_1 Logic Functioning bit
 (43 2)  (1025 418)  (1025 418)  LC_1 Logic Functioning bit
 (46 2)  (1028 418)  (1028 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (1000 419)  (1000 419)  routing T_19_26.sp4_h_r_5 <X> T_19_26.lc_trk_g0_5
 (29 3)  (1011 419)  (1011 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 419)  (1012 419)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 419)  (1013 419)  routing T_19_26.lc_trk_g1_7 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 419)  (1014 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (38 3)  (1020 419)  (1020 419)  LC_1 Logic Functioning bit
 (43 3)  (1025 419)  (1025 419)  LC_1 Logic Functioning bit
 (4 4)  (986 420)  (986 420)  routing T_19_26.sp4_h_l_44 <X> T_19_26.sp4_v_b_3
 (6 4)  (988 420)  (988 420)  routing T_19_26.sp4_h_l_44 <X> T_19_26.sp4_v_b_3
 (5 5)  (987 421)  (987 421)  routing T_19_26.sp4_h_l_44 <X> T_19_26.sp4_v_b_3
 (11 5)  (993 421)  (993 421)  routing T_19_26.sp4_h_l_44 <X> T_19_26.sp4_h_r_5
 (13 5)  (995 421)  (995 421)  routing T_19_26.sp4_h_l_44 <X> T_19_26.sp4_h_r_5
 (21 6)  (1003 422)  (1003 422)  routing T_19_26.sp4_h_l_10 <X> T_19_26.lc_trk_g1_7
 (22 6)  (1004 422)  (1004 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 422)  (1005 422)  routing T_19_26.sp4_h_l_10 <X> T_19_26.lc_trk_g1_7
 (24 6)  (1006 422)  (1006 422)  routing T_19_26.sp4_h_l_10 <X> T_19_26.lc_trk_g1_7
 (21 7)  (1003 423)  (1003 423)  routing T_19_26.sp4_h_l_10 <X> T_19_26.lc_trk_g1_7
 (27 10)  (1009 426)  (1009 426)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 426)  (1010 426)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 426)  (1011 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 426)  (1012 426)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 426)  (1013 426)  routing T_19_26.lc_trk_g1_7 <X> T_19_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 426)  (1014 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 426)  (1016 426)  routing T_19_26.lc_trk_g1_7 <X> T_19_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 426)  (1017 426)  routing T_19_26.lc_trk_g0_5 <X> T_19_26.input_2_5
 (39 10)  (1021 426)  (1021 426)  LC_5 Logic Functioning bit
 (42 10)  (1024 426)  (1024 426)  LC_5 Logic Functioning bit
 (29 11)  (1011 427)  (1011 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 427)  (1012 427)  routing T_19_26.lc_trk_g3_7 <X> T_19_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 427)  (1013 427)  routing T_19_26.lc_trk_g1_7 <X> T_19_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 427)  (1014 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (1021 427)  (1021 427)  LC_5 Logic Functioning bit
 (42 11)  (1024 427)  (1024 427)  LC_5 Logic Functioning bit
 (43 11)  (1025 427)  (1025 427)  LC_5 Logic Functioning bit
 (53 11)  (1035 427)  (1035 427)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 14)  (1003 430)  (1003 430)  routing T_19_26.sp4_v_t_26 <X> T_19_26.lc_trk_g3_7
 (22 14)  (1004 430)  (1004 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 430)  (1005 430)  routing T_19_26.sp4_v_t_26 <X> T_19_26.lc_trk_g3_7
 (21 15)  (1003 431)  (1003 431)  routing T_19_26.sp4_v_t_26 <X> T_19_26.lc_trk_g3_7


LogicTile_22_26

 (6 2)  (1150 418)  (1150 418)  routing T_22_26.sp4_h_l_42 <X> T_22_26.sp4_v_t_37


LogicTile_24_26

 (2 4)  (1254 420)  (1254 420)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (1255 420)  (1255 420)  routing T_24_26.sp12_v_b_0 <X> T_24_26.sp12_h_r_0
 (3 5)  (1255 421)  (1255 421)  routing T_24_26.sp12_v_b_0 <X> T_24_26.sp12_h_r_0


LogicTile_26_26

 (19 15)  (1367 431)  (1367 431)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_27_26

 (6 2)  (1408 418)  (1408 418)  routing T_27_26.sp4_h_l_42 <X> T_27_26.sp4_v_t_37


LogicTile_28_26

 (2 0)  (1458 416)  (1458 416)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 7)  (1459 423)  (1459 423)  routing T_28_26.sp12_h_l_23 <X> T_28_26.sp12_v_t_23


LogicTile_29_26

 (11 10)  (1521 426)  (1521 426)  routing T_29_26.sp4_h_l_38 <X> T_29_26.sp4_v_t_45


LogicTile_31_26

 (10 15)  (1628 431)  (1628 431)  routing T_31_26.sp4_h_l_40 <X> T_31_26.sp4_v_t_47


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25

 (3 1)  (291 401)  (291 401)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_v_b_0


LogicTile_7_25



RAM_Tile_8_25

 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (5 4)  (605 404)  (605 404)  routing T_12_25.sp4_v_b_3 <X> T_12_25.sp4_h_r_3
 (6 5)  (606 405)  (606 405)  routing T_12_25.sp4_v_b_3 <X> T_12_25.sp4_h_r_3
 (13 10)  (613 410)  (613 410)  routing T_12_25.sp4_h_r_8 <X> T_12_25.sp4_v_t_45
 (12 11)  (612 411)  (612 411)  routing T_12_25.sp4_h_r_8 <X> T_12_25.sp4_v_t_45


LogicTile_13_25



LogicTile_14_25

 (28 0)  (736 400)  (736 400)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 400)  (738 400)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 400)  (741 400)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 400)  (742 400)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 400)  (745 400)  LC_0 Logic Functioning bit
 (39 0)  (747 400)  (747 400)  LC_0 Logic Functioning bit
 (40 0)  (748 400)  (748 400)  LC_0 Logic Functioning bit
 (42 0)  (750 400)  (750 400)  LC_0 Logic Functioning bit
 (26 1)  (734 401)  (734 401)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 401)  (735 401)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 401)  (736 401)  routing T_14_25.lc_trk_g3_3 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 401)  (737 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 401)  (738 401)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 401)  (739 401)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (41 1)  (749 401)  (749 401)  LC_0 Logic Functioning bit
 (43 1)  (751 401)  (751 401)  LC_0 Logic Functioning bit
 (47 1)  (755 401)  (755 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 4)  (710 404)  (710 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 10)  (730 410)  (730 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (22 12)  (730 412)  (730 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 412)  (731 412)  routing T_14_25.sp4_h_r_27 <X> T_14_25.lc_trk_g3_3
 (24 12)  (732 412)  (732 412)  routing T_14_25.sp4_h_r_27 <X> T_14_25.lc_trk_g3_3
 (25 12)  (733 412)  (733 412)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g3_2
 (21 13)  (729 413)  (729 413)  routing T_14_25.sp4_h_r_27 <X> T_14_25.lc_trk_g3_3
 (22 13)  (730 413)  (730 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 413)  (731 413)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g3_2
 (24 13)  (732 413)  (732 413)  routing T_14_25.sp4_h_r_34 <X> T_14_25.lc_trk_g3_2


LogicTile_15_25

 (26 2)  (788 402)  (788 402)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 402)  (789 402)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 402)  (790 402)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 402)  (791 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 402)  (792 402)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 402)  (793 402)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 402)  (794 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 402)  (795 402)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 402)  (797 402)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_1
 (38 2)  (800 402)  (800 402)  LC_1 Logic Functioning bit
 (40 2)  (802 402)  (802 402)  LC_1 Logic Functioning bit
 (41 2)  (803 402)  (803 402)  LC_1 Logic Functioning bit
 (42 2)  (804 402)  (804 402)  LC_1 Logic Functioning bit
 (52 2)  (814 402)  (814 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (788 403)  (788 403)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 403)  (790 403)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 403)  (791 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 403)  (792 403)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 403)  (793 403)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 403)  (794 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 403)  (795 403)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_1
 (34 3)  (796 403)  (796 403)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_1
 (40 3)  (802 403)  (802 403)  LC_1 Logic Functioning bit
 (41 3)  (803 403)  (803 403)  LC_1 Logic Functioning bit
 (42 3)  (804 403)  (804 403)  LC_1 Logic Functioning bit
 (43 3)  (805 403)  (805 403)  LC_1 Logic Functioning bit
 (22 10)  (784 410)  (784 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (787 410)  (787 410)  routing T_15_25.sp4_h_r_38 <X> T_15_25.lc_trk_g2_6
 (21 11)  (783 411)  (783 411)  routing T_15_25.sp4_r_v_b_39 <X> T_15_25.lc_trk_g2_7
 (22 11)  (784 411)  (784 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 411)  (785 411)  routing T_15_25.sp4_h_r_38 <X> T_15_25.lc_trk_g2_6
 (24 11)  (786 411)  (786 411)  routing T_15_25.sp4_h_r_38 <X> T_15_25.lc_trk_g2_6
 (21 14)  (783 414)  (783 414)  routing T_15_25.sp4_h_l_34 <X> T_15_25.lc_trk_g3_7
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 414)  (785 414)  routing T_15_25.sp4_h_l_34 <X> T_15_25.lc_trk_g3_7
 (24 14)  (786 414)  (786 414)  routing T_15_25.sp4_h_l_34 <X> T_15_25.lc_trk_g3_7
 (16 15)  (778 415)  (778 415)  routing T_15_25.sp12_v_b_12 <X> T_15_25.lc_trk_g3_4
 (17 15)  (779 415)  (779 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (783 415)  (783 415)  routing T_15_25.sp4_h_l_34 <X> T_15_25.lc_trk_g3_7


LogicTile_16_25

 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_b_0
 (2 8)  (818 408)  (818 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (13 10)  (829 410)  (829 410)  routing T_16_25.sp4_v_b_8 <X> T_16_25.sp4_v_t_45
 (8 14)  (824 414)  (824 414)  routing T_16_25.sp4_h_r_2 <X> T_16_25.sp4_h_l_47
 (10 14)  (826 414)  (826 414)  routing T_16_25.sp4_h_r_2 <X> T_16_25.sp4_h_l_47


LogicTile_17_25

 (8 9)  (882 409)  (882 409)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_7
 (9 9)  (883 409)  (883 409)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_7
 (8 11)  (882 411)  (882 411)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_t_42


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (19 4)  (947 404)  (947 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_19_25

 (11 2)  (993 402)  (993 402)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_t_39
 (4 4)  (986 404)  (986 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (6 4)  (988 404)  (988 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (5 5)  (987 405)  (987 405)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3


LogicTile_20_25

 (12 2)  (1048 402)  (1048 402)  routing T_20_25.sp4_h_r_11 <X> T_20_25.sp4_h_l_39
 (13 3)  (1049 403)  (1049 403)  routing T_20_25.sp4_h_r_11 <X> T_20_25.sp4_h_l_39
 (12 13)  (1048 413)  (1048 413)  routing T_20_25.sp4_h_r_11 <X> T_20_25.sp4_v_b_11


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (11 15)  (1263 415)  (1263 415)  routing T_24_25.sp4_h_r_3 <X> T_24_25.sp4_h_l_46
 (13 15)  (1265 415)  (1265 415)  routing T_24_25.sp4_h_r_3 <X> T_24_25.sp4_h_l_46


RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (22 4)  (1478 404)  (1478 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1479 404)  (1479 404)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (24 4)  (1480 404)  (1480 404)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (21 5)  (1477 405)  (1477 405)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (6 7)  (1462 407)  (1462 407)  routing T_28_25.sp4_h_r_3 <X> T_28_25.sp4_h_l_38
 (22 10)  (1478 410)  (1478 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1482 410)  (1482 410)  routing T_28_25.lc_trk_g2_7 <X> T_28_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (1483 410)  (1483 410)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (1484 410)  (1484 410)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 410)  (1485 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 410)  (1488 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 410)  (1490 410)  routing T_28_25.lc_trk_g1_3 <X> T_28_25.wire_logic_cluster/lc_5/in_3
 (48 10)  (1504 410)  (1504 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (1482 411)  (1482 411)  routing T_28_25.lc_trk_g2_7 <X> T_28_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 411)  (1484 411)  routing T_28_25.lc_trk_g2_7 <X> T_28_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 411)  (1485 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1486 411)  (1486 411)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (1487 411)  (1487 411)  routing T_28_25.lc_trk_g1_3 <X> T_28_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (1492 411)  (1492 411)  LC_5 Logic Functioning bit
 (38 11)  (1494 411)  (1494 411)  LC_5 Logic Functioning bit
 (22 12)  (1478 412)  (1478 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1479 412)  (1479 412)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g3_3


LogicTile_29_25

 (19 2)  (1529 402)  (1529 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25

 (3 15)  (1621 415)  (1621 415)  routing T_31_25.sp12_h_l_22 <X> T_31_25.sp12_v_t_22


LogicTile_32_25

 (5 6)  (1677 406)  (1677 406)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38
 (4 7)  (1676 407)  (1676 407)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38
 (6 7)  (1678 407)  (1678 407)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (19 3)  (619 387)  (619 387)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (3 6)  (711 390)  (711 390)  routing T_14_24.sp12_v_b_0 <X> T_14_24.sp12_v_t_23
 (5 12)  (713 396)  (713 396)  routing T_14_24.sp4_v_b_9 <X> T_14_24.sp4_h_r_9
 (6 13)  (714 397)  (714 397)  routing T_14_24.sp4_v_b_9 <X> T_14_24.sp4_h_r_9
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24

 (11 2)  (939 386)  (939 386)  routing T_18_24.sp4_h_l_44 <X> T_18_24.sp4_v_t_39


LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (3 6)  (1255 390)  (1255 390)  routing T_24_24.sp12_v_b_0 <X> T_24_24.sp12_v_t_23


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0


LogicTile_30_23

 (3 0)  (1567 368)  (1567 368)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0
 (3 1)  (1567 369)  (1567 369)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0
 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0


LogicTile_6_22

 (2 8)  (290 360)  (290 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_9_22

 (4 4)  (442 356)  (442 356)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_v_b_3
 (6 4)  (444 356)  (444 356)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_v_b_3
 (5 5)  (443 357)  (443 357)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_v_b_3


LogicTile_12_22

 (2 8)  (602 360)  (602 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_22

 (2 12)  (710 364)  (710 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_22

 (3 12)  (765 364)  (765 364)  routing T_15_22.sp12_v_t_22 <X> T_15_22.sp12_h_r_1
 (6 13)  (768 365)  (768 365)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_h_r_9


LogicTile_16_22

 (3 1)  (819 353)  (819 353)  routing T_16_22.sp12_h_l_23 <X> T_16_22.sp12_v_b_0


LogicTile_17_22

 (13 5)  (887 357)  (887 357)  routing T_17_22.sp4_v_t_37 <X> T_17_22.sp4_h_r_5
 (11 8)  (885 360)  (885 360)  routing T_17_22.sp4_v_t_37 <X> T_17_22.sp4_v_b_8
 (13 8)  (887 360)  (887 360)  routing T_17_22.sp4_v_t_37 <X> T_17_22.sp4_v_b_8
 (8 13)  (882 365)  (882 365)  routing T_17_22.sp4_h_r_10 <X> T_17_22.sp4_v_b_10
 (12 15)  (886 367)  (886 367)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_t_46


LogicTile_19_22

 (27 2)  (1009 354)  (1009 354)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 354)  (1013 354)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 354)  (1015 354)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 354)  (1016 354)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 354)  (1019 354)  LC_1 Logic Functioning bit
 (39 2)  (1021 354)  (1021 354)  LC_1 Logic Functioning bit
 (41 2)  (1023 354)  (1023 354)  LC_1 Logic Functioning bit
 (43 2)  (1025 354)  (1025 354)  LC_1 Logic Functioning bit
 (48 2)  (1030 354)  (1030 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (30 3)  (1012 355)  (1012 355)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (37 3)  (1019 355)  (1019 355)  LC_1 Logic Functioning bit
 (39 3)  (1021 355)  (1021 355)  LC_1 Logic Functioning bit
 (41 3)  (1023 355)  (1023 355)  LC_1 Logic Functioning bit
 (43 3)  (1025 355)  (1025 355)  LC_1 Logic Functioning bit
 (47 3)  (1029 355)  (1029 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (987 356)  (987 356)  routing T_19_22.sp4_v_t_38 <X> T_19_22.sp4_h_r_3
 (22 4)  (1004 356)  (1004 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 356)  (1005 356)  routing T_19_22.sp4_h_r_3 <X> T_19_22.lc_trk_g1_3
 (24 4)  (1006 356)  (1006 356)  routing T_19_22.sp4_h_r_3 <X> T_19_22.lc_trk_g1_3
 (21 5)  (1003 357)  (1003 357)  routing T_19_22.sp4_h_r_3 <X> T_19_22.lc_trk_g1_3
 (4 12)  (986 364)  (986 364)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_9
 (5 13)  (987 365)  (987 365)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_9
 (15 14)  (997 366)  (997 366)  routing T_19_22.sp4_h_l_16 <X> T_19_22.lc_trk_g3_5
 (16 14)  (998 366)  (998 366)  routing T_19_22.sp4_h_l_16 <X> T_19_22.lc_trk_g3_5
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (5 15)  (987 367)  (987 367)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_t_44
 (18 15)  (1000 367)  (1000 367)  routing T_19_22.sp4_h_l_16 <X> T_19_22.lc_trk_g3_5


LogicTile_27_22

 (3 15)  (1405 367)  (1405 367)  routing T_27_22.sp12_h_l_22 <X> T_27_22.sp12_v_t_22


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_14_21

 (26 0)  (734 336)  (734 336)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (37 0)  (745 336)  (745 336)  LC_0 Logic Functioning bit
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (40 0)  (748 336)  (748 336)  LC_0 Logic Functioning bit
 (42 0)  (750 336)  (750 336)  LC_0 Logic Functioning bit
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 337)  (735 337)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (38 1)  (746 337)  (746 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (47 1)  (755 337)  (755 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7


LogicTile_16_21

 (12 11)  (828 347)  (828 347)  routing T_16_21.sp4_h_l_45 <X> T_16_21.sp4_v_t_45
 (21 12)  (837 348)  (837 348)  routing T_16_21.sp12_v_t_0 <X> T_16_21.lc_trk_g3_3
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 348)  (840 348)  routing T_16_21.sp12_v_t_0 <X> T_16_21.lc_trk_g3_3
 (21 13)  (837 349)  (837 349)  routing T_16_21.sp12_v_t_0 <X> T_16_21.lc_trk_g3_3
 (17 14)  (833 350)  (833 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (843 350)  (843 350)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 350)  (844 350)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 350)  (847 350)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (39 14)  (855 350)  (855 350)  LC_7 Logic Functioning bit
 (41 14)  (857 350)  (857 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (30 15)  (846 351)  (846 351)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 351)  (852 351)  LC_7 Logic Functioning bit
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (38 15)  (854 351)  (854 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit
 (41 15)  (857 351)  (857 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit
 (48 15)  (864 351)  (864 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (868 351)  (868 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_21

 (8 13)  (882 349)  (882 349)  routing T_17_21.sp4_v_t_42 <X> T_17_21.sp4_v_b_10
 (10 13)  (884 349)  (884 349)  routing T_17_21.sp4_v_t_42 <X> T_17_21.sp4_v_b_10


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0


LogicTile_19_21

 (4 4)  (986 340)  (986 340)  routing T_19_21.sp4_v_t_38 <X> T_19_21.sp4_v_b_3
 (6 8)  (988 344)  (988 344)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_6


LogicTile_20_21

 (11 0)  (1047 336)  (1047 336)  routing T_20_21.sp4_v_t_46 <X> T_20_21.sp4_v_b_2
 (12 1)  (1048 337)  (1048 337)  routing T_20_21.sp4_v_t_46 <X> T_20_21.sp4_v_b_2
 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


RAM_Tile_8_20

 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (19 8)  (415 328)  (415 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8


LogicTile_11_20

 (19 10)  (565 330)  (565 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9


LogicTile_14_20

 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 14)  (712 334)  (712 334)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_v_t_44
 (6 14)  (714 334)  (714 334)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_v_t_44


LogicTile_17_20

 (4 4)  (878 324)  (878 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (6 4)  (880 324)  (880 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (5 5)  (879 325)  (879 325)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0


LogicTile_19_20

 (11 8)  (993 328)  (993 328)  routing T_19_20.sp4_h_r_3 <X> T_19_20.sp4_v_b_8


LogicTile_20_20

 (19 15)  (1055 335)  (1055 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_13_19

 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 4)  (657 308)  (657 308)  routing T_13_19.sp12_v_b_0 <X> T_13_19.sp12_h_r_0
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (3 5)  (657 309)  (657 309)  routing T_13_19.sp12_v_b_0 <X> T_13_19.sp12_h_r_0
 (21 5)  (675 309)  (675 309)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (40 13)  (694 317)  (694 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (44 13)  (698 317)  (698 317)  LC_6 Logic Functioning bit
 (48 13)  (702 317)  (702 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.sp4_v_b_0 <X> T_16_19.lc_trk_g0_0
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp4_v_b_0 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (25 6)  (841 310)  (841 310)  routing T_16_19.sp4_v_b_6 <X> T_16_19.lc_trk_g1_6
 (26 6)  (842 310)  (842 310)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 310)  (851 310)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (42 6)  (858 310)  (858 310)  LC_3 Logic Functioning bit
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (839 311)  (839 311)  routing T_16_19.sp4_v_b_6 <X> T_16_19.lc_trk_g1_6
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 311)  (850 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (35 7)  (851 311)  (851 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (40 8)  (856 312)  (856 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (50 8)  (866 312)  (866 312)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (868 312)  (868 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (41 9)  (857 313)  (857 313)  LC_4 Logic Functioning bit
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 314)  (839 314)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g2_7
 (25 10)  (841 314)  (841 314)  routing T_16_19.sp4_v_b_38 <X> T_16_19.lc_trk_g2_6
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g2_7
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 315)  (839 315)  routing T_16_19.sp4_v_b_38 <X> T_16_19.lc_trk_g2_6
 (25 11)  (841 315)  (841 315)  routing T_16_19.sp4_v_b_38 <X> T_16_19.lc_trk_g2_6
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (16 15)  (832 319)  (832 319)  routing T_16_19.sp12_v_b_12 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp4_r_v_b_47 <X> T_16_19.lc_trk_g3_7


LogicTile_17_19

 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 306)  (904 306)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 306)  (909 306)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.input_2_1
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (26 3)  (900 307)  (900 307)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 307)  (901 307)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (907 307)  (907 307)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.input_2_1
 (35 3)  (909 307)  (909 307)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.input_2_1
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (39 3)  (913 307)  (913 307)  LC_1 Logic Functioning bit
 (16 4)  (890 308)  (890 308)  routing T_17_19.sp4_v_b_1 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (892 308)  (892 308)  routing T_17_19.sp4_v_b_1 <X> T_17_19.lc_trk_g1_1
 (21 10)  (895 314)  (895 314)  routing T_17_19.sp4_v_t_26 <X> T_17_19.lc_trk_g2_7
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 314)  (897 314)  routing T_17_19.sp4_v_t_26 <X> T_17_19.lc_trk_g2_7
 (21 11)  (895 315)  (895 315)  routing T_17_19.sp4_v_t_26 <X> T_17_19.lc_trk_g2_7
 (25 12)  (899 316)  (899 316)  routing T_17_19.sp4_v_t_23 <X> T_17_19.lc_trk_g3_2
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (897 317)  (897 317)  routing T_17_19.sp4_v_t_23 <X> T_17_19.lc_trk_g3_2
 (25 13)  (899 317)  (899 317)  routing T_17_19.sp4_v_t_23 <X> T_17_19.lc_trk_g3_2
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 318)  (897 318)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g3_7
 (24 14)  (898 318)  (898 318)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g3_7


LogicTile_19_19

 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 304)  (1010 304)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 304)  (1013 304)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 304)  (1016 304)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 304)  (1017 304)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.input_2_0
 (37 0)  (1019 304)  (1019 304)  LC_0 Logic Functioning bit
 (38 0)  (1020 304)  (1020 304)  LC_0 Logic Functioning bit
 (39 0)  (1021 304)  (1021 304)  LC_0 Logic Functioning bit
 (28 1)  (1010 305)  (1010 305)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 305)  (1012 305)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1015 305)  (1015 305)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.input_2_0
 (34 1)  (1016 305)  (1016 305)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.input_2_0
 (35 1)  (1017 305)  (1017 305)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.input_2_0
 (38 1)  (1020 305)  (1020 305)  LC_0 Logic Functioning bit
 (39 1)  (1021 305)  (1021 305)  LC_0 Logic Functioning bit
 (5 5)  (987 309)  (987 309)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_3
 (16 7)  (998 311)  (998 311)  routing T_19_19.sp12_h_r_12 <X> T_19_19.lc_trk_g1_4
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 8)  (1003 312)  (1003 312)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g2_3
 (22 8)  (1004 312)  (1004 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1005 312)  (1005 312)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g2_3
 (26 8)  (1008 312)  (1008 312)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 312)  (1010 312)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 312)  (1017 312)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.input_2_4
 (38 8)  (1020 312)  (1020 312)  LC_4 Logic Functioning bit
 (39 8)  (1021 312)  (1021 312)  LC_4 Logic Functioning bit
 (28 9)  (1010 313)  (1010 313)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 313)  (1012 313)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 313)  (1014 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1015 313)  (1015 313)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.input_2_4
 (34 9)  (1016 313)  (1016 313)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.input_2_4
 (35 9)  (1017 313)  (1017 313)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.input_2_4
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (38 9)  (1020 313)  (1020 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (48 9)  (1030 313)  (1030 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 11)  (997 315)  (997 315)  routing T_19_19.sp4_v_t_33 <X> T_19_19.lc_trk_g2_4
 (16 11)  (998 315)  (998 315)  routing T_19_19.sp4_v_t_33 <X> T_19_19.lc_trk_g2_4
 (17 11)  (999 315)  (999 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 14)  (1003 318)  (1003 318)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g3_7
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 318)  (1005 318)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g3_7
 (21 15)  (1003 319)  (1003 319)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g3_7


LogicTile_22_19

 (3 0)  (1147 304)  (1147 304)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (3 1)  (1147 305)  (1147 305)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0


LogicTile_23_19

 (6 7)  (1204 311)  (1204 311)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_h_l_38


LogicTile_24_19

 (19 15)  (1271 319)  (1271 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 300)  (398 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_18

 (13 9)  (451 297)  (451 297)  routing T_9_18.sp4_v_t_38 <X> T_9_18.sp4_h_r_8


LogicTile_11_18

 (4 4)  (550 292)  (550 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (6 4)  (552 292)  (552 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (11 4)  (557 292)  (557 292)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_5
 (13 4)  (559 292)  (559 292)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_5
 (5 5)  (551 293)  (551 293)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (12 5)  (558 293)  (558 293)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_5


LogicTile_12_18

 (15 10)  (615 298)  (615 298)  routing T_12_18.sp4_h_r_45 <X> T_12_18.lc_trk_g2_5
 (16 10)  (616 298)  (616 298)  routing T_12_18.sp4_h_r_45 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.sp4_h_r_45 <X> T_12_18.lc_trk_g2_5
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (40 10)  (640 298)  (640 298)  LC_5 Logic Functioning bit
 (41 10)  (641 298)  (641 298)  LC_5 Logic Functioning bit
 (42 10)  (642 298)  (642 298)  LC_5 Logic Functioning bit
 (43 10)  (643 298)  (643 298)  LC_5 Logic Functioning bit
 (52 10)  (652 298)  (652 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (618 299)  (618 299)  routing T_12_18.sp4_h_r_45 <X> T_12_18.lc_trk_g2_5
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (40 11)  (640 299)  (640 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (42 11)  (642 299)  (642 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (618 301)  (618 301)  routing T_12_18.sp4_r_v_b_41 <X> T_12_18.lc_trk_g3_1


LogicTile_13_18

 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 290)  (668 290)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g0_4
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (48 3)  (702 291)  (702 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (25 10)  (679 298)  (679 298)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (25 15)  (679 303)  (679 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6


LogicTile_14_18

 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (722 294)  (722 294)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g1_4
 (14 7)  (722 295)  (722 295)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g1_4
 (15 7)  (723 295)  (723 295)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (14 11)  (722 299)  (722 299)  routing T_14_18.sp4_r_v_b_36 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.sp4_r_v_b_42 <X> T_14_18.lc_trk_g3_2
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit


LogicTile_15_18

 (19 8)  (781 296)  (781 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_17_18

 (15 0)  (889 288)  (889 288)  routing T_17_18.top_op_1 <X> T_17_18.lc_trk_g0_1
 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (8 1)  (882 289)  (882 289)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_b_1
 (18 1)  (892 289)  (892 289)  routing T_17_18.top_op_1 <X> T_17_18.lc_trk_g0_1
 (26 2)  (900 290)  (900 290)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (39 2)  (913 290)  (913 290)  LC_1 Logic Functioning bit
 (40 2)  (914 290)  (914 290)  LC_1 Logic Functioning bit
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (52 2)  (926 290)  (926 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (901 291)  (901 291)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 291)  (904 291)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 291)  (906 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (912 291)  (912 291)  LC_1 Logic Functioning bit
 (40 3)  (914 291)  (914 291)  LC_1 Logic Functioning bit
 (41 3)  (915 291)  (915 291)  LC_1 Logic Functioning bit
 (21 4)  (895 292)  (895 292)  routing T_17_18.sp12_h_r_3 <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 292)  (898 292)  routing T_17_18.sp12_h_r_3 <X> T_17_18.lc_trk_g1_3
 (21 5)  (895 293)  (895 293)  routing T_17_18.sp12_h_r_3 <X> T_17_18.lc_trk_g1_3
 (15 7)  (889 295)  (889 295)  routing T_17_18.sp4_v_t_9 <X> T_17_18.lc_trk_g1_4
 (16 7)  (890 295)  (890 295)  routing T_17_18.sp4_v_t_9 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (14 11)  (888 299)  (888 299)  routing T_17_18.sp4_r_v_b_36 <X> T_17_18.lc_trk_g2_4
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4


LogicTile_18_18

 (19 13)  (947 301)  (947 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_18

 (14 1)  (996 289)  (996 289)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g0_0
 (15 1)  (997 289)  (997 289)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g0_0
 (17 1)  (999 289)  (999 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (14 2)  (996 290)  (996 290)  routing T_19_18.sp4_v_b_4 <X> T_19_18.lc_trk_g0_4
 (21 2)  (1003 290)  (1003 290)  routing T_19_18.sp4_v_b_15 <X> T_19_18.lc_trk_g0_7
 (22 2)  (1004 290)  (1004 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1005 290)  (1005 290)  routing T_19_18.sp4_v_b_15 <X> T_19_18.lc_trk_g0_7
 (16 3)  (998 291)  (998 291)  routing T_19_18.sp4_v_b_4 <X> T_19_18.lc_trk_g0_4
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (1003 291)  (1003 291)  routing T_19_18.sp4_v_b_15 <X> T_19_18.lc_trk_g0_7
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1003 299)  (1003 299)  routing T_19_18.sp4_r_v_b_39 <X> T_19_18.lc_trk_g2_7
 (26 14)  (1008 302)  (1008 302)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 302)  (1017 302)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.input_2_7
 (39 14)  (1021 302)  (1021 302)  LC_7 Logic Functioning bit
 (40 14)  (1022 302)  (1022 302)  LC_7 Logic Functioning bit
 (42 14)  (1024 302)  (1024 302)  LC_7 Logic Functioning bit
 (47 14)  (1029 302)  (1029 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (1008 303)  (1008 303)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 303)  (1010 303)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 303)  (1014 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1017 303)  (1017 303)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.input_2_7
 (37 15)  (1019 303)  (1019 303)  LC_7 Logic Functioning bit
 (39 15)  (1021 303)  (1021 303)  LC_7 Logic Functioning bit
 (40 15)  (1022 303)  (1022 303)  LC_7 Logic Functioning bit
 (42 15)  (1024 303)  (1024 303)  LC_7 Logic Functioning bit


LogicTile_21_18

 (8 9)  (1098 297)  (1098 297)  routing T_21_18.sp4_h_l_36 <X> T_21_18.sp4_v_b_7
 (9 9)  (1099 297)  (1099 297)  routing T_21_18.sp4_h_l_36 <X> T_21_18.sp4_v_b_7
 (10 9)  (1100 297)  (1100 297)  routing T_21_18.sp4_h_l_36 <X> T_21_18.sp4_v_b_7


LogicTile_22_18

 (3 0)  (1147 288)  (1147 288)  routing T_22_18.sp12_v_t_23 <X> T_22_18.sp12_v_b_0


LogicTile_24_18

 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_v_t_23 <X> T_24_18.sp12_h_l_23


LogicTile_27_18

 (2 14)  (1404 302)  (1404 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23
 (8 13)  (1572 301)  (1572 301)  routing T_30_18.sp4_h_l_47 <X> T_30_18.sp4_v_b_10
 (9 13)  (1573 301)  (1573 301)  routing T_30_18.sp4_h_l_47 <X> T_30_18.sp4_v_b_10


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (5 4)  (12 276)  (12 276)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g0_5
 (7 4)  (10 276)  (10 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 276)  (9 276)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g0_5
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_5 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0


RAM_Tile_8_17

 (10 0)  (406 272)  (406 272)  routing T_8_17.sp4_v_t_45 <X> T_8_17.sp4_h_r_1
 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0


LogicTile_10_17

 (3 1)  (495 273)  (495 273)  routing T_10_17.sp12_h_l_23 <X> T_10_17.sp12_v_b_0


LogicTile_11_17

 (4 5)  (550 277)  (550 277)  routing T_11_17.sp4_v_t_47 <X> T_11_17.sp4_h_r_3
 (3 14)  (549 286)  (549 286)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_t_22
 (3 15)  (549 287)  (549 287)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_t_22


LogicTile_12_17

 (2 0)  (602 272)  (602 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (623 273)  (623 273)  routing T_12_17.sp12_h_r_10 <X> T_12_17.lc_trk_g0_2
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (623 275)  (623 275)  routing T_12_17.sp4_v_b_22 <X> T_12_17.lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.sp4_v_b_22 <X> T_12_17.lc_trk_g0_6
 (8 9)  (608 281)  (608 281)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_v_b_7
 (9 9)  (609 281)  (609 281)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_v_b_7
 (10 9)  (610 281)  (610 281)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_v_b_7
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (39 14)  (639 286)  (639 286)  LC_7 Logic Functioning bit
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (40 15)  (640 287)  (640 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit
 (48 15)  (648 287)  (648 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_17

 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 276)  (677 276)  routing T_13_17.sp12_h_l_16 <X> T_13_17.lc_trk_g1_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (21 5)  (675 277)  (675 277)  routing T_13_17.sp12_h_l_16 <X> T_13_17.lc_trk_g1_3
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (44 5)  (698 277)  (698 277)  LC_2 Logic Functioning bit
 (4 6)  (658 278)  (658 278)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (5 7)  (659 279)  (659 279)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (8 7)  (662 279)  (662 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_41
 (9 7)  (663 279)  (663 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_41
 (6 8)  (660 280)  (660 280)  routing T_13_17.sp4_v_t_38 <X> T_13_17.sp4_v_b_6
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_8
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (53 8)  (707 280)  (707 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (5 9)  (659 281)  (659 281)  routing T_13_17.sp4_v_t_38 <X> T_13_17.sp4_v_b_6
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (44 9)  (698 281)  (698 281)  LC_4 Logic Functioning bit
 (14 10)  (668 282)  (668 282)  routing T_13_17.sp4_v_b_36 <X> T_13_17.lc_trk_g2_4
 (14 11)  (668 283)  (668 283)  routing T_13_17.sp4_v_b_36 <X> T_13_17.lc_trk_g2_4
 (16 11)  (670 283)  (670 283)  routing T_13_17.sp4_v_b_36 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (25 12)  (679 284)  (679 284)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g3_2
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (53 14)  (707 286)  (707 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (44 15)  (698 287)  (698 287)  LC_7 Logic Functioning bit
 (52 15)  (706 287)  (706 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_17

 (15 0)  (723 272)  (723 272)  routing T_14_17.bot_op_1 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.lft_op_4 <X> T_14_17.lc_trk_g0_4
 (21 2)  (729 274)  (729 274)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g0_7
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g0_7
 (15 3)  (723 275)  (723 275)  routing T_14_17.lft_op_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 276)  (743 276)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.input_2_2
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.bot_op_2 <X> T_14_17.lc_trk_g1_2
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (741 277)  (741 277)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.input_2_2
 (34 5)  (742 277)  (742 277)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.input_2_2
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (51 5)  (759 277)  (759 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (711 278)  (711 278)  routing T_14_17.sp12_v_b_0 <X> T_14_17.sp12_v_t_23
 (15 6)  (723 278)  (723 278)  routing T_14_17.bot_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (2 12)  (710 284)  (710 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (25 12)  (733 284)  (733 284)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g3_2
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp4_v_t_16 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.sp4_v_t_16 <X> T_14_17.lc_trk_g3_5
 (21 14)  (729 286)  (729 286)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g3_7
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 286)  (743 286)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.input_2_7
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (47 14)  (755 286)  (755 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 287)  (740 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (743 287)  (743 287)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.input_2_7
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit
 (44 15)  (752 287)  (752 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_1
 (8 3)  (770 275)  (770 275)  routing T_15_17.sp4_h_r_7 <X> T_15_17.sp4_v_t_36
 (9 3)  (771 275)  (771 275)  routing T_15_17.sp4_h_r_7 <X> T_15_17.sp4_v_t_36
 (10 3)  (772 275)  (772 275)  routing T_15_17.sp4_h_r_7 <X> T_15_17.sp4_v_t_36
 (4 4)  (766 276)  (766 276)  routing T_15_17.sp4_h_l_38 <X> T_15_17.sp4_v_b_3
 (13 4)  (775 276)  (775 276)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_v_b_5
 (5 5)  (767 277)  (767 277)  routing T_15_17.sp4_h_l_38 <X> T_15_17.sp4_v_b_3
 (12 5)  (774 277)  (774 277)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_v_b_5
 (6 8)  (768 280)  (768 280)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_6
 (9 9)  (771 281)  (771 281)  routing T_15_17.sp4_v_t_42 <X> T_15_17.sp4_v_b_7
 (8 11)  (770 283)  (770 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (9 11)  (771 283)  (771 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (10 11)  (772 283)  (772 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42


LogicTile_16_17

 (3 0)  (819 272)  (819 272)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_b_0
 (3 1)  (819 273)  (819 273)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_b_0
 (2 4)  (818 276)  (818 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (40 10)  (856 282)  (856 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (42 10)  (858 282)  (858 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (48 10)  (864 282)  (864 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (868 282)  (868 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (40 11)  (856 283)  (856 283)  LC_5 Logic Functioning bit
 (41 11)  (857 283)  (857 283)  LC_5 Logic Functioning bit
 (42 11)  (858 283)  (858 283)  LC_5 Logic Functioning bit
 (43 11)  (859 283)  (859 283)  LC_5 Logic Functioning bit
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_17

 (12 0)  (886 272)  (886 272)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_h_r_2
 (13 1)  (887 273)  (887 273)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_h_r_2
 (9 6)  (883 278)  (883 278)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_41
 (10 6)  (884 278)  (884 278)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_41
 (6 8)  (880 280)  (880 280)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_b_6


LogicTile_18_17

 (9 3)  (937 275)  (937 275)  routing T_18_17.sp4_v_b_5 <X> T_18_17.sp4_v_t_36
 (10 3)  (938 275)  (938 275)  routing T_18_17.sp4_v_b_5 <X> T_18_17.sp4_v_t_36
 (12 4)  (940 276)  (940 276)  routing T_18_17.sp4_v_b_5 <X> T_18_17.sp4_h_r_5
 (11 5)  (939 277)  (939 277)  routing T_18_17.sp4_v_b_5 <X> T_18_17.sp4_h_r_5
 (19 13)  (947 285)  (947 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_17

 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1005 272)  (1005 272)  routing T_19_17.sp12_h_l_16 <X> T_19_17.lc_trk_g0_3
 (21 1)  (1003 273)  (1003 273)  routing T_19_17.sp12_h_l_16 <X> T_19_17.lc_trk_g0_3
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 274)  (1015 274)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 274)  (1019 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (40 2)  (1022 274)  (1022 274)  LC_1 Logic Functioning bit
 (52 2)  (1034 274)  (1034 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (1008 275)  (1008 275)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 275)  (1013 275)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1016 275)  (1016 275)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.input_2_1
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (40 3)  (1022 275)  (1022 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (6 4)  (988 276)  (988 276)  routing T_19_17.sp4_h_r_10 <X> T_19_17.sp4_v_b_3
 (14 4)  (996 276)  (996 276)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g1_0
 (14 5)  (996 277)  (996 277)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g1_0
 (15 5)  (997 277)  (997 277)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g1_0
 (16 5)  (998 277)  (998 277)  routing T_19_17.sp4_h_l_5 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (14 8)  (996 280)  (996 280)  routing T_19_17.sp4_v_t_21 <X> T_19_17.lc_trk_g2_0
 (25 8)  (1007 280)  (1007 280)  routing T_19_17.sp4_v_b_26 <X> T_19_17.lc_trk_g2_2
 (14 9)  (996 281)  (996 281)  routing T_19_17.sp4_v_t_21 <X> T_19_17.lc_trk_g2_0
 (16 9)  (998 281)  (998 281)  routing T_19_17.sp4_v_t_21 <X> T_19_17.lc_trk_g2_0
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 281)  (1005 281)  routing T_19_17.sp4_v_b_26 <X> T_19_17.lc_trk_g2_2
 (6 12)  (988 284)  (988 284)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9
 (5 13)  (987 285)  (987 285)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9


LogicTile_20_17

 (19 10)  (1055 282)  (1055 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_21_17

 (8 12)  (1098 284)  (1098 284)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_h_r_10
 (10 12)  (1100 284)  (1100 284)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_h_r_10


LogicTile_22_17

 (3 2)  (1147 274)  (1147 274)  routing T_22_17.sp12_v_t_23 <X> T_22_17.sp12_h_l_23


LogicTile_23_17

 (6 0)  (1204 272)  (1204 272)  routing T_23_17.sp4_h_r_7 <X> T_23_17.sp4_v_b_0
 (9 14)  (1207 286)  (1207 286)  routing T_23_17.sp4_h_r_7 <X> T_23_17.sp4_h_l_47
 (10 14)  (1208 286)  (1208 286)  routing T_23_17.sp4_h_r_7 <X> T_23_17.sp4_h_l_47
 (3 15)  (1201 287)  (1201 287)  routing T_23_17.sp12_h_l_22 <X> T_23_17.sp12_v_t_22


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (2 4)  (1254 276)  (1254 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_17

 (8 12)  (1314 284)  (1314 284)  routing T_25_17.sp4_h_l_47 <X> T_25_17.sp4_h_r_10


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6
 (6 9)  (1516 281)  (1516 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (11 2)  (6 258)  (6 258)  routing T_0_16.span4_horz_7 <X> T_0_16.span4_vert_t_13
 (12 2)  (5 258)  (5 258)  routing T_0_16.span4_horz_7 <X> T_0_16.span4_vert_t_13
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (4 8)  (13 264)  (13 264)  routing T_0_16.span4_horz_8 <X> T_0_16.lc_trk_g1_0
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (4 9)  (13 265)  (13 265)  routing T_0_16.span4_horz_8 <X> T_0_16.lc_trk_g1_0
 (6 9)  (11 265)  (11 265)  routing T_0_16.span4_horz_8 <X> T_0_16.lc_trk_g1_0
 (7 9)  (10 265)  (10 265)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_0 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0
 (8 10)  (188 266)  (188 266)  routing T_4_16.sp4_h_r_11 <X> T_4_16.sp4_h_l_42
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_h_r_11 <X> T_4_16.sp4_h_l_42
 (12 10)  (192 266)  (192 266)  routing T_4_16.sp4_h_r_5 <X> T_4_16.sp4_h_l_45
 (13 11)  (193 267)  (193 267)  routing T_4_16.sp4_h_r_5 <X> T_4_16.sp4_h_l_45


RAM_Tile_8_16

 (11 7)  (407 263)  (407 263)  routing T_8_16.sp4_h_r_9 <X> T_8_16.sp4_h_l_40
 (13 7)  (409 263)  (409 263)  routing T_8_16.sp4_h_r_9 <X> T_8_16.sp4_h_l_40
 (11 15)  (407 271)  (407 271)  routing T_8_16.sp4_h_r_3 <X> T_8_16.sp4_h_l_46
 (13 15)  (409 271)  (409 271)  routing T_8_16.sp4_h_r_3 <X> T_8_16.sp4_h_l_46


LogicTile_9_16

 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (439 262)  (439 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (439 263)  (439 263)  routing T_9_16.glb_netwk_4 <X> T_9_16.glb2local_0
 (15 7)  (453 263)  (453 263)  routing T_9_16.bot_op_4 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 14)  (464 270)  (464 270)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 270)  (474 270)  LC_7 Logic Functioning bit
 (37 14)  (475 270)  (475 270)  LC_7 Logic Functioning bit
 (38 14)  (476 270)  (476 270)  LC_7 Logic Functioning bit
 (39 14)  (477 270)  (477 270)  LC_7 Logic Functioning bit
 (41 14)  (479 270)  (479 270)  LC_7 Logic Functioning bit
 (43 14)  (481 270)  (481 270)  LC_7 Logic Functioning bit
 (27 15)  (465 271)  (465 271)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 271)  (474 271)  LC_7 Logic Functioning bit
 (37 15)  (475 271)  (475 271)  LC_7 Logic Functioning bit
 (38 15)  (476 271)  (476 271)  LC_7 Logic Functioning bit
 (39 15)  (477 271)  (477 271)  LC_7 Logic Functioning bit
 (40 15)  (478 271)  (478 271)  LC_7 Logic Functioning bit
 (42 15)  (480 271)  (480 271)  LC_7 Logic Functioning bit
 (46 15)  (484 271)  (484 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_16

 (2 12)  (494 268)  (494 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (12 12)  (504 268)  (504 268)  routing T_10_16.sp4_v_b_11 <X> T_10_16.sp4_h_r_11
 (11 13)  (503 269)  (503 269)  routing T_10_16.sp4_v_b_11 <X> T_10_16.sp4_h_r_11


LogicTile_11_16

 (4 12)  (550 268)  (550 268)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_v_b_9


LogicTile_12_16

 (4 15)  (604 271)  (604 271)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_h_l_44
 (6 15)  (606 271)  (606 271)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_h_l_44


LogicTile_13_16

 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.top_op_7 <X> T_13_16.lc_trk_g0_7
 (14 3)  (668 259)  (668 259)  routing T_13_16.top_op_4 <X> T_13_16.lc_trk_g0_4
 (15 3)  (669 259)  (669 259)  routing T_13_16.top_op_4 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (675 259)  (675 259)  routing T_13_16.top_op_7 <X> T_13_16.lc_trk_g0_7
 (11 4)  (665 260)  (665 260)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (13 4)  (667 260)  (667 260)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (680 260)  (680 260)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 260)  (684 260)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (48 4)  (702 260)  (702 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (12 5)  (666 261)  (666 261)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (15 6)  (669 262)  (669 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (16 6)  (670 262)  (670 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (679 262)  (679 262)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g1_6
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (50 6)  (704 262)  (704 262)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (31 7)  (685 263)  (685 263)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (48 8)  (702 264)  (702 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (704 264)  (704 264)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (27 9)  (681 265)  (681 265)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (41 9)  (695 265)  (695 265)  LC_4 Logic Functioning bit
 (42 9)  (696 265)  (696 265)  LC_4 Logic Functioning bit
 (43 9)  (697 265)  (697 265)  LC_4 Logic Functioning bit
 (51 9)  (705 265)  (705 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (675 266)  (675 266)  routing T_13_16.rgt_op_7 <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.rgt_op_7 <X> T_13_16.lc_trk_g2_7
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 268)  (681 268)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (41 12)  (695 268)  (695 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (51 12)  (705 268)  (705 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (706 268)  (706 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (687 269)  (687 269)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.input_2_6
 (35 13)  (689 269)  (689 269)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.input_2_6
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (48 13)  (702 269)  (702 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (706 269)  (706 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (668 270)  (668 270)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g3_4
 (25 14)  (679 270)  (679 270)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6
 (24 15)  (678 271)  (678 271)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (15 0)  (723 256)  (723 256)  routing T_14_16.sp4_h_r_9 <X> T_14_16.lc_trk_g0_1
 (16 0)  (724 256)  (724 256)  routing T_14_16.sp4_h_r_9 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.sp4_h_r_9 <X> T_14_16.lc_trk_g0_1
 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (26 1)  (734 257)  (734 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (41 1)  (749 257)  (749 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (40 2)  (748 258)  (748 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (15 4)  (723 260)  (723 260)  routing T_14_16.sp4_h_r_9 <X> T_14_16.lc_trk_g1_1
 (16 4)  (724 260)  (724 260)  routing T_14_16.sp4_h_r_9 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (726 260)  (726 260)  routing T_14_16.sp4_h_r_9 <X> T_14_16.lc_trk_g1_1
 (21 4)  (729 260)  (729 260)  routing T_14_16.sp4_v_b_11 <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (731 260)  (731 260)  routing T_14_16.sp4_v_b_11 <X> T_14_16.lc_trk_g1_3
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (21 5)  (729 261)  (729 261)  routing T_14_16.sp4_v_b_11 <X> T_14_16.lc_trk_g1_3
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 261)  (742 261)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.input_2_2
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (748 262)  (748 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (15 7)  (723 263)  (723 263)  routing T_14_16.bot_op_4 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (734 263)  (734 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (25 8)  (733 264)  (733 264)  routing T_14_16.sp12_v_t_1 <X> T_14_16.lc_trk_g2_2
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (40 8)  (748 264)  (748 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (51 8)  (759 264)  (759 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.sp12_v_t_1 <X> T_14_16.lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.sp12_v_t_1 <X> T_14_16.lc_trk_g2_2
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 265)  (741 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (34 9)  (742 265)  (742 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (35 9)  (743 265)  (743 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 266)  (732 266)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g2_7
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 266)  (743 266)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_5
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (43 10)  (751 266)  (751 266)  LC_5 Logic Functioning bit
 (14 11)  (722 267)  (722 267)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g2_4
 (15 11)  (723 267)  (723 267)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (729 267)  (729 267)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g2_7
 (26 11)  (734 267)  (734 267)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 267)  (741 267)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_5
 (35 11)  (743 267)  (743 267)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_5
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (25 12)  (733 268)  (733 268)  routing T_14_16.bnl_op_2 <X> T_14_16.lc_trk_g3_2
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 268)  (743 268)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_6
 (52 12)  (760 268)  (760 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 269)  (733 269)  routing T_14_16.bnl_op_2 <X> T_14_16.lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 269)  (735 269)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 269)  (740 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 269)  (741 269)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_6
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 270)  (732 270)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g3_7
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (39 14)  (747 270)  (747 270)  LC_7 Logic Functioning bit
 (40 14)  (748 270)  (748 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (42 14)  (750 270)  (750 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (14 15)  (722 271)  (722 271)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g3_4
 (15 15)  (723 271)  (723 271)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (726 271)  (726 271)  routing T_14_16.sp4_r_v_b_45 <X> T_14_16.lc_trk_g3_5
 (21 15)  (729 271)  (729 271)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g3_7
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (731 271)  (731 271)  routing T_14_16.sp12_v_b_14 <X> T_14_16.lc_trk_g3_6
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (40 15)  (748 271)  (748 271)  LC_7 Logic Functioning bit
 (41 15)  (749 271)  (749 271)  LC_7 Logic Functioning bit
 (42 15)  (750 271)  (750 271)  LC_7 Logic Functioning bit
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (25 0)  (787 256)  (787 256)  routing T_15_16.sp4_v_b_10 <X> T_15_16.lc_trk_g0_2
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 257)  (785 257)  routing T_15_16.sp4_v_b_10 <X> T_15_16.lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.sp4_v_b_10 <X> T_15_16.lc_trk_g0_2
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (776 260)  (776 260)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 260)  (785 260)  routing T_15_16.sp4_v_b_19 <X> T_15_16.lc_trk_g1_3
 (24 4)  (786 260)  (786 260)  routing T_15_16.sp4_v_b_19 <X> T_15_16.lc_trk_g1_3
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (46 4)  (808 260)  (808 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (777 261)  (777 261)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 261)  (797 261)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.input_2_2
 (14 6)  (776 262)  (776 262)  routing T_15_16.sp4_h_l_9 <X> T_15_16.lc_trk_g1_4
 (14 7)  (776 263)  (776 263)  routing T_15_16.sp4_h_l_9 <X> T_15_16.lc_trk_g1_4
 (15 7)  (777 263)  (777 263)  routing T_15_16.sp4_h_l_9 <X> T_15_16.lc_trk_g1_4
 (16 7)  (778 263)  (778 263)  routing T_15_16.sp4_h_l_9 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4


LogicTile_16_16

 (10 2)  (826 258)  (826 258)  routing T_16_16.sp4_v_b_8 <X> T_16_16.sp4_h_l_36
 (3 7)  (819 263)  (819 263)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_t_23


LogicTile_17_16

 (3 5)  (877 261)  (877 261)  routing T_17_16.sp12_h_l_23 <X> T_17_16.sp12_h_r_0
 (6 8)  (880 264)  (880 264)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_v_b_6
 (11 8)  (885 264)  (885 264)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_8
 (5 9)  (879 265)  (879 265)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_v_b_6


LogicTile_18_16

 (19 4)  (947 260)  (947 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 6)  (947 262)  (947 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 8)  (947 264)  (947 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (947 271)  (947 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_16

 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 258)  (1007 258)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 259)  (1004 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 259)  (1005 259)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (25 3)  (1007 259)  (1007 259)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 261)  (982 261)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1005 262)  (1005 262)  routing T_19_16.sp12_h_l_12 <X> T_19_16.lc_trk_g1_7
 (26 10)  (1008 266)  (1008 266)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 266)  (1009 266)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 266)  (1012 266)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (41 10)  (1023 266)  (1023 266)  LC_5 Logic Functioning bit
 (43 10)  (1025 266)  (1025 266)  LC_5 Logic Functioning bit
 (45 10)  (1027 266)  (1027 266)  LC_5 Logic Functioning bit
 (27 11)  (1009 267)  (1009 267)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 267)  (1012 267)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 267)  (1013 267)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 267)  (1018 267)  LC_5 Logic Functioning bit
 (38 11)  (1020 267)  (1020 267)  LC_5 Logic Functioning bit
 (40 11)  (1022 267)  (1022 267)  LC_5 Logic Functioning bit
 (42 11)  (1024 267)  (1024 267)  LC_5 Logic Functioning bit
 (48 11)  (1030 267)  (1030 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (993 268)  (993 268)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_v_b_11
 (12 13)  (994 269)  (994 269)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_v_b_11
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 270)  (996 270)  routing T_19_16.sp4_v_b_36 <X> T_19_16.lc_trk_g3_4
 (14 15)  (996 271)  (996 271)  routing T_19_16.sp4_v_b_36 <X> T_19_16.lc_trk_g3_4
 (16 15)  (998 271)  (998 271)  routing T_19_16.sp4_v_b_36 <X> T_19_16.lc_trk_g3_4
 (17 15)  (999 271)  (999 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_20_16

 (3 0)  (1039 256)  (1039 256)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (3 1)  (1039 257)  (1039 257)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0


LogicTile_22_16

 (19 2)  (1163 258)  (1163 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_v_t_23 <X> T_24_16.sp12_h_l_23


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_29_16

 (3 7)  (1513 263)  (1513 263)  routing T_29_16.sp12_h_l_23 <X> T_29_16.sp12_v_t_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_t_23 <X> T_7_15.sp12_h_r_0


RAM_Tile_8_15

 (3 0)  (399 240)  (399 240)  routing T_8_15.sp12_h_r_0 <X> T_8_15.sp12_v_b_0
 (3 1)  (399 241)  (399 241)  routing T_8_15.sp12_h_r_0 <X> T_8_15.sp12_v_b_0
 (12 13)  (408 253)  (408 253)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_v_b_11


LogicTile_9_15

 (21 6)  (459 246)  (459 246)  routing T_9_15.sp12_h_l_4 <X> T_9_15.lc_trk_g1_7
 (22 6)  (460 246)  (460 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (462 246)  (462 246)  routing T_9_15.sp12_h_l_4 <X> T_9_15.lc_trk_g1_7
 (21 7)  (459 247)  (459 247)  routing T_9_15.sp12_h_l_4 <X> T_9_15.lc_trk_g1_7
 (26 8)  (464 248)  (464 248)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (37 8)  (475 248)  (475 248)  LC_4 Logic Functioning bit
 (39 8)  (477 248)  (477 248)  LC_4 Logic Functioning bit
 (40 8)  (478 248)  (478 248)  LC_4 Logic Functioning bit
 (42 8)  (480 248)  (480 248)  LC_4 Logic Functioning bit
 (47 8)  (485 248)  (485 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (464 249)  (464 249)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 249)  (465 249)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 249)  (467 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 249)  (474 249)  LC_4 Logic Functioning bit
 (38 9)  (476 249)  (476 249)  LC_4 Logic Functioning bit
 (41 9)  (479 249)  (479 249)  LC_4 Logic Functioning bit
 (43 9)  (481 249)  (481 249)  LC_4 Logic Functioning bit


LogicTile_10_15

 (0 2)  (492 242)  (492 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (493 242)  (493 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 5)  (508 245)  (508 245)  routing T_10_15.sp12_h_r_8 <X> T_10_15.lc_trk_g1_0
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (3 6)  (495 246)  (495 246)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_v_t_23
 (3 7)  (495 247)  (495 247)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_v_t_23
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (38 10)  (530 250)  (530 250)  LC_5 Logic Functioning bit
 (41 10)  (533 250)  (533 250)  LC_5 Logic Functioning bit
 (43 10)  (535 250)  (535 250)  LC_5 Logic Functioning bit
 (45 10)  (537 250)  (537 250)  LC_5 Logic Functioning bit
 (27 11)  (519 251)  (519 251)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (39 11)  (531 251)  (531 251)  LC_5 Logic Functioning bit
 (40 11)  (532 251)  (532 251)  LC_5 Logic Functioning bit
 (42 11)  (534 251)  (534 251)  LC_5 Logic Functioning bit
 (44 11)  (536 251)  (536 251)  LC_5 Logic Functioning bit
 (48 11)  (540 251)  (540 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (0 14)  (492 254)  (492 254)  routing T_10_15.glb_netwk_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_15

 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 242)  (577 242)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (22 3)  (568 243)  (568 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 243)  (569 243)  routing T_11_15.sp4_v_b_22 <X> T_11_15.lc_trk_g0_6
 (24 3)  (570 243)  (570 243)  routing T_11_15.sp4_v_b_22 <X> T_11_15.lc_trk_g0_6
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 243)  (573 243)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 243)  (577 243)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 243)  (578 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (579 243)  (579 243)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.input_2_1
 (35 3)  (581 243)  (581 243)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.input_2_1
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (51 3)  (597 243)  (597 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (598 243)  (598 243)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 5)  (568 245)  (568 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 245)  (570 245)  routing T_11_15.bot_op_2 <X> T_11_15.lc_trk_g1_2
 (21 8)  (567 248)  (567 248)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g2_3
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 248)  (569 248)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g2_3
 (24 8)  (570 248)  (570 248)  routing T_11_15.sp4_h_r_35 <X> T_11_15.lc_trk_g2_3
 (16 12)  (562 252)  (562 252)  routing T_11_15.sp4_v_t_12 <X> T_11_15.lc_trk_g3_1
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.sp4_v_t_12 <X> T_11_15.lc_trk_g3_1


LogicTile_12_15

 (15 0)  (615 240)  (615 240)  routing T_12_15.sp4_v_b_17 <X> T_12_15.lc_trk_g0_1
 (16 0)  (616 240)  (616 240)  routing T_12_15.sp4_v_b_17 <X> T_12_15.lc_trk_g0_1
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (623 240)  (623 240)  routing T_12_15.sp12_h_l_16 <X> T_12_15.lc_trk_g0_3
 (25 0)  (625 240)  (625 240)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g0_2
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 240)  (631 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (48 0)  (648 240)  (648 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (21 1)  (621 241)  (621 241)  routing T_12_15.sp12_h_l_16 <X> T_12_15.lc_trk_g0_3
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g0_2
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 241)  (635 241)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.input_2_0
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (626 242)  (626 242)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 242)  (633 242)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (40 2)  (640 242)  (640 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (26 3)  (626 243)  (626 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 243)  (627 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 243)  (628 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (43 3)  (643 243)  (643 243)  LC_1 Logic Functioning bit
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 244)  (631 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (40 4)  (640 244)  (640 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (42 4)  (642 244)  (642 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (18 5)  (618 245)  (618 245)  routing T_12_15.sp4_r_v_b_25 <X> T_12_15.lc_trk_g1_1
 (27 5)  (627 245)  (627 245)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (21 6)  (621 246)  (621 246)  routing T_12_15.sp4_h_l_2 <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (623 246)  (623 246)  routing T_12_15.sp4_h_l_2 <X> T_12_15.lc_trk_g1_7
 (24 6)  (624 246)  (624 246)  routing T_12_15.sp4_h_l_2 <X> T_12_15.lc_trk_g1_7
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (46 6)  (646 246)  (646 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (650 246)  (650 246)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (652 246)  (652 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (625 247)  (625 247)  routing T_12_15.sp4_r_v_b_30 <X> T_12_15.lc_trk_g1_6
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (48 7)  (648 247)  (648 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (652 247)  (652 247)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (2 8)  (602 248)  (602 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (16 8)  (616 248)  (616 248)  routing T_12_15.sp12_v_t_14 <X> T_12_15.lc_trk_g2_1
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (623 248)  (623 248)  routing T_12_15.sp12_v_b_11 <X> T_12_15.lc_trk_g2_3
 (18 9)  (618 249)  (618 249)  routing T_12_15.sp12_v_t_14 <X> T_12_15.lc_trk_g2_1
 (21 10)  (621 250)  (621 250)  routing T_12_15.sp4_v_t_18 <X> T_12_15.lc_trk_g2_7
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 250)  (623 250)  routing T_12_15.sp4_v_t_18 <X> T_12_15.lc_trk_g2_7
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (5 12)  (605 252)  (605 252)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_h_r_9
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 252)  (623 252)  routing T_12_15.sp12_v_b_11 <X> T_12_15.lc_trk_g3_3
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (6 13)  (606 253)  (606 253)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_h_r_9
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (634 253)  (634 253)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.input_2_6
 (12 14)  (612 254)  (612 254)  routing T_12_15.sp4_h_r_8 <X> T_12_15.sp4_h_l_46
 (14 14)  (614 254)  (614 254)  routing T_12_15.rgt_op_4 <X> T_12_15.lc_trk_g3_4
 (21 14)  (621 254)  (621 254)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g3_7
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (50 14)  (650 254)  (650 254)  Cascade bit: LH_LC07_inmux02_5

 (13 15)  (613 255)  (613 255)  routing T_12_15.sp4_h_r_8 <X> T_12_15.sp4_h_l_46
 (15 15)  (615 255)  (615 255)  routing T_12_15.rgt_op_4 <X> T_12_15.lc_trk_g3_4
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (628 255)  (628 255)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (6 0)  (660 240)  (660 240)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_v_b_0
 (25 0)  (679 240)  (679 240)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g0_2
 (5 1)  (659 241)  (659 241)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_v_b_0
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 242)  (668 242)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g0_4
 (21 2)  (675 242)  (675 242)  routing T_13_15.sp4_v_b_15 <X> T_13_15.lc_trk_g0_7
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 242)  (677 242)  routing T_13_15.sp4_v_b_15 <X> T_13_15.lc_trk_g0_7
 (25 2)  (679 242)  (679 242)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g0_6
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (14 3)  (668 243)  (668 243)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g0_4
 (16 3)  (670 243)  (670 243)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (675 243)  (675 243)  routing T_13_15.sp4_v_b_15 <X> T_13_15.lc_trk_g0_7
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 243)  (677 243)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g0_6
 (25 3)  (679 243)  (679 243)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g0_6
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (11 4)  (665 244)  (665 244)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_v_b_5
 (13 4)  (667 244)  (667 244)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_v_b_5
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (669 245)  (669 245)  routing T_13_15.bot_op_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (15 6)  (669 246)  (669 246)  routing T_13_15.sp4_h_r_5 <X> T_13_15.lc_trk_g1_5
 (16 6)  (670 246)  (670 246)  routing T_13_15.sp4_h_r_5 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (16 7)  (670 247)  (670 247)  routing T_13_15.sp12_h_r_12 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (672 247)  (672 247)  routing T_13_15.sp4_h_r_5 <X> T_13_15.lc_trk_g1_5
 (16 8)  (670 248)  (670 248)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g2_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp12_v_b_8 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 249)  (684 249)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (2 12)  (656 252)  (656 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (668 252)  (668 252)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (21 12)  (675 252)  (675 252)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g3_3
 (14 13)  (668 253)  (668 253)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp12_v_t_9 <X> T_13_15.lc_trk_g3_2
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (13 15)  (667 255)  (667 255)  routing T_13_15.sp4_v_b_6 <X> T_13_15.sp4_h_l_46
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (14 0)  (722 240)  (722 240)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g0_0
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 240)  (726 240)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g0_1
 (21 0)  (729 240)  (729 240)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 240)  (743 240)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.input_2_0
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (47 0)  (755 240)  (755 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (9 1)  (717 241)  (717 241)  routing T_14_15.sp4_v_t_36 <X> T_14_15.sp4_v_b_1
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (44 1)  (752 241)  (752 241)  LC_0 Logic Functioning bit
 (46 1)  (754 241)  (754 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (755 241)  (755 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 242)  (723 242)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 242)  (726 242)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g0_5
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (51 2)  (759 242)  (759 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (19 3)  (727 243)  (727 243)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.top_op_6 <X> T_14_15.lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.top_op_6 <X> T_14_15.lc_trk_g0_6
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (44 3)  (752 243)  (752 243)  LC_1 Logic Functioning bit
 (15 4)  (723 244)  (723 244)  routing T_14_15.bot_op_1 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (46 4)  (754 244)  (754 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (755 244)  (755 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (722 245)  (722 245)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g1_0
 (15 5)  (723 245)  (723 245)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (729 245)  (729 245)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 245)  (732 245)  routing T_14_15.bot_op_2 <X> T_14_15.lc_trk_g1_2
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (44 5)  (752 245)  (752 245)  LC_2 Logic Functioning bit
 (47 5)  (755 245)  (755 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 246)  (731 246)  routing T_14_15.sp4_h_r_7 <X> T_14_15.lc_trk_g1_7
 (24 6)  (732 246)  (732 246)  routing T_14_15.sp4_h_r_7 <X> T_14_15.lc_trk_g1_7
 (25 6)  (733 246)  (733 246)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g1_6
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (18 7)  (726 247)  (726 247)  routing T_14_15.sp4_r_v_b_29 <X> T_14_15.lc_trk_g1_5
 (21 7)  (729 247)  (729 247)  routing T_14_15.sp4_h_r_7 <X> T_14_15.lc_trk_g1_7
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 247)  (731 247)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g1_6
 (24 7)  (732 247)  (732 247)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g1_6
 (25 7)  (733 247)  (733 247)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g1_6
 (26 7)  (734 247)  (734 247)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (25 8)  (733 248)  (733 248)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g2_2
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 248)  (743 248)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_4
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (40 8)  (748 248)  (748 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 249)  (734 249)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 249)  (735 249)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 249)  (738 249)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 249)  (741 249)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_4
 (34 9)  (742 249)  (742 249)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_4
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (44 9)  (752 249)  (752 249)  LC_4 Logic Functioning bit
 (15 10)  (723 250)  (723 250)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g2_5
 (16 12)  (724 252)  (724 252)  routing T_14_15.sp12_v_t_14 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (5 13)  (713 253)  (713 253)  routing T_14_15.sp4_h_r_9 <X> T_14_15.sp4_v_b_9
 (8 13)  (716 253)  (716 253)  routing T_14_15.sp4_v_t_42 <X> T_14_15.sp4_v_b_10
 (10 13)  (718 253)  (718 253)  routing T_14_15.sp4_v_t_42 <X> T_14_15.sp4_v_b_10
 (18 13)  (726 253)  (726 253)  routing T_14_15.sp12_v_t_14 <X> T_14_15.lc_trk_g3_1
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp12_v_t_9 <X> T_14_15.lc_trk_g3_2
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp12_v_t_10 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


LogicTile_15_15

 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 240)  (797 240)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_0
 (39 0)  (801 240)  (801 240)  LC_0 Logic Functioning bit
 (40 0)  (802 240)  (802 240)  LC_0 Logic Functioning bit
 (42 0)  (804 240)  (804 240)  LC_0 Logic Functioning bit
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 241)  (795 241)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_0
 (40 1)  (802 241)  (802 241)  LC_0 Logic Functioning bit
 (42 1)  (804 241)  (804 241)  LC_0 Logic Functioning bit
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 242)  (776 242)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g0_4
 (15 2)  (777 242)  (777 242)  routing T_15_15.bot_op_5 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 242)  (785 242)  routing T_15_15.sp4_v_b_23 <X> T_15_15.lc_trk_g0_7
 (24 2)  (786 242)  (786 242)  routing T_15_15.sp4_v_b_23 <X> T_15_15.lc_trk_g0_7
 (26 2)  (788 242)  (788 242)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (46 2)  (808 242)  (808 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (773 243)  (773 243)  routing T_15_15.sp4_h_r_2 <X> T_15_15.sp4_h_l_39
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 246)  (786 246)  routing T_15_15.bot_op_7 <X> T_15_15.lc_trk_g1_7
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (40 6)  (802 246)  (802 246)  LC_3 Logic Functioning bit
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (42 6)  (804 246)  (804 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (40 7)  (802 247)  (802 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (2 8)  (764 248)  (764 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g2_1
 (21 8)  (783 248)  (783 248)  routing T_15_15.sp4_h_r_35 <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 248)  (785 248)  routing T_15_15.sp4_h_r_35 <X> T_15_15.lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.sp4_h_r_35 <X> T_15_15.lc_trk_g2_3
 (28 8)  (790 248)  (790 248)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (14 10)  (776 250)  (776 250)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g2_4
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g2_5
 (25 10)  (787 250)  (787 250)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (14 11)  (776 251)  (776 251)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g2_4
 (15 11)  (777 251)  (777 251)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g2_4
 (16 11)  (778 251)  (778 251)  routing T_15_15.sp4_h_r_44 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (25 11)  (787 251)  (787 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (4 12)  (766 252)  (766 252)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_9
 (13 12)  (775 252)  (775 252)  routing T_15_15.sp4_h_l_46 <X> T_15_15.sp4_v_b_11
 (16 12)  (778 252)  (778 252)  routing T_15_15.sp4_v_t_12 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.sp4_v_t_12 <X> T_15_15.lc_trk_g3_1
 (21 12)  (783 252)  (783 252)  routing T_15_15.sp4_h_r_35 <X> T_15_15.lc_trk_g3_3
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 252)  (785 252)  routing T_15_15.sp4_h_r_35 <X> T_15_15.lc_trk_g3_3
 (24 12)  (786 252)  (786 252)  routing T_15_15.sp4_h_r_35 <X> T_15_15.lc_trk_g3_3
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (4 13)  (766 253)  (766 253)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_h_r_9
 (5 13)  (767 253)  (767 253)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_9
 (6 13)  (768 253)  (768 253)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_h_r_9
 (12 13)  (774 253)  (774 253)  routing T_15_15.sp4_h_l_46 <X> T_15_15.sp4_v_b_11
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.tnl_op_7 <X> T_15_15.lc_trk_g3_7
 (21 15)  (783 255)  (783 255)  routing T_15_15.tnl_op_7 <X> T_15_15.lc_trk_g3_7


LogicTile_16_15

 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 241)  (840 241)  routing T_16_15.bot_op_2 <X> T_16_15.lc_trk_g0_2
 (6 2)  (822 242)  (822 242)  routing T_16_15.sp4_v_b_9 <X> T_16_15.sp4_v_t_37
 (5 3)  (821 243)  (821 243)  routing T_16_15.sp4_v_b_9 <X> T_16_15.sp4_v_t_37
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (40 6)  (856 246)  (856 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (42 6)  (858 246)  (858 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (47 6)  (863 246)  (863 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (4 10)  (820 250)  (820 250)  routing T_16_15.sp4_v_b_10 <X> T_16_15.sp4_v_t_43
 (6 10)  (822 250)  (822 250)  routing T_16_15.sp4_v_b_10 <X> T_16_15.sp4_v_t_43
 (21 12)  (837 252)  (837 252)  routing T_16_15.bnl_op_3 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (14 13)  (830 253)  (830 253)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g3_0
 (15 13)  (831 253)  (831 253)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g3_0
 (16 13)  (832 253)  (832 253)  routing T_16_15.sp4_h_r_24 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (837 253)  (837 253)  routing T_16_15.bnl_op_3 <X> T_16_15.lc_trk_g3_3


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (895 241)  (895 241)  routing T_17_15.sp4_r_v_b_32 <X> T_17_15.lc_trk_g0_3
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (9 3)  (883 243)  (883 243)  routing T_17_15.sp4_v_b_5 <X> T_17_15.sp4_v_t_36
 (10 3)  (884 243)  (884 243)  routing T_17_15.sp4_v_b_5 <X> T_17_15.sp4_v_t_36
 (14 5)  (888 245)  (888 245)  routing T_17_15.sp12_h_r_16 <X> T_17_15.lc_trk_g1_0
 (16 5)  (890 245)  (890 245)  routing T_17_15.sp12_h_r_16 <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (12 6)  (886 246)  (886 246)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_h_l_40
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 246)  (892 246)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g1_5
 (13 7)  (887 247)  (887 247)  routing T_17_15.sp4_h_r_2 <X> T_17_15.sp4_h_l_40
 (3 8)  (877 248)  (877 248)  routing T_17_15.sp12_v_t_22 <X> T_17_15.sp12_v_b_1
 (14 10)  (888 250)  (888 250)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g2_4
 (28 10)  (902 250)  (902 250)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 250)  (904 250)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (43 10)  (917 250)  (917 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (46 10)  (920 250)  (920 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (888 251)  (888 251)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g2_4
 (16 11)  (890 251)  (890 251)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (901 251)  (901 251)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 251)  (906 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (909 251)  (909 251)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.input_2_5
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (5 13)  (879 253)  (879 253)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_b_9
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 15)  (879 255)  (879 255)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_t_44
 (13 15)  (887 255)  (887 255)  routing T_17_15.sp4_v_b_6 <X> T_17_15.sp4_h_l_46


LogicTile_18_15

 (3 0)  (931 240)  (931 240)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (3 1)  (931 241)  (931 241)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0


LogicTile_19_15

 (0 0)  (982 240)  (982 240)  Negative Clock bit

 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (11 2)  (993 242)  (993 242)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_v_t_39
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_1 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (8 3)  (990 243)  (990 243)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_t_36
 (9 3)  (991 243)  (991 243)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_t_36
 (10 3)  (992 243)  (992 243)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_t_36
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 245)  (982 245)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (22 6)  (1004 246)  (1004 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1005 246)  (1005 246)  routing T_19_15.sp4_h_r_7 <X> T_19_15.lc_trk_g1_7
 (24 6)  (1006 246)  (1006 246)  routing T_19_15.sp4_h_r_7 <X> T_19_15.lc_trk_g1_7
 (21 7)  (1003 247)  (1003 247)  routing T_19_15.sp4_h_r_7 <X> T_19_15.lc_trk_g1_7
 (6 8)  (988 248)  (988 248)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_v_b_6
 (21 8)  (1003 248)  (1003 248)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g2_3
 (22 8)  (1004 248)  (1004 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1005 248)  (1005 248)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g2_3
 (5 9)  (987 249)  (987 249)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_v_b_6
 (8 9)  (990 249)  (990 249)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_7
 (27 10)  (1009 250)  (1009 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 250)  (1010 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 250)  (1012 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 250)  (1013 250)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 250)  (1016 250)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 250)  (1018 250)  LC_5 Logic Functioning bit
 (37 10)  (1019 250)  (1019 250)  LC_5 Logic Functioning bit
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (39 10)  (1021 250)  (1021 250)  LC_5 Logic Functioning bit
 (41 10)  (1023 250)  (1023 250)  LC_5 Logic Functioning bit
 (43 10)  (1025 250)  (1025 250)  LC_5 Logic Functioning bit
 (45 10)  (1027 250)  (1027 250)  LC_5 Logic Functioning bit
 (46 10)  (1028 250)  (1028 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (1008 251)  (1008 251)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 251)  (1010 251)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 251)  (1012 251)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 251)  (1013 251)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (38 11)  (1020 251)  (1020 251)  LC_5 Logic Functioning bit
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 254)  (1004 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1003 255)  (1003 255)  routing T_19_15.sp4_r_v_b_47 <X> T_19_15.lc_trk_g3_7


LogicTile_20_15

 (2 4)  (1038 244)  (1038 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_21_15

 (6 8)  (1096 248)  (1096 248)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_b_6
 (3 9)  (1093 249)  (1093 249)  routing T_21_15.sp12_h_l_22 <X> T_21_15.sp12_v_b_1
 (4 15)  (1094 255)  (1094 255)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_44
 (6 15)  (1096 255)  (1096 255)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_44


LogicTile_22_15

 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_v_t_23 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_6_14

 (5 5)  (293 229)  (293 229)  routing T_6_14.sp4_h_r_3 <X> T_6_14.sp4_v_b_3


LogicTile_7_14

 (22 3)  (364 227)  (364 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (365 227)  (365 227)  routing T_7_14.sp12_h_l_21 <X> T_7_14.lc_trk_g0_6
 (25 3)  (367 227)  (367 227)  routing T_7_14.sp12_h_l_21 <X> T_7_14.lc_trk_g0_6
 (3 8)  (345 232)  (345 232)  routing T_7_14.sp12_h_r_1 <X> T_7_14.sp12_v_b_1
 (3 9)  (345 233)  (345 233)  routing T_7_14.sp12_h_r_1 <X> T_7_14.sp12_v_b_1
 (26 14)  (368 238)  (368 238)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_7/in_0
 (31 14)  (373 238)  (373 238)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 238)  (374 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 238)  (378 238)  LC_7 Logic Functioning bit
 (38 14)  (380 238)  (380 238)  LC_7 Logic Functioning bit
 (40 14)  (382 238)  (382 238)  LC_7 Logic Functioning bit
 (41 14)  (383 238)  (383 238)  LC_7 Logic Functioning bit
 (42 14)  (384 238)  (384 238)  LC_7 Logic Functioning bit
 (43 14)  (385 238)  (385 238)  LC_7 Logic Functioning bit
 (22 15)  (364 239)  (364 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (368 239)  (368 239)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 239)  (369 239)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 239)  (370 239)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 239)  (371 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 239)  (373 239)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 239)  (379 239)  LC_7 Logic Functioning bit
 (39 15)  (381 239)  (381 239)  LC_7 Logic Functioning bit
 (40 15)  (382 239)  (382 239)  LC_7 Logic Functioning bit
 (41 15)  (383 239)  (383 239)  LC_7 Logic Functioning bit
 (42 15)  (384 239)  (384 239)  LC_7 Logic Functioning bit
 (43 15)  (385 239)  (385 239)  LC_7 Logic Functioning bit
 (46 15)  (388 239)  (388 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_8_14

 (3 10)  (399 234)  (399 234)  routing T_8_14.sp12_h_r_1 <X> T_8_14.sp12_h_l_22
 (3 11)  (399 235)  (399 235)  routing T_8_14.sp12_h_r_1 <X> T_8_14.sp12_h_l_22
 (3 14)  (399 238)  (399 238)  routing T_8_14.sp12_h_r_1 <X> T_8_14.sp12_v_t_22
 (3 15)  (399 239)  (399 239)  routing T_8_14.sp12_h_r_1 <X> T_8_14.sp12_v_t_22


LogicTile_10_14

 (19 2)  (511 226)  (511 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_11_14

 (15 0)  (561 224)  (561 224)  routing T_11_14.sp4_v_b_17 <X> T_11_14.lc_trk_g0_1
 (16 0)  (562 224)  (562 224)  routing T_11_14.sp4_v_b_17 <X> T_11_14.lc_trk_g0_1
 (17 0)  (563 224)  (563 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (567 224)  (567 224)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g0_3
 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (8 1)  (554 225)  (554 225)  routing T_11_14.sp4_h_r_1 <X> T_11_14.sp4_v_b_1
 (21 1)  (567 225)  (567 225)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g0_3
 (14 2)  (560 226)  (560 226)  routing T_11_14.bnr_op_4 <X> T_11_14.lc_trk_g0_4
 (27 2)  (573 226)  (573 226)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 226)  (574 226)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 226)  (576 226)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 226)  (580 226)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (53 2)  (599 226)  (599 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (560 227)  (560 227)  routing T_11_14.bnr_op_4 <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (572 227)  (572 227)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 227)  (578 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (580 227)  (580 227)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.input_2_1
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (43 3)  (589 227)  (589 227)  LC_1 Logic Functioning bit
 (13 4)  (559 228)  (559 228)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_v_b_5
 (17 4)  (563 228)  (563 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 228)  (564 228)  routing T_11_14.bnr_op_1 <X> T_11_14.lc_trk_g1_1
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 228)  (570 228)  routing T_11_14.bot_op_3 <X> T_11_14.lc_trk_g1_3
 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 228)  (580 228)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (42 4)  (588 228)  (588 228)  LC_2 Logic Functioning bit
 (50 4)  (596 228)  (596 228)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (562 229)  (562 229)  routing T_11_14.sp12_h_r_8 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (564 229)  (564 229)  routing T_11_14.bnr_op_1 <X> T_11_14.lc_trk_g1_1
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (43 5)  (589 229)  (589 229)  LC_2 Logic Functioning bit
 (14 6)  (560 230)  (560 230)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g1_4
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (38 6)  (584 230)  (584 230)  LC_3 Logic Functioning bit
 (46 6)  (592 230)  (592 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (560 231)  (560 231)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g1_4
 (16 7)  (562 231)  (562 231)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g1_4
 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (573 231)  (573 231)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (38 8)  (584 232)  (584 232)  LC_4 Logic Functioning bit
 (41 8)  (587 232)  (587 232)  LC_4 Logic Functioning bit
 (43 8)  (589 232)  (589 232)  LC_4 Logic Functioning bit
 (47 8)  (593 232)  (593 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (573 233)  (573 233)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 233)  (574 233)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (38 9)  (584 233)  (584 233)  LC_4 Logic Functioning bit
 (40 9)  (586 233)  (586 233)  LC_4 Logic Functioning bit
 (42 9)  (588 233)  (588 233)  LC_4 Logic Functioning bit
 (15 10)  (561 234)  (561 234)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g2_5
 (16 10)  (562 234)  (562 234)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g2_5
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (564 234)  (564 234)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g2_5
 (27 10)  (573 234)  (573 234)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 234)  (579 234)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 234)  (581 234)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.input_2_5
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (41 10)  (587 234)  (587 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (18 11)  (564 235)  (564 235)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g2_5
 (27 11)  (573 235)  (573 235)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 235)  (577 235)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 235)  (578 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 235)  (579 235)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.input_2_5
 (38 11)  (584 235)  (584 235)  LC_5 Logic Functioning bit
 (11 12)  (557 236)  (557 236)  routing T_11_14.sp4_v_t_38 <X> T_11_14.sp4_v_b_11
 (13 12)  (559 236)  (559 236)  routing T_11_14.sp4_v_t_38 <X> T_11_14.sp4_v_b_11
 (16 12)  (562 236)  (562 236)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g3_1
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g3_1
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 236)  (570 236)  routing T_11_14.tnr_op_3 <X> T_11_14.lc_trk_g3_3
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (564 237)  (564 237)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g3_1
 (15 14)  (561 238)  (561 238)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g3_5
 (16 14)  (562 238)  (562 238)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g3_5
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (564 238)  (564 238)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g3_5
 (18 15)  (564 239)  (564 239)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g3_5


LogicTile_12_14

 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 224)  (618 224)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g0_1
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 224)  (624 224)  routing T_12_14.bot_op_3 <X> T_12_14.lc_trk_g0_3
 (25 0)  (625 224)  (625 224)  routing T_12_14.bnr_op_2 <X> T_12_14.lc_trk_g0_2
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (635 224)  (635 224)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_0
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.bnr_op_2 <X> T_12_14.lc_trk_g0_2
 (26 1)  (626 225)  (626 225)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 225)  (627 225)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_0
 (35 1)  (635 225)  (635 225)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_0
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 226)  (615 226)  routing T_12_14.lft_op_5 <X> T_12_14.lc_trk_g0_5
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 226)  (618 226)  routing T_12_14.lft_op_5 <X> T_12_14.lc_trk_g0_5
 (21 2)  (621 226)  (621 226)  routing T_12_14.bnr_op_7 <X> T_12_14.lc_trk_g0_7
 (22 2)  (622 226)  (622 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (47 2)  (647 226)  (647 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (650 226)  (650 226)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (621 227)  (621 227)  routing T_12_14.bnr_op_7 <X> T_12_14.lc_trk_g0_7
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (40 3)  (640 227)  (640 227)  LC_1 Logic Functioning bit
 (5 4)  (605 228)  (605 228)  routing T_12_14.sp4_v_t_38 <X> T_12_14.sp4_h_r_3
 (8 4)  (608 228)  (608 228)  routing T_12_14.sp4_v_b_4 <X> T_12_14.sp4_h_r_4
 (9 4)  (609 228)  (609 228)  routing T_12_14.sp4_v_b_4 <X> T_12_14.sp4_h_r_4
 (21 4)  (621 228)  (621 228)  routing T_12_14.bnr_op_3 <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (635 228)  (635 228)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_2
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (43 4)  (643 228)  (643 228)  LC_2 Logic Functioning bit
 (47 4)  (647 228)  (647 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (12 5)  (612 229)  (612 229)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_v_b_5
 (21 5)  (621 229)  (621 229)  routing T_12_14.bnr_op_3 <X> T_12_14.lc_trk_g1_3
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 229)  (633 229)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_2
 (35 5)  (635 229)  (635 229)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g1_5
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 230)  (624 230)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (40 6)  (640 230)  (640 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (50 6)  (650 230)  (650 230)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (621 231)  (621 231)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 231)  (623 231)  routing T_12_14.sp4_v_b_22 <X> T_12_14.lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.sp4_v_b_22 <X> T_12_14.lc_trk_g1_6
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (40 7)  (640 231)  (640 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (13 8)  (613 232)  (613 232)  routing T_12_14.sp4_h_l_45 <X> T_12_14.sp4_v_b_8
 (25 8)  (625 232)  (625 232)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g2_2
 (26 8)  (626 232)  (626 232)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 232)  (631 232)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (50 8)  (650 232)  (650 232)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (612 233)  (612 233)  routing T_12_14.sp4_h_l_45 <X> T_12_14.sp4_v_b_8
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (38 9)  (638 233)  (638 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (40 9)  (640 233)  (640 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (12 10)  (612 234)  (612 234)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_h_l_45
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (13 11)  (613 235)  (613 235)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_h_l_45
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (623 235)  (623 235)  routing T_12_14.sp12_v_b_14 <X> T_12_14.lc_trk_g2_6
 (26 11)  (626 235)  (626 235)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 235)  (627 235)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (15 12)  (615 236)  (615 236)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g3_1
 (21 12)  (621 236)  (621 236)  routing T_12_14.bnl_op_3 <X> T_12_14.lc_trk_g3_3
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (625 236)  (625 236)  routing T_12_14.rgt_op_2 <X> T_12_14.lc_trk_g3_2
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (50 12)  (650 236)  (650 236)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (610 237)  (610 237)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_v_b_10
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (621 237)  (621 237)  routing T_12_14.bnl_op_3 <X> T_12_14.lc_trk_g3_3
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 237)  (624 237)  routing T_12_14.rgt_op_2 <X> T_12_14.lc_trk_g3_2
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (46 13)  (646 237)  (646 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (648 237)  (648 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (600 238)  (600 238)  routing T_12_14.glb_netwk_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (611 238)  (611 238)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_v_t_46
 (13 14)  (613 238)  (613 238)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_v_t_46
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (12 15)  (612 239)  (612 239)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_v_t_46
 (16 15)  (616 239)  (616 239)  routing T_12_14.sp12_v_b_12 <X> T_12_14.lc_trk_g3_4
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (618 239)  (618 239)  routing T_12_14.sp4_r_v_b_45 <X> T_12_14.lc_trk_g3_5


LogicTile_13_14

 (25 0)  (679 224)  (679 224)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g0_2
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (39 0)  (693 224)  (693 224)  LC_0 Logic Functioning bit
 (41 0)  (695 224)  (695 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (46 0)  (700 224)  (700 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (702 224)  (702 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 225)  (677 225)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g0_2
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.input_2_0
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (40 1)  (694 225)  (694 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (679 226)  (679 226)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g0_6
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 227)  (677 227)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g0_6
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (675 228)  (675 228)  routing T_13_14.lft_op_3 <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.lft_op_3 <X> T_13_14.lc_trk_g1_3
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 228)  (689 228)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.input_2_2
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (47 4)  (701 228)  (701 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (706 228)  (706 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (707 228)  (707 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (688 229)  (688 229)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.input_2_2
 (35 5)  (689 229)  (689 229)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.input_2_2
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (52 5)  (706 229)  (706 229)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (668 230)  (668 230)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g1_4
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 230)  (678 230)  routing T_13_14.top_op_7 <X> T_13_14.lc_trk_g1_7
 (15 7)  (669 231)  (669 231)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (675 231)  (675 231)  routing T_13_14.top_op_7 <X> T_13_14.lc_trk_g1_7
 (5 8)  (659 232)  (659 232)  routing T_13_14.sp4_v_b_6 <X> T_13_14.sp4_h_r_6
 (11 8)  (665 232)  (665 232)  routing T_13_14.sp4_v_t_37 <X> T_13_14.sp4_v_b_8
 (13 8)  (667 232)  (667 232)  routing T_13_14.sp4_v_t_37 <X> T_13_14.sp4_v_b_8
 (14 8)  (668 232)  (668 232)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g2_0
 (25 8)  (679 232)  (679 232)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g2_2
 (6 9)  (660 233)  (660 233)  routing T_13_14.sp4_v_b_6 <X> T_13_14.sp4_h_r_6
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (15 10)  (669 234)  (669 234)  routing T_13_14.sp4_h_l_16 <X> T_13_14.lc_trk_g2_5
 (16 10)  (670 234)  (670 234)  routing T_13_14.sp4_h_l_16 <X> T_13_14.lc_trk_g2_5
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (672 235)  (672 235)  routing T_13_14.sp4_h_l_16 <X> T_13_14.lc_trk_g2_5
 (8 12)  (662 236)  (662 236)  routing T_13_14.sp4_v_b_4 <X> T_13_14.sp4_h_r_10
 (9 12)  (663 236)  (663 236)  routing T_13_14.sp4_v_b_4 <X> T_13_14.sp4_h_r_10
 (10 12)  (664 236)  (664 236)  routing T_13_14.sp4_v_b_4 <X> T_13_14.sp4_h_r_10
 (25 12)  (679 236)  (679 236)  routing T_13_14.bnl_op_2 <X> T_13_14.lc_trk_g3_2
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 237)  (679 237)  routing T_13_14.bnl_op_2 <X> T_13_14.lc_trk_g3_2
 (15 14)  (669 238)  (669 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (16 14)  (670 238)  (670 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (679 238)  (679 238)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g3_6
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g3_6
 (24 15)  (678 239)  (678 239)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g3_6


LogicTile_14_14

 (12 0)  (720 224)  (720 224)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_h_r_2
 (25 0)  (733 224)  (733 224)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g0_2
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 224)  (743 224)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_0
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (48 0)  (756 224)  (756 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (11 1)  (719 225)  (719 225)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_h_r_2
 (13 1)  (721 225)  (721 225)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_h_r_2
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g0_2
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 225)  (742 225)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_0
 (35 1)  (743 225)  (743 225)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 226)  (722 226)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g0_4
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (731 226)  (731 226)  routing T_14_14.sp12_h_l_12 <X> T_14_14.lc_trk_g0_7
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (15 4)  (723 228)  (723 228)  routing T_14_14.sp4_v_b_17 <X> T_14_14.lc_trk_g1_1
 (16 4)  (724 228)  (724 228)  routing T_14_14.sp4_v_b_17 <X> T_14_14.lc_trk_g1_1
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (50 4)  (758 228)  (758 228)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (722 229)  (722 229)  routing T_14_14.sp12_h_r_16 <X> T_14_14.lc_trk_g1_0
 (16 5)  (724 229)  (724 229)  routing T_14_14.sp12_h_r_16 <X> T_14_14.lc_trk_g1_0
 (17 5)  (725 229)  (725 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.bot_op_2 <X> T_14_14.lc_trk_g1_2
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (21 6)  (729 230)  (729 230)  routing T_14_14.sp4_v_b_7 <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (731 230)  (731 230)  routing T_14_14.sp4_v_b_7 <X> T_14_14.lc_trk_g1_7
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (50 6)  (758 230)  (758 230)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (723 231)  (723 231)  routing T_14_14.sp4_v_t_9 <X> T_14_14.lc_trk_g1_4
 (16 7)  (724 231)  (724 231)  routing T_14_14.sp4_v_t_9 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 231)  (731 231)  routing T_14_14.sp4_v_b_22 <X> T_14_14.lc_trk_g1_6
 (24 7)  (732 231)  (732 231)  routing T_14_14.sp4_v_b_22 <X> T_14_14.lc_trk_g1_6
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (1 8)  (709 232)  (709 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (21 8)  (729 232)  (729 232)  routing T_14_14.bnl_op_3 <X> T_14_14.lc_trk_g2_3
 (22 8)  (730 232)  (730 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (733 232)  (733 232)  routing T_14_14.bnl_op_2 <X> T_14_14.lc_trk_g2_2
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 232)  (743 232)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.input_2_4
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (40 8)  (748 232)  (748 232)  LC_4 Logic Functioning bit
 (42 8)  (750 232)  (750 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (46 8)  (754 232)  (754 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (1 9)  (709 233)  (709 233)  routing T_14_14.glb_netwk_4 <X> T_14_14.glb2local_1
 (21 9)  (729 233)  (729 233)  routing T_14_14.bnl_op_3 <X> T_14_14.lc_trk_g2_3
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 233)  (733 233)  routing T_14_14.bnl_op_2 <X> T_14_14.lc_trk_g2_2
 (27 9)  (735 233)  (735 233)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 233)  (740 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (51 9)  (759 233)  (759 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (760 233)  (760 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (722 234)  (722 234)  routing T_14_14.bnl_op_4 <X> T_14_14.lc_trk_g2_4
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 234)  (735 234)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 234)  (743 234)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.input_2_5
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (14 11)  (722 235)  (722 235)  routing T_14_14.bnl_op_4 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (726 235)  (726 235)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 235)  (733 235)  routing T_14_14.sp4_r_v_b_38 <X> T_14_14.lc_trk_g2_6
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 235)  (735 235)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 235)  (740 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 235)  (743 235)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.input_2_5
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (50 12)  (758 236)  (758 236)  Cascade bit: LH_LC06_inmux02_5

 (9 13)  (717 237)  (717 237)  routing T_14_14.sp4_v_t_39 <X> T_14_14.sp4_v_b_10
 (10 13)  (718 237)  (718 237)  routing T_14_14.sp4_v_t_39 <X> T_14_14.sp4_v_b_10
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 237)  (733 237)  routing T_14_14.sp4_r_v_b_42 <X> T_14_14.lc_trk_g3_2
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (14 14)  (722 238)  (722 238)  routing T_14_14.sp4_h_r_36 <X> T_14_14.lc_trk_g3_4
 (15 14)  (723 238)  (723 238)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (16 14)  (724 238)  (724 238)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (42 14)  (750 238)  (750 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (50 14)  (758 238)  (758 238)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (723 239)  (723 239)  routing T_14_14.sp4_h_r_36 <X> T_14_14.lc_trk_g3_4
 (16 15)  (724 239)  (724 239)  routing T_14_14.sp4_h_r_36 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (726 239)  (726 239)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit
 (40 15)  (748 239)  (748 239)  LC_7 Logic Functioning bit
 (42 15)  (750 239)  (750 239)  LC_7 Logic Functioning bit
 (43 15)  (751 239)  (751 239)  LC_7 Logic Functioning bit
 (52 15)  (760 239)  (760 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_14

 (21 0)  (783 224)  (783 224)  routing T_15_14.sp4_v_b_11 <X> T_15_14.lc_trk_g0_3
 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (785 224)  (785 224)  routing T_15_14.sp4_v_b_11 <X> T_15_14.lc_trk_g0_3
 (21 1)  (783 225)  (783 225)  routing T_15_14.sp4_v_b_11 <X> T_15_14.lc_trk_g0_3
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (14 3)  (776 227)  (776 227)  routing T_15_14.top_op_4 <X> T_15_14.lc_trk_g0_4
 (15 3)  (777 227)  (777 227)  routing T_15_14.top_op_4 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g0_6
 (25 3)  (787 227)  (787 227)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g0_6
 (28 3)  (790 227)  (790 227)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.top_op_3 <X> T_15_14.lc_trk_g1_3
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (40 4)  (802 228)  (802 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (21 5)  (783 229)  (783 229)  routing T_15_14.top_op_3 <X> T_15_14.lc_trk_g1_3
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g1_2
 (25 5)  (787 229)  (787 229)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g1_2
 (27 5)  (789 229)  (789 229)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (40 5)  (802 229)  (802 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (12 6)  (774 230)  (774 230)  routing T_15_14.sp4_v_b_5 <X> T_15_14.sp4_h_l_40
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g1_5
 (21 6)  (783 230)  (783 230)  routing T_15_14.sp4_h_l_2 <X> T_15_14.lc_trk_g1_7
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 230)  (785 230)  routing T_15_14.sp4_h_l_2 <X> T_15_14.lc_trk_g1_7
 (24 6)  (786 230)  (786 230)  routing T_15_14.sp4_h_l_2 <X> T_15_14.lc_trk_g1_7
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (40 6)  (802 230)  (802 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (47 6)  (809 230)  (809 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (812 230)  (812 230)  Cascade bit: LH_LC03_inmux02_5

 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (40 7)  (802 231)  (802 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (15 8)  (777 232)  (777 232)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (16 8)  (778 232)  (778 232)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 232)  (802 232)  LC_4 Logic Functioning bit
 (42 8)  (804 232)  (804 232)  LC_4 Logic Functioning bit
 (18 9)  (780 233)  (780 233)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (30 9)  (792 233)  (792 233)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (40 9)  (802 233)  (802 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (21 10)  (783 234)  (783 234)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g2_7
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (50 10)  (812 234)  (812 234)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (788 235)  (788 235)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 235)  (789 235)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (40 11)  (802 235)  (802 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (44 11)  (806 235)  (806 235)  LC_5 Logic Functioning bit
 (12 12)  (774 236)  (774 236)  routing T_15_14.sp4_v_b_5 <X> T_15_14.sp4_h_r_11
 (15 12)  (777 236)  (777 236)  routing T_15_14.rgt_op_1 <X> T_15_14.lc_trk_g3_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.rgt_op_1 <X> T_15_14.lc_trk_g3_1
 (21 12)  (783 236)  (783 236)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (11 13)  (773 237)  (773 237)  routing T_15_14.sp4_v_b_5 <X> T_15_14.sp4_h_r_11
 (13 13)  (775 237)  (775 237)  routing T_15_14.sp4_v_b_5 <X> T_15_14.sp4_h_r_11
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 238)  (797 238)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_7
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (43 14)  (805 238)  (805 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (26 15)  (788 239)  (788 239)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 239)  (793 239)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 239)  (794 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 239)  (795 239)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_7
 (35 15)  (797 239)  (797 239)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_7
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (42 15)  (804 239)  (804 239)  LC_7 Logic Functioning bit
 (43 15)  (805 239)  (805 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (4 0)  (820 224)  (820 224)  routing T_16_14.sp4_h_l_37 <X> T_16_14.sp4_v_b_0
 (15 0)  (831 224)  (831 224)  routing T_16_14.lft_op_1 <X> T_16_14.lc_trk_g0_1
 (17 0)  (833 224)  (833 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 224)  (834 224)  routing T_16_14.lft_op_1 <X> T_16_14.lc_trk_g0_1
 (37 0)  (853 224)  (853 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (40 0)  (856 224)  (856 224)  LC_0 Logic Functioning bit
 (42 0)  (858 224)  (858 224)  LC_0 Logic Functioning bit
 (47 0)  (863 224)  (863 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (821 225)  (821 225)  routing T_16_14.sp4_h_l_37 <X> T_16_14.sp4_v_b_0
 (26 1)  (842 225)  (842 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 225)  (852 225)  LC_0 Logic Functioning bit
 (38 1)  (854 225)  (854 225)  LC_0 Logic Functioning bit
 (41 1)  (857 225)  (857 225)  LC_0 Logic Functioning bit
 (43 1)  (859 225)  (859 225)  LC_0 Logic Functioning bit
 (51 1)  (867 225)  (867 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 226)  (830 226)  routing T_16_14.lft_op_4 <X> T_16_14.lc_trk_g0_4
 (17 2)  (833 226)  (833 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 226)  (846 226)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 226)  (851 226)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_1
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (42 2)  (858 226)  (858 226)  LC_1 Logic Functioning bit
 (43 2)  (859 226)  (859 226)  LC_1 Logic Functioning bit
 (15 3)  (831 227)  (831 227)  routing T_16_14.lft_op_4 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (834 227)  (834 227)  routing T_16_14.sp4_r_v_b_29 <X> T_16_14.lc_trk_g0_5
 (26 3)  (842 227)  (842 227)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 227)  (843 227)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 227)  (844 227)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 227)  (848 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (849 227)  (849 227)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_1
 (34 3)  (850 227)  (850 227)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.input_2_1
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (37 3)  (853 227)  (853 227)  LC_1 Logic Functioning bit
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (41 3)  (857 227)  (857 227)  LC_1 Logic Functioning bit
 (42 3)  (858 227)  (858 227)  LC_1 Logic Functioning bit
 (43 3)  (859 227)  (859 227)  LC_1 Logic Functioning bit
 (15 4)  (831 228)  (831 228)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g1_1
 (16 4)  (832 228)  (832 228)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g1_1
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (834 228)  (834 228)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g1_1
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 228)  (839 228)  routing T_16_14.sp12_h_r_11 <X> T_16_14.lc_trk_g1_3
 (25 4)  (841 228)  (841 228)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g1_2
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (50 4)  (866 228)  (866 228)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (842 229)  (842 229)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 229)  (843 229)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (22 6)  (838 230)  (838 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 230)  (839 230)  routing T_16_14.sp4_v_b_23 <X> T_16_14.lc_trk_g1_7
 (24 6)  (840 230)  (840 230)  routing T_16_14.sp4_v_b_23 <X> T_16_14.lc_trk_g1_7
 (14 7)  (830 231)  (830 231)  routing T_16_14.sp4_h_r_4 <X> T_16_14.lc_trk_g1_4
 (15 7)  (831 231)  (831 231)  routing T_16_14.sp4_h_r_4 <X> T_16_14.lc_trk_g1_4
 (16 7)  (832 231)  (832 231)  routing T_16_14.sp4_h_r_4 <X> T_16_14.lc_trk_g1_4
 (17 7)  (833 231)  (833 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 232)  (834 232)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g2_1
 (21 8)  (837 232)  (837 232)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g2_3
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 232)  (839 232)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g2_3
 (24 8)  (840 232)  (840 232)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g2_3
 (26 8)  (842 232)  (842 232)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 232)  (844 232)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 232)  (847 232)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 232)  (850 232)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 232)  (852 232)  LC_4 Logic Functioning bit
 (37 8)  (853 232)  (853 232)  LC_4 Logic Functioning bit
 (39 8)  (855 232)  (855 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (18 9)  (834 233)  (834 233)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g2_1
 (21 9)  (837 233)  (837 233)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g2_3
 (26 9)  (842 233)  (842 233)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 233)  (843 233)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 233)  (848 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 233)  (850 233)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.input_2_4
 (35 9)  (851 233)  (851 233)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.input_2_4
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (37 9)  (853 233)  (853 233)  LC_4 Logic Functioning bit
 (42 9)  (858 233)  (858 233)  LC_4 Logic Functioning bit
 (43 9)  (859 233)  (859 233)  LC_4 Logic Functioning bit
 (52 9)  (868 233)  (868 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (840 235)  (840 235)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g2_6
 (25 11)  (841 235)  (841 235)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g2_6
 (14 12)  (830 236)  (830 236)  routing T_16_14.bnl_op_0 <X> T_16_14.lc_trk_g3_0
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 236)  (853 236)  LC_6 Logic Functioning bit
 (39 12)  (855 236)  (855 236)  LC_6 Logic Functioning bit
 (40 12)  (856 236)  (856 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (42 12)  (858 236)  (858 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (51 12)  (867 236)  (867 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (830 237)  (830 237)  routing T_16_14.bnl_op_0 <X> T_16_14.lc_trk_g3_0
 (17 13)  (833 237)  (833 237)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 237)  (840 237)  routing T_16_14.tnl_op_2 <X> T_16_14.lc_trk_g3_2
 (25 13)  (841 237)  (841 237)  routing T_16_14.tnl_op_2 <X> T_16_14.lc_trk_g3_2
 (31 13)  (847 237)  (847 237)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (40 13)  (856 237)  (856 237)  LC_6 Logic Functioning bit
 (41 13)  (857 237)  (857 237)  LC_6 Logic Functioning bit
 (42 13)  (858 237)  (858 237)  LC_6 Logic Functioning bit
 (43 13)  (859 237)  (859 237)  LC_6 Logic Functioning bit
 (21 14)  (837 238)  (837 238)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g3_7
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 238)  (840 238)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g3_7
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 238)  (843 238)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 238)  (846 238)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (37 14)  (853 238)  (853 238)  LC_7 Logic Functioning bit
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (39 14)  (855 238)  (855 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (43 14)  (859 238)  (859 238)  LC_7 Logic Functioning bit
 (52 14)  (868 238)  (868 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (830 239)  (830 239)  routing T_16_14.tnl_op_4 <X> T_16_14.lc_trk_g3_4
 (15 15)  (831 239)  (831 239)  routing T_16_14.tnl_op_4 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (837 239)  (837 239)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g3_7
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 239)  (846 239)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 239)  (853 239)  LC_7 Logic Functioning bit
 (39 15)  (855 239)  (855 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 229)  (874 229)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (8 5)  (882 229)  (882 229)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_v_b_4
 (10 5)  (884 229)  (884 229)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_v_b_4
 (19 6)  (893 230)  (893 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 232)  (897 232)  routing T_17_14.sp4_v_t_30 <X> T_17_14.lc_trk_g2_3
 (24 8)  (898 232)  (898 232)  routing T_17_14.sp4_v_t_30 <X> T_17_14.lc_trk_g2_3
 (27 10)  (901 234)  (901 234)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (26 11)  (900 235)  (900 235)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (39 11)  (913 235)  (913 235)  LC_5 Logic Functioning bit
 (41 11)  (915 235)  (915 235)  LC_5 Logic Functioning bit
 (43 11)  (917 235)  (917 235)  LC_5 Logic Functioning bit
 (48 11)  (922 235)  (922 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (892 237)  (892 237)  routing T_17_14.sp4_r_v_b_41 <X> T_17_14.lc_trk_g3_1
 (21 13)  (895 237)  (895 237)  routing T_17_14.sp4_r_v_b_43 <X> T_17_14.lc_trk_g3_3
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (15 10)  (943 234)  (943 234)  routing T_18_14.sp4_v_t_32 <X> T_18_14.lc_trk_g2_5
 (16 10)  (944 234)  (944 234)  routing T_18_14.sp4_v_t_32 <X> T_18_14.lc_trk_g2_5
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (16 11)  (944 235)  (944 235)  routing T_18_14.sp12_v_b_12 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 236)  (956 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 236)  (959 236)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 236)  (961 236)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (38 12)  (966 236)  (966 236)  LC_6 Logic Functioning bit
 (41 12)  (969 236)  (969 236)  LC_6 Logic Functioning bit
 (43 12)  (971 236)  (971 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (46 12)  (974 236)  (974 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 237)  (964 237)  LC_6 Logic Functioning bit
 (38 13)  (966 237)  (966 237)  LC_6 Logic Functioning bit
 (40 13)  (968 237)  (968 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (942 239)  (942 239)  routing T_18_14.sp4_r_v_b_44 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_14

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (15 3)  (997 227)  (997 227)  routing T_19_14.sp4_v_t_9 <X> T_19_14.lc_trk_g0_4
 (16 3)  (998 227)  (998 227)  routing T_19_14.sp4_v_t_9 <X> T_19_14.lc_trk_g0_4
 (17 3)  (999 227)  (999 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 229)  (982 229)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 229)  (1004 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1005 229)  (1005 229)  routing T_19_14.sp4_v_b_18 <X> T_19_14.lc_trk_g1_2
 (24 5)  (1006 229)  (1006 229)  routing T_19_14.sp4_v_b_18 <X> T_19_14.lc_trk_g1_2
 (10 7)  (992 231)  (992 231)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_v_t_41
 (3 8)  (985 232)  (985 232)  routing T_19_14.sp12_v_t_22 <X> T_19_14.sp12_v_b_1
 (26 12)  (1008 236)  (1008 236)  routing T_19_14.lc_trk_g0_4 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 236)  (1009 236)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 236)  (1013 236)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 236)  (1015 236)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (38 12)  (1020 236)  (1020 236)  LC_6 Logic Functioning bit
 (41 12)  (1023 236)  (1023 236)  LC_6 Logic Functioning bit
 (43 12)  (1025 236)  (1025 236)  LC_6 Logic Functioning bit
 (45 12)  (1027 236)  (1027 236)  LC_6 Logic Functioning bit
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 237)  (1012 237)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 237)  (1013 237)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 237)  (1018 237)  LC_6 Logic Functioning bit
 (38 13)  (1020 237)  (1020 237)  LC_6 Logic Functioning bit
 (40 13)  (1022 237)  (1022 237)  LC_6 Logic Functioning bit
 (42 13)  (1024 237)  (1024 237)  LC_6 Logic Functioning bit
 (47 13)  (1029 237)  (1029 237)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 238)  (1007 238)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6
 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 239)  (1005 239)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6
 (25 15)  (1007 239)  (1007 239)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6


LogicTile_21_14

 (4 4)  (1094 228)  (1094 228)  routing T_21_14.sp4_v_t_42 <X> T_21_14.sp4_v_b_3
 (6 4)  (1096 228)  (1096 228)  routing T_21_14.sp4_v_t_42 <X> T_21_14.sp4_v_b_3


LogicTile_22_14

 (14 0)  (1158 224)  (1158 224)  routing T_22_14.sp12_h_r_0 <X> T_22_14.lc_trk_g0_0
 (14 1)  (1158 225)  (1158 225)  routing T_22_14.sp12_h_r_0 <X> T_22_14.lc_trk_g0_0
 (15 1)  (1159 225)  (1159 225)  routing T_22_14.sp12_h_r_0 <X> T_22_14.lc_trk_g0_0
 (17 1)  (1161 225)  (1161 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 227)  (1144 227)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1144 229)  (1144 229)  routing T_22_14.glb_netwk_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (16 9)  (1160 233)  (1160 233)  routing T_22_14.sp12_v_b_8 <X> T_22_14.lc_trk_g2_0
 (17 9)  (1161 233)  (1161 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (17 10)  (1161 234)  (1161 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (1170 234)  (1170 234)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (1173 234)  (1173 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 234)  (1176 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 234)  (1177 234)  routing T_22_14.lc_trk_g2_0 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 234)  (1180 234)  LC_5 Logic Functioning bit
 (38 10)  (1182 234)  (1182 234)  LC_5 Logic Functioning bit
 (45 10)  (1189 234)  (1189 234)  LC_5 Logic Functioning bit
 (18 11)  (1162 235)  (1162 235)  routing T_22_14.sp4_r_v_b_37 <X> T_22_14.lc_trk_g2_5
 (28 11)  (1172 235)  (1172 235)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 235)  (1173 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (1180 235)  (1180 235)  LC_5 Logic Functioning bit
 (37 11)  (1181 235)  (1181 235)  LC_5 Logic Functioning bit
 (38 11)  (1182 235)  (1182 235)  LC_5 Logic Functioning bit
 (39 11)  (1183 235)  (1183 235)  LC_5 Logic Functioning bit
 (41 11)  (1185 235)  (1185 235)  LC_5 Logic Functioning bit
 (43 11)  (1187 235)  (1187 235)  LC_5 Logic Functioning bit
 (51 11)  (1195 235)  (1195 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (0 14)  (1144 238)  (1144 238)  routing T_22_14.glb_netwk_4 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_14

 (3 7)  (1255 231)  (1255 231)  routing T_24_14.sp12_h_l_23 <X> T_24_14.sp12_v_t_23


LogicTile_30_14

 (8 1)  (1572 225)  (1572 225)  routing T_30_14.sp4_v_t_47 <X> T_30_14.sp4_v_b_1
 (10 1)  (1574 225)  (1574 225)  routing T_30_14.sp4_v_t_47 <X> T_30_14.sp4_v_b_1


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_6_13

 (3 4)  (291 212)  (291 212)  routing T_6_13.sp12_v_t_23 <X> T_6_13.sp12_h_r_0


LogicTile_10_13

 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 8)  (517 216)  (517 216)  routing T_10_13.sp4_v_t_23 <X> T_10_13.lc_trk_g2_2
 (22 9)  (514 217)  (514 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 217)  (515 217)  routing T_10_13.sp4_v_t_23 <X> T_10_13.lc_trk_g2_2
 (25 9)  (517 217)  (517 217)  routing T_10_13.sp4_v_t_23 <X> T_10_13.lc_trk_g2_2
 (0 14)  (492 222)  (492 222)  routing T_10_13.glb_netwk_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 222)  (525 222)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (37 14)  (529 222)  (529 222)  LC_7 Logic Functioning bit
 (38 14)  (530 222)  (530 222)  LC_7 Logic Functioning bit
 (39 14)  (531 222)  (531 222)  LC_7 Logic Functioning bit
 (45 14)  (537 222)  (537 222)  LC_7 Logic Functioning bit
 (47 14)  (539 222)  (539 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (543 222)  (543 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (31 15)  (523 223)  (523 223)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 223)  (528 223)  LC_7 Logic Functioning bit
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (38 15)  (530 223)  (530 223)  LC_7 Logic Functioning bit
 (39 15)  (531 223)  (531 223)  LC_7 Logic Functioning bit
 (44 15)  (536 223)  (536 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 208)  (564 208)  routing T_11_13.bnr_op_1 <X> T_11_13.lc_trk_g0_1
 (25 0)  (571 208)  (571 208)  routing T_11_13.sp4_h_r_10 <X> T_11_13.lc_trk_g0_2
 (27 0)  (573 208)  (573 208)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 208)  (574 208)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (41 0)  (587 208)  (587 208)  LC_0 Logic Functioning bit
 (43 0)  (589 208)  (589 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (53 0)  (599 208)  (599 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (554 209)  (554 209)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_b_1
 (17 1)  (563 209)  (563 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (564 209)  (564 209)  routing T_11_13.bnr_op_1 <X> T_11_13.lc_trk_g0_1
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (569 209)  (569 209)  routing T_11_13.sp4_h_r_10 <X> T_11_13.lc_trk_g0_2
 (24 1)  (570 209)  (570 209)  routing T_11_13.sp4_h_r_10 <X> T_11_13.lc_trk_g0_2
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 209)  (579 209)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.input_2_0
 (34 1)  (580 209)  (580 209)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.input_2_0
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (40 1)  (586 209)  (586 209)  LC_0 Logic Functioning bit
 (41 1)  (587 209)  (587 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (53 1)  (599 209)  (599 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 210)  (560 210)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g0_4
 (8 3)  (554 211)  (554 211)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_36
 (9 3)  (555 211)  (555 211)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_36
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (560 212)  (560 212)  routing T_11_13.bnr_op_0 <X> T_11_13.lc_trk_g1_0
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 212)  (581 212)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_2
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (4 5)  (550 213)  (550 213)  routing T_11_13.sp4_v_t_47 <X> T_11_13.sp4_h_r_3
 (14 5)  (560 213)  (560 213)  routing T_11_13.bnr_op_0 <X> T_11_13.lc_trk_g1_0
 (17 5)  (563 213)  (563 213)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 213)  (574 213)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 213)  (577 213)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 213)  (578 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (579 213)  (579 213)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_2
 (34 5)  (580 213)  (580 213)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_2
 (35 5)  (581 213)  (581 213)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_2
 (41 5)  (587 213)  (587 213)  LC_2 Logic Functioning bit
 (27 6)  (573 214)  (573 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 214)  (574 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 214)  (576 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (38 6)  (584 214)  (584 214)  LC_3 Logic Functioning bit
 (42 6)  (588 214)  (588 214)  LC_3 Logic Functioning bit
 (43 6)  (589 214)  (589 214)  LC_3 Logic Functioning bit
 (50 6)  (596 214)  (596 214)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (572 215)  (572 215)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 215)  (574 215)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 215)  (576 215)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 215)  (582 215)  LC_3 Logic Functioning bit
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (42 7)  (588 215)  (588 215)  LC_3 Logic Functioning bit
 (43 7)  (589 215)  (589 215)  LC_3 Logic Functioning bit
 (21 8)  (567 216)  (567 216)  routing T_11_13.rgt_op_3 <X> T_11_13.lc_trk_g2_3
 (22 8)  (568 216)  (568 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 216)  (570 216)  routing T_11_13.rgt_op_3 <X> T_11_13.lc_trk_g2_3
 (27 8)  (573 216)  (573 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 216)  (574 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 216)  (576 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (27 9)  (573 217)  (573 217)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (53 9)  (599 217)  (599 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 12)  (560 220)  (560 220)  routing T_11_13.sp4_v_t_21 <X> T_11_13.lc_trk_g3_0
 (15 12)  (561 220)  (561 220)  routing T_11_13.rgt_op_1 <X> T_11_13.lc_trk_g3_1
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.rgt_op_1 <X> T_11_13.lc_trk_g3_1
 (14 13)  (560 221)  (560 221)  routing T_11_13.sp4_v_t_21 <X> T_11_13.lc_trk_g3_0
 (16 13)  (562 221)  (562 221)  routing T_11_13.sp4_v_t_21 <X> T_11_13.lc_trk_g3_0
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (0 14)  (546 222)  (546 222)  routing T_11_13.glb_netwk_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 222)  (560 222)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g3_4
 (22 14)  (568 222)  (568 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (15 15)  (561 223)  (561 223)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g3_4
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 223)  (571 223)  routing T_11_13.sp4_r_v_b_46 <X> T_11_13.lc_trk_g3_6


LogicTile_12_13

 (21 0)  (621 208)  (621 208)  routing T_12_13.bnr_op_3 <X> T_12_13.lc_trk_g0_3
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (38 0)  (638 208)  (638 208)  LC_0 Logic Functioning bit
 (44 0)  (644 208)  (644 208)  LC_0 Logic Functioning bit
 (21 1)  (621 209)  (621 209)  routing T_12_13.bnr_op_3 <X> T_12_13.lc_trk_g0_3
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.sp4_r_v_b_33 <X> T_12_13.lc_trk_g0_2
 (31 1)  (631 209)  (631 209)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (50 1)  (650 209)  (650 209)  Carry_In_Mux bit 

 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (626 210)  (626 210)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 210)  (628 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (44 2)  (644 210)  (644 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (53 2)  (653 210)  (653 210)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (614 211)  (614 211)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g0_4
 (15 3)  (615 211)  (615 211)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (627 211)  (627 211)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (43 3)  (643 211)  (643 211)  LC_1 Logic Functioning bit
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (621 212)  (621 212)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (38 4)  (638 212)  (638 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (44 4)  (644 212)  (644 212)  LC_2 Logic Functioning bit
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 213)  (640 213)  LC_2 Logic Functioning bit
 (41 5)  (641 213)  (641 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (43 5)  (643 213)  (643 213)  LC_2 Logic Functioning bit
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.wire_logic_cluster/lc_5/out <X> T_12_13.lc_trk_g1_5
 (21 6)  (621 214)  (621 214)  routing T_12_13.wire_logic_cluster/lc_7/out <X> T_12_13.lc_trk_g1_7
 (22 6)  (622 214)  (622 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 214)  (625 214)  routing T_12_13.wire_logic_cluster/lc_6/out <X> T_12_13.lc_trk_g1_6
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (44 6)  (644 214)  (644 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (14 7)  (614 215)  (614 215)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g1_4
 (15 7)  (615 215)  (615 215)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (627 215)  (627 215)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (41 7)  (641 215)  (641 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (53 7)  (653 215)  (653 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (626 216)  (626 216)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (637 216)  (637 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (44 8)  (644 216)  (644 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (51 8)  (651 216)  (651 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (641 217)  (641 217)  LC_4 Logic Functioning bit
 (43 9)  (643 217)  (643 217)  LC_4 Logic Functioning bit
 (26 10)  (626 218)  (626 218)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (44 10)  (644 218)  (644 218)  LC_5 Logic Functioning bit
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (27 11)  (627 219)  (627 219)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (43 11)  (643 219)  (643 219)  LC_5 Logic Functioning bit
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g3_1
 (26 12)  (626 220)  (626 220)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 220)  (627 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (637 220)  (637 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (44 12)  (644 220)  (644 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (15 13)  (615 221)  (615 221)  routing T_12_13.tnr_op_0 <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 221)  (624 221)  routing T_12_13.tnr_op_2 <X> T_12_13.lc_trk_g3_2
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (43 13)  (643 221)  (643 221)  LC_6 Logic Functioning bit
 (14 14)  (614 222)  (614 222)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g3_4
 (26 14)  (626 222)  (626 222)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (45 14)  (645 222)  (645 222)  LC_7 Logic Functioning bit
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (627 223)  (627 223)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 223)  (630 223)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (41 15)  (641 223)  (641 223)  LC_7 Logic Functioning bit
 (43 15)  (643 223)  (643 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (11 0)  (665 208)  (665 208)  routing T_13_13.sp4_v_t_43 <X> T_13_13.sp4_v_b_2
 (13 0)  (667 208)  (667 208)  routing T_13_13.sp4_v_t_43 <X> T_13_13.sp4_v_b_2
 (15 0)  (669 208)  (669 208)  routing T_13_13.lft_op_1 <X> T_13_13.lc_trk_g0_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 208)  (672 208)  routing T_13_13.lft_op_1 <X> T_13_13.lc_trk_g0_1
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 208)  (678 208)  routing T_13_13.bot_op_3 <X> T_13_13.lc_trk_g0_3
 (26 0)  (680 208)  (680 208)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 208)  (685 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 208)  (689 208)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (42 0)  (696 208)  (696 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (14 1)  (668 209)  (668 209)  routing T_13_13.top_op_0 <X> T_13_13.lc_trk_g0_0
 (15 1)  (669 209)  (669 209)  routing T_13_13.top_op_0 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 209)  (687 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (34 1)  (688 209)  (688 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (40 1)  (694 209)  (694 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (670 210)  (670 210)  routing T_13_13.sp12_h_r_13 <X> T_13_13.lc_trk_g0_5
 (17 2)  (671 210)  (671 210)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (42 2)  (696 210)  (696 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (50 2)  (704 210)  (704 210)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (47 3)  (701 211)  (701 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (675 212)  (675 212)  routing T_13_13.lft_op_3 <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.lft_op_3 <X> T_13_13.lc_trk_g1_3
 (26 4)  (680 212)  (680 212)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (46 4)  (700 212)  (700 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g1_2
 (25 5)  (679 213)  (679 213)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g1_2
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 213)  (681 213)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (48 5)  (702 213)  (702 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (705 213)  (705 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 214)  (678 214)  routing T_13_13.bot_op_7 <X> T_13_13.lc_trk_g1_7
 (26 6)  (680 214)  (680 214)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (48 7)  (702 215)  (702 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (705 215)  (705 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (672 216)  (672 216)  routing T_13_13.bnl_op_1 <X> T_13_13.lc_trk_g2_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 216)  (687 216)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (4 9)  (658 217)  (658 217)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_r_6
 (15 9)  (669 217)  (669 217)  routing T_13_13.tnr_op_0 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (672 217)  (672 217)  routing T_13_13.bnl_op_1 <X> T_13_13.lc_trk_g2_1
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 217)  (681 217)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (1 10)  (655 218)  (655 218)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 218)  (672 218)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g2_5
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 218)  (684 218)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 218)  (689 218)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_5
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (40 10)  (694 218)  (694 218)  LC_5 Logic Functioning bit
 (42 10)  (696 218)  (696 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (45 10)  (699 218)  (699 218)  LC_5 Logic Functioning bit
 (51 10)  (705 218)  (705 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (1 11)  (655 219)  (655 219)  routing T_13_13.glb_netwk_4 <X> T_13_13.glb2local_2
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 219)  (678 219)  routing T_13_13.tnl_op_6 <X> T_13_13.lc_trk_g2_6
 (25 11)  (679 219)  (679 219)  routing T_13_13.tnl_op_6 <X> T_13_13.lc_trk_g2_6
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 219)  (685 219)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 219)  (687 219)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_5
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (14 12)  (668 220)  (668 220)  routing T_13_13.bnl_op_0 <X> T_13_13.lc_trk_g3_0
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g3_3
 (24 12)  (678 220)  (678 220)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g3_3
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (14 13)  (668 221)  (668 221)  routing T_13_13.bnl_op_0 <X> T_13_13.lc_trk_g3_0
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (675 221)  (675 221)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g3_3
 (26 13)  (680 221)  (680 221)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 221)  (681 221)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 221)  (686 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (14 14)  (668 222)  (668 222)  routing T_13_13.bnl_op_4 <X> T_13_13.lc_trk_g3_4
 (15 14)  (669 222)  (669 222)  routing T_13_13.rgt_op_5 <X> T_13_13.lc_trk_g3_5
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 222)  (672 222)  routing T_13_13.rgt_op_5 <X> T_13_13.lc_trk_g3_5
 (21 14)  (675 222)  (675 222)  routing T_13_13.wire_logic_cluster/lc_7/out <X> T_13_13.lc_trk_g3_7
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (679 222)  (679 222)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g3_6
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (40 14)  (694 222)  (694 222)  LC_7 Logic Functioning bit
 (51 14)  (705 222)  (705 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (706 222)  (706 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (668 223)  (668 223)  routing T_13_13.bnl_op_4 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 223)  (685 223)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 223)  (686 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (51 15)  (705 223)  (705 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_13

 (21 0)  (729 208)  (729 208)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g0_3
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 208)  (731 208)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g0_3
 (24 0)  (732 208)  (732 208)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g0_3
 (25 0)  (733 208)  (733 208)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g0_2
 (14 1)  (722 209)  (722 209)  routing T_14_13.sp4_r_v_b_35 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (729 209)  (729 209)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g0_3
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 209)  (732 209)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g0_2
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 210)  (722 210)  routing T_14_13.lft_op_4 <X> T_14_13.lc_trk_g0_4
 (15 2)  (723 210)  (723 210)  routing T_14_13.bot_op_5 <X> T_14_13.lc_trk_g0_5
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 210)  (731 210)  routing T_14_13.sp4_v_b_23 <X> T_14_13.lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.sp4_v_b_23 <X> T_14_13.lc_trk_g0_7
 (31 2)  (739 210)  (739 210)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (40 2)  (748 210)  (748 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (15 3)  (723 211)  (723 211)  routing T_14_13.lft_op_4 <X> T_14_13.lc_trk_g0_4
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (731 211)  (731 211)  routing T_14_13.sp12_h_r_14 <X> T_14_13.lc_trk_g0_6
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 212)  (739 212)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (14 5)  (722 213)  (722 213)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g1_0
 (15 5)  (723 213)  (723 213)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 213)  (735 213)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (13 6)  (721 214)  (721 214)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_v_t_40
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g1_5
 (21 6)  (729 214)  (729 214)  routing T_14_13.sp12_h_l_4 <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (732 214)  (732 214)  routing T_14_13.sp12_h_l_4 <X> T_14_13.lc_trk_g1_7
 (25 6)  (733 214)  (733 214)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g1_6
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (50 6)  (758 214)  (758 214)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (720 215)  (720 215)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_v_t_40
 (21 7)  (729 215)  (729 215)  routing T_14_13.sp12_h_l_4 <X> T_14_13.lc_trk_g1_7
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 215)  (732 215)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g1_6
 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (2 8)  (710 216)  (710 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 216)  (731 216)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g2_3
 (26 8)  (734 216)  (734 216)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 216)  (741 216)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (41 8)  (749 216)  (749 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (50 8)  (758 216)  (758 216)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (760 216)  (760 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (729 217)  (729 217)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g2_3
 (28 9)  (736 217)  (736 217)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (14 10)  (722 218)  (722 218)  routing T_14_13.sp4_h_r_36 <X> T_14_13.lc_trk_g2_4
 (21 10)  (729 218)  (729 218)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g2_7
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 218)  (739 218)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (15 11)  (723 219)  (723 219)  routing T_14_13.sp4_h_r_36 <X> T_14_13.lc_trk_g2_4
 (16 11)  (724 219)  (724 219)  routing T_14_13.sp4_h_r_36 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (734 219)  (734 219)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 219)  (735 219)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (741 219)  (741 219)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.input_2_5
 (34 11)  (742 219)  (742 219)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.input_2_5
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_v_t_12 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.sp4_v_t_12 <X> T_14_13.lc_trk_g3_1
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (40 12)  (748 220)  (748 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (14 13)  (722 221)  (722 221)  routing T_14_13.tnl_op_0 <X> T_14_13.lc_trk_g3_0
 (15 13)  (723 221)  (723 221)  routing T_14_13.tnl_op_0 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 221)  (732 221)  routing T_14_13.tnl_op_2 <X> T_14_13.lc_trk_g3_2
 (25 13)  (733 221)  (733 221)  routing T_14_13.tnl_op_2 <X> T_14_13.lc_trk_g3_2
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.input_2_6
 (34 13)  (742 221)  (742 221)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.input_2_6
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (14 14)  (722 222)  (722 222)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g3_4
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 222)  (735 222)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 222)  (736 222)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 222)  (741 222)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (50 14)  (758 222)  (758 222)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (759 222)  (759 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (760 222)  (760 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (734 223)  (734 223)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (53 15)  (761 223)  (761 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_13

 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (46 0)  (808 208)  (808 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (809 208)  (809 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (48 1)  (810 209)  (810 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (815 209)  (815 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (770 210)  (770 210)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_36
 (9 2)  (771 210)  (771 210)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_36
 (0 4)  (762 212)  (762 212)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 213)  (762 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (9 9)  (771 217)  (771 217)  routing T_15_13.sp4_v_t_42 <X> T_15_13.sp4_v_b_7
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 220)  (786 220)  routing T_15_13.tnl_op_3 <X> T_15_13.lc_trk_g3_3
 (21 13)  (783 221)  (783 221)  routing T_15_13.tnl_op_3 <X> T_15_13.lc_trk_g3_3
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 222)  (776 222)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g3_4
 (14 15)  (776 223)  (776 223)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g3_4
 (15 15)  (777 223)  (777 223)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g3_4
 (16 15)  (778 223)  (778 223)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 223)  (785 223)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g3_6
 (24 15)  (786 223)  (786 223)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g3_6
 (25 15)  (787 223)  (787 223)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g3_6


LogicTile_16_13

 (28 4)  (844 212)  (844 212)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 212)  (846 212)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 212)  (847 212)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 212)  (849 212)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 212)  (850 212)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (41 4)  (857 212)  (857 212)  LC_2 Logic Functioning bit
 (43 4)  (859 212)  (859 212)  LC_2 Logic Functioning bit
 (26 5)  (842 213)  (842 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 213)  (843 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 213)  (844 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 213)  (846 213)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 213)  (852 213)  LC_2 Logic Functioning bit
 (38 5)  (854 213)  (854 213)  LC_2 Logic Functioning bit
 (40 5)  (856 213)  (856 213)  LC_2 Logic Functioning bit
 (42 5)  (858 213)  (858 213)  LC_2 Logic Functioning bit
 (5 6)  (821 214)  (821 214)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_l_38
 (26 6)  (842 214)  (842 214)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (50 6)  (866 214)  (866 214)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (820 215)  (820 215)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_l_38
 (6 7)  (822 215)  (822 215)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_l_38
 (27 7)  (843 215)  (843 215)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 215)  (844 215)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (42 7)  (858 215)  (858 215)  LC_3 Logic Functioning bit
 (43 7)  (859 215)  (859 215)  LC_3 Logic Functioning bit
 (6 8)  (822 216)  (822 216)  routing T_16_13.sp4_h_r_1 <X> T_16_13.sp4_v_b_6
 (25 8)  (841 216)  (841 216)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g2_2
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 217)  (839 217)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g2_2
 (25 9)  (841 217)  (841 217)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g2_2
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 218)  (839 218)  routing T_16_13.sp12_v_b_23 <X> T_16_13.lc_trk_g2_7
 (21 11)  (837 219)  (837 219)  routing T_16_13.sp12_v_b_23 <X> T_16_13.lc_trk_g2_7
 (15 12)  (831 220)  (831 220)  routing T_16_13.rgt_op_1 <X> T_16_13.lc_trk_g3_1
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 220)  (834 220)  routing T_16_13.rgt_op_1 <X> T_16_13.lc_trk_g3_1
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (837 221)  (837 221)  routing T_16_13.sp4_r_v_b_43 <X> T_16_13.lc_trk_g3_3
 (15 15)  (831 223)  (831 223)  routing T_16_13.sp4_v_t_33 <X> T_16_13.lc_trk_g3_4
 (16 15)  (832 223)  (832 223)  routing T_16_13.sp4_v_t_33 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_17_13

 (0 0)  (874 208)  (874 208)  Negative Clock bit

 (15 0)  (889 208)  (889 208)  routing T_17_13.sp4_v_b_17 <X> T_17_13.lc_trk_g0_1
 (16 0)  (890 208)  (890 208)  routing T_17_13.sp4_v_b_17 <X> T_17_13.lc_trk_g0_1
 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (900 210)  (900 210)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 210)  (905 210)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_1 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (26 3)  (900 211)  (900 211)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (39 3)  (913 211)  (913 211)  LC_1 Logic Functioning bit
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (900 212)  (900 212)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 212)  (907 212)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (48 4)  (922 212)  (922 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (874 213)  (874 213)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (27 5)  (901 213)  (901 213)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (39 5)  (913 213)  (913 213)  LC_2 Logic Functioning bit
 (41 5)  (915 213)  (915 213)  LC_2 Logic Functioning bit
 (43 5)  (917 213)  (917 213)  LC_2 Logic Functioning bit
 (15 6)  (889 214)  (889 214)  routing T_17_13.sp4_h_r_5 <X> T_17_13.lc_trk_g1_5
 (16 6)  (890 214)  (890 214)  routing T_17_13.sp4_h_r_5 <X> T_17_13.lc_trk_g1_5
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (892 215)  (892 215)  routing T_17_13.sp4_h_r_5 <X> T_17_13.lc_trk_g1_5
 (16 8)  (890 216)  (890 216)  routing T_17_13.sp4_v_b_33 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 216)  (892 216)  routing T_17_13.sp4_v_b_33 <X> T_17_13.lc_trk_g2_1
 (26 8)  (900 216)  (900 216)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (18 9)  (892 217)  (892 217)  routing T_17_13.sp4_v_b_33 <X> T_17_13.lc_trk_g2_1
 (27 9)  (901 217)  (901 217)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 217)  (910 217)  LC_4 Logic Functioning bit
 (38 9)  (912 217)  (912 217)  LC_4 Logic Functioning bit
 (48 9)  (922 217)  (922 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (889 218)  (889 218)  routing T_17_13.sp4_v_t_32 <X> T_17_13.lc_trk_g2_5
 (16 10)  (890 218)  (890 218)  routing T_17_13.sp4_v_t_32 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (895 218)  (895 218)  routing T_17_13.sp4_h_l_34 <X> T_17_13.lc_trk_g2_7
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (897 218)  (897 218)  routing T_17_13.sp4_h_l_34 <X> T_17_13.lc_trk_g2_7
 (24 10)  (898 218)  (898 218)  routing T_17_13.sp4_h_l_34 <X> T_17_13.lc_trk_g2_7
 (21 11)  (895 219)  (895 219)  routing T_17_13.sp4_h_l_34 <X> T_17_13.lc_trk_g2_7
 (4 12)  (878 220)  (878 220)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_b_9
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g3_3
 (24 12)  (898 220)  (898 220)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g3_3
 (5 13)  (879 221)  (879 221)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_b_9
 (21 13)  (895 221)  (895 221)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g3_3
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_13

 (0 0)  (928 208)  (928 208)  Negative Clock bit

 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 212)  (942 212)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 6)  (950 214)  (950 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (12 7)  (940 215)  (940 215)  routing T_18_13.sp4_h_l_40 <X> T_18_13.sp4_v_t_40
 (21 7)  (949 215)  (949 215)  routing T_18_13.sp4_r_v_b_31 <X> T_18_13.lc_trk_g1_7
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (954 216)  (954 216)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 216)  (962 216)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (41 8)  (969 216)  (969 216)  LC_4 Logic Functioning bit
 (43 8)  (971 216)  (971 216)  LC_4 Logic Functioning bit
 (45 8)  (973 216)  (973 216)  LC_4 Logic Functioning bit
 (51 8)  (979 216)  (979 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (942 217)  (942 217)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g2_0
 (16 9)  (944 217)  (944 217)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g2_0
 (17 9)  (945 217)  (945 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (946 217)  (946 217)  routing T_18_13.sp4_r_v_b_33 <X> T_18_13.lc_trk_g2_1
 (26 9)  (954 217)  (954 217)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 217)  (955 217)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (965 217)  (965 217)  LC_4 Logic Functioning bit
 (39 9)  (967 217)  (967 217)  LC_4 Logic Functioning bit
 (41 9)  (969 217)  (969 217)  LC_4 Logic Functioning bit
 (43 9)  (971 217)  (971 217)  LC_4 Logic Functioning bit
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 222)  (936 222)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_47
 (9 14)  (937 222)  (937 222)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_47
 (10 14)  (938 222)  (938 222)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_47
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (43 14)  (971 222)  (971 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (27 15)  (955 223)  (955 223)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 223)  (957 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 223)  (960 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (961 223)  (961 223)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.input_2_7
 (36 15)  (964 223)  (964 223)  LC_7 Logic Functioning bit
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit
 (38 15)  (966 223)  (966 223)  LC_7 Logic Functioning bit
 (42 15)  (970 223)  (970 223)  LC_7 Logic Functioning bit
 (51 15)  (979 223)  (979 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_13

 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 210)  (1003 210)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g0_7
 (22 2)  (1004 210)  (1004 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1005 210)  (1005 210)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g0_7
 (24 2)  (1006 210)  (1006 210)  routing T_19_13.sp4_h_l_2 <X> T_19_13.lc_trk_g0_7
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (986 212)  (986 212)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_v_b_3
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (27 4)  (1009 212)  (1009 212)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 212)  (1010 212)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 212)  (1012 212)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 212)  (1013 212)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 212)  (1018 212)  LC_2 Logic Functioning bit
 (37 4)  (1019 212)  (1019 212)  LC_2 Logic Functioning bit
 (38 4)  (1020 212)  (1020 212)  LC_2 Logic Functioning bit
 (39 4)  (1021 212)  (1021 212)  LC_2 Logic Functioning bit
 (41 4)  (1023 212)  (1023 212)  LC_2 Logic Functioning bit
 (43 4)  (1025 212)  (1025 212)  LC_2 Logic Functioning bit
 (45 4)  (1027 212)  (1027 212)  LC_2 Logic Functioning bit
 (0 5)  (982 213)  (982 213)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 213)  (1003 213)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (26 5)  (1008 213)  (1008 213)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 213)  (1009 213)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 213)  (1011 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 213)  (1012 213)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 213)  (1013 213)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 213)  (1018 213)  LC_2 Logic Functioning bit
 (38 5)  (1020 213)  (1020 213)  LC_2 Logic Functioning bit
 (47 5)  (1029 213)  (1029 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (987 214)  (987 214)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (4 7)  (986 215)  (986 215)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (6 7)  (988 215)  (988 215)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (4 12)  (986 220)  (986 220)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_v_b_9
 (11 12)  (993 220)  (993 220)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_v_b_11
 (13 12)  (995 220)  (995 220)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_v_b_11
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 223)  (1004 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1005 223)  (1005 223)  routing T_19_13.sp4_v_b_46 <X> T_19_13.lc_trk_g3_6
 (24 15)  (1006 223)  (1006 223)  routing T_19_13.sp4_v_b_46 <X> T_19_13.lc_trk_g3_6


LogicTile_20_13

 (19 2)  (1055 210)  (1055 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_21_13

 (12 5)  (1102 213)  (1102 213)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_v_b_5
 (11 7)  (1101 215)  (1101 215)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_h_l_40


LogicTile_22_13

 (2 0)  (1146 208)  (1146 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 2)  (1156 210)  (1156 210)  routing T_22_13.sp4_v_t_39 <X> T_22_13.sp4_h_l_39
 (11 3)  (1155 211)  (1155 211)  routing T_22_13.sp4_v_t_39 <X> T_22_13.sp4_h_l_39


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_10_12

 (0 2)  (492 194)  (492 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (493 194)  (493 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (506 198)  (506 198)  routing T_10_12.sp4_h_l_1 <X> T_10_12.lc_trk_g1_4
 (15 7)  (507 199)  (507 199)  routing T_10_12.sp4_h_l_1 <X> T_10_12.lc_trk_g1_4
 (16 7)  (508 199)  (508 199)  routing T_10_12.sp4_h_l_1 <X> T_10_12.lc_trk_g1_4
 (17 7)  (509 199)  (509 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (25 10)  (517 202)  (517 202)  routing T_10_12.wire_logic_cluster/lc_6/out <X> T_10_12.lc_trk_g2_6
 (22 11)  (514 203)  (514 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (518 204)  (518 204)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 204)  (519 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 204)  (520 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 204)  (521 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 204)  (522 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 204)  (523 204)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 204)  (524 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 204)  (526 204)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 204)  (529 204)  LC_6 Logic Functioning bit
 (39 12)  (531 204)  (531 204)  LC_6 Logic Functioning bit
 (41 12)  (533 204)  (533 204)  LC_6 Logic Functioning bit
 (43 12)  (535 204)  (535 204)  LC_6 Logic Functioning bit
 (45 12)  (537 204)  (537 204)  LC_6 Logic Functioning bit
 (52 12)  (544 204)  (544 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (518 205)  (518 205)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 205)  (520 205)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 205)  (521 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 205)  (522 205)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (37 13)  (529 205)  (529 205)  LC_6 Logic Functioning bit
 (39 13)  (531 205)  (531 205)  LC_6 Logic Functioning bit
 (40 13)  (532 205)  (532 205)  LC_6 Logic Functioning bit
 (42 13)  (534 205)  (534 205)  LC_6 Logic Functioning bit
 (44 13)  (536 205)  (536 205)  LC_6 Logic Functioning bit
 (0 14)  (492 206)  (492 206)  routing T_10_12.glb_netwk_4 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 206)  (517 206)  routing T_10_12.rgt_op_6 <X> T_10_12.lc_trk_g3_6
 (22 15)  (514 207)  (514 207)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 207)  (516 207)  routing T_10_12.rgt_op_6 <X> T_10_12.lc_trk_g3_6


LogicTile_11_12

 (21 0)  (567 192)  (567 192)  routing T_11_12.wire_logic_cluster/lc_3/out <X> T_11_12.lc_trk_g0_3
 (22 0)  (568 192)  (568 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (573 192)  (573 192)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 192)  (577 192)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 192)  (579 192)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 192)  (580 192)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 192)  (581 192)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.input_2_0
 (43 0)  (589 192)  (589 192)  LC_0 Logic Functioning bit
 (26 1)  (572 193)  (572 193)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 193)  (573 193)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 193)  (574 193)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 193)  (575 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 193)  (578 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 193)  (580 193)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.input_2_0
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 194)  (560 194)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g0_4
 (28 2)  (574 194)  (574 194)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 194)  (577 194)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 194)  (580 194)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (41 2)  (587 194)  (587 194)  LC_1 Logic Functioning bit
 (42 2)  (588 194)  (588 194)  LC_1 Logic Functioning bit
 (43 2)  (589 194)  (589 194)  LC_1 Logic Functioning bit
 (50 2)  (596 194)  (596 194)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (560 195)  (560 195)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g0_4
 (16 3)  (562 195)  (562 195)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g0_4
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (568 195)  (568 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 195)  (570 195)  routing T_11_12.bot_op_6 <X> T_11_12.lc_trk_g0_6
 (26 3)  (572 195)  (572 195)  routing T_11_12.lc_trk_g0_3 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 195)  (575 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 195)  (576 195)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 195)  (582 195)  LC_1 Logic Functioning bit
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (38 3)  (584 195)  (584 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (41 3)  (587 195)  (587 195)  LC_1 Logic Functioning bit
 (42 3)  (588 195)  (588 195)  LC_1 Logic Functioning bit
 (43 3)  (589 195)  (589 195)  LC_1 Logic Functioning bit
 (14 4)  (560 196)  (560 196)  routing T_11_12.sp4_h_r_8 <X> T_11_12.lc_trk_g1_0
 (28 4)  (574 196)  (574 196)  routing T_11_12.lc_trk_g2_1 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 196)  (579 196)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 196)  (580 196)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (40 4)  (586 196)  (586 196)  LC_2 Logic Functioning bit
 (45 4)  (591 196)  (591 196)  LC_2 Logic Functioning bit
 (47 4)  (593 196)  (593 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (596 196)  (596 196)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (561 197)  (561 197)  routing T_11_12.sp4_h_r_8 <X> T_11_12.lc_trk_g1_0
 (16 5)  (562 197)  (562 197)  routing T_11_12.sp4_h_r_8 <X> T_11_12.lc_trk_g1_0
 (17 5)  (563 197)  (563 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (31 5)  (577 197)  (577 197)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 197)  (582 197)  LC_2 Logic Functioning bit
 (38 5)  (584 197)  (584 197)  LC_2 Logic Functioning bit
 (39 5)  (585 197)  (585 197)  LC_2 Logic Functioning bit
 (40 5)  (586 197)  (586 197)  LC_2 Logic Functioning bit
 (48 5)  (594 197)  (594 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (597 197)  (597 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (561 198)  (561 198)  routing T_11_12.sp4_h_r_5 <X> T_11_12.lc_trk_g1_5
 (16 6)  (562 198)  (562 198)  routing T_11_12.sp4_h_r_5 <X> T_11_12.lc_trk_g1_5
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (568 198)  (568 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 198)  (569 198)  routing T_11_12.sp4_h_r_7 <X> T_11_12.lc_trk_g1_7
 (24 6)  (570 198)  (570 198)  routing T_11_12.sp4_h_r_7 <X> T_11_12.lc_trk_g1_7
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 198)  (576 198)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 198)  (579 198)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 198)  (581 198)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.input_2_3
 (14 7)  (560 199)  (560 199)  routing T_11_12.sp12_h_r_20 <X> T_11_12.lc_trk_g1_4
 (16 7)  (562 199)  (562 199)  routing T_11_12.sp12_h_r_20 <X> T_11_12.lc_trk_g1_4
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (564 199)  (564 199)  routing T_11_12.sp4_h_r_5 <X> T_11_12.lc_trk_g1_5
 (21 7)  (567 199)  (567 199)  routing T_11_12.sp4_h_r_7 <X> T_11_12.lc_trk_g1_7
 (26 7)  (572 199)  (572 199)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 199)  (574 199)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 199)  (575 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 199)  (578 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (580 199)  (580 199)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.input_2_3
 (43 7)  (589 199)  (589 199)  LC_3 Logic Functioning bit
 (16 8)  (562 200)  (562 200)  routing T_11_12.sp4_v_t_12 <X> T_11_12.lc_trk_g2_1
 (17 8)  (563 200)  (563 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (564 200)  (564 200)  routing T_11_12.sp4_v_t_12 <X> T_11_12.lc_trk_g2_1
 (22 8)  (568 200)  (568 200)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 200)  (570 200)  routing T_11_12.tnr_op_3 <X> T_11_12.lc_trk_g2_3
 (25 8)  (571 200)  (571 200)  routing T_11_12.rgt_op_2 <X> T_11_12.lc_trk_g2_2
 (14 9)  (560 201)  (560 201)  routing T_11_12.sp4_r_v_b_32 <X> T_11_12.lc_trk_g2_0
 (17 9)  (563 201)  (563 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 201)  (570 201)  routing T_11_12.rgt_op_2 <X> T_11_12.lc_trk_g2_2
 (27 10)  (573 202)  (573 202)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 202)  (574 202)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 202)  (575 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 202)  (579 202)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (26 11)  (572 203)  (572 203)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 203)  (574 203)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 203)  (575 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (39 11)  (585 203)  (585 203)  LC_5 Logic Functioning bit
 (14 12)  (560 204)  (560 204)  routing T_11_12.rgt_op_0 <X> T_11_12.lc_trk_g3_0
 (15 12)  (561 204)  (561 204)  routing T_11_12.tnr_op_1 <X> T_11_12.lc_trk_g3_1
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (568 204)  (568 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (571 204)  (571 204)  routing T_11_12.wire_logic_cluster/lc_2/out <X> T_11_12.lc_trk_g3_2
 (26 12)  (572 204)  (572 204)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 204)  (573 204)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 204)  (574 204)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 204)  (575 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 204)  (576 204)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 204)  (579 204)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 204)  (580 204)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (50 12)  (596 204)  (596 204)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (561 205)  (561 205)  routing T_11_12.rgt_op_0 <X> T_11_12.lc_trk_g3_0
 (17 13)  (563 205)  (563 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (567 205)  (567 205)  routing T_11_12.sp4_r_v_b_43 <X> T_11_12.lc_trk_g3_3
 (22 13)  (568 205)  (568 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 205)  (572 205)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 205)  (575 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (583 205)  (583 205)  LC_6 Logic Functioning bit
 (11 14)  (557 206)  (557 206)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_t_46
 (13 14)  (559 206)  (559 206)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_t_46
 (12 15)  (558 207)  (558 207)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_t_46
 (15 15)  (561 207)  (561 207)  routing T_11_12.tnr_op_4 <X> T_11_12.lc_trk_g3_4
 (17 15)  (563 207)  (563 207)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_12_12

 (15 0)  (615 192)  (615 192)  routing T_12_12.top_op_1 <X> T_12_12.lc_trk_g0_1
 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 192)  (624 192)  routing T_12_12.top_op_3 <X> T_12_12.lc_trk_g0_3
 (26 0)  (626 192)  (626 192)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 192)  (630 192)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 192)  (631 192)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (640 192)  (640 192)  LC_0 Logic Functioning bit
 (42 0)  (642 192)  (642 192)  LC_0 Logic Functioning bit
 (46 0)  (646 192)  (646 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (652 192)  (652 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (618 193)  (618 193)  routing T_12_12.top_op_1 <X> T_12_12.lc_trk_g0_1
 (21 1)  (621 193)  (621 193)  routing T_12_12.top_op_3 <X> T_12_12.lc_trk_g0_3
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 193)  (625 193)  routing T_12_12.sp4_r_v_b_33 <X> T_12_12.lc_trk_g0_2
 (26 1)  (626 193)  (626 193)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 193)  (627 193)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (47 1)  (647 193)  (647 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 194)  (614 194)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g0_4
 (15 2)  (615 194)  (615 194)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g0_5
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (623 194)  (623 194)  routing T_12_12.sp12_h_r_23 <X> T_12_12.lc_trk_g0_7
 (26 2)  (626 194)  (626 194)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (31 2)  (631 194)  (631 194)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (46 2)  (646 194)  (646 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 194)  (650 194)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (652 194)  (652 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 195)  (618 195)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g0_5
 (21 3)  (621 195)  (621 195)  routing T_12_12.sp12_h_r_23 <X> T_12_12.lc_trk_g0_7
 (27 3)  (627 195)  (627 195)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (12 4)  (612 196)  (612 196)  routing T_12_12.sp4_v_t_40 <X> T_12_12.sp4_h_r_5
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 196)  (624 196)  routing T_12_12.top_op_3 <X> T_12_12.lc_trk_g1_3
 (25 4)  (625 196)  (625 196)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g1_2
 (28 4)  (628 196)  (628 196)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 196)  (630 196)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 196)  (631 196)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 196)  (633 196)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (43 4)  (643 196)  (643 196)  LC_2 Logic Functioning bit
 (3 5)  (603 197)  (603 197)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_h_r_0
 (14 5)  (614 197)  (614 197)  routing T_12_12.top_op_0 <X> T_12_12.lc_trk_g1_0
 (15 5)  (615 197)  (615 197)  routing T_12_12.top_op_0 <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (621 197)  (621 197)  routing T_12_12.top_op_3 <X> T_12_12.lc_trk_g1_3
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 197)  (623 197)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g1_2
 (24 5)  (624 197)  (624 197)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g1_2
 (26 5)  (626 197)  (626 197)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 197)  (628 197)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 197)  (635 197)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.input_2_2
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 198)  (624 198)  routing T_12_12.top_op_7 <X> T_12_12.lc_trk_g1_7
 (26 6)  (626 198)  (626 198)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 198)  (628 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 198)  (630 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 198)  (634 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 198)  (635 198)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.input_2_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (14 7)  (614 199)  (614 199)  routing T_12_12.top_op_4 <X> T_12_12.lc_trk_g1_4
 (15 7)  (615 199)  (615 199)  routing T_12_12.top_op_4 <X> T_12_12.lc_trk_g1_4
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (621 199)  (621 199)  routing T_12_12.top_op_7 <X> T_12_12.lc_trk_g1_7
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 199)  (624 199)  routing T_12_12.top_op_6 <X> T_12_12.lc_trk_g1_6
 (25 7)  (625 199)  (625 199)  routing T_12_12.top_op_6 <X> T_12_12.lc_trk_g1_6
 (26 7)  (626 199)  (626 199)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 199)  (631 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 199)  (632 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 199)  (633 199)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.input_2_3
 (34 7)  (634 199)  (634 199)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.input_2_3
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (31 8)  (631 200)  (631 200)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (38 8)  (638 200)  (638 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (50 8)  (650 200)  (650 200)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 200)  (651 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 201)  (623 201)  routing T_12_12.sp4_h_l_15 <X> T_12_12.lc_trk_g2_2
 (24 9)  (624 201)  (624 201)  routing T_12_12.sp4_h_l_15 <X> T_12_12.lc_trk_g2_2
 (25 9)  (625 201)  (625 201)  routing T_12_12.sp4_h_l_15 <X> T_12_12.lc_trk_g2_2
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 201)  (631 201)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (14 10)  (614 202)  (614 202)  routing T_12_12.sp4_v_b_36 <X> T_12_12.lc_trk_g2_4
 (17 10)  (617 202)  (617 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (625 202)  (625 202)  routing T_12_12.sp4_v_b_38 <X> T_12_12.lc_trk_g2_6
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 202)  (631 202)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (40 10)  (640 202)  (640 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (43 10)  (643 202)  (643 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (14 11)  (614 203)  (614 203)  routing T_12_12.sp4_v_b_36 <X> T_12_12.lc_trk_g2_4
 (16 11)  (616 203)  (616 203)  routing T_12_12.sp4_v_b_36 <X> T_12_12.lc_trk_g2_4
 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (618 203)  (618 203)  routing T_12_12.sp4_r_v_b_37 <X> T_12_12.lc_trk_g2_5
 (22 11)  (622 203)  (622 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 203)  (623 203)  routing T_12_12.sp4_v_b_38 <X> T_12_12.lc_trk_g2_6
 (25 11)  (625 203)  (625 203)  routing T_12_12.sp4_v_b_38 <X> T_12_12.lc_trk_g2_6
 (27 11)  (627 203)  (627 203)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 203)  (632 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (634 203)  (634 203)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.input_2_5
 (35 11)  (635 203)  (635 203)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.input_2_5
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (43 11)  (643 203)  (643 203)  LC_5 Logic Functioning bit
 (46 11)  (646 203)  (646 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (651 203)  (651 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g3_1
 (28 12)  (628 204)  (628 204)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (38 12)  (638 204)  (638 204)  LC_6 Logic Functioning bit
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 205)  (631 205)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (38 13)  (638 205)  (638 205)  LC_6 Logic Functioning bit
 (16 14)  (616 206)  (616 206)  routing T_12_12.sp4_v_t_16 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (618 206)  (618 206)  routing T_12_12.sp4_v_t_16 <X> T_12_12.lc_trk_g3_5
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 206)  (628 206)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 206)  (633 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (50 14)  (650 206)  (650 206)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (651 206)  (651 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (614 207)  (614 207)  routing T_12_12.tnl_op_4 <X> T_12_12.lc_trk_g3_4
 (15 15)  (615 207)  (615 207)  routing T_12_12.tnl_op_4 <X> T_12_12.lc_trk_g3_4
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (14 0)  (668 192)  (668 192)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g0_0
 (17 0)  (671 192)  (671 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (4 1)  (658 193)  (658 193)  routing T_13_12.sp4_v_t_42 <X> T_13_12.sp4_h_r_0
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (40 1)  (694 193)  (694 193)  LC_0 Logic Functioning bit
 (42 1)  (696 193)  (696 193)  LC_0 Logic Functioning bit
 (47 1)  (701 193)  (701 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (3 2)  (657 194)  (657 194)  routing T_13_12.sp12_v_t_23 <X> T_13_12.sp12_h_l_23
 (8 2)  (662 194)  (662 194)  routing T_13_12.sp4_h_r_1 <X> T_13_12.sp4_h_l_36
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (676 194)  (676 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 194)  (678 194)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g0_7
 (26 2)  (680 194)  (680 194)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (42 2)  (696 194)  (696 194)  LC_1 Logic Functioning bit
 (50 2)  (704 194)  (704 194)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (672 195)  (672 195)  routing T_13_12.sp4_r_v_b_29 <X> T_13_12.lc_trk_g0_5
 (21 3)  (675 195)  (675 195)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g0_7
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 195)  (684 195)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (12 4)  (666 196)  (666 196)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_h_r_5
 (14 4)  (668 196)  (668 196)  routing T_13_12.lft_op_0 <X> T_13_12.lc_trk_g1_0
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 196)  (684 196)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (38 4)  (692 196)  (692 196)  LC_2 Logic Functioning bit
 (15 5)  (669 197)  (669 197)  routing T_13_12.lft_op_0 <X> T_13_12.lc_trk_g1_0
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (676 197)  (676 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 197)  (678 197)  routing T_13_12.top_op_2 <X> T_13_12.lc_trk_g1_2
 (25 5)  (679 197)  (679 197)  routing T_13_12.top_op_2 <X> T_13_12.lc_trk_g1_2
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (14 6)  (668 198)  (668 198)  routing T_13_12.lft_op_4 <X> T_13_12.lc_trk_g1_4
 (21 6)  (675 198)  (675 198)  routing T_13_12.sp4_v_b_15 <X> T_13_12.lc_trk_g1_7
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 198)  (677 198)  routing T_13_12.sp4_v_b_15 <X> T_13_12.lc_trk_g1_7
 (26 6)  (680 198)  (680 198)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 198)  (684 198)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 198)  (687 198)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 198)  (688 198)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 198)  (689 198)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (15 7)  (669 199)  (669 199)  routing T_13_12.lft_op_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (675 199)  (675 199)  routing T_13_12.sp4_v_b_15 <X> T_13_12.lc_trk_g1_7
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 199)  (686 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (687 199)  (687 199)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_3
 (35 7)  (689 199)  (689 199)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_3
 (2 8)  (656 200)  (656 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (668 200)  (668 200)  routing T_13_12.sp4_v_b_24 <X> T_13_12.lc_trk_g2_0
 (15 8)  (669 200)  (669 200)  routing T_13_12.tnr_op_1 <X> T_13_12.lc_trk_g2_1
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (679 200)  (679 200)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g2_2
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 200)  (687 200)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 200)  (688 200)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (43 8)  (697 200)  (697 200)  LC_4 Logic Functioning bit
 (50 8)  (704 200)  (704 200)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_v_b_24 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (682 201)  (682 201)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 201)  (685 201)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (53 9)  (707 201)  (707 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 202)  (677 202)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (24 10)  (678 202)  (678 202)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 202)  (684 202)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 202)  (685 202)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 202)  (687 202)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (14 11)  (668 203)  (668 203)  routing T_13_12.sp12_v_b_20 <X> T_13_12.lc_trk_g2_4
 (16 11)  (670 203)  (670 203)  routing T_13_12.sp12_v_b_20 <X> T_13_12.lc_trk_g2_4
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (675 203)  (675 203)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (28 11)  (682 203)  (682 203)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 203)  (684 203)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 203)  (686 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (51 11)  (705 203)  (705 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (669 204)  (669 204)  routing T_13_12.tnl_op_1 <X> T_13_12.lc_trk_g3_1
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 204)  (678 204)  routing T_13_12.tnl_op_3 <X> T_13_12.lc_trk_g3_3
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 204)  (687 204)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 204)  (691 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (40 12)  (694 204)  (694 204)  LC_6 Logic Functioning bit
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (42 12)  (696 204)  (696 204)  LC_6 Logic Functioning bit
 (50 12)  (704 204)  (704 204)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (705 204)  (705 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (658 205)  (658 205)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_h_r_9
 (18 13)  (672 205)  (672 205)  routing T_13_12.tnl_op_1 <X> T_13_12.lc_trk_g3_1
 (21 13)  (675 205)  (675 205)  routing T_13_12.tnl_op_3 <X> T_13_12.lc_trk_g3_3
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 205)  (677 205)  routing T_13_12.sp4_v_b_42 <X> T_13_12.lc_trk_g3_2
 (24 13)  (678 205)  (678 205)  routing T_13_12.sp4_v_b_42 <X> T_13_12.lc_trk_g3_2
 (26 13)  (680 205)  (680 205)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (38 13)  (692 205)  (692 205)  LC_6 Logic Functioning bit
 (40 13)  (694 205)  (694 205)  LC_6 Logic Functioning bit
 (41 13)  (695 205)  (695 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (51 13)  (705 205)  (705 205)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (680 206)  (680 206)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 206)  (681 206)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 206)  (689 206)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (14 15)  (668 207)  (668 207)  routing T_13_12.tnl_op_4 <X> T_13_12.lc_trk_g3_4
 (15 15)  (669 207)  (669 207)  routing T_13_12.tnl_op_4 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 207)  (684 207)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 207)  (687 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (35 15)  (689 207)  (689 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (26 0)  (734 192)  (734 192)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (26 1)  (734 193)  (734 193)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 193)  (735 193)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 193)  (739 193)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (40 1)  (748 193)  (748 193)  LC_0 Logic Functioning bit
 (42 1)  (750 193)  (750 193)  LC_0 Logic Functioning bit
 (51 1)  (759 193)  (759 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 194)  (722 194)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g0_4
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 194)  (738 194)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 194)  (742 194)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (52 2)  (760 194)  (760 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (13 3)  (721 195)  (721 195)  routing T_14_12.sp4_v_b_9 <X> T_14_12.sp4_h_l_39
 (14 3)  (722 195)  (722 195)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g0_4
 (15 3)  (723 195)  (723 195)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g0_4
 (16 3)  (724 195)  (724 195)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (37 3)  (745 195)  (745 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (39 3)  (747 195)  (747 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (53 3)  (761 195)  (761 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (6 4)  (714 196)  (714 196)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_v_b_3
 (15 4)  (723 196)  (723 196)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g1_1
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 196)  (726 196)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g1_1
 (21 4)  (729 196)  (729 196)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 196)  (733 196)  routing T_14_12.lft_op_2 <X> T_14_12.lc_trk_g1_2
 (27 4)  (735 196)  (735 196)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 196)  (738 196)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 196)  (739 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (43 4)  (751 196)  (751 196)  LC_2 Logic Functioning bit
 (3 5)  (711 197)  (711 197)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_h_r_0
 (5 5)  (713 197)  (713 197)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_v_b_3
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 197)  (732 197)  routing T_14_12.lft_op_2 <X> T_14_12.lc_trk_g1_2
 (31 5)  (739 197)  (739 197)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (37 5)  (745 197)  (745 197)  LC_2 Logic Functioning bit
 (38 5)  (746 197)  (746 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.wire_logic_cluster/lc_5/out <X> T_14_12.lc_trk_g1_5
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 198)  (732 198)  routing T_14_12.top_op_7 <X> T_14_12.lc_trk_g1_7
 (28 6)  (736 198)  (736 198)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (43 6)  (751 198)  (751 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (50 6)  (758 198)  (758 198)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (760 198)  (760 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (711 199)  (711 199)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_v_t_23
 (21 7)  (729 199)  (729 199)  routing T_14_12.top_op_7 <X> T_14_12.lc_trk_g1_7
 (26 7)  (734 199)  (734 199)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (26 8)  (734 200)  (734 200)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 200)  (739 200)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 200)  (741 200)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (15 9)  (723 201)  (723 201)  routing T_14_12.tnr_op_0 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (27 9)  (735 201)  (735 201)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 201)  (739 201)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (38 9)  (746 201)  (746 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (15 10)  (723 202)  (723 202)  routing T_14_12.sp4_v_t_32 <X> T_14_12.lc_trk_g2_5
 (16 10)  (724 202)  (724 202)  routing T_14_12.sp4_v_t_32 <X> T_14_12.lc_trk_g2_5
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 202)  (731 202)  routing T_14_12.sp4_v_b_47 <X> T_14_12.lc_trk_g2_7
 (24 10)  (732 202)  (732 202)  routing T_14_12.sp4_v_b_47 <X> T_14_12.lc_trk_g2_7
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 202)  (736 202)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (45 10)  (753 202)  (753 202)  LC_5 Logic Functioning bit
 (50 10)  (758 202)  (758 202)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (760 202)  (760 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (720 203)  (720 203)  routing T_14_12.sp4_h_l_45 <X> T_14_12.sp4_v_t_45
 (14 11)  (722 203)  (722 203)  routing T_14_12.sp12_v_b_20 <X> T_14_12.lc_trk_g2_4
 (16 11)  (724 203)  (724 203)  routing T_14_12.sp12_v_b_20 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (734 203)  (734 203)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 203)  (735 203)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 203)  (736 203)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (14 12)  (722 204)  (722 204)  routing T_14_12.sp4_h_r_40 <X> T_14_12.lc_trk_g3_0
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g3_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (14 13)  (722 205)  (722 205)  routing T_14_12.sp4_h_r_40 <X> T_14_12.lc_trk_g3_0
 (15 13)  (723 205)  (723 205)  routing T_14_12.sp4_h_r_40 <X> T_14_12.lc_trk_g3_0
 (16 13)  (724 205)  (724 205)  routing T_14_12.sp4_h_r_40 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (38 13)  (746 205)  (746 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (46 13)  (754 205)  (754 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (722 206)  (722 206)  routing T_14_12.sp4_v_b_36 <X> T_14_12.lc_trk_g3_4
 (15 14)  (723 206)  (723 206)  routing T_14_12.sp4_h_l_16 <X> T_14_12.lc_trk_g3_5
 (16 14)  (724 206)  (724 206)  routing T_14_12.sp4_h_l_16 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 206)  (741 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 206)  (742 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (51 14)  (759 206)  (759 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (722 207)  (722 207)  routing T_14_12.sp4_v_b_36 <X> T_14_12.lc_trk_g3_4
 (16 15)  (724 207)  (724 207)  routing T_14_12.sp4_v_b_36 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (726 207)  (726 207)  routing T_14_12.sp4_h_l_16 <X> T_14_12.lc_trk_g3_5
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 207)  (732 207)  routing T_14_12.tnl_op_6 <X> T_14_12.lc_trk_g3_6
 (25 15)  (733 207)  (733 207)  routing T_14_12.tnl_op_6 <X> T_14_12.lc_trk_g3_6
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 207)  (735 207)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 207)  (740 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (741 207)  (741 207)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.input_2_7
 (34 15)  (742 207)  (742 207)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.input_2_7
 (37 15)  (745 207)  (745 207)  LC_7 Logic Functioning bit
 (39 15)  (747 207)  (747 207)  LC_7 Logic Functioning bit
 (40 15)  (748 207)  (748 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (8 1)  (770 193)  (770 193)  routing T_15_12.sp4_h_r_1 <X> T_15_12.sp4_v_b_1
 (14 3)  (776 195)  (776 195)  routing T_15_12.sp12_h_r_20 <X> T_15_12.lc_trk_g0_4
 (16 3)  (778 195)  (778 195)  routing T_15_12.sp12_h_r_20 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 4)  (788 196)  (788 196)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 196)  (790 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 196)  (792 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (26 6)  (788 198)  (788 198)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 198)  (792 198)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 198)  (795 198)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (42 6)  (804 198)  (804 198)  LC_3 Logic Functioning bit
 (26 7)  (788 199)  (788 199)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 199)  (790 199)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 199)  (794 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 199)  (795 199)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.input_2_3
 (53 7)  (815 199)  (815 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 8)  (778 200)  (778 200)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 200)  (780 200)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g2_1
 (26 8)  (788 200)  (788 200)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 200)  (790 200)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 200)  (793 200)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 200)  (795 200)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (40 8)  (802 200)  (802 200)  LC_4 Logic Functioning bit
 (50 8)  (812 200)  (812 200)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (776 201)  (776 201)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g2_0
 (15 9)  (777 201)  (777 201)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g2_0
 (16 9)  (778 201)  (778 201)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (780 201)  (780 201)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g2_1
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 201)  (793 201)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 201)  (802 201)  LC_4 Logic Functioning bit
 (15 10)  (777 202)  (777 202)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g2_5
 (16 10)  (778 202)  (778 202)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g2_5
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (783 202)  (783 202)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 202)  (785 202)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (24 10)  (786 202)  (786 202)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (18 11)  (780 203)  (780 203)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g2_5
 (21 11)  (783 203)  (783 203)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (14 13)  (776 205)  (776 205)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g3_0
 (15 13)  (777 205)  (777 205)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g3_0
 (16 13)  (778 205)  (778 205)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (15 15)  (777 207)  (777 207)  routing T_15_12.sp4_v_t_33 <X> T_15_12.lc_trk_g3_4
 (16 15)  (778 207)  (778 207)  routing T_15_12.sp4_v_t_33 <X> T_15_12.lc_trk_g3_4
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_16_12

 (22 0)  (838 192)  (838 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 192)  (840 192)  routing T_16_12.top_op_3 <X> T_16_12.lc_trk_g0_3
 (21 1)  (837 193)  (837 193)  routing T_16_12.top_op_3 <X> T_16_12.lc_trk_g0_3
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 193)  (839 193)  routing T_16_12.sp4_v_b_18 <X> T_16_12.lc_trk_g0_2
 (24 1)  (840 193)  (840 193)  routing T_16_12.sp4_v_b_18 <X> T_16_12.lc_trk_g0_2
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (837 194)  (837 194)  routing T_16_12.sp4_h_l_10 <X> T_16_12.lc_trk_g0_7
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 194)  (839 194)  routing T_16_12.sp4_h_l_10 <X> T_16_12.lc_trk_g0_7
 (24 2)  (840 194)  (840 194)  routing T_16_12.sp4_h_l_10 <X> T_16_12.lc_trk_g0_7
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 194)  (851 194)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_1
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (21 3)  (837 195)  (837 195)  routing T_16_12.sp4_h_l_10 <X> T_16_12.lc_trk_g0_7
 (26 3)  (842 195)  (842 195)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 195)  (846 195)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 195)  (847 195)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (849 195)  (849 195)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_1
 (35 3)  (851 195)  (851 195)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_1
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.bot_op_3 <X> T_16_12.lc_trk_g1_3
 (25 4)  (841 196)  (841 196)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g1_2
 (28 4)  (844 196)  (844 196)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (47 4)  (863 196)  (863 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (866 196)  (866 196)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 197)  (840 197)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g1_2
 (26 5)  (842 197)  (842 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 197)  (843 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 197)  (847 197)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (22 6)  (838 198)  (838 198)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (839 198)  (839 198)  routing T_16_12.sp12_h_r_23 <X> T_16_12.lc_trk_g1_7
 (3 7)  (819 199)  (819 199)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_v_t_23
 (21 7)  (837 199)  (837 199)  routing T_16_12.sp12_h_r_23 <X> T_16_12.lc_trk_g1_7
 (21 8)  (837 200)  (837 200)  routing T_16_12.sp4_v_t_22 <X> T_16_12.lc_trk_g2_3
 (22 8)  (838 200)  (838 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 200)  (839 200)  routing T_16_12.sp4_v_t_22 <X> T_16_12.lc_trk_g2_3
 (21 9)  (837 201)  (837 201)  routing T_16_12.sp4_v_t_22 <X> T_16_12.lc_trk_g2_3
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (841 201)  (841 201)  routing T_16_12.sp4_r_v_b_34 <X> T_16_12.lc_trk_g2_2
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 202)  (839 202)  routing T_16_12.sp4_v_b_47 <X> T_16_12.lc_trk_g2_7
 (24 10)  (840 202)  (840 202)  routing T_16_12.sp4_v_b_47 <X> T_16_12.lc_trk_g2_7
 (4 12)  (820 204)  (820 204)  routing T_16_12.sp4_h_l_44 <X> T_16_12.sp4_v_b_9
 (21 12)  (837 204)  (837 204)  routing T_16_12.sp4_h_r_35 <X> T_16_12.lc_trk_g3_3
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 204)  (839 204)  routing T_16_12.sp4_h_r_35 <X> T_16_12.lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.sp4_h_r_35 <X> T_16_12.lc_trk_g3_3
 (28 12)  (844 204)  (844 204)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (43 12)  (859 204)  (859 204)  LC_6 Logic Functioning bit
 (45 12)  (861 204)  (861 204)  LC_6 Logic Functioning bit
 (5 13)  (821 205)  (821 205)  routing T_16_12.sp4_h_l_44 <X> T_16_12.sp4_v_b_9
 (8 13)  (824 205)  (824 205)  routing T_16_12.sp4_h_l_47 <X> T_16_12.sp4_v_b_10
 (9 13)  (825 205)  (825 205)  routing T_16_12.sp4_h_l_47 <X> T_16_12.sp4_v_b_10
 (26 13)  (842 205)  (842 205)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 205)  (843 205)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 205)  (845 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 205)  (846 205)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 205)  (847 205)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 205)  (848 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (849 205)  (849 205)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.input_2_6
 (35 13)  (851 205)  (851 205)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.input_2_6
 (37 13)  (853 205)  (853 205)  LC_6 Logic Functioning bit
 (39 13)  (855 205)  (855 205)  LC_6 Logic Functioning bit
 (46 13)  (862 205)  (862 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 15)  (821 207)  (821 207)  routing T_16_12.sp4_h_l_44 <X> T_16_12.sp4_v_t_44


LogicTile_17_12

 (4 0)  (878 192)  (878 192)  routing T_17_12.sp4_h_l_37 <X> T_17_12.sp4_v_b_0
 (10 0)  (884 192)  (884 192)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_h_r_1
 (14 0)  (888 192)  (888 192)  routing T_17_12.sp4_v_b_8 <X> T_17_12.lc_trk_g0_0
 (25 0)  (899 192)  (899 192)  routing T_17_12.sp4_h_r_10 <X> T_17_12.lc_trk_g0_2
 (3 1)  (877 193)  (877 193)  routing T_17_12.sp12_h_l_23 <X> T_17_12.sp12_v_b_0
 (5 1)  (879 193)  (879 193)  routing T_17_12.sp4_h_l_37 <X> T_17_12.sp4_v_b_0
 (14 1)  (888 193)  (888 193)  routing T_17_12.sp4_v_b_8 <X> T_17_12.lc_trk_g0_0
 (16 1)  (890 193)  (890 193)  routing T_17_12.sp4_v_b_8 <X> T_17_12.lc_trk_g0_0
 (17 1)  (891 193)  (891 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (897 193)  (897 193)  routing T_17_12.sp4_h_r_10 <X> T_17_12.lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.sp4_h_r_10 <X> T_17_12.lc_trk_g0_2
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (895 194)  (895 194)  routing T_17_12.sp4_v_b_7 <X> T_17_12.lc_trk_g0_7
 (22 2)  (896 194)  (896 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (897 194)  (897 194)  routing T_17_12.sp4_v_b_7 <X> T_17_12.lc_trk_g0_7
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (13 6)  (887 198)  (887 198)  routing T_17_12.sp4_h_r_5 <X> T_17_12.sp4_v_t_40
 (12 7)  (886 199)  (886 199)  routing T_17_12.sp4_h_r_5 <X> T_17_12.sp4_v_t_40
 (16 8)  (890 200)  (890 200)  routing T_17_12.sp4_v_b_33 <X> T_17_12.lc_trk_g2_1
 (17 8)  (891 200)  (891 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 200)  (892 200)  routing T_17_12.sp4_v_b_33 <X> T_17_12.lc_trk_g2_1
 (21 8)  (895 200)  (895 200)  routing T_17_12.rgt_op_3 <X> T_17_12.lc_trk_g2_3
 (22 8)  (896 200)  (896 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 200)  (898 200)  routing T_17_12.rgt_op_3 <X> T_17_12.lc_trk_g2_3
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 200)  (907 200)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 200)  (908 200)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (47 8)  (921 200)  (921 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (889 201)  (889 201)  routing T_17_12.sp4_v_t_29 <X> T_17_12.lc_trk_g2_0
 (16 9)  (890 201)  (890 201)  routing T_17_12.sp4_v_t_29 <X> T_17_12.lc_trk_g2_0
 (17 9)  (891 201)  (891 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (892 201)  (892 201)  routing T_17_12.sp4_v_b_33 <X> T_17_12.lc_trk_g2_1
 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 201)  (904 201)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 201)  (906 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (907 201)  (907 201)  routing T_17_12.lc_trk_g2_0 <X> T_17_12.input_2_4
 (36 9)  (910 201)  (910 201)  LC_4 Logic Functioning bit
 (38 9)  (912 201)  (912 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (8 12)  (882 204)  (882 204)  routing T_17_12.sp4_v_b_4 <X> T_17_12.sp4_h_r_10
 (9 12)  (883 204)  (883 204)  routing T_17_12.sp4_v_b_4 <X> T_17_12.sp4_h_r_10
 (10 12)  (884 204)  (884 204)  routing T_17_12.sp4_v_b_4 <X> T_17_12.sp4_h_r_10
 (14 12)  (888 204)  (888 204)  routing T_17_12.sp4_h_r_40 <X> T_17_12.lc_trk_g3_0
 (21 12)  (895 204)  (895 204)  routing T_17_12.bnl_op_3 <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (900 204)  (900 204)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 204)  (902 204)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 204)  (907 204)  routing T_17_12.lc_trk_g2_1 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (37 12)  (911 204)  (911 204)  LC_6 Logic Functioning bit
 (43 12)  (917 204)  (917 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (52 12)  (926 204)  (926 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (888 205)  (888 205)  routing T_17_12.sp4_h_r_40 <X> T_17_12.lc_trk_g3_0
 (15 13)  (889 205)  (889 205)  routing T_17_12.sp4_h_r_40 <X> T_17_12.lc_trk_g3_0
 (16 13)  (890 205)  (890 205)  routing T_17_12.sp4_h_r_40 <X> T_17_12.lc_trk_g3_0
 (17 13)  (891 205)  (891 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (895 205)  (895 205)  routing T_17_12.bnl_op_3 <X> T_17_12.lc_trk_g3_3
 (26 13)  (900 205)  (900 205)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 205)  (901 205)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 205)  (902 205)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 205)  (906 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (907 205)  (907 205)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.input_2_6
 (34 13)  (908 205)  (908 205)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.input_2_6
 (35 13)  (909 205)  (909 205)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.input_2_6
 (36 13)  (910 205)  (910 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 206)  (895 206)  routing T_17_12.bnl_op_7 <X> T_17_12.lc_trk_g3_7
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (895 207)  (895 207)  routing T_17_12.bnl_op_7 <X> T_17_12.lc_trk_g3_7


LogicTile_18_12

 (2 0)  (930 192)  (930 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (26 0)  (954 192)  (954 192)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 192)  (955 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 192)  (958 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 192)  (961 192)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 192)  (962 192)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (37 0)  (965 192)  (965 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (41 0)  (969 192)  (969 192)  LC_0 Logic Functioning bit
 (43 0)  (971 192)  (971 192)  LC_0 Logic Functioning bit
 (45 0)  (973 192)  (973 192)  LC_0 Logic Functioning bit
 (26 1)  (954 193)  (954 193)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 193)  (956 193)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 193)  (964 193)  LC_0 Logic Functioning bit
 (38 1)  (966 193)  (966 193)  LC_0 Logic Functioning bit
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (942 194)  (942 194)  routing T_18_12.sp4_h_l_1 <X> T_18_12.lc_trk_g0_4
 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (15 3)  (943 195)  (943 195)  routing T_18_12.sp4_h_l_1 <X> T_18_12.lc_trk_g0_4
 (16 3)  (944 195)  (944 195)  routing T_18_12.sp4_h_l_1 <X> T_18_12.lc_trk_g0_4
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 197)  (928 197)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (12 6)  (940 198)  (940 198)  routing T_18_12.sp4_h_r_2 <X> T_18_12.sp4_h_l_40
 (26 6)  (954 198)  (954 198)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 198)  (959 198)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 198)  (961 198)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (41 6)  (969 198)  (969 198)  LC_3 Logic Functioning bit
 (43 6)  (971 198)  (971 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (13 7)  (941 199)  (941 199)  routing T_18_12.sp4_h_r_2 <X> T_18_12.sp4_h_l_40
 (27 7)  (955 199)  (955 199)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 199)  (956 199)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 199)  (958 199)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 199)  (959 199)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 199)  (964 199)  LC_3 Logic Functioning bit
 (38 7)  (966 199)  (966 199)  LC_3 Logic Functioning bit
 (40 7)  (968 199)  (968 199)  LC_3 Logic Functioning bit
 (42 7)  (970 199)  (970 199)  LC_3 Logic Functioning bit
 (21 10)  (949 202)  (949 202)  routing T_18_12.sp12_v_b_7 <X> T_18_12.lc_trk_g2_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (952 202)  (952 202)  routing T_18_12.sp12_v_b_7 <X> T_18_12.lc_trk_g2_7
 (21 11)  (949 203)  (949 203)  routing T_18_12.sp12_v_b_7 <X> T_18_12.lc_trk_g2_7
 (22 11)  (950 203)  (950 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 204)  (951 204)  routing T_18_12.sp12_v_b_19 <X> T_18_12.lc_trk_g3_3
 (8 13)  (936 205)  (936 205)  routing T_18_12.sp4_h_r_10 <X> T_18_12.sp4_v_b_10
 (14 13)  (942 205)  (942 205)  routing T_18_12.sp12_v_b_16 <X> T_18_12.lc_trk_g3_0
 (16 13)  (944 205)  (944 205)  routing T_18_12.sp12_v_b_16 <X> T_18_12.lc_trk_g3_0
 (17 13)  (945 205)  (945 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (949 205)  (949 205)  routing T_18_12.sp12_v_b_19 <X> T_18_12.lc_trk_g3_3
 (0 14)  (928 206)  (928 206)  routing T_18_12.glb_netwk_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 206)  (940 206)  routing T_18_12.sp4_v_t_40 <X> T_18_12.sp4_h_l_46
 (26 14)  (954 206)  (954 206)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 206)  (958 206)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 206)  (959 206)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 206)  (961 206)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 206)  (964 206)  LC_7 Logic Functioning bit
 (38 14)  (966 206)  (966 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (43 14)  (971 206)  (971 206)  LC_7 Logic Functioning bit
 (45 14)  (973 206)  (973 206)  LC_7 Logic Functioning bit
 (11 15)  (939 207)  (939 207)  routing T_18_12.sp4_v_t_40 <X> T_18_12.sp4_h_l_46
 (13 15)  (941 207)  (941 207)  routing T_18_12.sp4_v_t_40 <X> T_18_12.sp4_h_l_46
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (954 207)  (954 207)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 207)  (956 207)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 207)  (957 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 207)  (959 207)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 207)  (964 207)  LC_7 Logic Functioning bit
 (38 15)  (966 207)  (966 207)  LC_7 Logic Functioning bit
 (40 15)  (968 207)  (968 207)  LC_7 Logic Functioning bit
 (42 15)  (970 207)  (970 207)  LC_7 Logic Functioning bit


LogicTile_19_12

 (0 0)  (982 192)  (982 192)  Negative Clock bit

 (26 0)  (1008 192)  (1008 192)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 192)  (1009 192)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 192)  (1012 192)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 192)  (1015 192)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 192)  (1018 192)  LC_0 Logic Functioning bit
 (37 0)  (1019 192)  (1019 192)  LC_0 Logic Functioning bit
 (38 0)  (1020 192)  (1020 192)  LC_0 Logic Functioning bit
 (39 0)  (1021 192)  (1021 192)  LC_0 Logic Functioning bit
 (41 0)  (1023 192)  (1023 192)  LC_0 Logic Functioning bit
 (43 0)  (1025 192)  (1025 192)  LC_0 Logic Functioning bit
 (45 0)  (1027 192)  (1027 192)  LC_0 Logic Functioning bit
 (26 1)  (1008 193)  (1008 193)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 193)  (1013 193)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 193)  (1018 193)  LC_0 Logic Functioning bit
 (38 1)  (1020 193)  (1020 193)  LC_0 Logic Functioning bit
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_1 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 195)  (1004 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 195)  (1005 195)  routing T_19_12.sp4_v_b_22 <X> T_19_12.lc_trk_g0_6
 (24 3)  (1006 195)  (1006 195)  routing T_19_12.sp4_v_b_22 <X> T_19_12.lc_trk_g0_6
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (10 4)  (992 196)  (992 196)  routing T_19_12.sp4_v_t_46 <X> T_19_12.sp4_h_r_4
 (0 5)  (982 197)  (982 197)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (14 7)  (996 199)  (996 199)  routing T_19_12.sp4_h_r_4 <X> T_19_12.lc_trk_g1_4
 (15 7)  (997 199)  (997 199)  routing T_19_12.sp4_h_r_4 <X> T_19_12.lc_trk_g1_4
 (16 7)  (998 199)  (998 199)  routing T_19_12.sp4_h_r_4 <X> T_19_12.lc_trk_g1_4
 (17 7)  (999 199)  (999 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 8)  (1004 200)  (1004 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1005 200)  (1005 200)  routing T_19_12.sp4_v_t_30 <X> T_19_12.lc_trk_g2_3
 (24 8)  (1006 200)  (1006 200)  routing T_19_12.sp4_v_t_30 <X> T_19_12.lc_trk_g2_3
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (990 206)  (990 206)  routing T_19_12.sp4_v_t_47 <X> T_19_12.sp4_h_l_47
 (9 14)  (991 206)  (991 206)  routing T_19_12.sp4_v_t_47 <X> T_19_12.sp4_h_l_47


LogicTile_20_12

 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_7 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_7 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (1063 194)  (1063 194)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 194)  (1069 194)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 194)  (1070 194)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 194)  (1072 194)  LC_1 Logic Functioning bit
 (38 2)  (1074 194)  (1074 194)  LC_1 Logic Functioning bit
 (45 2)  (1081 194)  (1081 194)  LC_1 Logic Functioning bit
 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_7 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (27 3)  (1063 195)  (1063 195)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 195)  (1064 195)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 195)  (1065 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 195)  (1066 195)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 195)  (1067 195)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 195)  (1072 195)  LC_1 Logic Functioning bit
 (37 3)  (1073 195)  (1073 195)  LC_1 Logic Functioning bit
 (38 3)  (1074 195)  (1074 195)  LC_1 Logic Functioning bit
 (39 3)  (1075 195)  (1075 195)  LC_1 Logic Functioning bit
 (41 3)  (1077 195)  (1077 195)  LC_1 Logic Functioning bit
 (43 3)  (1079 195)  (1079 195)  LC_1 Logic Functioning bit
 (47 3)  (1083 195)  (1083 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (1037 196)  (1037 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1058 196)  (1058 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (1036 197)  (1036 197)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (21 5)  (1057 197)  (1057 197)  routing T_20_12.sp4_r_v_b_27 <X> T_20_12.lc_trk_g1_3
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (17 13)  (1053 205)  (1053 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1057 205)  (1057 205)  routing T_20_12.sp4_r_v_b_43 <X> T_20_12.lc_trk_g3_3
 (0 14)  (1036 206)  (1036 206)  routing T_20_12.glb_netwk_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_12

 (3 1)  (1147 193)  (1147 193)  routing T_22_12.sp12_h_l_23 <X> T_22_12.sp12_v_b_0
 (12 2)  (1156 194)  (1156 194)  routing T_22_12.sp4_v_t_39 <X> T_22_12.sp4_h_l_39
 (11 3)  (1155 195)  (1155 195)  routing T_22_12.sp4_v_t_39 <X> T_22_12.sp4_h_l_39


LogicTile_24_12

 (3 7)  (1255 199)  (1255 199)  routing T_24_12.sp12_h_l_23 <X> T_24_12.sp12_v_t_23


LogicTile_29_12

 (3 1)  (1513 193)  (1513 193)  routing T_29_12.sp12_h_l_23 <X> T_29_12.sp12_v_b_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 185)  (1 185)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


RAM_Tile_8_11

 (2 12)  (398 188)  (398 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_10_11

 (10 8)  (502 184)  (502 184)  routing T_10_11.sp4_v_t_39 <X> T_10_11.sp4_h_r_7


LogicTile_11_11

 (9 0)  (555 176)  (555 176)  routing T_11_11.sp4_v_t_36 <X> T_11_11.sp4_h_r_1
 (14 0)  (560 176)  (560 176)  routing T_11_11.sp4_h_r_8 <X> T_11_11.lc_trk_g0_0
 (21 0)  (567 176)  (567 176)  routing T_11_11.sp4_h_r_11 <X> T_11_11.lc_trk_g0_3
 (22 0)  (568 176)  (568 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (569 176)  (569 176)  routing T_11_11.sp4_h_r_11 <X> T_11_11.lc_trk_g0_3
 (24 0)  (570 176)  (570 176)  routing T_11_11.sp4_h_r_11 <X> T_11_11.lc_trk_g0_3
 (15 1)  (561 177)  (561 177)  routing T_11_11.sp4_h_r_8 <X> T_11_11.lc_trk_g0_0
 (16 1)  (562 177)  (562 177)  routing T_11_11.sp4_h_r_8 <X> T_11_11.lc_trk_g0_0
 (17 1)  (563 177)  (563 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (568 177)  (568 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 177)  (570 177)  routing T_11_11.top_op_2 <X> T_11_11.lc_trk_g0_2
 (25 1)  (571 177)  (571 177)  routing T_11_11.top_op_2 <X> T_11_11.lc_trk_g0_2
 (21 2)  (567 178)  (567 178)  routing T_11_11.sp4_h_l_2 <X> T_11_11.lc_trk_g0_7
 (22 2)  (568 178)  (568 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (569 178)  (569 178)  routing T_11_11.sp4_h_l_2 <X> T_11_11.lc_trk_g0_7
 (24 2)  (570 178)  (570 178)  routing T_11_11.sp4_h_l_2 <X> T_11_11.lc_trk_g0_7
 (22 6)  (568 182)  (568 182)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (569 182)  (569 182)  routing T_11_11.sp12_h_r_23 <X> T_11_11.lc_trk_g1_7
 (27 6)  (573 182)  (573 182)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 182)  (575 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 182)  (576 182)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 182)  (582 182)  LC_3 Logic Functioning bit
 (38 6)  (584 182)  (584 182)  LC_3 Logic Functioning bit
 (41 6)  (587 182)  (587 182)  LC_3 Logic Functioning bit
 (43 6)  (589 182)  (589 182)  LC_3 Logic Functioning bit
 (47 6)  (593 182)  (593 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (10 7)  (556 183)  (556 183)  routing T_11_11.sp4_h_l_46 <X> T_11_11.sp4_v_t_41
 (21 7)  (567 183)  (567 183)  routing T_11_11.sp12_h_r_23 <X> T_11_11.lc_trk_g1_7
 (27 7)  (573 183)  (573 183)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 183)  (574 183)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 183)  (575 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 183)  (576 183)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 183)  (577 183)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 183)  (582 183)  LC_3 Logic Functioning bit
 (38 7)  (584 183)  (584 183)  LC_3 Logic Functioning bit
 (40 7)  (586 183)  (586 183)  LC_3 Logic Functioning bit
 (42 7)  (588 183)  (588 183)  LC_3 Logic Functioning bit
 (13 10)  (559 186)  (559 186)  routing T_11_11.sp4_h_r_8 <X> T_11_11.sp4_v_t_45
 (12 11)  (558 187)  (558 187)  routing T_11_11.sp4_h_r_8 <X> T_11_11.sp4_v_t_45
 (22 11)  (568 187)  (568 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 187)  (569 187)  routing T_11_11.sp4_v_b_46 <X> T_11_11.lc_trk_g2_6
 (24 11)  (570 187)  (570 187)  routing T_11_11.sp4_v_b_46 <X> T_11_11.lc_trk_g2_6
 (29 12)  (575 188)  (575 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 188)  (577 188)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (15 13)  (561 189)  (561 189)  routing T_11_11.sp4_v_t_29 <X> T_11_11.lc_trk_g3_0
 (16 13)  (562 189)  (562 189)  routing T_11_11.sp4_v_t_29 <X> T_11_11.lc_trk_g3_0
 (17 13)  (563 189)  (563 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (568 189)  (568 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 189)  (569 189)  routing T_11_11.sp4_v_b_42 <X> T_11_11.lc_trk_g3_2
 (24 13)  (570 189)  (570 189)  routing T_11_11.sp4_v_b_42 <X> T_11_11.lc_trk_g3_2
 (29 13)  (575 189)  (575 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 189)  (576 189)  routing T_11_11.lc_trk_g0_3 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 189)  (577 189)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (40 13)  (586 189)  (586 189)  LC_6 Logic Functioning bit
 (42 13)  (588 189)  (588 189)  LC_6 Logic Functioning bit
 (28 14)  (574 190)  (574 190)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 190)  (575 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 190)  (576 190)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 190)  (578 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 190)  (582 190)  LC_7 Logic Functioning bit
 (38 14)  (584 190)  (584 190)  LC_7 Logic Functioning bit
 (41 14)  (587 190)  (587 190)  LC_7 Logic Functioning bit
 (43 14)  (589 190)  (589 190)  LC_7 Logic Functioning bit
 (47 14)  (593 190)  (593 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (572 191)  (572 191)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 191)  (573 191)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 191)  (574 191)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 191)  (575 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 191)  (576 191)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 191)  (577 191)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 191)  (583 191)  LC_7 Logic Functioning bit
 (39 15)  (585 191)  (585 191)  LC_7 Logic Functioning bit
 (41 15)  (587 191)  (587 191)  LC_7 Logic Functioning bit
 (43 15)  (589 191)  (589 191)  LC_7 Logic Functioning bit


LogicTile_12_11

 (15 6)  (615 182)  (615 182)  routing T_12_11.sp4_h_r_5 <X> T_12_11.lc_trk_g1_5
 (16 6)  (616 182)  (616 182)  routing T_12_11.sp4_h_r_5 <X> T_12_11.lc_trk_g1_5
 (17 6)  (617 182)  (617 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (627 182)  (627 182)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 182)  (630 182)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 182)  (631 182)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 182)  (633 182)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 182)  (634 182)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 182)  (640 182)  LC_3 Logic Functioning bit
 (42 6)  (642 182)  (642 182)  LC_3 Logic Functioning bit
 (52 6)  (652 182)  (652 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (618 183)  (618 183)  routing T_12_11.sp4_h_r_5 <X> T_12_11.lc_trk_g1_5
 (40 7)  (640 183)  (640 183)  LC_3 Logic Functioning bit
 (42 7)  (642 183)  (642 183)  LC_3 Logic Functioning bit
 (26 8)  (626 184)  (626 184)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 184)  (628 184)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (41 8)  (641 184)  (641 184)  LC_4 Logic Functioning bit
 (43 8)  (643 184)  (643 184)  LC_4 Logic Functioning bit
 (46 8)  (646 184)  (646 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (626 185)  (626 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 185)  (627 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 185)  (628 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 185)  (630 185)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 185)  (631 185)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (38 9)  (638 185)  (638 185)  LC_4 Logic Functioning bit
 (40 9)  (640 185)  (640 185)  LC_4 Logic Functioning bit
 (42 9)  (642 185)  (642 185)  LC_4 Logic Functioning bit
 (22 10)  (622 186)  (622 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (623 186)  (623 186)  routing T_12_11.sp12_v_t_12 <X> T_12_11.lc_trk_g2_7
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 189)  (624 189)  routing T_12_11.tnl_op_2 <X> T_12_11.lc_trk_g3_2
 (25 13)  (625 189)  (625 189)  routing T_12_11.tnl_op_2 <X> T_12_11.lc_trk_g3_2
 (17 14)  (617 190)  (617 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (622 190)  (622 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 190)  (623 190)  routing T_12_11.sp4_h_r_31 <X> T_12_11.lc_trk_g3_7
 (24 14)  (624 190)  (624 190)  routing T_12_11.sp4_h_r_31 <X> T_12_11.lc_trk_g3_7
 (18 15)  (618 191)  (618 191)  routing T_12_11.sp4_r_v_b_45 <X> T_12_11.lc_trk_g3_5
 (21 15)  (621 191)  (621 191)  routing T_12_11.sp4_h_r_31 <X> T_12_11.lc_trk_g3_7


LogicTile_13_11

 (26 0)  (680 176)  (680 176)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 176)  (685 176)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 176)  (687 176)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (43 0)  (697 176)  (697 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (46 0)  (700 176)  (700 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (706 176)  (706 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (680 177)  (680 177)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 177)  (682 177)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 177)  (684 177)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 177)  (685 177)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 177)  (687 177)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.input_2_0
 (46 1)  (700 177)  (700 177)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (701 177)  (701 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (1 2)  (655 178)  (655 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (654 180)  (654 180)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 4)  (655 180)  (655 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 181)  (655 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (14 9)  (668 185)  (668 185)  routing T_13_11.tnl_op_0 <X> T_13_11.lc_trk_g2_0
 (15 9)  (669 185)  (669 185)  routing T_13_11.tnl_op_0 <X> T_13_11.lc_trk_g2_0
 (17 9)  (671 185)  (671 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 185)  (677 185)  routing T_13_11.sp4_h_l_15 <X> T_13_11.lc_trk_g2_2
 (24 9)  (678 185)  (678 185)  routing T_13_11.sp4_h_l_15 <X> T_13_11.lc_trk_g2_2
 (25 9)  (679 185)  (679 185)  routing T_13_11.sp4_h_l_15 <X> T_13_11.lc_trk_g2_2
 (22 10)  (676 186)  (676 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (677 186)  (677 186)  routing T_13_11.sp12_v_b_23 <X> T_13_11.lc_trk_g2_7
 (21 11)  (675 187)  (675 187)  routing T_13_11.sp12_v_b_23 <X> T_13_11.lc_trk_g2_7
 (22 11)  (676 187)  (676 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 187)  (677 187)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g2_6
 (24 11)  (678 187)  (678 187)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g2_6
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (677 189)  (677 189)  routing T_13_11.sp12_v_b_18 <X> T_13_11.lc_trk_g3_2
 (25 13)  (679 189)  (679 189)  routing T_13_11.sp12_v_b_18 <X> T_13_11.lc_trk_g3_2
 (0 14)  (654 190)  (654 190)  routing T_13_11.glb_netwk_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_11

 (14 0)  (722 176)  (722 176)  routing T_14_11.lft_op_0 <X> T_14_11.lc_trk_g0_0
 (28 0)  (736 176)  (736 176)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 176)  (742 176)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 176)  (743 176)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.input_2_0
 (37 0)  (745 176)  (745 176)  LC_0 Logic Functioning bit
 (38 0)  (746 176)  (746 176)  LC_0 Logic Functioning bit
 (39 0)  (747 176)  (747 176)  LC_0 Logic Functioning bit
 (40 0)  (748 176)  (748 176)  LC_0 Logic Functioning bit
 (41 0)  (749 176)  (749 176)  LC_0 Logic Functioning bit
 (42 0)  (750 176)  (750 176)  LC_0 Logic Functioning bit
 (15 1)  (723 177)  (723 177)  routing T_14_11.lft_op_0 <X> T_14_11.lc_trk_g0_0
 (17 1)  (725 177)  (725 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (734 177)  (734 177)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 177)  (736 177)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 177)  (740 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 177)  (741 177)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.input_2_0
 (38 1)  (746 177)  (746 177)  LC_0 Logic Functioning bit
 (39 1)  (747 177)  (747 177)  LC_0 Logic Functioning bit
 (40 1)  (748 177)  (748 177)  LC_0 Logic Functioning bit
 (41 1)  (749 177)  (749 177)  LC_0 Logic Functioning bit
 (43 1)  (751 177)  (751 177)  LC_0 Logic Functioning bit
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (1 2)  (709 178)  (709 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (720 178)  (720 178)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_l_39
 (16 2)  (724 178)  (724 178)  routing T_14_11.sp12_h_r_13 <X> T_14_11.lc_trk_g0_5
 (17 2)  (725 178)  (725 178)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (730 178)  (730 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (734 178)  (734 178)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 178)  (736 178)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 178)  (738 178)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 178)  (739 178)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 178)  (741 178)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 178)  (742 178)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 178)  (748 178)  LC_1 Logic Functioning bit
 (42 2)  (750 178)  (750 178)  LC_1 Logic Functioning bit
 (11 3)  (719 179)  (719 179)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_l_39
 (13 3)  (721 179)  (721 179)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_l_39
 (21 3)  (729 179)  (729 179)  routing T_14_11.sp4_r_v_b_31 <X> T_14_11.lc_trk_g0_7
 (26 3)  (734 179)  (734 179)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 179)  (736 179)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 179)  (738 179)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (5 4)  (713 180)  (713 180)  routing T_14_11.sp4_h_l_37 <X> T_14_11.sp4_h_r_3
 (14 4)  (722 180)  (722 180)  routing T_14_11.wire_logic_cluster/lc_0/out <X> T_14_11.lc_trk_g1_0
 (21 4)  (729 180)  (729 180)  routing T_14_11.sp12_h_r_3 <X> T_14_11.lc_trk_g1_3
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.sp12_h_r_3 <X> T_14_11.lc_trk_g1_3
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 180)  (738 180)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 180)  (742 180)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 180)  (746 180)  LC_2 Logic Functioning bit
 (41 4)  (749 180)  (749 180)  LC_2 Logic Functioning bit
 (43 4)  (751 180)  (751 180)  LC_2 Logic Functioning bit
 (45 4)  (753 180)  (753 180)  LC_2 Logic Functioning bit
 (50 4)  (758 180)  (758 180)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (712 181)  (712 181)  routing T_14_11.sp4_h_l_37 <X> T_14_11.sp4_h_r_3
 (17 5)  (725 181)  (725 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (729 181)  (729 181)  routing T_14_11.sp12_h_r_3 <X> T_14_11.lc_trk_g1_3
 (26 5)  (734 181)  (734 181)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 181)  (735 181)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 181)  (736 181)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (38 5)  (746 181)  (746 181)  LC_2 Logic Functioning bit
 (41 5)  (749 181)  (749 181)  LC_2 Logic Functioning bit
 (48 5)  (756 181)  (756 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (759 181)  (759 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (712 182)  (712 182)  routing T_14_11.sp4_h_r_9 <X> T_14_11.sp4_v_t_38
 (6 6)  (714 182)  (714 182)  routing T_14_11.sp4_h_r_9 <X> T_14_11.sp4_v_t_38
 (5 7)  (713 183)  (713 183)  routing T_14_11.sp4_h_r_9 <X> T_14_11.sp4_v_t_38
 (15 8)  (723 184)  (723 184)  routing T_14_11.rgt_op_1 <X> T_14_11.lc_trk_g2_1
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 184)  (726 184)  routing T_14_11.rgt_op_1 <X> T_14_11.lc_trk_g2_1
 (25 8)  (733 184)  (733 184)  routing T_14_11.rgt_op_2 <X> T_14_11.lc_trk_g2_2
 (22 9)  (730 185)  (730 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 185)  (732 185)  routing T_14_11.rgt_op_2 <X> T_14_11.lc_trk_g2_2
 (14 10)  (722 186)  (722 186)  routing T_14_11.rgt_op_4 <X> T_14_11.lc_trk_g2_4
 (16 10)  (724 186)  (724 186)  routing T_14_11.sp4_v_b_37 <X> T_14_11.lc_trk_g2_5
 (17 10)  (725 186)  (725 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 186)  (726 186)  routing T_14_11.sp4_v_b_37 <X> T_14_11.lc_trk_g2_5
 (21 10)  (729 186)  (729 186)  routing T_14_11.rgt_op_7 <X> T_14_11.lc_trk_g2_7
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 186)  (732 186)  routing T_14_11.rgt_op_7 <X> T_14_11.lc_trk_g2_7
 (25 10)  (733 186)  (733 186)  routing T_14_11.rgt_op_6 <X> T_14_11.lc_trk_g2_6
 (26 10)  (734 186)  (734 186)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (51 10)  (759 186)  (759 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (723 187)  (723 187)  routing T_14_11.rgt_op_4 <X> T_14_11.lc_trk_g2_4
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (726 187)  (726 187)  routing T_14_11.sp4_v_b_37 <X> T_14_11.lc_trk_g2_5
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 187)  (732 187)  routing T_14_11.rgt_op_6 <X> T_14_11.lc_trk_g2_6
 (28 11)  (736 187)  (736 187)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 187)  (737 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 187)  (745 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit
 (40 11)  (748 187)  (748 187)  LC_5 Logic Functioning bit
 (42 11)  (750 187)  (750 187)  LC_5 Logic Functioning bit
 (14 12)  (722 188)  (722 188)  routing T_14_11.rgt_op_0 <X> T_14_11.lc_trk_g3_0
 (21 12)  (729 188)  (729 188)  routing T_14_11.rgt_op_3 <X> T_14_11.lc_trk_g3_3
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 188)  (732 188)  routing T_14_11.rgt_op_3 <X> T_14_11.lc_trk_g3_3
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 188)  (738 188)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 188)  (741 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 188)  (742 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 188)  (744 188)  LC_6 Logic Functioning bit
 (38 12)  (746 188)  (746 188)  LC_6 Logic Functioning bit
 (41 12)  (749 188)  (749 188)  LC_6 Logic Functioning bit
 (42 12)  (750 188)  (750 188)  LC_6 Logic Functioning bit
 (43 12)  (751 188)  (751 188)  LC_6 Logic Functioning bit
 (47 12)  (755 188)  (755 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (723 189)  (723 189)  routing T_14_11.rgt_op_0 <X> T_14_11.lc_trk_g3_0
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 189)  (740 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (742 189)  (742 189)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.input_2_6
 (35 13)  (743 189)  (743 189)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.input_2_6
 (36 13)  (744 189)  (744 189)  LC_6 Logic Functioning bit
 (38 13)  (746 189)  (746 189)  LC_6 Logic Functioning bit
 (43 13)  (751 189)  (751 189)  LC_6 Logic Functioning bit
 (14 14)  (722 190)  (722 190)  routing T_14_11.sp4_h_r_36 <X> T_14_11.lc_trk_g3_4
 (15 14)  (723 190)  (723 190)  routing T_14_11.rgt_op_5 <X> T_14_11.lc_trk_g3_5
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 190)  (726 190)  routing T_14_11.rgt_op_5 <X> T_14_11.lc_trk_g3_5
 (15 15)  (723 191)  (723 191)  routing T_14_11.sp4_h_r_36 <X> T_14_11.lc_trk_g3_4
 (16 15)  (724 191)  (724 191)  routing T_14_11.sp4_h_r_36 <X> T_14_11.lc_trk_g3_4
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_15_11

 (8 0)  (770 176)  (770 176)  routing T_15_11.sp4_h_l_36 <X> T_15_11.sp4_h_r_1
 (27 0)  (789 176)  (789 176)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 176)  (790 176)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (37 0)  (799 176)  (799 176)  LC_0 Logic Functioning bit
 (38 0)  (800 176)  (800 176)  LC_0 Logic Functioning bit
 (39 0)  (801 176)  (801 176)  LC_0 Logic Functioning bit
 (44 0)  (806 176)  (806 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (40 1)  (802 177)  (802 177)  LC_0 Logic Functioning bit
 (41 1)  (803 177)  (803 177)  LC_0 Logic Functioning bit
 (42 1)  (804 177)  (804 177)  LC_0 Logic Functioning bit
 (43 1)  (805 177)  (805 177)  LC_0 Logic Functioning bit
 (45 1)  (807 177)  (807 177)  LC_0 Logic Functioning bit
 (50 1)  (812 177)  (812 177)  Carry_In_Mux bit 

 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (12 2)  (774 178)  (774 178)  routing T_15_11.sp4_v_t_39 <X> T_15_11.sp4_h_l_39
 (27 2)  (789 178)  (789 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 178)  (798 178)  LC_1 Logic Functioning bit
 (37 2)  (799 178)  (799 178)  LC_1 Logic Functioning bit
 (38 2)  (800 178)  (800 178)  LC_1 Logic Functioning bit
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (44 2)  (806 178)  (806 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_1 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (11 3)  (773 179)  (773 179)  routing T_15_11.sp4_v_t_39 <X> T_15_11.sp4_h_l_39
 (40 3)  (802 179)  (802 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (42 3)  (804 179)  (804 179)  LC_1 Logic Functioning bit
 (43 3)  (805 179)  (805 179)  LC_1 Logic Functioning bit
 (45 3)  (807 179)  (807 179)  LC_1 Logic Functioning bit
 (8 4)  (770 180)  (770 180)  routing T_15_11.sp4_h_l_45 <X> T_15_11.sp4_h_r_4
 (10 4)  (772 180)  (772 180)  routing T_15_11.sp4_h_l_45 <X> T_15_11.sp4_h_r_4
 (21 4)  (783 180)  (783 180)  routing T_15_11.wire_logic_cluster/lc_3/out <X> T_15_11.lc_trk_g1_3
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 180)  (787 180)  routing T_15_11.wire_logic_cluster/lc_2/out <X> T_15_11.lc_trk_g1_2
 (27 4)  (789 180)  (789 180)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (37 4)  (799 180)  (799 180)  LC_2 Logic Functioning bit
 (38 4)  (800 180)  (800 180)  LC_2 Logic Functioning bit
 (39 4)  (801 180)  (801 180)  LC_2 Logic Functioning bit
 (44 4)  (806 180)  (806 180)  LC_2 Logic Functioning bit
 (45 4)  (807 180)  (807 180)  LC_2 Logic Functioning bit
 (22 5)  (784 181)  (784 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 181)  (802 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (43 5)  (805 181)  (805 181)  LC_2 Logic Functioning bit
 (45 5)  (807 181)  (807 181)  LC_2 Logic Functioning bit
 (17 6)  (779 182)  (779 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 182)  (780 182)  routing T_15_11.wire_logic_cluster/lc_5/out <X> T_15_11.lc_trk_g1_5
 (21 6)  (783 182)  (783 182)  routing T_15_11.wire_logic_cluster/lc_7/out <X> T_15_11.lc_trk_g1_7
 (22 6)  (784 182)  (784 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 182)  (787 182)  routing T_15_11.wire_logic_cluster/lc_6/out <X> T_15_11.lc_trk_g1_6
 (27 6)  (789 182)  (789 182)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (37 6)  (799 182)  (799 182)  LC_3 Logic Functioning bit
 (38 6)  (800 182)  (800 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (44 6)  (806 182)  (806 182)  LC_3 Logic Functioning bit
 (45 6)  (807 182)  (807 182)  LC_3 Logic Functioning bit
 (22 7)  (784 183)  (784 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 183)  (792 183)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 183)  (802 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (43 7)  (805 183)  (805 183)  LC_3 Logic Functioning bit
 (45 7)  (807 183)  (807 183)  LC_3 Logic Functioning bit
 (2 8)  (764 184)  (764 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (789 184)  (789 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 184)  (790 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 184)  (792 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (37 8)  (799 184)  (799 184)  LC_4 Logic Functioning bit
 (38 8)  (800 184)  (800 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (44 8)  (806 184)  (806 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (40 9)  (802 185)  (802 185)  LC_4 Logic Functioning bit
 (41 9)  (803 185)  (803 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (43 9)  (805 185)  (805 185)  LC_4 Logic Functioning bit
 (45 9)  (807 185)  (807 185)  LC_4 Logic Functioning bit
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 186)  (792 186)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (37 10)  (799 186)  (799 186)  LC_5 Logic Functioning bit
 (38 10)  (800 186)  (800 186)  LC_5 Logic Functioning bit
 (39 10)  (801 186)  (801 186)  LC_5 Logic Functioning bit
 (44 10)  (806 186)  (806 186)  LC_5 Logic Functioning bit
 (45 10)  (807 186)  (807 186)  LC_5 Logic Functioning bit
 (40 11)  (802 187)  (802 187)  LC_5 Logic Functioning bit
 (41 11)  (803 187)  (803 187)  LC_5 Logic Functioning bit
 (42 11)  (804 187)  (804 187)  LC_5 Logic Functioning bit
 (43 11)  (805 187)  (805 187)  LC_5 Logic Functioning bit
 (45 11)  (807 187)  (807 187)  LC_5 Logic Functioning bit
 (14 12)  (776 188)  (776 188)  routing T_15_11.wire_logic_cluster/lc_0/out <X> T_15_11.lc_trk_g3_0
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g3_1
 (27 12)  (789 188)  (789 188)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 188)  (792 188)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (37 12)  (799 188)  (799 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (39 12)  (801 188)  (801 188)  LC_6 Logic Functioning bit
 (44 12)  (806 188)  (806 188)  LC_6 Logic Functioning bit
 (45 12)  (807 188)  (807 188)  LC_6 Logic Functioning bit
 (17 13)  (779 189)  (779 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 189)  (802 189)  LC_6 Logic Functioning bit
 (41 13)  (803 189)  (803 189)  LC_6 Logic Functioning bit
 (42 13)  (804 189)  (804 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (45 13)  (807 189)  (807 189)  LC_6 Logic Functioning bit
 (0 14)  (762 190)  (762 190)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 190)  (774 190)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_h_l_46
 (14 14)  (776 190)  (776 190)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g3_4
 (15 14)  (777 190)  (777 190)  routing T_15_11.sp4_h_r_45 <X> T_15_11.lc_trk_g3_5
 (16 14)  (778 190)  (778 190)  routing T_15_11.sp4_h_r_45 <X> T_15_11.lc_trk_g3_5
 (17 14)  (779 190)  (779 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 190)  (780 190)  routing T_15_11.sp4_h_r_45 <X> T_15_11.lc_trk_g3_5
 (27 14)  (789 190)  (789 190)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 190)  (792 190)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 190)  (799 190)  LC_7 Logic Functioning bit
 (39 14)  (801 190)  (801 190)  LC_7 Logic Functioning bit
 (41 14)  (803 190)  (803 190)  LC_7 Logic Functioning bit
 (43 14)  (805 190)  (805 190)  LC_7 Logic Functioning bit
 (45 14)  (807 190)  (807 190)  LC_7 Logic Functioning bit
 (0 15)  (762 191)  (762 191)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 191)  (763 191)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (11 15)  (773 191)  (773 191)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_h_l_46
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 191)  (780 191)  routing T_15_11.sp4_h_r_45 <X> T_15_11.lc_trk_g3_5
 (30 15)  (792 191)  (792 191)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 191)  (799 191)  LC_7 Logic Functioning bit
 (39 15)  (801 191)  (801 191)  LC_7 Logic Functioning bit
 (41 15)  (803 191)  (803 191)  LC_7 Logic Functioning bit
 (43 15)  (805 191)  (805 191)  LC_7 Logic Functioning bit
 (45 15)  (807 191)  (807 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (3 0)  (819 176)  (819 176)  routing T_16_11.sp12_v_t_23 <X> T_16_11.sp12_v_b_0
 (8 0)  (824 176)  (824 176)  routing T_16_11.sp4_h_l_40 <X> T_16_11.sp4_h_r_1
 (10 0)  (826 176)  (826 176)  routing T_16_11.sp4_h_l_40 <X> T_16_11.sp4_h_r_1
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 176)  (846 176)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 176)  (847 176)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 176)  (849 176)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 176)  (850 176)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (37 0)  (853 176)  (853 176)  LC_0 Logic Functioning bit
 (38 0)  (854 176)  (854 176)  LC_0 Logic Functioning bit
 (39 0)  (855 176)  (855 176)  LC_0 Logic Functioning bit
 (41 0)  (857 176)  (857 176)  LC_0 Logic Functioning bit
 (43 0)  (859 176)  (859 176)  LC_0 Logic Functioning bit
 (53 0)  (869 176)  (869 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (837 177)  (837 177)  routing T_16_11.sp4_r_v_b_32 <X> T_16_11.lc_trk_g0_3
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 177)  (841 177)  routing T_16_11.sp4_r_v_b_33 <X> T_16_11.lc_trk_g0_2
 (36 1)  (852 177)  (852 177)  LC_0 Logic Functioning bit
 (37 1)  (853 177)  (853 177)  LC_0 Logic Functioning bit
 (38 1)  (854 177)  (854 177)  LC_0 Logic Functioning bit
 (39 1)  (855 177)  (855 177)  LC_0 Logic Functioning bit
 (41 1)  (857 177)  (857 177)  LC_0 Logic Functioning bit
 (43 1)  (859 177)  (859 177)  LC_0 Logic Functioning bit
 (47 1)  (863 177)  (863 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (867 177)  (867 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (830 178)  (830 178)  routing T_16_11.sp4_h_l_1 <X> T_16_11.lc_trk_g0_4
 (17 2)  (833 178)  (833 178)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (842 178)  (842 178)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 178)  (843 178)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 178)  (845 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 178)  (850 178)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 178)  (851 178)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.input_2_1
 (36 2)  (852 178)  (852 178)  LC_1 Logic Functioning bit
 (38 2)  (854 178)  (854 178)  LC_1 Logic Functioning bit
 (39 2)  (855 178)  (855 178)  LC_1 Logic Functioning bit
 (40 2)  (856 178)  (856 178)  LC_1 Logic Functioning bit
 (41 2)  (857 178)  (857 178)  LC_1 Logic Functioning bit
 (43 2)  (859 178)  (859 178)  LC_1 Logic Functioning bit
 (15 3)  (831 179)  (831 179)  routing T_16_11.sp4_h_l_1 <X> T_16_11.lc_trk_g0_4
 (16 3)  (832 179)  (832 179)  routing T_16_11.sp4_h_l_1 <X> T_16_11.lc_trk_g0_4
 (17 3)  (833 179)  (833 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (842 179)  (842 179)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 179)  (843 179)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 179)  (844 179)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 179)  (846 179)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 179)  (848 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (850 179)  (850 179)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.input_2_1
 (36 3)  (852 179)  (852 179)  LC_1 Logic Functioning bit
 (38 3)  (854 179)  (854 179)  LC_1 Logic Functioning bit
 (39 3)  (855 179)  (855 179)  LC_1 Logic Functioning bit
 (40 3)  (856 179)  (856 179)  LC_1 Logic Functioning bit
 (41 3)  (857 179)  (857 179)  LC_1 Logic Functioning bit
 (15 4)  (831 180)  (831 180)  routing T_16_11.sp4_h_r_1 <X> T_16_11.lc_trk_g1_1
 (16 4)  (832 180)  (832 180)  routing T_16_11.sp4_h_r_1 <X> T_16_11.lc_trk_g1_1
 (17 4)  (833 180)  (833 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (837 180)  (837 180)  routing T_16_11.wire_logic_cluster/lc_3/out <X> T_16_11.lc_trk_g1_3
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (18 5)  (834 181)  (834 181)  routing T_16_11.sp4_h_r_1 <X> T_16_11.lc_trk_g1_1
 (14 6)  (830 182)  (830 182)  routing T_16_11.sp4_h_l_1 <X> T_16_11.lc_trk_g1_4
 (22 6)  (838 182)  (838 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 182)  (839 182)  routing T_16_11.sp4_v_b_23 <X> T_16_11.lc_trk_g1_7
 (24 6)  (840 182)  (840 182)  routing T_16_11.sp4_v_b_23 <X> T_16_11.lc_trk_g1_7
 (27 6)  (843 182)  (843 182)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 182)  (846 182)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 182)  (847 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 182)  (849 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 182)  (850 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 182)  (852 182)  LC_3 Logic Functioning bit
 (37 6)  (853 182)  (853 182)  LC_3 Logic Functioning bit
 (38 6)  (854 182)  (854 182)  LC_3 Logic Functioning bit
 (39 6)  (855 182)  (855 182)  LC_3 Logic Functioning bit
 (41 6)  (857 182)  (857 182)  LC_3 Logic Functioning bit
 (43 6)  (859 182)  (859 182)  LC_3 Logic Functioning bit
 (46 6)  (862 182)  (862 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (831 183)  (831 183)  routing T_16_11.sp4_h_l_1 <X> T_16_11.lc_trk_g1_4
 (16 7)  (832 183)  (832 183)  routing T_16_11.sp4_h_l_1 <X> T_16_11.lc_trk_g1_4
 (17 7)  (833 183)  (833 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (30 7)  (846 183)  (846 183)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 183)  (852 183)  LC_3 Logic Functioning bit
 (37 7)  (853 183)  (853 183)  LC_3 Logic Functioning bit
 (38 7)  (854 183)  (854 183)  LC_3 Logic Functioning bit
 (39 7)  (855 183)  (855 183)  LC_3 Logic Functioning bit
 (41 7)  (857 183)  (857 183)  LC_3 Logic Functioning bit
 (43 7)  (859 183)  (859 183)  LC_3 Logic Functioning bit
 (48 7)  (864 183)  (864 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (1 8)  (817 184)  (817 184)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (22 8)  (838 184)  (838 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (839 184)  (839 184)  routing T_16_11.sp4_h_r_27 <X> T_16_11.lc_trk_g2_3
 (24 8)  (840 184)  (840 184)  routing T_16_11.sp4_h_r_27 <X> T_16_11.lc_trk_g2_3
 (26 8)  (842 184)  (842 184)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 184)  (844 184)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 184)  (846 184)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 184)  (847 184)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 184)  (849 184)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 184)  (850 184)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (39 8)  (855 184)  (855 184)  LC_4 Logic Functioning bit
 (40 8)  (856 184)  (856 184)  LC_4 Logic Functioning bit
 (50 8)  (866 184)  (866 184)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (817 185)  (817 185)  routing T_16_11.glb_netwk_4 <X> T_16_11.glb2local_1
 (21 9)  (837 185)  (837 185)  routing T_16_11.sp4_h_r_27 <X> T_16_11.lc_trk_g2_3
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 185)  (853 185)  LC_4 Logic Functioning bit
 (38 9)  (854 185)  (854 185)  LC_4 Logic Functioning bit
 (41 9)  (857 185)  (857 185)  LC_4 Logic Functioning bit
 (12 10)  (828 186)  (828 186)  routing T_16_11.sp4_v_t_39 <X> T_16_11.sp4_h_l_45
 (15 10)  (831 186)  (831 186)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g2_5
 (16 10)  (832 186)  (832 186)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g2_5
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 186)  (834 186)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g2_5
 (26 10)  (842 186)  (842 186)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 186)  (849 186)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (37 10)  (853 186)  (853 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (39 10)  (855 186)  (855 186)  LC_5 Logic Functioning bit
 (41 10)  (857 186)  (857 186)  LC_5 Logic Functioning bit
 (43 10)  (859 186)  (859 186)  LC_5 Logic Functioning bit
 (11 11)  (827 187)  (827 187)  routing T_16_11.sp4_v_t_39 <X> T_16_11.sp4_h_l_45
 (13 11)  (829 187)  (829 187)  routing T_16_11.sp4_v_t_39 <X> T_16_11.sp4_h_l_45
 (22 11)  (838 187)  (838 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 187)  (839 187)  routing T_16_11.sp4_h_r_30 <X> T_16_11.lc_trk_g2_6
 (24 11)  (840 187)  (840 187)  routing T_16_11.sp4_h_r_30 <X> T_16_11.lc_trk_g2_6
 (25 11)  (841 187)  (841 187)  routing T_16_11.sp4_h_r_30 <X> T_16_11.lc_trk_g2_6
 (28 11)  (844 187)  (844 187)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 187)  (846 187)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 187)  (847 187)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 187)  (852 187)  LC_5 Logic Functioning bit
 (38 11)  (854 187)  (854 187)  LC_5 Logic Functioning bit
 (26 12)  (842 188)  (842 188)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 188)  (844 188)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 188)  (852 188)  LC_6 Logic Functioning bit
 (38 12)  (854 188)  (854 188)  LC_6 Logic Functioning bit
 (39 12)  (855 188)  (855 188)  LC_6 Logic Functioning bit
 (41 12)  (857 188)  (857 188)  LC_6 Logic Functioning bit
 (43 12)  (859 188)  (859 188)  LC_6 Logic Functioning bit
 (3 13)  (819 189)  (819 189)  routing T_16_11.sp12_h_l_22 <X> T_16_11.sp12_h_r_1
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 189)  (846 189)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 189)  (847 189)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 189)  (848 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (850 189)  (850 189)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.input_2_6
 (36 13)  (852 189)  (852 189)  LC_6 Logic Functioning bit
 (38 13)  (854 189)  (854 189)  LC_6 Logic Functioning bit
 (43 13)  (859 189)  (859 189)  LC_6 Logic Functioning bit
 (16 14)  (832 190)  (832 190)  routing T_16_11.sp4_v_b_37 <X> T_16_11.lc_trk_g3_5
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (834 190)  (834 190)  routing T_16_11.sp4_v_b_37 <X> T_16_11.lc_trk_g3_5
 (25 14)  (841 190)  (841 190)  routing T_16_11.sp4_v_b_30 <X> T_16_11.lc_trk_g3_6
 (27 14)  (843 190)  (843 190)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 190)  (847 190)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (853 190)  (853 190)  LC_7 Logic Functioning bit
 (39 14)  (855 190)  (855 190)  LC_7 Logic Functioning bit
 (51 14)  (867 190)  (867 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (10 15)  (826 191)  (826 191)  routing T_16_11.sp4_h_l_40 <X> T_16_11.sp4_v_t_47
 (14 15)  (830 191)  (830 191)  routing T_16_11.tnl_op_4 <X> T_16_11.lc_trk_g3_4
 (15 15)  (831 191)  (831 191)  routing T_16_11.tnl_op_4 <X> T_16_11.lc_trk_g3_4
 (17 15)  (833 191)  (833 191)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (834 191)  (834 191)  routing T_16_11.sp4_v_b_37 <X> T_16_11.lc_trk_g3_5
 (22 15)  (838 191)  (838 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (839 191)  (839 191)  routing T_16_11.sp4_v_b_30 <X> T_16_11.lc_trk_g3_6
 (37 15)  (853 191)  (853 191)  LC_7 Logic Functioning bit
 (39 15)  (855 191)  (855 191)  LC_7 Logic Functioning bit
 (46 15)  (862 191)  (862 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_11

 (4 0)  (878 176)  (878 176)  routing T_17_11.sp4_h_l_37 <X> T_17_11.sp4_v_b_0
 (15 0)  (889 176)  (889 176)  routing T_17_11.sp4_h_r_1 <X> T_17_11.lc_trk_g0_1
 (16 0)  (890 176)  (890 176)  routing T_17_11.sp4_h_r_1 <X> T_17_11.lc_trk_g0_1
 (17 0)  (891 176)  (891 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (896 176)  (896 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (897 176)  (897 176)  routing T_17_11.sp12_h_r_11 <X> T_17_11.lc_trk_g0_3
 (27 0)  (901 176)  (901 176)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 176)  (904 176)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 176)  (910 176)  LC_0 Logic Functioning bit
 (38 0)  (912 176)  (912 176)  LC_0 Logic Functioning bit
 (41 0)  (915 176)  (915 176)  LC_0 Logic Functioning bit
 (43 0)  (917 176)  (917 176)  LC_0 Logic Functioning bit
 (45 0)  (919 176)  (919 176)  LC_0 Logic Functioning bit
 (52 0)  (926 176)  (926 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (879 177)  (879 177)  routing T_17_11.sp4_h_l_37 <X> T_17_11.sp4_v_b_0
 (18 1)  (892 177)  (892 177)  routing T_17_11.sp4_h_r_1 <X> T_17_11.lc_trk_g0_1
 (27 1)  (901 177)  (901 177)  routing T_17_11.lc_trk_g1_1 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 177)  (903 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 177)  (905 177)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 177)  (911 177)  LC_0 Logic Functioning bit
 (39 1)  (913 177)  (913 177)  LC_0 Logic Functioning bit
 (41 1)  (915 177)  (915 177)  LC_0 Logic Functioning bit
 (43 1)  (917 177)  (917 177)  LC_0 Logic Functioning bit
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 178)  (889 178)  routing T_17_11.bot_op_5 <X> T_17_11.lc_trk_g0_5
 (17 2)  (891 178)  (891 178)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 4)  (874 180)  (874 180)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (889 180)  (889 180)  routing T_17_11.lft_op_1 <X> T_17_11.lc_trk_g1_1
 (17 4)  (891 180)  (891 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 180)  (892 180)  routing T_17_11.lft_op_1 <X> T_17_11.lc_trk_g1_1
 (21 4)  (895 180)  (895 180)  routing T_17_11.lft_op_3 <X> T_17_11.lc_trk_g1_3
 (22 4)  (896 180)  (896 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 180)  (898 180)  routing T_17_11.lft_op_3 <X> T_17_11.lc_trk_g1_3
 (26 4)  (900 180)  (900 180)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 180)  (905 180)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 180)  (908 180)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (37 4)  (911 180)  (911 180)  LC_2 Logic Functioning bit
 (43 4)  (917 180)  (917 180)  LC_2 Logic Functioning bit
 (45 4)  (919 180)  (919 180)  LC_2 Logic Functioning bit
 (51 4)  (925 180)  (925 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (15 5)  (889 181)  (889 181)  routing T_17_11.bot_op_0 <X> T_17_11.lc_trk_g1_0
 (17 5)  (891 181)  (891 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (900 181)  (900 181)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 181)  (901 181)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 181)  (905 181)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 181)  (906 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 181)  (908 181)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.input_2_2
 (35 5)  (909 181)  (909 181)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.input_2_2
 (36 5)  (910 181)  (910 181)  LC_2 Logic Functioning bit
 (11 6)  (885 182)  (885 182)  routing T_17_11.sp4_h_l_37 <X> T_17_11.sp4_v_t_40
 (14 6)  (888 182)  (888 182)  routing T_17_11.lft_op_4 <X> T_17_11.lc_trk_g1_4
 (21 6)  (895 182)  (895 182)  routing T_17_11.lft_op_7 <X> T_17_11.lc_trk_g1_7
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (898 182)  (898 182)  routing T_17_11.lft_op_7 <X> T_17_11.lc_trk_g1_7
 (25 6)  (899 182)  (899 182)  routing T_17_11.lft_op_6 <X> T_17_11.lc_trk_g1_6
 (27 6)  (901 182)  (901 182)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 182)  (902 182)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 182)  (905 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 182)  (907 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 182)  (908 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 182)  (909 182)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.input_2_3
 (39 6)  (913 182)  (913 182)  LC_3 Logic Functioning bit
 (45 6)  (919 182)  (919 182)  LC_3 Logic Functioning bit
 (52 6)  (926 182)  (926 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (889 183)  (889 183)  routing T_17_11.lft_op_4 <X> T_17_11.lc_trk_g1_4
 (17 7)  (891 183)  (891 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (896 183)  (896 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 183)  (898 183)  routing T_17_11.lft_op_6 <X> T_17_11.lc_trk_g1_6
 (27 7)  (901 183)  (901 183)  routing T_17_11.lc_trk_g1_0 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 183)  (904 183)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 183)  (905 183)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 183)  (906 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (907 183)  (907 183)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.input_2_3
 (34 7)  (908 183)  (908 183)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.input_2_3
 (36 7)  (910 183)  (910 183)  LC_3 Logic Functioning bit
 (38 7)  (912 183)  (912 183)  LC_3 Logic Functioning bit
 (43 7)  (917 183)  (917 183)  LC_3 Logic Functioning bit
 (25 8)  (899 184)  (899 184)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 185)  (897 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (24 9)  (898 185)  (898 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (25 9)  (899 185)  (899 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (898 186)  (898 186)  routing T_17_11.tnr_op_7 <X> T_17_11.lc_trk_g2_7
 (21 12)  (895 188)  (895 188)  routing T_17_11.sp4_v_t_22 <X> T_17_11.lc_trk_g3_3
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 188)  (897 188)  routing T_17_11.sp4_v_t_22 <X> T_17_11.lc_trk_g3_3
 (26 12)  (900 188)  (900 188)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 188)  (902 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 188)  (904 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 188)  (905 188)  routing T_17_11.lc_trk_g0_5 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 188)  (910 188)  LC_6 Logic Functioning bit
 (37 12)  (911 188)  (911 188)  LC_6 Logic Functioning bit
 (43 12)  (917 188)  (917 188)  LC_6 Logic Functioning bit
 (45 12)  (919 188)  (919 188)  LC_6 Logic Functioning bit
 (52 12)  (926 188)  (926 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (895 189)  (895 189)  routing T_17_11.sp4_v_t_22 <X> T_17_11.lc_trk_g3_3
 (26 13)  (900 189)  (900 189)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 189)  (901 189)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 189)  (904 189)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 189)  (906 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 189)  (908 189)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.input_2_6
 (35 13)  (909 189)  (909 189)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.input_2_6
 (36 13)  (910 189)  (910 189)  LC_6 Logic Functioning bit
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (14 15)  (888 191)  (888 191)  routing T_17_11.sp4_h_l_17 <X> T_17_11.lc_trk_g3_4
 (15 15)  (889 191)  (889 191)  routing T_17_11.sp4_h_l_17 <X> T_17_11.lc_trk_g3_4
 (16 15)  (890 191)  (890 191)  routing T_17_11.sp4_h_l_17 <X> T_17_11.lc_trk_g3_4
 (17 15)  (891 191)  (891 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_18_11

 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (955 178)  (955 178)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 178)  (958 178)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 178)  (961 178)  routing T_18_11.lc_trk_g2_0 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 178)  (963 178)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.input_2_1
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (39 2)  (967 178)  (967 178)  LC_1 Logic Functioning bit
 (41 2)  (969 178)  (969 178)  LC_1 Logic Functioning bit
 (43 2)  (971 178)  (971 178)  LC_1 Logic Functioning bit
 (28 3)  (956 179)  (956 179)  routing T_18_11.lc_trk_g2_1 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 179)  (957 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 179)  (960 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (961 179)  (961 179)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.input_2_1
 (34 3)  (962 179)  (962 179)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.input_2_1
 (36 3)  (964 179)  (964 179)  LC_1 Logic Functioning bit
 (38 3)  (966 179)  (966 179)  LC_1 Logic Functioning bit
 (43 3)  (971 179)  (971 179)  LC_1 Logic Functioning bit
 (1 4)  (929 180)  (929 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 180)  (949 180)  routing T_18_11.sp4_h_r_11 <X> T_18_11.lc_trk_g1_3
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 180)  (951 180)  routing T_18_11.sp4_h_r_11 <X> T_18_11.lc_trk_g1_3
 (24 4)  (952 180)  (952 180)  routing T_18_11.sp4_h_r_11 <X> T_18_11.lc_trk_g1_3
 (26 4)  (954 180)  (954 180)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 180)  (955 180)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 180)  (956 180)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 180)  (958 180)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 180)  (962 180)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (45 4)  (973 180)  (973 180)  LC_2 Logic Functioning bit
 (50 4)  (978 180)  (978 180)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (979 180)  (979 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (928 181)  (928 181)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (1 5)  (929 181)  (929 181)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (14 5)  (942 181)  (942 181)  routing T_18_11.top_op_0 <X> T_18_11.lc_trk_g1_0
 (15 5)  (943 181)  (943 181)  routing T_18_11.top_op_0 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (954 181)  (954 181)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 181)  (956 181)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 181)  (957 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 181)  (958 181)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 181)  (964 181)  LC_2 Logic Functioning bit
 (43 5)  (971 181)  (971 181)  LC_2 Logic Functioning bit
 (15 6)  (943 182)  (943 182)  routing T_18_11.sp12_h_r_5 <X> T_18_11.lc_trk_g1_5
 (17 6)  (945 182)  (945 182)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (946 182)  (946 182)  routing T_18_11.sp12_h_r_5 <X> T_18_11.lc_trk_g1_5
 (18 7)  (946 183)  (946 183)  routing T_18_11.sp12_h_r_5 <X> T_18_11.lc_trk_g1_5
 (15 8)  (943 184)  (943 184)  routing T_18_11.sp4_h_r_25 <X> T_18_11.lc_trk_g2_1
 (16 8)  (944 184)  (944 184)  routing T_18_11.sp4_h_r_25 <X> T_18_11.lc_trk_g2_1
 (17 8)  (945 184)  (945 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (15 9)  (943 185)  (943 185)  routing T_18_11.tnr_op_0 <X> T_18_11.lc_trk_g2_0
 (17 9)  (945 185)  (945 185)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (946 185)  (946 185)  routing T_18_11.sp4_h_r_25 <X> T_18_11.lc_trk_g2_1
 (5 10)  (933 186)  (933 186)  routing T_18_11.sp4_v_t_43 <X> T_18_11.sp4_h_l_43
 (8 10)  (936 186)  (936 186)  routing T_18_11.sp4_h_r_11 <X> T_18_11.sp4_h_l_42
 (10 10)  (938 186)  (938 186)  routing T_18_11.sp4_h_r_11 <X> T_18_11.sp4_h_l_42
 (25 10)  (953 186)  (953 186)  routing T_18_11.sp4_h_r_38 <X> T_18_11.lc_trk_g2_6
 (6 11)  (934 187)  (934 187)  routing T_18_11.sp4_v_t_43 <X> T_18_11.sp4_h_l_43
 (22 11)  (950 187)  (950 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 187)  (951 187)  routing T_18_11.sp4_h_r_38 <X> T_18_11.lc_trk_g2_6
 (24 11)  (952 187)  (952 187)  routing T_18_11.sp4_h_r_38 <X> T_18_11.lc_trk_g2_6
 (12 12)  (940 188)  (940 188)  routing T_18_11.sp4_h_l_45 <X> T_18_11.sp4_h_r_11
 (13 13)  (941 189)  (941 189)  routing T_18_11.sp4_h_l_45 <X> T_18_11.sp4_h_r_11
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 190)  (942 190)  routing T_18_11.sp4_h_r_36 <X> T_18_11.lc_trk_g3_4
 (25 14)  (953 190)  (953 190)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g3_6
 (15 15)  (943 191)  (943 191)  routing T_18_11.sp4_h_r_36 <X> T_18_11.lc_trk_g3_4
 (16 15)  (944 191)  (944 191)  routing T_18_11.sp4_h_r_36 <X> T_18_11.lc_trk_g3_4
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (950 191)  (950 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (951 191)  (951 191)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g3_6
 (24 15)  (952 191)  (952 191)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g3_6
 (25 15)  (953 191)  (953 191)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g3_6


LogicTile_19_11

 (0 0)  (982 176)  (982 176)  Negative Clock bit

 (8 1)  (990 177)  (990 177)  routing T_19_11.sp4_h_l_36 <X> T_19_11.sp4_v_b_1
 (9 1)  (991 177)  (991 177)  routing T_19_11.sp4_h_l_36 <X> T_19_11.sp4_v_b_1
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 179)  (982 179)  routing T_19_11.glb_netwk_1 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 4)  (983 180)  (983 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (27 4)  (1009 180)  (1009 180)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 180)  (1011 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 180)  (1012 180)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 180)  (1013 180)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 180)  (1015 180)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 180)  (1018 180)  LC_2 Logic Functioning bit
 (37 4)  (1019 180)  (1019 180)  LC_2 Logic Functioning bit
 (38 4)  (1020 180)  (1020 180)  LC_2 Logic Functioning bit
 (39 4)  (1021 180)  (1021 180)  LC_2 Logic Functioning bit
 (41 4)  (1023 180)  (1023 180)  LC_2 Logic Functioning bit
 (43 4)  (1025 180)  (1025 180)  LC_2 Logic Functioning bit
 (45 4)  (1027 180)  (1027 180)  LC_2 Logic Functioning bit
 (47 4)  (1029 180)  (1029 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (982 181)  (982 181)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (26 5)  (1008 181)  (1008 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 181)  (1009 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 181)  (1010 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 181)  (1011 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 181)  (1012 181)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 181)  (1013 181)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 181)  (1018 181)  LC_2 Logic Functioning bit
 (38 5)  (1020 181)  (1020 181)  LC_2 Logic Functioning bit
 (22 7)  (1004 183)  (1004 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 183)  (1005 183)  routing T_19_11.sp4_h_r_6 <X> T_19_11.lc_trk_g1_6
 (24 7)  (1006 183)  (1006 183)  routing T_19_11.sp4_h_r_6 <X> T_19_11.lc_trk_g1_6
 (25 7)  (1007 183)  (1007 183)  routing T_19_11.sp4_h_r_6 <X> T_19_11.lc_trk_g1_6
 (5 8)  (987 184)  (987 184)  routing T_19_11.sp4_v_t_43 <X> T_19_11.sp4_h_r_6
 (22 10)  (1004 186)  (1004 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1003 187)  (1003 187)  routing T_19_11.sp4_r_v_b_39 <X> T_19_11.lc_trk_g2_7
 (21 12)  (1003 188)  (1003 188)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g3_3
 (22 12)  (1004 188)  (1004 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 188)  (1005 188)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g3_3
 (21 13)  (1003 189)  (1003 189)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g3_3
 (0 14)  (982 190)  (982 190)  routing T_19_11.glb_netwk_4 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (986 190)  (986 190)  routing T_19_11.sp4_h_r_3 <X> T_19_11.sp4_v_t_44
 (6 14)  (988 190)  (988 190)  routing T_19_11.sp4_h_r_3 <X> T_19_11.sp4_v_t_44
 (5 15)  (987 191)  (987 191)  routing T_19_11.sp4_h_r_3 <X> T_19_11.sp4_v_t_44


LogicTile_20_11

 (21 0)  (1057 176)  (1057 176)  routing T_20_11.sp4_h_r_19 <X> T_20_11.lc_trk_g0_3
 (22 0)  (1058 176)  (1058 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1059 176)  (1059 176)  routing T_20_11.sp4_h_r_19 <X> T_20_11.lc_trk_g0_3
 (24 0)  (1060 176)  (1060 176)  routing T_20_11.sp4_h_r_19 <X> T_20_11.lc_trk_g0_3
 (21 1)  (1057 177)  (1057 177)  routing T_20_11.sp4_h_r_19 <X> T_20_11.lc_trk_g0_3
 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_7 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_7 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 179)  (1036 179)  routing T_20_11.glb_netwk_7 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 180)  (1037 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1062 180)  (1062 180)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 180)  (1072 180)  LC_2 Logic Functioning bit
 (37 4)  (1073 180)  (1073 180)  LC_2 Logic Functioning bit
 (38 4)  (1074 180)  (1074 180)  LC_2 Logic Functioning bit
 (39 4)  (1075 180)  (1075 180)  LC_2 Logic Functioning bit
 (41 4)  (1077 180)  (1077 180)  LC_2 Logic Functioning bit
 (43 4)  (1079 180)  (1079 180)  LC_2 Logic Functioning bit
 (45 4)  (1081 180)  (1081 180)  LC_2 Logic Functioning bit
 (0 5)  (1036 181)  (1036 181)  routing T_20_11.glb_netwk_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (27 5)  (1063 181)  (1063 181)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 181)  (1065 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 181)  (1066 181)  routing T_20_11.lc_trk_g0_3 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 181)  (1067 181)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 181)  (1072 181)  LC_2 Logic Functioning bit
 (38 5)  (1074 181)  (1074 181)  LC_2 Logic Functioning bit
 (47 5)  (1083 181)  (1083 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (1053 182)  (1053 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1054 183)  (1054 183)  routing T_20_11.sp4_r_v_b_29 <X> T_20_11.lc_trk_g1_5
 (22 8)  (1058 184)  (1058 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1059 184)  (1059 184)  routing T_20_11.sp12_v_b_11 <X> T_20_11.lc_trk_g2_3
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (1055 191)  (1055 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_11

 (3 2)  (1567 178)  (1567 178)  routing T_30_11.sp12_v_t_23 <X> T_30_11.sp12_h_l_23


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_6_10

 (6 8)  (294 168)  (294 168)  routing T_6_10.sp4_v_t_38 <X> T_6_10.sp4_v_b_6
 (5 9)  (293 169)  (293 169)  routing T_6_10.sp4_v_t_38 <X> T_6_10.sp4_v_b_6


LogicTile_11_10

 (26 0)  (572 160)  (572 160)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 160)  (573 160)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 160)  (574 160)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 160)  (575 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 160)  (577 160)  routing T_11_10.lc_trk_g3_4 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 160)  (578 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 160)  (579 160)  routing T_11_10.lc_trk_g3_4 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 160)  (580 160)  routing T_11_10.lc_trk_g3_4 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 160)  (582 160)  LC_0 Logic Functioning bit
 (38 0)  (584 160)  (584 160)  LC_0 Logic Functioning bit
 (41 0)  (587 160)  (587 160)  LC_0 Logic Functioning bit
 (43 0)  (589 160)  (589 160)  LC_0 Logic Functioning bit
 (47 0)  (593 160)  (593 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (572 161)  (572 161)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 161)  (573 161)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 161)  (574 161)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 161)  (575 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 161)  (576 161)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (36 1)  (582 161)  (582 161)  LC_0 Logic Functioning bit
 (38 1)  (584 161)  (584 161)  LC_0 Logic Functioning bit
 (40 1)  (586 161)  (586 161)  LC_0 Logic Functioning bit
 (42 1)  (588 161)  (588 161)  LC_0 Logic Functioning bit
 (9 11)  (555 171)  (555 171)  routing T_11_10.sp4_v_b_11 <X> T_11_10.sp4_v_t_42
 (10 11)  (556 171)  (556 171)  routing T_11_10.sp4_v_b_11 <X> T_11_10.sp4_v_t_42
 (22 13)  (568 173)  (568 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 173)  (569 173)  routing T_11_10.sp4_v_b_42 <X> T_11_10.lc_trk_g3_2
 (24 13)  (570 173)  (570 173)  routing T_11_10.sp4_v_b_42 <X> T_11_10.lc_trk_g3_2
 (21 14)  (567 174)  (567 174)  routing T_11_10.sp4_v_t_18 <X> T_11_10.lc_trk_g3_7
 (22 14)  (568 174)  (568 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (569 174)  (569 174)  routing T_11_10.sp4_v_t_18 <X> T_11_10.lc_trk_g3_7
 (15 15)  (561 175)  (561 175)  routing T_11_10.sp4_v_t_33 <X> T_11_10.lc_trk_g3_4
 (16 15)  (562 175)  (562 175)  routing T_11_10.sp4_v_t_33 <X> T_11_10.lc_trk_g3_4
 (17 15)  (563 175)  (563 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_12_10

 (3 8)  (603 168)  (603 168)  routing T_12_10.sp12_v_t_22 <X> T_12_10.sp12_v_b_1
 (10 8)  (610 168)  (610 168)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_r_7


LogicTile_15_10

 (13 1)  (775 161)  (775 161)  routing T_15_10.sp4_v_t_44 <X> T_15_10.sp4_h_r_2


LogicTile_16_10

 (26 0)  (842 160)  (842 160)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 160)  (844 160)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 160)  (847 160)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (37 0)  (853 160)  (853 160)  LC_0 Logic Functioning bit
 (39 0)  (855 160)  (855 160)  LC_0 Logic Functioning bit
 (40 0)  (856 160)  (856 160)  LC_0 Logic Functioning bit
 (43 0)  (859 160)  (859 160)  LC_0 Logic Functioning bit
 (45 0)  (861 160)  (861 160)  LC_0 Logic Functioning bit
 (51 0)  (867 160)  (867 160)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (842 161)  (842 161)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 161)  (844 161)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 161)  (845 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 161)  (848 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (850 161)  (850 161)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.input_2_0
 (35 1)  (851 161)  (851 161)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.input_2_0
 (37 1)  (853 161)  (853 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (40 1)  (856 161)  (856 161)  LC_0 Logic Functioning bit
 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 162)  (831 162)  routing T_16_10.top_op_5 <X> T_16_10.lc_trk_g0_5
 (17 2)  (833 162)  (833 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (834 163)  (834 163)  routing T_16_10.top_op_5 <X> T_16_10.lc_trk_g0_5
 (0 4)  (816 164)  (816 164)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (838 164)  (838 164)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 164)  (840 164)  routing T_16_10.top_op_3 <X> T_16_10.lc_trk_g1_3
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (21 5)  (837 165)  (837 165)  routing T_16_10.top_op_3 <X> T_16_10.lc_trk_g1_3
 (3 8)  (819 168)  (819 168)  routing T_16_10.sp12_v_t_22 <X> T_16_10.sp12_v_b_1
 (16 8)  (832 168)  (832 168)  routing T_16_10.sp4_v_b_33 <X> T_16_10.lc_trk_g2_1
 (17 8)  (833 168)  (833 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 168)  (834 168)  routing T_16_10.sp4_v_b_33 <X> T_16_10.lc_trk_g2_1
 (18 9)  (834 169)  (834 169)  routing T_16_10.sp4_v_b_33 <X> T_16_10.lc_trk_g2_1
 (22 9)  (838 169)  (838 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 169)  (839 169)  routing T_16_10.sp4_v_b_42 <X> T_16_10.lc_trk_g2_2
 (24 9)  (840 169)  (840 169)  routing T_16_10.sp4_v_b_42 <X> T_16_10.lc_trk_g2_2
 (22 11)  (838 171)  (838 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (839 171)  (839 171)  routing T_16_10.sp12_v_t_21 <X> T_16_10.lc_trk_g2_6
 (25 11)  (841 171)  (841 171)  routing T_16_10.sp12_v_t_21 <X> T_16_10.lc_trk_g2_6
 (9 12)  (825 172)  (825 172)  routing T_16_10.sp4_h_l_42 <X> T_16_10.sp4_h_r_10
 (10 12)  (826 172)  (826 172)  routing T_16_10.sp4_h_l_42 <X> T_16_10.sp4_h_r_10
 (0 14)  (816 174)  (816 174)  routing T_16_10.glb_netwk_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_10

 (26 0)  (900 160)  (900 160)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 160)  (901 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 160)  (902 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 160)  (903 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 160)  (904 160)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 160)  (907 160)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 160)  (908 160)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 160)  (911 160)  LC_0 Logic Functioning bit
 (39 0)  (913 160)  (913 160)  LC_0 Logic Functioning bit
 (40 0)  (914 160)  (914 160)  LC_0 Logic Functioning bit
 (42 0)  (916 160)  (916 160)  LC_0 Logic Functioning bit
 (26 1)  (900 161)  (900 161)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 161)  (901 161)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 161)  (903 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 161)  (905 161)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 161)  (911 161)  LC_0 Logic Functioning bit
 (39 1)  (913 161)  (913 161)  LC_0 Logic Functioning bit
 (40 1)  (914 161)  (914 161)  LC_0 Logic Functioning bit
 (41 1)  (915 161)  (915 161)  LC_0 Logic Functioning bit
 (42 1)  (916 161)  (916 161)  LC_0 Logic Functioning bit
 (43 1)  (917 161)  (917 161)  LC_0 Logic Functioning bit
 (51 1)  (925 161)  (925 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (16 2)  (890 162)  (890 162)  routing T_17_10.sp4_v_b_13 <X> T_17_10.lc_trk_g0_5
 (17 2)  (891 162)  (891 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 162)  (892 162)  routing T_17_10.sp4_v_b_13 <X> T_17_10.lc_trk_g0_5
 (14 3)  (888 163)  (888 163)  routing T_17_10.sp12_h_r_20 <X> T_17_10.lc_trk_g0_4
 (16 3)  (890 163)  (890 163)  routing T_17_10.sp12_h_r_20 <X> T_17_10.lc_trk_g0_4
 (17 3)  (891 163)  (891 163)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (892 163)  (892 163)  routing T_17_10.sp4_v_b_13 <X> T_17_10.lc_trk_g0_5
 (21 6)  (895 166)  (895 166)  routing T_17_10.sp4_h_l_10 <X> T_17_10.lc_trk_g1_7
 (22 6)  (896 166)  (896 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (897 166)  (897 166)  routing T_17_10.sp4_h_l_10 <X> T_17_10.lc_trk_g1_7
 (24 6)  (898 166)  (898 166)  routing T_17_10.sp4_h_l_10 <X> T_17_10.lc_trk_g1_7
 (21 7)  (895 167)  (895 167)  routing T_17_10.sp4_h_l_10 <X> T_17_10.lc_trk_g1_7
 (26 10)  (900 170)  (900 170)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 170)  (903 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 170)  (904 170)  routing T_17_10.lc_trk_g0_4 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 170)  (906 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 170)  (907 170)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 170)  (908 170)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 170)  (909 170)  routing T_17_10.lc_trk_g0_5 <X> T_17_10.input_2_5
 (36 10)  (910 170)  (910 170)  LC_5 Logic Functioning bit
 (38 10)  (912 170)  (912 170)  LC_5 Logic Functioning bit
 (39 10)  (913 170)  (913 170)  LC_5 Logic Functioning bit
 (41 10)  (915 170)  (915 170)  LC_5 Logic Functioning bit
 (43 10)  (917 170)  (917 170)  LC_5 Logic Functioning bit
 (27 11)  (901 171)  (901 171)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 171)  (902 171)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 171)  (903 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 171)  (906 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (910 171)  (910 171)  LC_5 Logic Functioning bit
 (38 11)  (912 171)  (912 171)  LC_5 Logic Functioning bit
 (43 11)  (917 171)  (917 171)  LC_5 Logic Functioning bit
 (3 12)  (877 172)  (877 172)  routing T_17_10.sp12_v_t_22 <X> T_17_10.sp12_h_r_1
 (15 12)  (889 172)  (889 172)  routing T_17_10.sp4_v_t_28 <X> T_17_10.lc_trk_g3_1
 (16 12)  (890 172)  (890 172)  routing T_17_10.sp4_v_t_28 <X> T_17_10.lc_trk_g3_1
 (17 12)  (891 172)  (891 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 13)  (896 173)  (896 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 173)  (897 173)  routing T_17_10.sp4_h_l_15 <X> T_17_10.lc_trk_g3_2
 (24 13)  (898 173)  (898 173)  routing T_17_10.sp4_h_l_15 <X> T_17_10.lc_trk_g3_2
 (25 13)  (899 173)  (899 173)  routing T_17_10.sp4_h_l_15 <X> T_17_10.lc_trk_g3_2
 (14 14)  (888 174)  (888 174)  routing T_17_10.sp12_v_t_3 <X> T_17_10.lc_trk_g3_4
 (14 15)  (888 175)  (888 175)  routing T_17_10.sp12_v_t_3 <X> T_17_10.lc_trk_g3_4
 (15 15)  (889 175)  (889 175)  routing T_17_10.sp12_v_t_3 <X> T_17_10.lc_trk_g3_4
 (17 15)  (891 175)  (891 175)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_18_10

 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 164)  (961 164)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 164)  (962 164)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 164)  (964 164)  LC_2 Logic Functioning bit
 (37 4)  (965 164)  (965 164)  LC_2 Logic Functioning bit
 (38 4)  (966 164)  (966 164)  LC_2 Logic Functioning bit
 (39 4)  (967 164)  (967 164)  LC_2 Logic Functioning bit
 (45 4)  (973 164)  (973 164)  LC_2 Logic Functioning bit
 (47 4)  (975 164)  (975 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (31 5)  (959 165)  (959 165)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 165)  (964 165)  LC_2 Logic Functioning bit
 (37 5)  (965 165)  (965 165)  LC_2 Logic Functioning bit
 (38 5)  (966 165)  (966 165)  LC_2 Logic Functioning bit
 (39 5)  (967 165)  (967 165)  LC_2 Logic Functioning bit
 (44 5)  (972 165)  (972 165)  LC_2 Logic Functioning bit
 (25 12)  (953 172)  (953 172)  routing T_18_10.sp4_h_r_34 <X> T_18_10.lc_trk_g3_2
 (22 13)  (950 173)  (950 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 173)  (951 173)  routing T_18_10.sp4_h_r_34 <X> T_18_10.lc_trk_g3_2
 (24 13)  (952 173)  (952 173)  routing T_18_10.sp4_h_r_34 <X> T_18_10.lc_trk_g3_2
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_10

 (3 1)  (1255 161)  (1255 161)  routing T_24_10.sp12_h_l_23 <X> T_24_10.sp12_v_b_0


LogicTile_29_10

 (3 9)  (1513 169)  (1513 169)  routing T_29_10.sp12_h_l_22 <X> T_29_10.sp12_v_b_1


LogicTile_30_10

 (9 0)  (1573 160)  (1573 160)  routing T_30_10.sp4_v_t_36 <X> T_30_10.sp4_h_r_1


IO_Tile_33_10

 (5 0)  (1731 160)  (1731 160)  routing T_33_10.span4_horz_25 <X> T_33_10.lc_trk_g0_1
 (6 0)  (1732 160)  (1732 160)  routing T_33_10.span4_horz_25 <X> T_33_10.lc_trk_g0_1
 (7 0)  (1733 160)  (1733 160)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_25 lc_trk_g0_1
 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 161)  (1734 161)  routing T_33_10.span4_horz_25 <X> T_33_10.lc_trk_g0_1
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (7 13)  (445 157)  (445 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_10_9

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (9 11)  (555 155)  (555 155)  routing T_11_9.sp4_v_b_11 <X> T_11_9.sp4_v_t_42
 (10 11)  (556 155)  (556 155)  routing T_11_9.sp4_v_b_11 <X> T_11_9.sp4_v_t_42
 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 8)  (769 152)  (769 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (26 0)  (842 144)  (842 144)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 144)  (844 144)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 144)  (845 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 144)  (846 144)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 144)  (847 144)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 144)  (848 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 144)  (849 144)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 144)  (850 144)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 144)  (853 144)  LC_0 Logic Functioning bit
 (39 0)  (855 144)  (855 144)  LC_0 Logic Functioning bit
 (45 0)  (861 144)  (861 144)  LC_0 Logic Functioning bit
 (47 0)  (863 144)  (863 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (842 145)  (842 145)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 145)  (844 145)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 145)  (845 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (1 2)  (817 146)  (817 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (817 148)  (817 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 148)  (837 148)  routing T_16_9.sp4_v_b_11 <X> T_16_9.lc_trk_g1_3
 (22 4)  (838 148)  (838 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (839 148)  (839 148)  routing T_16_9.sp4_v_b_11 <X> T_16_9.lc_trk_g1_3
 (0 5)  (816 149)  (816 149)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (1 5)  (817 149)  (817 149)  routing T_16_9.lc_trk_g1_3 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (21 5)  (837 149)  (837 149)  routing T_16_9.sp4_v_b_11 <X> T_16_9.lc_trk_g1_3
 (17 10)  (833 154)  (833 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (9 11)  (825 155)  (825 155)  routing T_16_9.sp4_v_b_11 <X> T_16_9.sp4_v_t_42
 (10 11)  (826 155)  (826 155)  routing T_16_9.sp4_v_b_11 <X> T_16_9.sp4_v_t_42
 (18 11)  (834 155)  (834 155)  routing T_16_9.sp4_r_v_b_37 <X> T_16_9.lc_trk_g2_5
 (22 11)  (838 155)  (838 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 155)  (839 155)  routing T_16_9.sp4_v_b_46 <X> T_16_9.lc_trk_g2_6
 (24 11)  (840 155)  (840 155)  routing T_16_9.sp4_v_b_46 <X> T_16_9.lc_trk_g2_6
 (11 12)  (827 156)  (827 156)  routing T_16_9.sp4_v_t_45 <X> T_16_9.sp4_v_b_11
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (828 157)  (828 157)  routing T_16_9.sp4_v_t_45 <X> T_16_9.sp4_v_b_11
 (0 14)  (816 158)  (816 158)  routing T_16_9.glb_netwk_4 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 158)  (817 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (831 159)  (831 159)  routing T_16_9.sp4_v_t_33 <X> T_16_9.lc_trk_g3_4
 (16 15)  (832 159)  (832 159)  routing T_16_9.sp4_v_t_33 <X> T_16_9.lc_trk_g3_4
 (17 15)  (833 159)  (833 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_17_9

 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23
 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7

 (13 14)  (887 158)  (887 158)  routing T_17_9.sp4_v_b_11 <X> T_17_9.sp4_v_t_46
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_21_9



LogicTile_22_9

 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1151 158)  (1151 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_23_9



LogicTile_24_9

 (3 1)  (1255 145)  (1255 145)  routing T_24_9.sp12_h_l_23 <X> T_24_9.sp12_v_b_0


RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (19 2)  (1529 146)  (1529 146)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8

 (7 15)  (445 143)  (445 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_8



LogicTile_11_8

 (8 11)  (554 139)  (554 139)  routing T_11_8.sp4_v_b_4 <X> T_11_8.sp4_v_t_42
 (10 11)  (556 139)  (556 139)  routing T_11_8.sp4_v_b_4 <X> T_11_8.sp4_v_t_42


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8

 (5 4)  (713 132)  (713 132)  routing T_14_8.sp4_v_t_38 <X> T_14_8.sp4_h_r_3


LogicTile_15_8

 (8 5)  (770 133)  (770 133)  routing T_15_8.sp4_v_t_36 <X> T_15_8.sp4_v_b_4
 (10 5)  (772 133)  (772 133)  routing T_15_8.sp4_v_t_36 <X> T_15_8.sp4_v_b_4


LogicTile_16_8



LogicTile_17_8

 (5 0)  (879 128)  (879 128)  routing T_17_8.sp4_v_t_37 <X> T_17_8.sp4_h_r_0
 (0 2)  (874 130)  (874 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (1 2)  (875 130)  (875 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (2 2)  (876 130)  (876 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (888 133)  (888 133)  routing T_17_8.sp4_h_r_0 <X> T_17_8.lc_trk_g1_0
 (15 5)  (889 133)  (889 133)  routing T_17_8.sp4_h_r_0 <X> T_17_8.lc_trk_g1_0
 (16 5)  (890 133)  (890 133)  routing T_17_8.sp4_h_r_0 <X> T_17_8.lc_trk_g1_0
 (17 5)  (891 133)  (891 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (31 8)  (905 136)  (905 136)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 136)  (906 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 136)  (907 136)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 136)  (908 136)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 136)  (910 136)  LC_4 Logic Functioning bit
 (37 8)  (911 136)  (911 136)  LC_4 Logic Functioning bit
 (38 8)  (912 136)  (912 136)  LC_4 Logic Functioning bit
 (39 8)  (913 136)  (913 136)  LC_4 Logic Functioning bit
 (45 8)  (919 136)  (919 136)  LC_4 Logic Functioning bit
 (47 8)  (921 136)  (921 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (31 9)  (905 137)  (905 137)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 137)  (910 137)  LC_4 Logic Functioning bit
 (37 9)  (911 137)  (911 137)  LC_4 Logic Functioning bit
 (38 9)  (912 137)  (912 137)  LC_4 Logic Functioning bit
 (39 9)  (913 137)  (913 137)  LC_4 Logic Functioning bit
 (44 9)  (918 137)  (918 137)  LC_4 Logic Functioning bit
 (9 11)  (883 139)  (883 139)  routing T_17_8.sp4_v_b_11 <X> T_17_8.sp4_v_t_42
 (10 11)  (884 139)  (884 139)  routing T_17_8.sp4_v_b_11 <X> T_17_8.sp4_v_t_42
 (32 12)  (906 140)  (906 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 140)  (908 140)  routing T_17_8.lc_trk_g1_0 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 140)  (910 140)  LC_6 Logic Functioning bit
 (37 12)  (911 140)  (911 140)  LC_6 Logic Functioning bit
 (38 12)  (912 140)  (912 140)  LC_6 Logic Functioning bit
 (39 12)  (913 140)  (913 140)  LC_6 Logic Functioning bit
 (45 12)  (919 140)  (919 140)  LC_6 Logic Functioning bit
 (7 13)  (881 141)  (881 141)  Column buffer control bit: LH_colbuf_cntl_4

 (36 13)  (910 141)  (910 141)  LC_6 Logic Functioning bit
 (37 13)  (911 141)  (911 141)  LC_6 Logic Functioning bit
 (38 13)  (912 141)  (912 141)  LC_6 Logic Functioning bit
 (39 13)  (913 141)  (913 141)  LC_6 Logic Functioning bit
 (44 13)  (918 141)  (918 141)  LC_6 Logic Functioning bit
 (46 13)  (920 141)  (920 141)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (874 142)  (874 142)  routing T_17_8.glb_netwk_4 <X> T_17_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 142)  (875 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 142)  (899 142)  routing T_17_8.sp4_h_r_38 <X> T_17_8.lc_trk_g3_6
 (7 15)  (881 143)  (881 143)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (896 143)  (896 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 143)  (897 143)  routing T_17_8.sp4_h_r_38 <X> T_17_8.lc_trk_g3_6
 (24 15)  (898 143)  (898 143)  routing T_17_8.sp4_h_r_38 <X> T_17_8.lc_trk_g3_6


LogicTile_18_8

 (0 2)  (928 130)  (928 130)  routing T_18_8.glb_netwk_6 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (1 2)  (929 130)  (929 130)  routing T_18_8.glb_netwk_6 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (2 2)  (930 130)  (930 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (959 130)  (959 130)  routing T_18_8.lc_trk_g2_4 <X> T_18_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 130)  (960 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 130)  (961 130)  routing T_18_8.lc_trk_g2_4 <X> T_18_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 130)  (964 130)  LC_1 Logic Functioning bit
 (37 2)  (965 130)  (965 130)  LC_1 Logic Functioning bit
 (38 2)  (966 130)  (966 130)  LC_1 Logic Functioning bit
 (39 2)  (967 130)  (967 130)  LC_1 Logic Functioning bit
 (45 2)  (973 130)  (973 130)  LC_1 Logic Functioning bit
 (47 2)  (975 130)  (975 130)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (36 3)  (964 131)  (964 131)  LC_1 Logic Functioning bit
 (37 3)  (965 131)  (965 131)  LC_1 Logic Functioning bit
 (38 3)  (966 131)  (966 131)  LC_1 Logic Functioning bit
 (39 3)  (967 131)  (967 131)  LC_1 Logic Functioning bit
 (44 3)  (972 131)  (972 131)  LC_1 Logic Functioning bit
 (14 11)  (942 139)  (942 139)  routing T_18_8.sp4_r_v_b_36 <X> T_18_8.lc_trk_g2_4
 (17 11)  (945 139)  (945 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (7 13)  (935 141)  (935 141)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (928 142)  (928 142)  routing T_18_8.glb_netwk_4 <X> T_18_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 142)  (929 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (935 143)  (935 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_8



LogicTile_20_8

 (9 4)  (1045 132)  (1045 132)  routing T_20_8.sp4_h_l_36 <X> T_20_8.sp4_h_r_4
 (10 4)  (1046 132)  (1046 132)  routing T_20_8.sp4_h_l_36 <X> T_20_8.sp4_h_r_4


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (8 13)  (1260 141)  (1260 141)  routing T_24_8.sp4_h_l_41 <X> T_24_8.sp4_v_b_10
 (9 13)  (1261 141)  (1261 141)  routing T_24_8.sp4_h_l_41 <X> T_24_8.sp4_v_b_10
 (10 13)  (1262 141)  (1262 141)  routing T_24_8.sp4_h_l_41 <X> T_24_8.sp4_v_b_10


RAM_Tile_25_8

 (3 9)  (1309 137)  (1309 137)  routing T_25_8.sp12_h_l_22 <X> T_25_8.sp12_v_b_1


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (3 1)  (1513 129)  (1513 129)  routing T_29_8.sp12_h_l_23 <X> T_29_8.sp12_v_b_0
 (19 3)  (1529 131)  (1529 131)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (5 1)  (185 113)  (185 113)  routing T_4_7.sp4_h_r_0 <X> T_4_7.sp4_v_b_0


RAM_Tile_8_7

 (5 2)  (401 114)  (401 114)  routing T_8_7.sp4_h_r_9 <X> T_8_7.sp4_h_l_37
 (4 3)  (400 115)  (400 115)  routing T_8_7.sp4_h_r_9 <X> T_8_7.sp4_h_l_37


LogicTile_9_7

 (17 3)  (455 115)  (455 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (464 116)  (464 116)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_2/in_0
 (37 4)  (475 116)  (475 116)  LC_2 Logic Functioning bit
 (39 4)  (477 116)  (477 116)  LC_2 Logic Functioning bit
 (40 4)  (478 116)  (478 116)  LC_2 Logic Functioning bit
 (42 4)  (480 116)  (480 116)  LC_2 Logic Functioning bit
 (46 4)  (484 116)  (484 116)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (29 5)  (467 117)  (467 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (474 117)  (474 117)  LC_2 Logic Functioning bit
 (38 5)  (476 117)  (476 117)  LC_2 Logic Functioning bit
 (41 5)  (479 117)  (479 117)  LC_2 Logic Functioning bit
 (43 5)  (481 117)  (481 117)  LC_2 Logic Functioning bit
 (0 6)  (438 118)  (438 118)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (1 6)  (439 118)  (439 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (439 119)  (439 119)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0


LogicTile_17_7

 (3 4)  (877 116)  (877 116)  routing T_17_7.sp12_v_t_23 <X> T_17_7.sp12_h_r_0


LogicTile_27_7

 (2 12)  (1404 124)  (1404 124)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_7

 (8 8)  (1572 120)  (1572 120)  routing T_30_7.sp4_h_l_46 <X> T_30_7.sp4_h_r_7
 (10 8)  (1574 120)  (1574 120)  routing T_30_7.sp4_h_l_46 <X> T_30_7.sp4_h_r_7


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 115)  (1739 115)  routing T_33_7.span4_horz_31 <X> T_33_7.span4_vert_b_1
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (11 0)  (299 96)  (299 96)  routing T_6_6.sp4_v_t_43 <X> T_6_6.sp4_v_b_2
 (13 0)  (301 96)  (301 96)  routing T_6_6.sp4_v_t_43 <X> T_6_6.sp4_v_b_2


RAM_Tile_8_6

 (2 12)  (398 108)  (398 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_10_6

 (3 4)  (495 100)  (495 100)  routing T_10_6.sp12_v_t_23 <X> T_10_6.sp12_h_r_0


LogicTile_11_6

 (12 15)  (558 111)  (558 111)  routing T_11_6.sp4_h_l_46 <X> T_11_6.sp4_v_t_46


LogicTile_12_6

 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_l_23 <X> T_12_6.sp12_v_t_23
 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_6

 (19 11)  (727 107)  (727 107)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_16_6

 (19 4)  (835 100)  (835 100)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 5)  (835 101)  (835 101)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_17_6

 (3 4)  (877 100)  (877 100)  routing T_17_6.sp12_v_t_23 <X> T_17_6.sp12_h_r_0


LogicTile_22_6

 (3 5)  (1147 101)  (1147 101)  routing T_22_6.sp12_h_l_23 <X> T_22_6.sp12_h_r_0


LogicTile_27_6

 (2 12)  (1404 108)  (1404 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_6

 (10 8)  (1520 104)  (1520 104)  routing T_29_6.sp4_v_t_39 <X> T_29_6.sp4_h_r_7


LogicTile_30_6

 (13 12)  (1577 108)  (1577 108)  routing T_30_6.sp4_h_l_46 <X> T_30_6.sp4_v_b_11
 (12 13)  (1576 109)  (1576 109)  routing T_30_6.sp4_h_l_46 <X> T_30_6.sp4_v_b_11


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 98)  (1730 98)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (4 3)  (1730 99)  (1730 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (5 3)  (1731 99)  (1731 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (6 3)  (1732 99)  (1732 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (7 3)  (1733 99)  (1733 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_2 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 109)  (1730 109)  routing T_33_6.span12_horz_20 <X> T_33_6.lc_trk_g1_4
 (6 13)  (1732 109)  (1732 109)  routing T_33_6.span12_horz_20 <X> T_33_6.lc_trk_g1_4
 (7 13)  (1733 109)  (1733 109)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_20 lc_trk_g1_4
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


RAM_Tile_8_5

 (2 12)  (398 92)  (398 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_5

 (12 15)  (558 95)  (558 95)  routing T_11_5.sp4_h_l_46 <X> T_11_5.sp4_v_t_46


LogicTile_14_5

 (2 12)  (710 92)  (710 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_5

 (3 4)  (877 84)  (877 84)  routing T_17_5.sp12_v_t_23 <X> T_17_5.sp12_h_r_0
 (12 15)  (886 95)  (886 95)  routing T_17_5.sp4_h_l_46 <X> T_17_5.sp4_v_t_46


LogicTile_29_5

 (3 5)  (1513 85)  (1513 85)  routing T_29_5.sp12_h_l_23 <X> T_29_5.sp12_h_r_0
 (13 9)  (1523 89)  (1523 89)  routing T_29_5.sp4_v_t_38 <X> T_29_5.sp4_h_r_8


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (5 4)  (1731 84)  (1731 84)  routing T_33_5.span4_horz_45 <X> T_33_5.lc_trk_g0_5
 (6 4)  (1732 84)  (1732 84)  routing T_33_5.span4_horz_45 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (1734 84)  (1734 84)  routing T_33_5.span4_horz_45 <X> T_33_5.lc_trk_g0_5
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (8 5)  (1734 85)  (1734 85)  routing T_33_5.span4_horz_45 <X> T_33_5.lc_trk_g0_5
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span12_horz_7 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (1734 94)  (1734 94)  routing T_33_5.span12_horz_7 <X> T_33_5.lc_trk_g1_7
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (8 15)  (1734 95)  (1734 95)  routing T_33_5.span12_horz_7 <X> T_33_5.lc_trk_g1_7


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0


RAM_Tile_8_4

 (2 12)  (398 76)  (398 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_4

 (10 7)  (556 71)  (556 71)  routing T_11_4.sp4_h_l_46 <X> T_11_4.sp4_v_t_41


LogicTile_14_4

 (2 12)  (710 76)  (710 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_4

 (4 0)  (766 64)  (766 64)  routing T_15_4.sp4_v_t_41 <X> T_15_4.sp4_v_b_0
 (6 0)  (768 64)  (768 64)  routing T_15_4.sp4_v_t_41 <X> T_15_4.sp4_v_b_0


LogicTile_17_4

 (12 15)  (886 79)  (886 79)  routing T_17_4.sp4_h_l_46 <X> T_17_4.sp4_v_t_46


LogicTile_24_4

 (9 13)  (1261 77)  (1261 77)  routing T_24_4.sp4_v_t_47 <X> T_24_4.sp4_v_b_10


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (8 5)  (1734 69)  (1734 69)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 76)  (1734 76)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_4_3

 (6 4)  (186 52)  (186 52)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3
 (5 5)  (185 53)  (185 53)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3


RAM_Tile_8_3

 (3 0)  (399 48)  (399 48)  routing T_8_3.sp12_v_t_23 <X> T_8_3.sp12_v_b_0


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (6 4)  (606 52)  (606 52)  routing T_12_3.sp4_h_r_10 <X> T_12_3.sp4_v_b_3


LogicTile_14_3

 (9 9)  (717 57)  (717 57)  routing T_14_3.sp4_v_t_46 <X> T_14_3.sp4_v_b_7
 (10 9)  (718 57)  (718 57)  routing T_14_3.sp4_v_t_46 <X> T_14_3.sp4_v_b_7


LogicTile_16_3

 (10 12)  (826 60)  (826 60)  routing T_16_3.sp4_v_t_40 <X> T_16_3.sp4_h_r_10
 (8 14)  (824 62)  (824 62)  routing T_16_3.sp4_v_t_41 <X> T_16_3.sp4_h_l_47
 (9 14)  (825 62)  (825 62)  routing T_16_3.sp4_v_t_41 <X> T_16_3.sp4_h_l_47
 (10 14)  (826 62)  (826 62)  routing T_16_3.sp4_v_t_41 <X> T_16_3.sp4_h_l_47


LogicTile_17_3

 (3 12)  (877 60)  (877 60)  routing T_17_3.sp12_v_t_22 <X> T_17_3.sp12_h_r_1


LogicTile_20_3

 (8 5)  (1044 53)  (1044 53)  routing T_20_3.sp4_h_l_47 <X> T_20_3.sp4_v_b_4
 (9 5)  (1045 53)  (1045 53)  routing T_20_3.sp4_h_l_47 <X> T_20_3.sp4_v_b_4
 (10 5)  (1046 53)  (1046 53)  routing T_20_3.sp4_h_l_47 <X> T_20_3.sp4_v_b_4


LogicTile_21_3

 (3 12)  (1093 60)  (1093 60)  routing T_21_3.sp12_v_t_22 <X> T_21_3.sp12_h_r_1


LogicTile_24_3

 (19 6)  (1271 54)  (1271 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_3

 (1 3)  (1349 51)  (1349 51)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_28_3

 (2 14)  (1458 62)  (1458 62)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_3

 (8 13)  (1518 61)  (1518 61)  routing T_29_3.sp4_h_l_41 <X> T_29_3.sp4_v_b_10
 (9 13)  (1519 61)  (1519 61)  routing T_29_3.sp4_h_l_41 <X> T_29_3.sp4_v_b_10
 (10 13)  (1520 61)  (1520 61)  routing T_29_3.sp4_h_l_41 <X> T_29_3.sp4_v_b_10


LogicTile_31_3

 (4 9)  (1622 57)  (1622 57)  routing T_31_3.sp4_h_l_47 <X> T_31_3.sp4_h_r_6
 (6 9)  (1624 57)  (1624 57)  routing T_31_3.sp4_h_l_47 <X> T_31_3.sp4_h_r_6


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (4 10)  (1730 58)  (1730 58)  routing T_33_3.span4_vert_b_10 <X> T_33_3.lc_trk_g1_2
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (5 11)  (1731 59)  (1731 59)  routing T_33_3.span4_vert_b_10 <X> T_33_3.lc_trk_g1_2
 (7 11)  (1733 59)  (1733 59)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 61)  (1739 61)  routing T_33_3.span4_horz_19 <X> T_33_3.span4_vert_b_3
 (14 13)  (1740 61)  (1740 61)  routing T_33_3.span4_horz_19 <X> T_33_3.span4_vert_b_3
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_6_2

 (11 4)  (299 36)  (299 36)  routing T_6_2.sp4_v_t_39 <X> T_6_2.sp4_v_b_5
 (12 5)  (300 37)  (300 37)  routing T_6_2.sp4_v_t_39 <X> T_6_2.sp4_v_b_5


LogicTile_7_2

 (3 12)  (345 44)  (345 44)  routing T_7_2.sp12_v_t_22 <X> T_7_2.sp12_h_r_1


LogicTile_14_2

 (2 6)  (710 38)  (710 38)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_17_2

 (4 0)  (878 32)  (878 32)  routing T_17_2.sp4_h_l_43 <X> T_17_2.sp4_v_b_0
 (6 0)  (880 32)  (880 32)  routing T_17_2.sp4_h_l_43 <X> T_17_2.sp4_v_b_0
 (5 1)  (879 33)  (879 33)  routing T_17_2.sp4_h_l_43 <X> T_17_2.sp4_v_b_0


LogicTile_19_2

 (3 12)  (985 44)  (985 44)  routing T_19_2.sp12_v_t_22 <X> T_19_2.sp12_h_r_1


RAM_Tile_25_2

 (19 7)  (1325 39)  (1325 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_t_7


LogicTile_30_2

 (10 4)  (1574 36)  (1574 36)  routing T_30_2.sp4_v_t_46 <X> T_30_2.sp4_h_r_4
 (2 14)  (1566 46)  (1566 46)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 45)  (1730 45)  routing T_33_2.span4_horz_28 <X> T_33_2.lc_trk_g1_4
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_horz_28 <X> T_33_2.lc_trk_g1_4
 (6 13)  (1732 45)  (1732 45)  routing T_33_2.span4_horz_28 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_28 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (6 14)  (1732 46)  (1732 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (8 15)  (1734 47)  (1734 47)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_17_1

 (3 4)  (877 20)  (877 20)  routing T_17_1.sp12_v_t_23 <X> T_17_1.sp12_h_r_0


LogicTile_18_1

 (3 4)  (931 20)  (931 20)  routing T_18_1.sp12_v_t_23 <X> T_18_1.sp12_h_r_0


LogicTile_26_1

 (2 8)  (1350 24)  (1350 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_1

 (2 12)  (1404 28)  (1404 28)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_1

 (5 0)  (1515 16)  (1515 16)  routing T_29_1.sp4_h_l_44 <X> T_29_1.sp4_h_r_0
 (4 1)  (1514 17)  (1514 17)  routing T_29_1.sp4_h_l_44 <X> T_29_1.sp4_h_r_0
 (19 6)  (1529 22)  (1529 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_1

 (8 8)  (1572 24)  (1572 24)  routing T_30_1.sp4_h_l_46 <X> T_30_1.sp4_h_r_7
 (10 8)  (1574 24)  (1574 24)  routing T_30_1.sp4_h_l_46 <X> T_30_1.sp4_h_r_7


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 18)  (1734 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (12 2)  (1738 18)  (1738 18)  routing T_33_1.span4_horz_31 <X> T_33_1.span4_vert_t_13
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (12 6)  (1738 22)  (1738 22)  routing T_33_1.span4_horz_37 <X> T_33_1.span4_vert_t_14
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 30)  (1734 30)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g1_7
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (5 2)  (197 12)  (197 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (6 2)  (198 12)  (198 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (7 2)  (199 12)  (199 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (200 13)  (200 13)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_3 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (5 9)  (305 6)  (305 6)  routing T_6_0.span4_vert_16 <X> T_6_0.lc_trk_g1_0
 (6 9)  (306 6)  (306 6)  routing T_6_0.span4_vert_16 <X> T_6_0.lc_trk_g1_0
 (7 9)  (307 6)  (307 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_0 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (4 4)  (412 11)  (412 11)  routing T_8_0.span12_vert_4 <X> T_8_0.lc_trk_g0_4
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g0_4 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (4 5)  (412 10)  (412 10)  routing T_8_0.span12_vert_4 <X> T_8_0.lc_trk_g0_4
 (5 5)  (413 10)  (413 10)  routing T_8_0.span12_vert_4 <X> T_8_0.lc_trk_g0_4
 (7 5)  (415 10)  (415 10)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_4 lc_trk_g0_4
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (563 11)  (563 11)  routing T_11_0.span4_horz_r_5 <X> T_11_0.lc_trk_g0_5
 (7 4)  (565 11)  (565 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (8 5)  (566 10)  (566 10)  routing T_11_0.span4_horz_r_5 <X> T_11_0.lc_trk_g0_5
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_5 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (5 2)  (617 12)  (617 12)  routing T_12_0.span4_vert_27 <X> T_12_0.lc_trk_g0_3
 (6 2)  (618 12)  (618 12)  routing T_12_0.span4_vert_27 <X> T_12_0.lc_trk_g0_3
 (7 2)  (619 12)  (619 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (4 3)  (616 13)  (616 13)  routing T_12_0.span12_vert_18 <X> T_12_0.lc_trk_g0_2
 (6 3)  (618 13)  (618 13)  routing T_12_0.span12_vert_18 <X> T_12_0.lc_trk_g0_2
 (7 3)  (619 13)  (619 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (8 3)  (620 13)  (620 13)  routing T_12_0.span4_vert_27 <X> T_12_0.lc_trk_g0_3
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g0_2 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_3 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (12 2)  (742 12)  (742 12)  routing T_14_0.span4_vert_31 <X> T_14_0.span4_horz_l_13
 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (5 4)  (779 11)  (779 11)  routing T_15_0.span4_vert_37 <X> T_15_0.lc_trk_g0_5
 (6 4)  (780 11)  (780 11)  routing T_15_0.span4_vert_37 <X> T_15_0.lc_trk_g0_5
 (7 4)  (781 11)  (781 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (782 11)  (782 11)  routing T_15_0.span4_vert_37 <X> T_15_0.lc_trk_g0_5
 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_5 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (6 10)  (834 4)  (834 4)  routing T_16_0.span12_vert_19 <X> T_16_0.lc_trk_g1_3
 (7 10)  (835 4)  (835 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (8 11)  (836 5)  (836 5)  routing T_16_0.span12_vert_19 <X> T_16_0.lc_trk_g1_3
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (12 4)  (908 11)  (908 11)  routing T_17_0.lc_trk_g1_5 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g1_5 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (6 12)  (892 3)  (892 3)  routing T_17_0.span4_vert_13 <X> T_17_0.lc_trk_g1_5
 (7 12)  (893 3)  (893 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (894 3)  (894 3)  routing T_17_0.span4_vert_13 <X> T_17_0.lc_trk_g1_5
 (8 13)  (894 2)  (894 2)  routing T_17_0.span4_vert_13 <X> T_17_0.lc_trk_g1_5


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (1052 2)  (1052 2)  routing T_20_0.span4_vert_28 <X> T_20_0.lc_trk_g1_4
 (5 13)  (1053 2)  (1053 2)  routing T_20_0.span4_vert_28 <X> T_20_0.lc_trk_g1_4
 (6 13)  (1054 2)  (1054 2)  routing T_20_0.span4_vert_28 <X> T_20_0.lc_trk_g1_4
 (7 13)  (1055 2)  (1055 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (6 6)  (1162 8)  (1162 8)  routing T_22_0.span12_vert_23 <X> T_22_0.lc_trk_g0_7
 (7 6)  (1163 8)  (1163 8)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_23 lc_trk_g0_7
 (8 7)  (1164 9)  (1164 9)  routing T_22_0.span12_vert_23 <X> T_22_0.lc_trk_g0_7
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1268 14)  (1268 14)  routing T_24_0.span12_vert_16 <X> T_24_0.lc_trk_g0_0
 (6 1)  (1270 14)  (1270 14)  routing T_24_0.span12_vert_16 <X> T_24_0.lc_trk_g0_0
 (7 1)  (1271 14)  (1271 14)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_16 lc_trk_g0_0
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 6)  (1269 8)  (1269 8)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (6 6)  (1270 8)  (1270 8)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (7 6)  (1271 8)  (1271 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (1272 8)  (1272 8)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (8 7)  (1272 9)  (1272 9)  routing T_24_0.span4_vert_47 <X> T_24_0.lc_trk_g0_7
 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1287 2)  (1287 2)  routing T_24_0.span4_vert_43 <X> T_24_0.span4_horz_r_3
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (13 3)  (1341 13)  (1341 13)  routing T_25_0.span4_vert_31 <X> T_25_0.span4_horz_r_1
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 11)  (1341 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1323 0)  (1323 0)  routing T_25_0.span4_horz_r_7 <X> T_25_0.lc_trk_g1_7
 (7 14)  (1325 0)  (1325 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (1326 1)  (1326 1)  routing T_25_0.span4_horz_r_7 <X> T_25_0.lc_trk_g1_7


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_5 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g1_5 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (5 12)  (1473 3)  (1473 3)  routing T_28_0.span4_horz_r_13 <X> T_28_0.lc_trk_g1_5
 (7 12)  (1475 3)  (1475 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1476 3)  (1476 3)  routing T_28_0.span4_horz_r_13 <X> T_28_0.lc_trk_g1_5


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (4 10)  (1526 4)  (1526 4)  routing T_29_0.span4_vert_34 <X> T_29_0.lc_trk_g1_2
 (12 10)  (1544 4)  (1544 4)  routing T_29_0.lc_trk_g1_2 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (5 11)  (1527 5)  (1527 5)  routing T_29_0.span4_vert_34 <X> T_29_0.lc_trk_g1_2
 (6 11)  (1528 5)  (1528 5)  routing T_29_0.span4_vert_34 <X> T_29_0.lc_trk_g1_2
 (7 11)  (1529 5)  (1529 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g1_2 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1545 2)  (1545 2)  routing T_29_0.span4_vert_19 <X> T_29_0.span4_horz_r_3
 (14 13)  (1546 2)  (1546 2)  routing T_29_0.span4_vert_19 <X> T_29_0.span4_horz_r_3
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


