GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\Radar_VHDL\gowin\ul\src\main.v'
Compiling module 'Main'("F:\Radar_VHDL\gowin\ul\src\main.v":2)
Compiling module 'trigger_cnt'("F:\Radar_VHDL\gowin\ul\src\main.v":22)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("F:\Radar_VHDL\gowin\ul\src\main.v":40)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("F:\Radar_VHDL\gowin\ul\src\main.v":51)
Compiling module 'echo_cnt'("F:\Radar_VHDL\gowin\ul\src\main.v":64)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 18("F:\Radar_VHDL\gowin\ul\src\main.v":86)
Compiling module 'distance_cal'("F:\Radar_VHDL\gowin\ul\src\main.v":106)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Radar_VHDL\gowin\ul\src\main.v":120)
WARN  (EX3791) : Expression size 51 truncated to fit in target size 4("F:\Radar_VHDL\gowin\ul\src\main.v":122)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 4 for port 'distance_cm_10'("F:\Radar_VHDL\gowin\ul\src\main.v":16)
Compiling module 'seg7'("F:\Radar_VHDL\gowin\ul\src\main.v":127)
Compiling module 'clkforServo'("F:\Radar_VHDL\gowin\ul\src\main.v":159)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("F:\Radar_VHDL\gowin\ul\src\main.v":174)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("F:\Radar_VHDL\gowin\ul\src\main.v":191)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("F:\Radar_VHDL\gowin\ul\src\main.v":193)
WARN  (EX1998) : Net 'control[4]' does not have a driver("F:\Radar_VHDL\gowin\ul\src\main.v":167)
NOTE  (EX0101) : Current top module is "Main"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\Radar_VHDL\gowin\ul\impl\gwsynthesis\ul.vg" completed
[100%] Generate report file "F:\Radar_VHDL\gowin\ul\impl\gwsynthesis\ul_syn.rpt.html" completed
GowinSynthesis finish
