

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Tue Jul 30 23:06:39 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.682 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_makeSuperPoint_alignedToLine7_fu_376  |makeSuperPoint_alignedToLine7  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_wedgePatch_init_fu_393                |wedgePatch_init                |      219|      220|  2.190 us|  2.200 us|  219|  220|     none|
        |grp_add_patch5_fu_402                     |add_patch5                     |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                                     Loop Name                                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter             |      160|      160|         1|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_makeSuperpoint_loop                                                                                                      |        ?|        ?|         ?|          -|          -|     5|        no|
        |- makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter                 |      160|      160|         1|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength  |      120|      120|         1|          1|          1|   120|       yes|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      466|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|     0|     1875|     5586|    -|
|Memory               |        2|     -|       32|       65|    -|
|Multiplexer          |        -|     -|        -|      458|    -|
|Register             |        -|     -|       93|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|     0|     2000|     6575|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |grp_add_patch5_fu_402                     |add_patch5                     |        0|   0|  249|  1341|    0|
    |grp_makeSuperPoint_alignedToLine7_fu_376  |makeSuperPoint_alignedToLine7  |        1|   0|  847|  1923|    0|
    |grp_wedgePatch_init_fu_393                |wedgePatch_init                |        0|   0|  779|  2322|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                                     |                               |        1|   0| 1875|  5586|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                      Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NPpatches_parameters_V_U   |makePatch_alignedToLine_NPpatches_parameters_V   |        0|  32|  65|    0|   120|   32|     1|         3840|
    |NPpatches_superpoints_V_U  |makePatch_alignedToLine_NPpatches_superpoints_V  |        1|   0|   0|    0|   160|   32|     1|         5120|
    |init_patch_V_U             |makePatch_alignedToLine_init_patch_V             |        1|   0|   0|    0|   160|   32|     1|         5120|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                 |        2|  32|  65|    0|   440|   96|     3|        14080|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1414_1_fu_415_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1414_fu_427_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1420_1_fu_550_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1420_fu_485_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1426_fu_544_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1431_1_fu_533_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1431_fu_517_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1440_fu_564_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1457_1_fu_576_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1457_fu_588_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1463_1_fu_711_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1463_fu_646_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1469_fu_705_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1474_1_fu_694_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1474_fu_678_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1487_1_fu_725_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1487_fu_737_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1493_1_fu_880_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln1493_fu_795_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1499_fu_874_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1504_1_fu_863_p2     |         +|   0|  0|  16|           7|           7|
    |add_ln1504_fu_827_p2       |         +|   0|  0|  13|           6|           6|
    |sub_ln1504_fu_853_p2       |         -|   0|  0|  16|           7|           7|
    |and_ln1414_fu_479_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1457_fu_640_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1487_fu_789_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1414_fu_421_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1420_fu_433_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1426_fu_473_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1440_fu_570_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln1457_fu_582_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1463_fu_594_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1469_fu_634_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1487_fu_731_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln1493_fu_743_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln1499_fu_783_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln1420_fu_491_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1463_fu_652_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1493_fu_801_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln1414_1_fu_447_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1414_fu_439_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1420_1_fu_505_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1420_2_fu_556_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1420_fu_497_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1457_1_fu_608_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1457_fu_600_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1463_1_fu_666_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1463_2_fu_717_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1463_fu_658_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1487_1_fu_757_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1487_fu_749_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln1493_1_fu_815_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1493_2_fu_886_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln1493_fu_807_p3    |    select|   0|  0|   3|           1|           1|
    |xor_ln1414_fu_467_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1457_fu_628_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1487_fu_777_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 466|         204|         161|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |NPpatches_parameters_V_address0   |  20|          4|    7|         28|
    |NPpatches_parameters_V_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_we1        |   9|          2|    1|          2|
    |NPpatches_superpoints_V_address0  |  20|          4|    8|         32|
    |NPpatches_superpoints_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_V_ce1       |   9|          2|    1|          2|
    |NPpatches_superpoints_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_V_we0       |  14|          3|    1|          3|
    |a_reg_210                         |   9|          2|    3|          6|
    |ap_NS_fsm                         |  65|         13|    1|         13|
    |b_1_reg_277                       |   9|          2|    3|          6|
    |b_2_reg_332                       |   9|          2|    3|          6|
    |b_reg_232                         |   9|          2|    5|         10|
    |c_1_reg_299                       |   9|          2|    5|         10|
    |c_2_reg_354                       |   9|          2|    3|          6|
    |c_reg_243                         |   9|          2|    2|          4|
    |d_1_reg_365                       |   9|          2|    3|          6|
    |d_reg_310                         |   9|          2|    2|          4|
    |i_reg_254                         |   9|          2|    3|          6|
    |indvar_flatten13_reg_199          |   9|          2|    8|         16|
    |indvar_flatten21_reg_288          |   9|          2|    7|         14|
    |indvar_flatten35_reg_266          |   9|          2|    8|         16|
    |indvar_flatten43_reg_343          |   9|          2|    6|         12|
    |indvar_flatten57_reg_321          |   9|          2|    7|         14|
    |indvar_flatten_reg_221            |   9|          2|    7|         14|
    |init_patch_V_address0             |  20|          4|    8|         32|
    |init_patch_V_ce0                  |  20|          4|    1|          4|
    |init_patch_V_d0                   |  14|          3|   32|         96|
    |init_patch_V_we0                  |  14|          3|    1|          3|
    |n_patches_o                       |   9|          2|    8|         16|
    |n_patches_o_ap_vld                |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 458|         97|  213|        588|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |a_reg_210                                              |   3|   0|    3|          0|
    |add_ln1440_reg_932                                     |   3|   0|    3|          0|
    |ap_CS_fsm                                              |  12|   0|   12|          0|
    |b_1_reg_277                                            |   3|   0|    3|          0|
    |b_2_reg_332                                            |   3|   0|    3|          0|
    |b_reg_232                                              |   5|   0|    5|          0|
    |c_1_reg_299                                            |   5|   0|    5|          0|
    |c_2_reg_354                                            |   3|   0|    3|          0|
    |c_reg_243                                              |   2|   0|    2|          0|
    |d_1_reg_365                                            |   3|   0|    3|          0|
    |d_reg_310                                              |   2|   0|    2|          0|
    |grp_add_patch5_fu_402_ap_start_reg                     |   1|   0|    1|          0|
    |grp_makeSuperPoint_alignedToLine7_fu_376_ap_start_reg  |   1|   0|    1|          0|
    |grp_wedgePatch_init_fu_393_ap_start_reg                |   1|   0|    1|          0|
    |i_reg_254                                              |   3|   0|    3|          0|
    |indvar_flatten13_reg_199                               |   8|   0|    8|          0|
    |indvar_flatten21_reg_288                               |   7|   0|    7|          0|
    |indvar_flatten35_reg_266                               |   8|   0|    8|          0|
    |indvar_flatten43_reg_343                               |   6|   0|    6|          0|
    |indvar_flatten57_reg_321                               |   7|   0|    7|          0|
    |indvar_flatten_reg_221                                 |   7|   0|    7|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  93|   0|   93|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|n_patches_i                   |   in|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o                   |  out|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o_ap_vld            |  out|    1|     ap_ovld|                n_patches|       pointer|
|GDn_points_address0           |  out|    3|   ap_memory|               GDn_points|         array|
|GDn_points_ce0                |  out|    1|   ap_memory|               GDn_points|         array|
|GDn_points_q0                 |   in|   32|   ap_memory|               GDn_points|         array|
|z_top                         |   in|   32|     ap_none|                    z_top|        scalar|
|p_read                        |   in|   32|     ap_none|                   p_read|        scalar|
|GDarrayDecoded_address0       |  out|   12|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_ce0            |  out|    1|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_q0             |   in|   32|   ap_memory|           GDarrayDecoded|         array|
|patches_superpoints_address0  |  out|   12|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_d0        |  out|   32|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_q0        |   in|   32|   ap_memory|      patches_superpoints|         array|
|patches_parameters_address0   |  out|   12|   ap_memory|       patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|       patches_parameters|         array|
|patches_parameters_q0         |   in|   32|   ap_memory|       patches_parameters|         array|
+------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 6 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 13 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 14 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.19ns)   --->   "%init_patch_V = alloca i64 1" [patchMaker.cpp:1406]   --->   Operation 16 'alloca' 'init_patch_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 17 [1/1] (1.19ns)   --->   "%NPpatches_superpoints_V = alloca i64 1" [patchMaker.cpp:1449]   --->   Operation 17 'alloca' 'NPpatches_superpoints_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "%NPpatches_parameters_V = alloca i64 1" [patchMaker.cpp:1479]   --->   Operation 18 'alloca' 'NPpatches_parameters_V' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln1414 = br void" [patchMaker.cpp:1414]   --->   Operation 19 'br' 'br_ln1414' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.46>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln1414_1, void %.split20" [patchMaker.cpp:1414]   --->   Operation 20 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln1414_1, void %.split20" [patchMaker.cpp:1414]   --->   Operation 21 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln1420_2, void %.split20" [patchMaker.cpp:1420]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%b = phi i5 0, void, i5 %select_ln1420_1, void %.split20" [patchMaker.cpp:1420]   --->   Operation 23 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %add_ln1426, void %.split20" [patchMaker.cpp:1426]   --->   Operation 24 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln1414_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:1414]   --->   Operation 25 'add' 'add_ln1414_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.58ns)   --->   "%icmp_ln1414 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:1414]   --->   Operation 27 'icmp' 'icmp_ln1414' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1414 = br i1 %icmp_ln1414, void %.split20, void %.preheader2.preheader" [patchMaker.cpp:1414]   --->   Operation 28 'br' 'br_ln1414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.57ns)   --->   "%add_ln1414 = add i3 %a, i3 1" [patchMaker.cpp:1414]   --->   Operation 29 'add' 'add_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.59ns)   --->   "%icmp_ln1420 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:1420]   --->   Operation 32 'icmp' 'icmp_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln1414 = select i1 %icmp_ln1420, i5 0, i5 %b" [patchMaker.cpp:1414]   --->   Operation 33 'select' 'select_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln1414_1 = select i1 %icmp_ln1420, i3 %add_ln1414, i3 %a" [patchMaker.cpp:1414]   --->   Operation 34 'select' 'select_ln1414_1' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1414_1, i4 0" [patchMaker.cpp:1431]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1420 = zext i7 %tmp" [patchMaker.cpp:1420]   --->   Operation 36 'zext' 'zext_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln1414)   --->   "%xor_ln1414 = xor i1 %icmp_ln1420, i1 1" [patchMaker.cpp:1414]   --->   Operation 38 'xor' 'xor_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.34ns)   --->   "%icmp_ln1426 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:1426]   --->   Operation 39 'icmp' 'icmp_ln1426' <Predicate = (!icmp_ln1414)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1414 = and i1 %icmp_ln1426, i1 %xor_ln1414" [patchMaker.cpp:1414]   --->   Operation 40 'and' 'and_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln1420 = add i5 %select_ln1414, i5 1" [patchMaker.cpp:1420]   --->   Operation 41 'add' 'add_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln1420)   --->   "%or_ln1420 = or i1 %and_ln1414, i1 %icmp_ln1420" [patchMaker.cpp:1420]   --->   Operation 43 'or' 'or_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1420 = select i1 %or_ln1420, i2 0, i2 %c" [patchMaker.cpp:1420]   --->   Operation 44 'select' 'select_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.27ns)   --->   "%select_ln1420_1 = select i1 %and_ln1414, i5 %add_ln1420, i5 %select_ln1414" [patchMaker.cpp:1420]   --->   Operation 45 'select' 'select_ln1420_1' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1431 = zext i5 %select_ln1420_1" [patchMaker.cpp:1431]   --->   Operation 46 'zext' 'zext_ln1431' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln1431 = add i8 %zext_ln1420, i8 %zext_ln1431" [patchMaker.cpp:1431]   --->   Operation 47 'add' 'add_ln1431' <Predicate = (!icmp_ln1414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln1431_1)   --->   "%empty_34 = shl i8 %add_ln1431, i8 1" [patchMaker.cpp:1431]   --->   Operation 48 'shl' 'empty_34' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln1431_1)   --->   "%zext_ln1431_1 = zext i2 %select_ln1420" [patchMaker.cpp:1431]   --->   Operation 50 'zext' 'zext_ln1431_1' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1431_1 = add i8 %empty_34, i8 %zext_ln1431_1" [patchMaker.cpp:1431]   --->   Operation 51 'add' 'add_ln1431_1' <Predicate = (!icmp_ln1414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1431_2 = zext i8 %add_ln1431_1" [patchMaker.cpp:1431]   --->   Operation 52 'zext' 'zext_ln1431_2' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%init_patch_V_addr = getelementptr i32 %init_patch_V, i64 0, i64 %zext_ln1431_2" [patchMaker.cpp:1431]   --->   Operation 53 'getelementptr' 'init_patch_V_addr' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln1426 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [patchMaker.cpp:1426]   --->   Operation 54 'specloopname' 'specloopname_ln1426' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.19ns)   --->   "%store_ln1431 = store i32 0, i8 %init_patch_V_addr" [patchMaker.cpp:1431]   --->   Operation 55 'store' 'store_ln1431' <Predicate = (!icmp_ln1414)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 56 [1/1] (0.43ns)   --->   "%add_ln1426 = add i2 %select_ln1420, i2 1" [patchMaker.cpp:1426]   --->   Operation 56 'add' 'add_ln1426' <Predicate = (!icmp_ln1414)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln1420_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:1420]   --->   Operation 57 'add' 'add_ln1420_1' <Predicate = (!icmp_ln1414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.30ns)   --->   "%select_ln1420_2 = select i1 %icmp_ln1420, i7 1, i7 %add_ln1420_1" [patchMaker.cpp:1420]   --->   Operation 58 'select' 'select_ln1420_2' <Predicate = (!icmp_ln1414)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln1440 = br void %.preheader2" [patchMaker.cpp:1440]   --->   Operation 60 'br' 'br_ln1440' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln1440, void %.split14, i3 0, void %.preheader2.preheader" [patchMaker.cpp:1440]   --->   Operation 61 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.57ns)   --->   "%add_ln1440 = add i3 %i, i3 1" [patchMaker.cpp:1440]   --->   Operation 62 'add' 'add_ln1440' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.49ns)   --->   "%icmp_ln1440 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:1440]   --->   Operation 63 'icmp' 'icmp_ln1440' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 64 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln1440 = br i1 %icmp_ln1440, void %.split14, void %.preheader1.preheader.preheader" [patchMaker.cpp:1440]   --->   Operation 65 'br' 'br_ln1440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (0.69ns)   --->   "%call_ln1445 = call void @makeSuperPoint_alignedToLine7, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %p_read_1, i32 %init_patch_V, i32 %GDarrayDecoded, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:1445]   --->   Operation 66 'call' 'call_ln1445' <Predicate = (!icmp_ln1440)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln1457 = br void %.preheader1.preheader" [patchMaker.cpp:1457]   --->   Operation 67 'br' 'br_ln1457' <Predicate = (icmp_ln1440)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln1440 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [patchMaker.cpp:1440]   --->   Operation 68 'specloopname' 'specloopname_ln1440' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln1445 = call void @makeSuperPoint_alignedToLine7, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %p_read_1, i32 %init_patch_V, i32 %GDarrayDecoded, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:1445]   --->   Operation 69 'call' 'call_ln1445' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.46>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %add_ln1457_1, void %.preheader1, i8 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1457]   --->   Operation 71 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%b_1 = phi i3 %select_ln1457_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1457]   --->   Operation 72 'phi' 'b_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %select_ln1463_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1463]   --->   Operation 73 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%c_1 = phi i5 %select_ln1463_1, void %.preheader1, i5 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1463]   --->   Operation 74 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%d = phi i2 %add_ln1469, void %.preheader1, i2 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1469]   --->   Operation 75 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln1457_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:1457]   --->   Operation 76 'add' 'add_ln1457_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.58ns)   --->   "%icmp_ln1457 = icmp_eq  i8 %indvar_flatten35, i8 160" [patchMaker.cpp:1457]   --->   Operation 78 'icmp' 'icmp_ln1457' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln1457 = br i1 %icmp_ln1457, void %.preheader1, void %.preheader.preheader.preheader" [patchMaker.cpp:1457]   --->   Operation 79 'br' 'br_ln1457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.57ns)   --->   "%add_ln1457 = add i3 %b_1, i3 1" [patchMaker.cpp:1457]   --->   Operation 80 'add' 'add_ln1457' <Predicate = (!icmp_ln1457)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 82 'speclooptripcount' 'empty_36' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.59ns)   --->   "%icmp_ln1463 = icmp_eq  i7 %indvar_flatten21, i7 32" [patchMaker.cpp:1463]   --->   Operation 83 'icmp' 'icmp_ln1463' <Predicate = (!icmp_ln1457)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.27ns)   --->   "%select_ln1457 = select i1 %icmp_ln1463, i5 0, i5 %c_1" [patchMaker.cpp:1457]   --->   Operation 84 'select' 'select_ln1457' <Predicate = (!icmp_ln1457)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.27ns)   --->   "%select_ln1457_1 = select i1 %icmp_ln1463, i3 %add_ln1457, i3 %b_1" [patchMaker.cpp:1457]   --->   Operation 85 'select' 'select_ln1457_1' <Predicate = (!icmp_ln1457)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1457_1, i4 0" [patchMaker.cpp:1474]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1463 = zext i7 %tmp_s" [patchMaker.cpp:1463]   --->   Operation 87 'zext' 'zext_ln1463' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln1457)   --->   "%xor_ln1457 = xor i1 %icmp_ln1463, i1 1" [patchMaker.cpp:1457]   --->   Operation 89 'xor' 'xor_ln1457' <Predicate = (!icmp_ln1457)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.34ns)   --->   "%icmp_ln1469 = icmp_eq  i2 %d, i2 2" [patchMaker.cpp:1469]   --->   Operation 90 'icmp' 'icmp_ln1469' <Predicate = (!icmp_ln1457)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1457 = and i1 %icmp_ln1469, i1 %xor_ln1457" [patchMaker.cpp:1457]   --->   Operation 91 'and' 'and_ln1457' <Predicate = (!icmp_ln1457)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.70ns)   --->   "%add_ln1463 = add i5 %select_ln1457, i5 1" [patchMaker.cpp:1463]   --->   Operation 92 'add' 'add_ln1463' <Predicate = (!icmp_ln1457)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 93 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln1463)   --->   "%or_ln1463 = or i1 %and_ln1457, i1 %icmp_ln1463" [patchMaker.cpp:1463]   --->   Operation 94 'or' 'or_ln1463' <Predicate = (!icmp_ln1457)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1463 = select i1 %or_ln1463, i2 0, i2 %d" [patchMaker.cpp:1463]   --->   Operation 95 'select' 'select_ln1463' <Predicate = (!icmp_ln1457)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.27ns)   --->   "%select_ln1463_1 = select i1 %and_ln1457, i5 %add_ln1463, i5 %select_ln1457" [patchMaker.cpp:1463]   --->   Operation 96 'select' 'select_ln1463_1' <Predicate = (!icmp_ln1457)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1474 = zext i5 %select_ln1463_1" [patchMaker.cpp:1474]   --->   Operation 97 'zext' 'zext_ln1474' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln1474 = add i8 %zext_ln1463, i8 %zext_ln1474" [patchMaker.cpp:1474]   --->   Operation 98 'add' 'add_ln1474' <Predicate = (!icmp_ln1457)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln1474_1)   --->   "%empty_37 = shl i8 %add_ln1474, i8 1" [patchMaker.cpp:1474]   --->   Operation 99 'shl' 'empty_37' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln1474_1)   --->   "%zext_ln1474_1 = zext i2 %select_ln1463" [patchMaker.cpp:1474]   --->   Operation 101 'zext' 'zext_ln1474_1' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1474_1 = add i8 %empty_37, i8 %zext_ln1474_1" [patchMaker.cpp:1474]   --->   Operation 102 'add' 'add_ln1474_1' <Predicate = (!icmp_ln1457)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1474_2 = zext i8 %add_ln1474_1" [patchMaker.cpp:1474]   --->   Operation 103 'zext' 'zext_ln1474_2' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_V_addr = getelementptr i32 %NPpatches_superpoints_V, i64 0, i64 %zext_ln1474_2" [patchMaker.cpp:1474]   --->   Operation 104 'getelementptr' 'NPpatches_superpoints_V_addr' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln1469 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [patchMaker.cpp:1469]   --->   Operation 105 'specloopname' 'specloopname_ln1469' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.19ns)   --->   "%store_ln1474 = store i32 0, i8 %NPpatches_superpoints_V_addr" [patchMaker.cpp:1474]   --->   Operation 106 'store' 'store_ln1474' <Predicate = (!icmp_ln1457)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 107 [1/1] (0.43ns)   --->   "%add_ln1469 = add i2 %select_ln1463, i2 1" [patchMaker.cpp:1469]   --->   Operation 107 'add' 'add_ln1469' <Predicate = (!icmp_ln1457)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln1463_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:1463]   --->   Operation 108 'add' 'add_ln1463_1' <Predicate = (!icmp_ln1457)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.30ns)   --->   "%select_ln1463_2 = select i1 %icmp_ln1463, i7 1, i7 %add_ln1463_1" [patchMaker.cpp:1463]   --->   Operation 109 'select' 'select_ln1463_2' <Predicate = (!icmp_ln1457)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln1457)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.38>
ST_7 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln1487 = br void %.preheader.preheader" [patchMaker.cpp:1487]   --->   Operation 111 'br' 'br_ln1487' <Predicate = true> <Delay = 0.38>

State 8 <SV = 6> <Delay = 3.77>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i7 %add_ln1487_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1487]   --->   Operation 112 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%b_2 = phi i3 %select_ln1487_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1487]   --->   Operation 113 'phi' 'b_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i6 %select_ln1493_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1493]   --->   Operation 114 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%c_2 = phi i3 %select_ln1493_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1493]   --->   Operation 115 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%d_1 = phi i3 %add_ln1499, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1499]   --->   Operation 116 'phi' 'd_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln1487_1 = add i7 %indvar_flatten57, i7 1" [patchMaker.cpp:1487]   --->   Operation 117 'add' 'add_ln1487_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.59ns)   --->   "%icmp_ln1487 = icmp_eq  i7 %indvar_flatten57, i7 120" [patchMaker.cpp:1487]   --->   Operation 119 'icmp' 'icmp_ln1487' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln1487 = br i1 %icmp_ln1487, void %.preheader, void" [patchMaker.cpp:1487]   --->   Operation 120 'br' 'br_ln1487' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.57ns)   --->   "%add_ln1487 = add i3 %b_2, i3 1" [patchMaker.cpp:1487]   --->   Operation 121 'add' 'add_ln1487' <Predicate = (!icmp_ln1487)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 123 'speclooptripcount' 'empty_38' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.61ns)   --->   "%icmp_ln1493 = icmp_eq  i6 %indvar_flatten43, i6 24" [patchMaker.cpp:1493]   --->   Operation 124 'icmp' 'icmp_ln1493' <Predicate = (!icmp_ln1487)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.27ns)   --->   "%select_ln1487 = select i1 %icmp_ln1493, i3 0, i3 %c_2" [patchMaker.cpp:1487]   --->   Operation 125 'select' 'select_ln1487' <Predicate = (!icmp_ln1487)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.27ns)   --->   "%select_ln1487_1 = select i1 %icmp_ln1493, i3 %add_ln1487, i3 %b_2" [patchMaker.cpp:1487]   --->   Operation 126 'select' 'select_ln1487_1' <Predicate = (!icmp_ln1487)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln1487_1, i2 0" [patchMaker.cpp:1504]   --->   Operation 127 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1493 = zext i5 %tmp_1" [patchMaker.cpp:1493]   --->   Operation 128 'zext' 'zext_ln1493' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln1487)   --->   "%xor_ln1487 = xor i1 %icmp_ln1493, i1 1" [patchMaker.cpp:1487]   --->   Operation 130 'xor' 'xor_ln1487' <Predicate = (!icmp_ln1487)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.49ns)   --->   "%icmp_ln1499 = icmp_eq  i3 %d_1, i3 6" [patchMaker.cpp:1499]   --->   Operation 131 'icmp' 'icmp_ln1499' <Predicate = (!icmp_ln1487)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1487 = and i1 %icmp_ln1499, i1 %xor_ln1487" [patchMaker.cpp:1487]   --->   Operation 132 'and' 'and_ln1487' <Predicate = (!icmp_ln1487)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.57ns)   --->   "%add_ln1493 = add i3 %select_ln1487, i3 1" [patchMaker.cpp:1493]   --->   Operation 133 'add' 'add_ln1493' <Predicate = (!icmp_ln1487)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln1493)   --->   "%or_ln1493 = or i1 %and_ln1487, i1 %icmp_ln1493" [patchMaker.cpp:1493]   --->   Operation 135 'or' 'or_ln1493' <Predicate = (!icmp_ln1487)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1493 = select i1 %or_ln1493, i3 0, i3 %d_1" [patchMaker.cpp:1493]   --->   Operation 136 'select' 'select_ln1493' <Predicate = (!icmp_ln1487)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.27ns)   --->   "%select_ln1493_1 = select i1 %and_ln1487, i3 %add_ln1493, i3 %select_ln1487" [patchMaker.cpp:1493]   --->   Operation 137 'select' 'select_ln1493_1' <Predicate = (!icmp_ln1487)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1504 = zext i3 %select_ln1493_1" [patchMaker.cpp:1504]   --->   Operation 138 'zext' 'zext_ln1504' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln1504 = add i6 %zext_ln1493, i6 %zext_ln1504" [patchMaker.cpp:1504]   --->   Operation 139 'add' 'add_ln1504' <Predicate = (!icmp_ln1487)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1504 = trunc i6 %add_ln1504" [patchMaker.cpp:1504]   --->   Operation 140 'trunc' 'trunc_ln1504' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln1504, i3 0" [patchMaker.cpp:1504]   --->   Operation 141 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln1504, i1 0" [patchMaker.cpp:1504]   --->   Operation 142 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1504 = sub i7 %p_shl_cast, i7 %p_shl1_cast" [patchMaker.cpp:1504]   --->   Operation 143 'sub' 'sub_ln1504' <Predicate = (!icmp_ln1487)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 144 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1504_1 = zext i3 %select_ln1493" [patchMaker.cpp:1504]   --->   Operation 145 'zext' 'zext_ln1504_1' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1504_1 = add i7 %sub_ln1504, i7 %zext_ln1504_1" [patchMaker.cpp:1504]   --->   Operation 146 'add' 'add_ln1504_1' <Predicate = (!icmp_ln1487)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1504_2 = zext i7 %add_ln1504_1" [patchMaker.cpp:1504]   --->   Operation 147 'zext' 'zext_ln1504_2' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_addr = getelementptr i32 %NPpatches_parameters_V, i64 0, i64 %zext_ln1504_2" [patchMaker.cpp:1504]   --->   Operation 148 'getelementptr' 'NPpatches_parameters_V_addr' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln1499 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [patchMaker.cpp:1499]   --->   Operation 149 'specloopname' 'specloopname_ln1499' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.60ns)   --->   "%store_ln1504 = store i32 0, i7 %NPpatches_parameters_V_addr" [patchMaker.cpp:1504]   --->   Operation 150 'store' 'store_ln1504' <Predicate = (!icmp_ln1487)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_8 : Operation 151 [1/1] (0.57ns)   --->   "%add_ln1499 = add i3 %select_ln1493, i3 1" [patchMaker.cpp:1499]   --->   Operation 151 'add' 'add_ln1499' <Predicate = (!icmp_ln1487)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.70ns)   --->   "%add_ln1493_1 = add i6 %indvar_flatten43, i6 1" [patchMaker.cpp:1493]   --->   Operation 152 'add' 'add_ln1493_1' <Predicate = (!icmp_ln1487)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.29ns)   --->   "%select_ln1493_2 = select i1 %icmp_ln1493, i6 1, i6 %add_ln1493_1" [patchMaker.cpp:1493]   --->   Operation 153 'select' 'select_ln1493_2' <Predicate = (!icmp_ln1487)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 154 'br' 'br_ln0' <Predicate = (!icmp_ln1487)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln1511 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i35 %radiiDivisionList" [patchMaker.cpp:1511]   --->   Operation 155 'call' 'call_ln1511' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 156 [1/2] (0.00ns)   --->   "%call_ln1511 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i35 %radiiDivisionList" [patchMaker.cpp:1511]   --->   Operation 156 'call' 'call_ln1511' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1514]   --->   Operation 157 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 3.10>
ST_11 : Operation 158 [2/2] (3.10ns)   --->   "%call_ln1514 = call void @add_patch5, i8 %n_patches, i8 %n_patches_read, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1514]   --->   Operation 158 'call' 'call_ln1514' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.70>
ST_12 : Operation 159 [1/2] (0.70ns)   --->   "%call_ln1514 = call void @add_patch5, i8 %n_patches, i8 %n_patches_read, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1514]   --->   Operation 159 'call' 'call_ln1514' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 160 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ z_top]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GDarrayDecoded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ radiiDivisionList]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1                     (read             ) [ 0011110000000]
z_top_read                   (read             ) [ 0011110000000]
specinterface_ln0            (specinterface    ) [ 0000000000000]
init_patch_V                 (alloca           ) [ 0011111111100]
NPpatches_superpoints_V      (alloca           ) [ 0011111111111]
NPpatches_parameters_V       (alloca           ) [ 0011111111111]
br_ln1414                    (br               ) [ 0110000000000]
indvar_flatten13             (phi              ) [ 0010000000000]
a                            (phi              ) [ 0010000000000]
indvar_flatten               (phi              ) [ 0010000000000]
b                            (phi              ) [ 0010000000000]
c                            (phi              ) [ 0010000000000]
add_ln1414_1                 (add              ) [ 0110000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
icmp_ln1414                  (icmp             ) [ 0010000000000]
br_ln1414                    (br               ) [ 0000000000000]
add_ln1414                   (add              ) [ 0000000000000]
specloopname_ln0             (specloopname     ) [ 0000000000000]
empty                        (speclooptripcount) [ 0000000000000]
icmp_ln1420                  (icmp             ) [ 0000000000000]
select_ln1414                (select           ) [ 0000000000000]
select_ln1414_1              (select           ) [ 0110000000000]
tmp                          (bitconcatenate   ) [ 0000000000000]
zext_ln1420                  (zext             ) [ 0000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
xor_ln1414                   (xor              ) [ 0000000000000]
icmp_ln1426                  (icmp             ) [ 0000000000000]
and_ln1414                   (and              ) [ 0000000000000]
add_ln1420                   (add              ) [ 0000000000000]
specloopname_ln0             (specloopname     ) [ 0000000000000]
or_ln1420                    (or               ) [ 0000000000000]
select_ln1420                (select           ) [ 0000000000000]
select_ln1420_1              (select           ) [ 0110000000000]
zext_ln1431                  (zext             ) [ 0000000000000]
add_ln1431                   (add              ) [ 0000000000000]
empty_34                     (shl              ) [ 0000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
zext_ln1431_1                (zext             ) [ 0000000000000]
add_ln1431_1                 (add              ) [ 0000000000000]
zext_ln1431_2                (zext             ) [ 0000000000000]
init_patch_V_addr            (getelementptr    ) [ 0000000000000]
specloopname_ln1426          (specloopname     ) [ 0000000000000]
store_ln1431                 (store            ) [ 0000000000000]
add_ln1426                   (add              ) [ 0110000000000]
add_ln1420_1                 (add              ) [ 0000000000000]
select_ln1420_2              (select           ) [ 0110000000000]
br_ln0                       (br               ) [ 0110000000000]
br_ln1440                    (br               ) [ 0001110000000]
i                            (phi              ) [ 0000110000000]
add_ln1440                   (add              ) [ 0001110000000]
icmp_ln1440                  (icmp             ) [ 0000111000000]
empty_35                     (speclooptripcount) [ 0000000000000]
br_ln1440                    (br               ) [ 0000000000000]
br_ln1457                    (br               ) [ 0000111000000]
specloopname_ln1440          (specloopname     ) [ 0000000000000]
call_ln1445                  (call             ) [ 0000000000000]
br_ln0                       (br               ) [ 0001110000000]
indvar_flatten35             (phi              ) [ 0000001000000]
b_1                          (phi              ) [ 0000001000000]
indvar_flatten21             (phi              ) [ 0000001000000]
c_1                          (phi              ) [ 0000001000000]
d                            (phi              ) [ 0000001000000]
add_ln1457_1                 (add              ) [ 0000101000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
icmp_ln1457                  (icmp             ) [ 0000001000000]
br_ln1457                    (br               ) [ 0000000000000]
add_ln1457                   (add              ) [ 0000000000000]
specloopname_ln0             (specloopname     ) [ 0000000000000]
empty_36                     (speclooptripcount) [ 0000000000000]
icmp_ln1463                  (icmp             ) [ 0000000000000]
select_ln1457                (select           ) [ 0000000000000]
select_ln1457_1              (select           ) [ 0000101000000]
tmp_s                        (bitconcatenate   ) [ 0000000000000]
zext_ln1463                  (zext             ) [ 0000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
xor_ln1457                   (xor              ) [ 0000000000000]
icmp_ln1469                  (icmp             ) [ 0000000000000]
and_ln1457                   (and              ) [ 0000000000000]
add_ln1463                   (add              ) [ 0000000000000]
specloopname_ln0             (specloopname     ) [ 0000000000000]
or_ln1463                    (or               ) [ 0000000000000]
select_ln1463                (select           ) [ 0000000000000]
select_ln1463_1              (select           ) [ 0000101000000]
zext_ln1474                  (zext             ) [ 0000000000000]
add_ln1474                   (add              ) [ 0000000000000]
empty_37                     (shl              ) [ 0000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
zext_ln1474_1                (zext             ) [ 0000000000000]
add_ln1474_1                 (add              ) [ 0000000000000]
zext_ln1474_2                (zext             ) [ 0000000000000]
NPpatches_superpoints_V_addr (getelementptr    ) [ 0000000000000]
specloopname_ln1469          (specloopname     ) [ 0000000000000]
store_ln1474                 (store            ) [ 0000000000000]
add_ln1469                   (add              ) [ 0000101000000]
add_ln1463_1                 (add              ) [ 0000000000000]
select_ln1463_2              (select           ) [ 0000101000000]
br_ln0                       (br               ) [ 0000101000000]
br_ln1487                    (br               ) [ 0000000110000]
indvar_flatten57             (phi              ) [ 0000000010000]
b_2                          (phi              ) [ 0000000010000]
indvar_flatten43             (phi              ) [ 0000000010000]
c_2                          (phi              ) [ 0000000010000]
d_1                          (phi              ) [ 0000000010000]
add_ln1487_1                 (add              ) [ 0000000110000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
icmp_ln1487                  (icmp             ) [ 0000000010000]
br_ln1487                    (br               ) [ 0000000000000]
add_ln1487                   (add              ) [ 0000000000000]
specloopname_ln0             (specloopname     ) [ 0000000000000]
empty_38                     (speclooptripcount) [ 0000000000000]
icmp_ln1493                  (icmp             ) [ 0000000000000]
select_ln1487                (select           ) [ 0000000000000]
select_ln1487_1              (select           ) [ 0000000110000]
tmp_1                        (bitconcatenate   ) [ 0000000000000]
zext_ln1493                  (zext             ) [ 0000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
xor_ln1487                   (xor              ) [ 0000000000000]
icmp_ln1499                  (icmp             ) [ 0000000000000]
and_ln1487                   (and              ) [ 0000000000000]
add_ln1493                   (add              ) [ 0000000000000]
specloopname_ln0             (specloopname     ) [ 0000000000000]
or_ln1493                    (or               ) [ 0000000000000]
select_ln1493                (select           ) [ 0000000000000]
select_ln1493_1              (select           ) [ 0000000110000]
zext_ln1504                  (zext             ) [ 0000000000000]
add_ln1504                   (add              ) [ 0000000000000]
trunc_ln1504                 (trunc            ) [ 0000000000000]
p_shl_cast                   (bitconcatenate   ) [ 0000000000000]
p_shl1_cast                  (bitconcatenate   ) [ 0000000000000]
sub_ln1504                   (sub              ) [ 0000000000000]
specpipeline_ln0             (specpipeline     ) [ 0000000000000]
zext_ln1504_1                (zext             ) [ 0000000000000]
add_ln1504_1                 (add              ) [ 0000000000000]
zext_ln1504_2                (zext             ) [ 0000000000000]
NPpatches_parameters_V_addr  (getelementptr    ) [ 0000000000000]
specloopname_ln1499          (specloopname     ) [ 0000000000000]
store_ln1504                 (store            ) [ 0000000000000]
add_ln1499                   (add              ) [ 0000000110000]
add_ln1493_1                 (add              ) [ 0000000000000]
select_ln1493_2              (select           ) [ 0000000110000]
br_ln0                       (br               ) [ 0000000110000]
call_ln1511                  (call             ) [ 0000000000000]
n_patches_read               (read             ) [ 0000000000011]
call_ln1514                  (call             ) [ 0000000000000]
ret_ln0                      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_patches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="GDn_points">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z_top">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_top"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="GDarrayDecoded">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarrayDecoded"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="patches_superpoints">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="patches_parameters">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="radiiDivisionList">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="makeSuperPoint_alignedToLine7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wedgePatch_init"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_patch5"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="init_patch_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_patch_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="NPpatches_superpoints_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_superpoints_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="NPpatches_parameters_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_parameters_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="z_top_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_top_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="n_patches_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="init_patch_V_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_V_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln1431_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1431/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="NPpatches_superpoints_V_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_superpoints_V_addr/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln1474_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1474/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="NPpatches_parameters_V_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_parameters_V_addr/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln1504_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1504/8 "/>
</bind>
</comp>

<comp id="199" class="1005" name="indvar_flatten13_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar_flatten13_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="a_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="1"/>
<pin id="212" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="a_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_flatten_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="1"/>
<pin id="223" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="b_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="b_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="c_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="1"/>
<pin id="245" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="c_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="2" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="indvar_flatten35_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="indvar_flatten35_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/6 "/>
</bind>
</comp>

<comp id="277" class="1005" name="b_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="1"/>
<pin id="279" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="b_1_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_1/6 "/>
</bind>
</comp>

<comp id="288" class="1005" name="indvar_flatten21_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="1"/>
<pin id="290" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="indvar_flatten21_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="c_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_1 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="c_1_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1/6 "/>
</bind>
</comp>

<comp id="310" class="1005" name="d_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="1"/>
<pin id="312" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="d_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/6 "/>
</bind>
</comp>

<comp id="321" class="1005" name="indvar_flatten57_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="1"/>
<pin id="323" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten57 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="indvar_flatten57_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten57/8 "/>
</bind>
</comp>

<comp id="332" class="1005" name="b_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="1"/>
<pin id="334" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_2 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="b_2_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_2/8 "/>
</bind>
</comp>

<comp id="343" class="1005" name="indvar_flatten43_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="1"/>
<pin id="345" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="indvar_flatten43_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/8 "/>
</bind>
</comp>

<comp id="354" class="1005" name="c_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="1"/>
<pin id="356" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_2 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="c_2_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_2/8 "/>
</bind>
</comp>

<comp id="365" class="1005" name="d_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="1"/>
<pin id="367" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_1 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="d_1_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="1" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_1/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_makeSuperPoint_alignedToLine7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="3" slack="0"/>
<pin id="380" dir="0" index="3" bw="32" slack="3"/>
<pin id="381" dir="0" index="4" bw="32" slack="3"/>
<pin id="382" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="6" bw="32" slack="0"/>
<pin id="384" dir="0" index="7" bw="35" slack="0"/>
<pin id="385" dir="0" index="8" bw="26" slack="0"/>
<pin id="386" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1445/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_wedgePatch_init_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="0" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="4" bw="35" slack="0"/>
<pin id="399" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1511/9 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_add_patch5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="1"/>
<pin id="406" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="5" bw="32" slack="0"/>
<pin id="409" dir="0" index="6" bw="32" slack="0"/>
<pin id="410" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1514/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln1414_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1414_1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln1414_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1414/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln1414_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1414/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln1420_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="0" index="1" bw="7" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1420/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln1414_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1414/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln1414_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="3" slack="0"/>
<pin id="450" dir="0" index="2" bw="3" slack="0"/>
<pin id="451" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1414_1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="0" index="1" bw="3" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln1420_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1420/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="xor_ln1414_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1414/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln1426_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="0"/>
<pin id="475" dir="0" index="1" bw="2" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1426/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln1414_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1414/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln1420_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1420/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="or_ln1420_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1420/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln1420_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="2" slack="0"/>
<pin id="500" dir="0" index="2" bw="2" slack="0"/>
<pin id="501" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1420/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln1420_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="5" slack="0"/>
<pin id="508" dir="0" index="2" bw="5" slack="0"/>
<pin id="509" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1420_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln1431_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1431/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln1431_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1431/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="empty_34_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_34/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln1431_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1431_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln1431_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="0"/>
<pin id="536" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1431_1/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln1431_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1431_2/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln1426_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1426/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln1420_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1420_1/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln1420_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="7" slack="0"/>
<pin id="559" dir="0" index="2" bw="7" slack="0"/>
<pin id="560" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1420_2/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln1440_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1440/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln1440_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="0" index="1" bw="3" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1440/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln1457_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1457_1/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln1457_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1457/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln1457_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1457/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln1463_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="0" index="1" bw="7" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1463/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln1457_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="5" slack="0"/>
<pin id="603" dir="0" index="2" bw="5" slack="0"/>
<pin id="604" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1457/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln1457_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="3" slack="0"/>
<pin id="611" dir="0" index="2" bw="3" slack="0"/>
<pin id="612" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1457_1/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_s_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="0" index="1" bw="3" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln1463_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1463/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="xor_ln1457_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1457/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln1469_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="0"/>
<pin id="636" dir="0" index="1" bw="2" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1469/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="and_ln1457_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1457/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln1463_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1463/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="or_ln1463_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1463/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln1463_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="2" slack="0"/>
<pin id="661" dir="0" index="2" bw="2" slack="0"/>
<pin id="662" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1463/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln1463_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="5" slack="0"/>
<pin id="669" dir="0" index="2" bw="5" slack="0"/>
<pin id="670" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1463_1/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln1474_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="0"/>
<pin id="676" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1474/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln1474_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="0" index="1" bw="5" slack="0"/>
<pin id="681" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1474/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="empty_37_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_37/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln1474_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="0"/>
<pin id="692" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1474_1/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln1474_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="2" slack="0"/>
<pin id="697" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1474_1/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln1474_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1474_2/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="add_ln1469_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1469/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln1463_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1463_1/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln1463_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="7" slack="0"/>
<pin id="720" dir="0" index="2" bw="7" slack="0"/>
<pin id="721" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1463_2/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="add_ln1487_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1487_1/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="icmp_ln1487_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="0"/>
<pin id="733" dir="0" index="1" bw="7" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1487/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln1487_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1487/8 "/>
</bind>
</comp>

<comp id="743" class="1004" name="icmp_ln1493_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="6" slack="0"/>
<pin id="745" dir="0" index="1" bw="6" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1493/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="select_ln1487_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="3" slack="0"/>
<pin id="752" dir="0" index="2" bw="3" slack="0"/>
<pin id="753" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1487/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="select_ln1487_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="3" slack="0"/>
<pin id="760" dir="0" index="2" bw="3" slack="0"/>
<pin id="761" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1487_1/8 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="0"/>
<pin id="767" dir="0" index="1" bw="3" slack="0"/>
<pin id="768" dir="0" index="2" bw="1" slack="0"/>
<pin id="769" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln1493_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="0"/>
<pin id="775" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1493/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="xor_ln1487_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1487/8 "/>
</bind>
</comp>

<comp id="783" class="1004" name="icmp_ln1499_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="0"/>
<pin id="785" dir="0" index="1" bw="3" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1499/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="and_ln1487_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1487/8 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln1493_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1493/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="or_ln1493_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1493/8 "/>
</bind>
</comp>

<comp id="807" class="1004" name="select_ln1493_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="3" slack="0"/>
<pin id="810" dir="0" index="2" bw="3" slack="0"/>
<pin id="811" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1493/8 "/>
</bind>
</comp>

<comp id="815" class="1004" name="select_ln1493_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="3" slack="0"/>
<pin id="818" dir="0" index="2" bw="3" slack="0"/>
<pin id="819" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1493_1/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln1504_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="3" slack="0"/>
<pin id="825" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1504/8 "/>
</bind>
</comp>

<comp id="827" class="1004" name="add_ln1504_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="0"/>
<pin id="829" dir="0" index="1" bw="3" slack="0"/>
<pin id="830" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1504/8 "/>
</bind>
</comp>

<comp id="833" class="1004" name="trunc_ln1504_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="6" slack="0"/>
<pin id="835" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1504/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="p_shl_cast_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="7" slack="0"/>
<pin id="839" dir="0" index="1" bw="4" slack="0"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="845" class="1004" name="p_shl1_cast_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="7" slack="0"/>
<pin id="847" dir="0" index="1" bw="6" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/8 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sub_ln1504_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="7" slack="0"/>
<pin id="855" dir="0" index="1" bw="7" slack="0"/>
<pin id="856" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1504/8 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln1504_1_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="3" slack="0"/>
<pin id="861" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1504_1/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln1504_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="7" slack="0"/>
<pin id="865" dir="0" index="1" bw="3" slack="0"/>
<pin id="866" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1504_1/8 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln1504_2_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="7" slack="0"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1504_2/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln1499_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="3" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1499/8 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln1493_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="6" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1493_1/8 "/>
</bind>
</comp>

<comp id="886" class="1004" name="select_ln1493_2_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="6" slack="0"/>
<pin id="889" dir="0" index="2" bw="6" slack="0"/>
<pin id="890" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1493_2/8 "/>
</bind>
</comp>

<comp id="894" class="1005" name="p_read_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="3"/>
<pin id="896" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="z_top_read_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="3"/>
<pin id="901" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="z_top_read "/>
</bind>
</comp>

<comp id="904" class="1005" name="add_ln1414_1_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1414_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="select_ln1414_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="0"/>
<pin id="914" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1414_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="select_ln1420_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="5" slack="0"/>
<pin id="919" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1420_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="add_ln1426_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="2" slack="0"/>
<pin id="924" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1426 "/>
</bind>
</comp>

<comp id="927" class="1005" name="select_ln1420_2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="7" slack="0"/>
<pin id="929" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1420_2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="add_ln1440_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="0"/>
<pin id="934" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1440 "/>
</bind>
</comp>

<comp id="937" class="1005" name="icmp_ln1440_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1440 "/>
</bind>
</comp>

<comp id="941" class="1005" name="add_ln1457_1_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1457_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="select_ln1457_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="3" slack="0"/>
<pin id="951" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1457_1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="select_ln1463_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="5" slack="0"/>
<pin id="956" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1463_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="add_ln1469_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="2" slack="0"/>
<pin id="961" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1469 "/>
</bind>
</comp>

<comp id="964" class="1005" name="select_ln1463_2_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="7" slack="0"/>
<pin id="966" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1463_2 "/>
</bind>
</comp>

<comp id="969" class="1005" name="add_ln1487_1_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="7" slack="0"/>
<pin id="971" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1487_1 "/>
</bind>
</comp>

<comp id="977" class="1005" name="select_ln1487_1_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="0"/>
<pin id="979" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1487_1 "/>
</bind>
</comp>

<comp id="982" class="1005" name="select_ln1493_1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="0"/>
<pin id="984" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1493_1 "/>
</bind>
</comp>

<comp id="987" class="1005" name="add_ln1499_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="3" slack="0"/>
<pin id="989" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1499 "/>
</bind>
</comp>

<comp id="992" class="1005" name="select_ln1493_2_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="6" slack="0"/>
<pin id="994" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1493_2 "/>
</bind>
</comp>

<comp id="997" class="1005" name="n_patches_read_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="1"/>
<pin id="999" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_patches_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="126" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="76" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="76" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="76" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="98" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="387"><net_src comp="88" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="388"><net_src comp="2" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="389"><net_src comp="258" pin="4"/><net_sink comp="376" pin=2"/></net>

<net id="390"><net_src comp="8" pin="0"/><net_sink comp="376" pin=6"/></net>

<net id="391"><net_src comp="14" pin="0"/><net_sink comp="376" pin=7"/></net>

<net id="392"><net_src comp="16" pin="0"/><net_sink comp="376" pin=8"/></net>

<net id="400"><net_src comp="124" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="14" pin="0"/><net_sink comp="393" pin=4"/></net>

<net id="411"><net_src comp="128" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="0" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="10" pin="0"/><net_sink comp="402" pin=5"/></net>

<net id="414"><net_src comp="12" pin="0"/><net_sink comp="402" pin=6"/></net>

<net id="419"><net_src comp="203" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="42" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="203" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="214" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="225" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="38" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="236" pin="4"/><net_sink comp="439" pin=2"/></net>

<net id="452"><net_src comp="433" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="427" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="214" pin="4"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="64" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="447" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="66" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="433" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="68" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="247" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="70" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="467" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="439" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="72" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="479" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="433" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="40" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="247" pin="4"/><net_sink comp="497" pin=2"/></net>

<net id="510"><net_src comp="479" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="485" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="439" pin="3"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="463" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="42" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="497" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="523" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="548"><net_src comp="497" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="80" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="225" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="82" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="433" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="82" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="550" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="258" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="52" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="258" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="84" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="270" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="42" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="270" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="50" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="281" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="52" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="292" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="62" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="38" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="303" pin="4"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="594" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="588" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="281" pin="4"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="64" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="608" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="66" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="594" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="68" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="314" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="70" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="628" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="600" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="72" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="640" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="594" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="40" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="314" pin="4"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="640" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="646" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="600" pin="3"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="666" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="624" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="674" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="42" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="658" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="684" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="709"><net_src comp="658" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="80" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="292" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="82" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="594" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="82" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="711" pin="2"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="325" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="82" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="325" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="100" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="336" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="52" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="347" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="106" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="34" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="358" pin="4"/><net_sink comp="749" pin=2"/></net>

<net id="762"><net_src comp="743" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="737" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="336" pin="4"/><net_sink comp="757" pin=2"/></net>

<net id="770"><net_src comp="108" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="757" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="40" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="776"><net_src comp="765" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="743" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="68" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="369" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="110" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="777" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="749" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="52" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="789" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="743" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="34" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="369" pin="4"/><net_sink comp="807" pin=2"/></net>

<net id="820"><net_src comp="789" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="795" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="749" pin="3"/><net_sink comp="815" pin=2"/></net>

<net id="826"><net_src comp="815" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="773" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="823" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="842"><net_src comp="114" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="833" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="34" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="850"><net_src comp="116" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="827" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="118" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="857"><net_src comp="837" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="845" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="807" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="853" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="859" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="878"><net_src comp="807" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="52" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="347" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="122" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="743" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="122" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="880" pin="2"/><net_sink comp="886" pin=2"/></net>

<net id="897"><net_src comp="142" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="376" pin=4"/></net>

<net id="902"><net_src comp="148" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="907"><net_src comp="415" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="915"><net_src comp="447" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="920"><net_src comp="505" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="925"><net_src comp="544" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="930"><net_src comp="556" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="935"><net_src comp="564" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="940"><net_src comp="570" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="576" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="952"><net_src comp="608" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="957"><net_src comp="666" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="962"><net_src comp="705" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="967"><net_src comp="717" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="972"><net_src comp="725" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="980"><net_src comp="757" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="985"><net_src comp="815" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="990"><net_src comp="874" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="995"><net_src comp="886" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1000"><net_src comp="154" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="402" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {11 12 }
	Port: GDn_points | {}
	Port: GDarrayDecoded | {}
	Port: patches_superpoints | {11 12 }
	Port: patches_parameters | {11 12 }
	Port: radiiDivisionList | {}
	Port: trapezoid_edges_V | {}
 - Input state : 
	Port: makePatch_alignedToLine : n_patches | {10 }
	Port: makePatch_alignedToLine : GDn_points | {4 5 }
	Port: makePatch_alignedToLine : z_top | {1 }
	Port: makePatch_alignedToLine : p_read | {1 }
	Port: makePatch_alignedToLine : GDarrayDecoded | {4 5 }
	Port: makePatch_alignedToLine : patches_superpoints | {11 12 }
	Port: makePatch_alignedToLine : patches_parameters | {11 12 }
	Port: makePatch_alignedToLine : radiiDivisionList | {4 5 9 10 }
	Port: makePatch_alignedToLine : trapezoid_edges_V | {4 5 }
  - Chain level:
	State 1
	State 2
		add_ln1414_1 : 1
		icmp_ln1414 : 1
		br_ln1414 : 2
		add_ln1414 : 1
		icmp_ln1420 : 1
		select_ln1414 : 2
		select_ln1414_1 : 2
		tmp : 3
		zext_ln1420 : 4
		xor_ln1414 : 2
		icmp_ln1426 : 1
		and_ln1414 : 2
		add_ln1420 : 3
		or_ln1420 : 2
		select_ln1420 : 2
		select_ln1420_1 : 2
		zext_ln1431 : 3
		add_ln1431 : 4
		empty_34 : 5
		zext_ln1431_1 : 3
		add_ln1431_1 : 5
		zext_ln1431_2 : 6
		init_patch_V_addr : 7
		store_ln1431 : 8
		add_ln1426 : 3
		add_ln1420_1 : 1
		select_ln1420_2 : 2
	State 3
	State 4
		add_ln1440 : 1
		icmp_ln1440 : 1
		br_ln1440 : 2
		call_ln1445 : 1
	State 5
	State 6
		add_ln1457_1 : 1
		icmp_ln1457 : 1
		br_ln1457 : 2
		add_ln1457 : 1
		icmp_ln1463 : 1
		select_ln1457 : 2
		select_ln1457_1 : 2
		tmp_s : 3
		zext_ln1463 : 4
		xor_ln1457 : 2
		icmp_ln1469 : 1
		and_ln1457 : 2
		add_ln1463 : 3
		or_ln1463 : 2
		select_ln1463 : 2
		select_ln1463_1 : 2
		zext_ln1474 : 3
		add_ln1474 : 4
		empty_37 : 5
		zext_ln1474_1 : 3
		add_ln1474_1 : 5
		zext_ln1474_2 : 6
		NPpatches_superpoints_V_addr : 7
		store_ln1474 : 8
		add_ln1469 : 3
		add_ln1463_1 : 1
		select_ln1463_2 : 2
	State 7
	State 8
		add_ln1487_1 : 1
		icmp_ln1487 : 1
		br_ln1487 : 2
		add_ln1487 : 1
		icmp_ln1493 : 1
		select_ln1487 : 2
		select_ln1487_1 : 2
		tmp_1 : 3
		zext_ln1493 : 4
		xor_ln1487 : 2
		icmp_ln1499 : 1
		and_ln1487 : 2
		add_ln1493 : 3
		or_ln1493 : 2
		select_ln1493 : 2
		select_ln1493_1 : 2
		zext_ln1504 : 3
		add_ln1504 : 4
		trunc_ln1504 : 5
		p_shl_cast : 6
		p_shl1_cast : 5
		sub_ln1504 : 7
		zext_ln1504_1 : 3
		add_ln1504_1 : 8
		zext_ln1504_2 : 9
		NPpatches_parameters_V_addr : 10
		store_ln1504 : 11
		add_ln1499 : 3
		add_ln1493_1 : 1
		select_ln1493_2 : 2
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_makeSuperPoint_alignedToLine7_fu_376 |    1    |    0    | 5.87071 |   1186  |   1579  |
|   call   |        grp_wedgePatch_init_fu_393        |    0    |    0    | 10.1481 |   1016  |   1640  |
|          |           grp_add_patch5_fu_402          |    0    |    0    | 2.36214 |   422   |   901   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |            add_ln1414_1_fu_415           |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1414_fu_427            |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1420_fu_485            |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1431_fu_517            |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1431_1_fu_533           |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1426_fu_544            |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1420_1_fu_550           |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1440_fu_564            |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1457_1_fu_576           |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1457_fu_588            |    0    |    0    |    0    |    0    |    10   |
|    add   |             add_ln1463_fu_646            |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1474_fu_678            |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1474_1_fu_694           |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1469_fu_705            |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1463_1_fu_711           |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1487_1_fu_725           |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1487_fu_737            |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1493_fu_795            |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1504_fu_827            |    0    |    0    |    0    |    0    |    12   |
|          |            add_ln1504_1_fu_863           |    0    |    0    |    0    |    0    |    16   |
|          |             add_ln1499_fu_874            |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1493_1_fu_880           |    0    |    0    |    0    |    0    |    13   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |            icmp_ln1414_fu_421            |    0    |    0    |    0    |    0    |    11   |
|          |            icmp_ln1420_fu_433            |    0    |    0    |    0    |    0    |    10   |
|          |            icmp_ln1426_fu_473            |    0    |    0    |    0    |    0    |    8    |
|          |            icmp_ln1440_fu_570            |    0    |    0    |    0    |    0    |    8    |
|   icmp   |            icmp_ln1457_fu_582            |    0    |    0    |    0    |    0    |    11   |
|          |            icmp_ln1463_fu_594            |    0    |    0    |    0    |    0    |    10   |
|          |            icmp_ln1469_fu_634            |    0    |    0    |    0    |    0    |    8    |
|          |            icmp_ln1487_fu_731            |    0    |    0    |    0    |    0    |    10   |
|          |            icmp_ln1493_fu_743            |    0    |    0    |    0    |    0    |    10   |
|          |            icmp_ln1499_fu_783            |    0    |    0    |    0    |    0    |    8    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |           select_ln1414_fu_439           |    0    |    0    |    0    |    0    |    5    |
|          |          select_ln1414_1_fu_447          |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1420_fu_497           |    0    |    0    |    0    |    0    |    2    |
|          |          select_ln1420_1_fu_505          |    0    |    0    |    0    |    0    |    5    |
|          |          select_ln1420_2_fu_556          |    0    |    0    |    0    |    0    |    7    |
|          |           select_ln1457_fu_600           |    0    |    0    |    0    |    0    |    5    |
|          |          select_ln1457_1_fu_608          |    0    |    0    |    0    |    0    |    3    |
|  select  |           select_ln1463_fu_658           |    0    |    0    |    0    |    0    |    2    |
|          |          select_ln1463_1_fu_666          |    0    |    0    |    0    |    0    |    5    |
|          |          select_ln1463_2_fu_717          |    0    |    0    |    0    |    0    |    7    |
|          |           select_ln1487_fu_749           |    0    |    0    |    0    |    0    |    3    |
|          |          select_ln1487_1_fu_757          |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1493_fu_807           |    0    |    0    |    0    |    0    |    3    |
|          |          select_ln1493_1_fu_815          |    0    |    0    |    0    |    0    |    3    |
|          |          select_ln1493_2_fu_886          |    0    |    0    |    0    |    0    |    6    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|    sub   |             sub_ln1504_fu_853            |    0    |    0    |    0    |    0    |    16   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |             xor_ln1414_fu_467            |    0    |    0    |    0    |    0    |    2    |
|    xor   |             xor_ln1457_fu_628            |    0    |    0    |    0    |    0    |    2    |
|          |             xor_ln1487_fu_777            |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |             and_ln1414_fu_479            |    0    |    0    |    0    |    0    |    2    |
|    and   |             and_ln1457_fu_640            |    0    |    0    |    0    |    0    |    2    |
|          |             and_ln1487_fu_789            |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |             or_ln1420_fu_491             |    0    |    0    |    0    |    0    |    2    |
|    or    |             or_ln1463_fu_652             |    0    |    0    |    0    |    0    |    2    |
|          |             or_ln1493_fu_801             |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |           p_read_1_read_fu_142           |    0    |    0    |    0    |    0    |    0    |
|   read   |          z_top_read_read_fu_148          |    0    |    0    |    0    |    0    |    0    |
|          |        n_patches_read_read_fu_154        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |                tmp_fu_455                |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_616               |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|               tmp_1_fu_765               |    0    |    0    |    0    |    0    |    0    |
|          |             p_shl_cast_fu_837            |    0    |    0    |    0    |    0    |    0    |
|          |            p_shl1_cast_fu_845            |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |            zext_ln1420_fu_463            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1431_fu_513            |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln1431_1_fu_529           |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln1431_2_fu_539           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1463_fu_624            |    0    |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln1474_fu_674            |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln1474_1_fu_690           |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln1474_2_fu_700           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1493_fu_773            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1504_fu_823            |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln1504_1_fu_859           |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln1504_2_fu_869           |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|    shl   |              empty_34_fu_523             |    0    |    0    |    0    |    0    |    0    |
|          |              empty_37_fu_684             |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |            trunc_ln1504_fu_833           |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                          |    1    |    0    | 18.3809 |   2624  |   4583  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
| NPpatches_parameters_V|    0   |   32   |   65   |
|NPpatches_superpoints_V|    1   |    0   |    0   |
|      init_patch_V     |    1   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |    2   |   32   |   65   |
+-----------------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        a_reg_210       |    3   |
|  add_ln1414_1_reg_904  |    8   |
|   add_ln1426_reg_922   |    2   |
|   add_ln1440_reg_932   |    3   |
|  add_ln1457_1_reg_941  |    8   |
|   add_ln1469_reg_959   |    2   |
|  add_ln1487_1_reg_969  |    7   |
|   add_ln1499_reg_987   |    3   |
|       b_1_reg_277      |    3   |
|       b_2_reg_332      |    3   |
|        b_reg_232       |    5   |
|       c_1_reg_299      |    5   |
|       c_2_reg_354      |    3   |
|        c_reg_243       |    2   |
|       d_1_reg_365      |    3   |
|        d_reg_310       |    2   |
|        i_reg_254       |    3   |
|   icmp_ln1440_reg_937  |    1   |
|indvar_flatten13_reg_199|    8   |
|indvar_flatten21_reg_288|    7   |
|indvar_flatten35_reg_266|    8   |
|indvar_flatten43_reg_343|    6   |
|indvar_flatten57_reg_321|    7   |
| indvar_flatten_reg_221 |    7   |
| n_patches_read_reg_997 |    8   |
|    p_read_1_reg_894    |   32   |
| select_ln1414_1_reg_912|    3   |
| select_ln1420_1_reg_917|    5   |
| select_ln1420_2_reg_927|    7   |
| select_ln1457_1_reg_949|    3   |
| select_ln1463_1_reg_954|    5   |
| select_ln1463_2_reg_964|    7   |
| select_ln1487_1_reg_977|    3   |
| select_ln1493_1_reg_982|    3   |
| select_ln1493_2_reg_992|    6   |
|   z_top_read_reg_899   |   32   |
+------------------------+--------+
|          Total         |   223  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| i_reg_254 |  p0  |   2  |   3  |    6   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |    6   ||  0.387  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    0   |   18   |  2624  |  4583  |
|   Memory  |    2   |    -   |    -   |   32   |   65   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   223  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   18   |  2879  |  4657  |
+-----------+--------+--------+--------+--------+--------+
