{
  "Top": "snn_top_hls",
  "RtlTop": "snn_top_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "snn_top_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ctrl_reg": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "ctrl_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "config_reg": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "config_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "learning_params": {
      "index": "2",
      "direction": "in",
      "srcType": "learning_params_t",
      "srcSize": "144",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_3",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_4",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "learning_params_5",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "status_reg": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "status_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "status_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "spike_count_reg": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "spike_count_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "spike_count_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "weight_sum_reg": {
      "index": "5",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "weight_sum_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "weight_sum_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "version_reg": {
      "index": "6",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "version_reg",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "version_reg_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "s_axis_spikes": {
      "index": "7",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 1UL, 1UL, 1UL, (unsigned char)'8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axis_spikes",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "m_axis_spikes": {
      "index": "8",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1UL, 1UL, 1UL, (unsigned char)'8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axis_spikes",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "m_axis_weights": {
      "index": "9",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1UL, 1UL, 1UL, (unsigned char)'8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axis_weights",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "reward_signal": {
      "index": "10",
      "direction": "in",
      "srcType": "ap_int<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "reward_signal",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_in_valid": {
      "index": "11",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_valid",
          "name": "spike_in_valid",
          "usage": "data",
          "direction": "out"
        }]
    },
    "spike_in_neuron_id": {
      "index": "12",
      "direction": "out",
      "srcType": "ap_uint<8>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_neuron_id",
          "name": "spike_in_neuron_id",
          "usage": "data",
          "direction": "out"
        }]
    },
    "spike_in_weight": {
      "index": "13",
      "direction": "out",
      "srcType": "ap_int<8>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_weight",
          "name": "spike_in_weight",
          "usage": "data",
          "direction": "out"
        }]
    },
    "spike_in_ready": {
      "index": "14",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_in_ready",
          "name": "spike_in_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_valid": {
      "index": "15",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_valid",
          "name": "spike_out_valid",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_neuron_id": {
      "index": "16",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_neuron_id",
          "name": "spike_out_neuron_id",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_weight": {
      "index": "17",
      "direction": "in",
      "srcType": "ap_int<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_weight",
          "name": "spike_out_weight",
          "usage": "data",
          "direction": "in"
        }]
    },
    "spike_out_ready": {
      "index": "18",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "spike_out_ready",
          "name": "spike_out_ready",
          "usage": "data",
          "direction": "out"
        }]
    },
    "snn_enable": {
      "index": "19",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_enable",
          "name": "snn_enable",
          "usage": "data",
          "direction": "out"
        }]
    },
    "snn_reset": {
      "index": "20",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_reset",
          "name": "snn_reset",
          "usage": "data",
          "direction": "out"
        }]
    },
    "threshold_out": {
      "index": "21",
      "direction": "out",
      "srcType": "ap_uint<16>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "threshold_out",
          "name": "threshold_out",
          "usage": "data",
          "direction": "out"
        }]
    },
    "leak_rate_out": {
      "index": "22",
      "direction": "out",
      "srcType": "ap_uint<16>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "leak_rate_out",
          "name": "leak_rate_out",
          "usage": "data",
          "direction": "out"
        }]
    },
    "snn_ready": {
      "index": "23",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_ready",
          "name": "snn_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "snn_busy": {
      "index": "24",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "snn_busy",
          "name": "snn_busy",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=none",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "snn_top_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "snn_top_hls",
    "Version": "1.0",
    "DisplayName": "Snn_top_hls",
    "Revision": "2114382846",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_snn_top_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/snn_top_hls.cpp"],
    "Vhdl": [
      "impl\/vhdl\/snn_top_hls_apply_reward_signal.vhd",
      "impl\/vhdl\/snn_top_hls_apply_reward_signal_Pipeline_REWARD_OUTER_REWARD_INNER.vhd",
      "impl\/vhdl\/snn_top_hls_apply_weight_updates.vhd",
      "impl\/vhdl\/snn_top_hls_apply_weight_updates_Pipeline_VITIS_LOOP_167_1.vhd",
      "impl\/vhdl\/snn_top_hls_ctrl_s_axi.vhd",
      "impl\/vhdl\/snn_top_hls_decay_eligibility_traces.vhd",
      "impl\/vhdl\/snn_top_hls_fifo_w64_d64_A.vhd",
      "impl\/vhdl\/snn_top_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/snn_top_hls_mac_muladd_16s_16s_24s_32_4_1.vhd",
      "impl\/vhdl\/snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1.vhd",
      "impl\/vhdl\/snn_top_hls_mul_16ns_16s_31_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_mul_16s_10s_26_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_mul_26s_16s_40_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/snn_top_hls_process_post_spike.vhd",
      "impl\/vhdl\/snn_top_hls_process_post_spike_Pipeline_STDP_LTP_LOOP.vhd",
      "impl\/vhdl\/snn_top_hls_process_pre_spike.vhd",
      "impl\/vhdl\/snn_top_hls_process_pre_spike_Pipeline_STDP_LTD_LOOP.vhd",
      "impl\/vhdl\/snn_top_hls_regslice_both.vhd",
      "impl\/vhdl\/snn_top_hls_sdiv_24ns_16s_16_28_1.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_RESET_PRE.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_1.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_11.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_12.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_13.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_14.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_15.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_16.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_17.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_18.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_19.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_110.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_111.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_112.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_113.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_114.vhd",
      "impl\/vhdl\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_115.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_9_2_16_1_1.vhd",
      "impl\/vhdl\/snn_top_hls_sparsemux_17_3_8_1_1.vhd",
      "impl\/vhdl\/snn_top_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/snn_top_hls_apply_reward_signal.v",
      "impl\/verilog\/snn_top_hls_apply_reward_signal_Pipeline_REWARD_OUTER_REWARD_INNER.v",
      "impl\/verilog\/snn_top_hls_apply_weight_updates.v",
      "impl\/verilog\/snn_top_hls_apply_weight_updates_Pipeline_VITIS_LOOP_167_1.v",
      "impl\/verilog\/snn_top_hls_ctrl_s_axi.v",
      "impl\/verilog\/snn_top_hls_decay_eligibility_traces.v",
      "impl\/verilog\/snn_top_hls_fifo_w64_d64_A.v",
      "impl\/verilog\/snn_top_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/snn_top_hls_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/snn_top_hls_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/snn_top_hls_mac_muladd_16s_16s_24s_32_4_1.v",
      "impl\/verilog\/snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1.v",
      "impl\/verilog\/snn_top_hls_mul_16ns_16s_31_1_1.v",
      "impl\/verilog\/snn_top_hls_mul_16s_10s_26_1_1.v",
      "impl\/verilog\/snn_top_hls_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/snn_top_hls_mul_26s_16s_40_1_1.v",
      "impl\/verilog\/snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/snn_top_hls_p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/snn_top_hls_process_post_spike.v",
      "impl\/verilog\/snn_top_hls_process_post_spike_Pipeline_STDP_LTP_LOOP.v",
      "impl\/verilog\/snn_top_hls_process_pre_spike.v",
      "impl\/verilog\/snn_top_hls_process_pre_spike_Pipeline_STDP_LTD_LOOP.v",
      "impl\/verilog\/snn_top_hls_regslice_both.v",
      "impl\/verilog\/snn_top_hls_sdiv_24ns_16s_16_28_1.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_RESET_PRE.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_1.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_11.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_12.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_13.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_14.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_15.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_16.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_17.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_18.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_19.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_110.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_111.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_112.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_113.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_114.v",
      "impl\/verilog\/snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_115.v",
      "impl\/verilog\/snn_top_hls_sparsemux_9_2_16_1_1.v",
      "impl\/verilog\/snn_top_hls_sparsemux_17_3_8_1_1.v",
      "impl\/verilog\/snn_top_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/data\/snn_top_hls.mdd",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/data\/snn_top_hls.tcl",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/data\/snn_top_hls.yaml",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls.c",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls.h",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls_hw.h",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls_linux.c",
      "impl\/misc\/drivers\/snn_top_hls_v1_0\/src\/xsnn_top_hls_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/snn_top_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_ctrl": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_ctrl_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_ctrl_ARADDR",
        "s_axi_ctrl_ARREADY",
        "s_axi_ctrl_ARVALID",
        "s_axi_ctrl_AWADDR",
        "s_axi_ctrl_AWREADY",
        "s_axi_ctrl_AWVALID",
        "s_axi_ctrl_BREADY",
        "s_axi_ctrl_BRESP",
        "s_axi_ctrl_BVALID",
        "s_axi_ctrl_RDATA",
        "s_axi_ctrl_RREADY",
        "s_axi_ctrl_RRESP",
        "s_axi_ctrl_RVALID",
        "s_axi_ctrl_WDATA",
        "s_axi_ctrl_WREADY",
        "s_axi_ctrl_WSTRB",
        "s_axi_ctrl_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ctrl_reg",
          "access": "W",
          "description": "Data signal of ctrl_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ctrl_reg",
              "access": "W",
              "description": "Bit 31 to 0 of ctrl_reg"
            }]
        },
        {
          "offset": "0x18",
          "name": "config_reg",
          "access": "W",
          "description": "Data signal of config_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "config_reg",
              "access": "W",
              "description": "Bit 31 to 0 of config_reg"
            }]
        },
        {
          "offset": "0x20",
          "name": "learning_params_1",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 31 to 0 of learning_params"
            }]
        },
        {
          "offset": "0x24",
          "name": "learning_params_2",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 63 to 32 of learning_params"
            }]
        },
        {
          "offset": "0x28",
          "name": "learning_params_3",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 95 to 64 of learning_params"
            }]
        },
        {
          "offset": "0x2c",
          "name": "learning_params_4",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 127 to 96 of learning_params"
            }]
        },
        {
          "offset": "0x30",
          "name": "learning_params_5",
          "access": "W",
          "description": "Data signal of learning_params",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "learning_params",
              "access": "W",
              "description": "Bit 143 to 128 of learning_params"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "status_reg",
          "access": "R",
          "description": "Data signal of status_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_reg",
              "access": "R",
              "description": "Bit 31 to 0 of status_reg"
            }]
        },
        {
          "offset": "0x3c",
          "name": "status_reg_ctrl",
          "access": "R",
          "description": "Control signal of status_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_reg_ap_vld",
              "access": "R",
              "description": "Control signal status_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "spike_count_reg",
          "access": "R",
          "description": "Data signal of spike_count_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "spike_count_reg",
              "access": "R",
              "description": "Bit 31 to 0 of spike_count_reg"
            }]
        },
        {
          "offset": "0x4c",
          "name": "spike_count_reg_ctrl",
          "access": "R",
          "description": "Control signal of spike_count_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "spike_count_reg_ap_vld",
              "access": "R",
              "description": "Control signal spike_count_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x58",
          "name": "weight_sum_reg",
          "access": "R",
          "description": "Data signal of weight_sum_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_sum_reg",
              "access": "R",
              "description": "Bit 31 to 0 of weight_sum_reg"
            }]
        },
        {
          "offset": "0x5c",
          "name": "weight_sum_reg_ctrl",
          "access": "R",
          "description": "Control signal of weight_sum_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "weight_sum_reg_ap_vld",
              "access": "R",
              "description": "Control signal weight_sum_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x68",
          "name": "version_reg",
          "access": "R",
          "description": "Data signal of version_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "version_reg",
              "access": "R",
              "description": "Bit 31 to 0 of version_reg"
            }]
        },
        {
          "offset": "0x6c",
          "name": "version_reg_ctrl",
          "access": "R",
          "description": "Control signal of version_reg",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "version_reg_ap_vld",
              "access": "R",
              "description": "Control signal version_reg_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x78",
          "name": "reward_signal",
          "access": "W",
          "description": "Data signal of reward_signal",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "reward_signal",
              "access": "W",
              "description": "Bit 7 to 0 of reward_signal"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "ctrl_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "config_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "learning_params"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "status_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "spike_count_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "weight_sum_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "104",
          "argName": "version_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "120",
          "argName": "reward_signal"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl:s_axis_spikes:m_axis_spikes:m_axis_weights",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "s_axis_spikes": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "s_axis_spikes_",
      "ports": [
        "s_axis_spikes_TDATA",
        "s_axis_spikes_TDEST",
        "s_axis_spikes_TID",
        "s_axis_spikes_TKEEP",
        "s_axis_spikes_TLAST",
        "s_axis_spikes_TREADY",
        "s_axis_spikes_TSTRB",
        "s_axis_spikes_TUSER",
        "s_axis_spikes_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "s_axis_spikes"
        }]
    },
    "m_axis_spikes": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "m_axis_spikes_",
      "ports": [
        "m_axis_spikes_TDATA",
        "m_axis_spikes_TDEST",
        "m_axis_spikes_TID",
        "m_axis_spikes_TKEEP",
        "m_axis_spikes_TLAST",
        "m_axis_spikes_TREADY",
        "m_axis_spikes_TSTRB",
        "m_axis_spikes_TUSER",
        "m_axis_spikes_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "m_axis_spikes"
        }]
    },
    "m_axis_weights": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "m_axis_weights_",
      "ports": [
        "m_axis_weights_TDATA",
        "m_axis_weights_TDEST",
        "m_axis_weights_TID",
        "m_axis_weights_TKEEP",
        "m_axis_weights_TLAST",
        "m_axis_weights_TREADY",
        "m_axis_weights_TSTRB",
        "m_axis_weights_TUSER",
        "m_axis_weights_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "m_axis_weights"
        }]
    },
    "spike_in_valid": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"spike_in_valid": "DATA"},
      "ports": ["spike_in_valid"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_valid"
        }]
    },
    "spike_in_neuron_id": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"spike_in_neuron_id": "DATA"},
      "ports": ["spike_in_neuron_id"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_neuron_id"
        }]
    },
    "spike_in_weight": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"spike_in_weight": "DATA"},
      "ports": ["spike_in_weight"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_weight"
        }]
    },
    "spike_in_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"spike_in_ready": "DATA"},
      "ports": ["spike_in_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_in_ready"
        }]
    },
    "spike_out_valid": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"spike_out_valid": "DATA"},
      "ports": ["spike_out_valid"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_valid"
        }]
    },
    "spike_out_neuron_id": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"spike_out_neuron_id": "DATA"},
      "ports": ["spike_out_neuron_id"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_neuron_id"
        }]
    },
    "spike_out_weight": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"spike_out_weight": "DATA"},
      "ports": ["spike_out_weight"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_weight"
        }]
    },
    "spike_out_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"spike_out_ready": "DATA"},
      "ports": ["spike_out_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "spike_out_ready"
        }]
    },
    "snn_enable": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"snn_enable": "DATA"},
      "ports": ["snn_enable"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_enable"
        }]
    },
    "snn_reset": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"snn_reset": "DATA"},
      "ports": ["snn_reset"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_reset"
        }]
    },
    "threshold_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"threshold_out": "DATA"},
      "ports": ["threshold_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "threshold_out"
        }]
    },
    "leak_rate_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"leak_rate_out": "DATA"},
      "ports": ["leak_rate_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "leak_rate_out"
        }]
    },
    "snn_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"snn_ready": "DATA"},
      "ports": ["snn_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_ready"
        }]
    },
    "snn_busy": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"snn_busy": "DATA"},
      "ports": ["snn_busy"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "snn_busy"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "s_axis_spikes_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axis_spikes_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axis_spikes_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axis_spikes_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_spikes_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "s_axis_spikes_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axis_spikes_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_spikes_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_spikes_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_spikes_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axis_spikes_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_spikes_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axis_spikes_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_spikes_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_spikes_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_spikes_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_spikes_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_spikes_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axis_weights_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axis_weights_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axis_weights_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_weights_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axis_weights_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_weights_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "spike_in_valid": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "spike_in_neuron_id": {
      "dir": "out",
      "width": "8"
    },
    "spike_in_weight": {
      "dir": "out",
      "width": "8"
    },
    "spike_in_ready": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "spike_out_valid": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "spike_out_neuron_id": {
      "dir": "in",
      "width": "8"
    },
    "spike_out_weight": {
      "dir": "in",
      "width": "8"
    },
    "spike_out_ready": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "snn_enable": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "snn_reset": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "threshold_out": {
      "dir": "out",
      "width": "16"
    },
    "leak_rate_out": {
      "dir": "out",
      "width": "16"
    },
    "snn_ready": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "snn_busy": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "snn_top_hls",
      "BindInstances": "xor_ln357_fu_1714_p2 or_ln357_fu_1720_p2 or_ln389_fu_1736_p2 select_ln389_fu_1741_p3 and_ln409_fu_1732_p2 add_ln425_fu_1765_p2 select_ln462_fu_1791_p3 and_ln468_fu_1798_p2 sparsemux_17_3_8_1_1_U437 icmp_ln487_fu_1904_p2 icmp_ln487_1_fu_1909_p2 m_axis_weights_TLAST_int_regslice add_ln493_fu_1927_p2 add_ln496_fu_1946_p2 select_ln497_fu_1964_p3 add_ln507_fu_1984_p2 or_ln506_fu_1990_p2 select_ln506_fu_1995_p3 p_ZL15pre_spike_times_0_U p_ZL15pre_spike_times_1_U p_ZL15pre_spike_times_2_U p_ZL15pre_spike_times_3_U p_ZL15pre_spike_times_4_U p_ZL15pre_spike_times_5_U p_ZL15pre_spike_times_6_U p_ZL15pre_spike_times_7_U p_ZL16post_spike_times_0_U p_ZL16post_spike_times_1_U p_ZL16post_spike_times_2_U p_ZL16post_spike_times_3_U p_ZL16post_spike_times_4_U p_ZL16post_spike_times_5_U p_ZL16post_spike_times_6_U p_ZL16post_spike_times_7_U p_ZL18eligibility_traces_0_U p_ZL18eligibility_traces_1_U p_ZL18eligibility_traces_2_U p_ZL18eligibility_traces_3_U p_ZL13weight_memory_0_U p_ZL13weight_memory_1_U p_ZL13weight_memory_2_U p_ZL13weight_memory_3_U p_ZL13weight_memory_4_U p_ZL13weight_memory_5_U p_ZL13weight_memory_6_U p_ZL13weight_memory_7_U weight_update_fifo_fifo_U ctrl_s_axi_U",
      "Instances": [
        {
          "ModuleName": "snn_top_hls_Pipeline_RESET_PRE",
          "InstanceName": "grp_snn_top_hls_Pipeline_RESET_PRE_fu_994",
          "BindInstances": "add_ln363_fu_350_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER",
          "InstanceName": "grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030",
          "BindInstances": "icmp_ln370_fu_208_p2 add_ln370_1_fu_214_p2 add_ln370_fu_230_p2 select_ln370_fu_244_p3 select_ln370_1_fu_252_p3 add_ln371_fu_329_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER",
          "InstanceName": "grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042",
          "BindInstances": "icmp_ln379_fu_256_p2 add_ln379_1_fu_262_p2 add_ln379_fu_336_p2 icmp_ln380_fu_276_p2 select_ln379_fu_282_p3 select_ln379_1_fu_342_p3 add_ln380_fu_322_p2"
        },
        {
          "ModuleName": "process_pre_spike",
          "InstanceName": "grp_process_pre_spike_fu_1062",
          "Instances": [{
              "ModuleName": "process_pre_spike_Pipeline_STDP_LTD_LOOP",
              "InstanceName": "grp_process_pre_spike_Pipeline_STDP_LTD_LOOP_fu_256",
              "BindInstances": "icmp_ln41_fu_562_p2 icmp_ln98_fu_617_p2 dt_fu_623_p2 icmp_ln46_fu_705_p2 icmp_ln46_1_fu_710_p2 and_ln46_fu_714_p2 sub_ln53_fu_730_p2 icmp_ln53_fu_736_p2 sdiv_24ns_16s_16_28_1_U29 exp_decay_1_fu_1250_p2 icmp_ln57_fu_1256_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U53 mac_mulsub_16s_16ns_1ns_31_4_1_U53 icmp_ln58_fu_1618_p2 add_ln58_fu_1624_p2 select_ln58_fu_1630_p3 delta_1_fu_1638_p3 sdiv_24ns_16s_16_28_1_U30 exp_decay_fu_1241_p2 icmp_ln50_fu_1266_p2 mul_16ns_16s_31_1_1_U45 icmp_ln51_fu_1347_p2 add_ln51_fu_1353_p2 select_ln51_fu_1358_p3 delta_fu_1365_p3 icmp_ln102_fu_1751_p2 icmp_ln98_1_fu_628_p2 dt_1_fu_634_p2 icmp_ln46_2_fu_773_p2 icmp_ln46_3_fu_778_p2 and_ln46_1_fu_782_p2 sub_ln53_1_fu_798_p2 icmp_ln53_1_fu_804_p2 sdiv_24ns_16s_16_28_1_U31 exp_decay_3_fu_1296_p2 icmp_ln57_1_fu_1302_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U54 mac_mulsub_16s_16ns_1ns_31_4_1_U54 icmp_ln58_1_fu_1784_p2 add_ln58_1_fu_1790_p2 select_ln58_1_fu_1796_p3 delta_4_fu_1804_p3 sdiv_24ns_16s_16_28_1_U32 exp_decay_2_fu_1311_p2 icmp_ln50_1_fu_1317_p2 mul_16ns_16s_31_1_1_U46 icmp_ln51_1_fu_1481_p2 add_ln51_1_fu_1487_p2 select_ln51_1_fu_1492_p3 delta_3_fu_1499_p3 icmp_ln102_1_fu_1893_p2 icmp_ln98_2_fu_639_p2 dt_2_fu_645_p2 icmp_ln46_4_fu_841_p2 icmp_ln46_5_fu_846_p2 and_ln46_2_fu_850_p2 sub_ln53_2_fu_866_p2 icmp_ln53_2_fu_872_p2 sdiv_24ns_16s_16_28_1_U33 exp_decay_5_fu_1400_p2 icmp_ln57_2_fu_1406_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U55 mac_mulsub_16s_16ns_1ns_31_4_1_U55 icmp_ln58_2_fu_1926_p2 add_ln58_2_fu_1932_p2 select_ln58_2_fu_1938_p3 delta_7_fu_1946_p3 sdiv_24ns_16s_16_28_1_U34 exp_decay_4_fu_1415_p2 icmp_ln50_2_fu_1421_p2 mul_16ns_16s_31_1_1_U47 icmp_ln51_2_fu_1661_p2 add_ln51_2_fu_1667_p2 select_ln51_2_fu_1672_p3 delta_6_fu_1679_p3 icmp_ln102_2_fu_2043_p2 icmp_ln98_3_fu_650_p2 dt_3_fu_656_p2 icmp_ln46_6_fu_883_p2 icmp_ln46_7_fu_888_p2 and_ln46_3_fu_892_p2 sub_ln53_3_fu_908_p2 icmp_ln53_3_fu_914_p2 sdiv_24ns_16s_16_28_1_U35 exp_decay_7_fu_1430_p2 icmp_ln57_3_fu_1436_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U56 mac_mulsub_16s_16ns_1ns_31_4_1_U56 icmp_ln58_3_fu_2076_p2 add_ln58_3_fu_2082_p2 select_ln58_3_fu_2088_p3 delta_10_fu_2096_p3 sdiv_24ns_16s_16_28_1_U36 exp_decay_6_fu_1327_p2 icmp_ln50_3_fu_1442_p2 mul_16ns_16s_31_1_1_U48 icmp_ln51_3_fu_1827_p2 add_ln51_3_fu_1833_p2 select_ln51_3_fu_1838_p3 delta_9_fu_1845_p3 icmp_ln102_3_fu_2184_p2 icmp_ln98_4_fu_661_p2 dt_4_fu_667_p2 icmp_ln46_8_fu_925_p2 icmp_ln46_9_fu_930_p2 and_ln46_4_fu_934_p2 sub_ln53_4_fu_950_p2 icmp_ln53_4_fu_956_p2 sdiv_24ns_16s_16_28_1_U37 exp_decay_9_fu_1534_p2 icmp_ln57_4_fu_1540_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U57 mac_mulsub_16s_16ns_1ns_31_4_1_U57 icmp_ln58_4_fu_2217_p2 add_ln58_4_fu_2223_p2 select_ln58_4_fu_2229_p3 delta_13_fu_2237_p3 sdiv_24ns_16s_16_28_1_U38 exp_decay_8_fu_1451_p2 icmp_ln50_4_fu_1546_p2 mul_16ns_16s_31_1_1_U49 icmp_ln51_4_fu_1969_p2 add_ln51_4_fu_1975_p2 select_ln51_4_fu_1980_p3 delta_12_fu_1987_p3 icmp_ln102_4_fu_2325_p2 icmp_ln98_5_fu_672_p2 dt_5_fu_678_p2 icmp_ln46_10_fu_967_p2 icmp_ln46_11_fu_972_p2 and_ln46_5_fu_976_p2 sub_ln53_5_fu_992_p2 icmp_ln53_5_fu_998_p2 sdiv_24ns_16s_16_28_1_U39 exp_decay_11_fu_1554_p2 icmp_ln57_5_fu_1560_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U58 mac_mulsub_16s_16ns_1ns_31_4_1_U58 icmp_ln58_5_fu_2358_p2 add_ln58_5_fu_2364_p2 select_ln58_5_fu_2370_p3 delta_16_fu_2378_p3 sdiv_24ns_16s_16_28_1_U40 exp_decay_10_fu_1461_p2 icmp_ln50_5_fu_1566_p2 mul_16ns_16s_31_1_1_U50 icmp_ln51_5_fu_2119_p2 add_ln51_5_fu_2125_p2 select_ln51_5_fu_2130_p3 delta_15_fu_2137_p3 icmp_ln102_5_fu_2440_p2 icmp_ln98_6_fu_683_p2 dt_6_fu_689_p2 icmp_ln46_12_fu_1009_p2 icmp_ln46_13_fu_1014_p2 and_ln46_6_fu_1018_p2 sub_ln53_6_fu_1034_p2 icmp_ln53_6_fu_1040_p2 sdiv_24ns_16s_16_28_1_U41 exp_decay_13_fu_1714_p2 icmp_ln57_6_fu_1720_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U59 mac_mulsub_16s_16ns_1ns_31_4_1_U59 icmp_ln58_6_fu_2480_p2 add_ln58_6_fu_2486_p2 select_ln58_6_fu_2492_p3 delta_19_fu_2500_p3 sdiv_24ns_16s_16_28_1_U42 exp_decay_12_fu_1575_p2 icmp_ln50_6_fu_1726_p2 mul_16ns_16s_31_1_1_U51 icmp_ln51_6_fu_2260_p2 add_ln51_6_fu_2266_p2 select_ln51_6_fu_2271_p3 delta_18_fu_2278_p3 icmp_ln102_6_fu_2526_p2 icmp_ln98_7_fu_694_p2 dt_7_fu_700_p2 icmp_ln46_14_fu_1051_p2 icmp_ln46_15_fu_1056_p2 and_ln46_7_fu_1060_p2 sub_ln53_7_fu_1076_p2 icmp_ln53_7_fu_1082_p2 sdiv_24ns_16s_16_28_1_U43 exp_decay_15_fu_1734_p2 icmp_ln57_7_fu_1740_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U60 mac_mulsub_16s_16ns_1ns_31_4_1_U60 icmp_ln58_7_fu_2559_p2 add_ln58_7_fu_2565_p2 select_ln58_7_fu_2571_p3 delta_22_fu_2579_p3 sdiv_24ns_16s_16_28_1_U44 exp_decay_14_fu_1585_p2 icmp_ln50_7_fu_1746_p2 mul_16ns_16s_31_1_1_U52 icmp_ln51_7_fu_2401_p2 add_ln51_7_fu_2407_p2 select_ln51_7_fu_2412_p3 delta_21_fu_2419_p3 icmp_ln102_7_fu_2602_p2 post_id_3_fu_606_p2"
            }]
        },
        {
          "ModuleName": "process_post_spike",
          "InstanceName": "grp_process_post_spike_fu_1108",
          "Instances": [{
              "ModuleName": "process_post_spike_Pipeline_STDP_LTP_LOOP",
              "InstanceName": "grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256",
              "BindInstances": "icmp_ln41_fu_560_p2 icmp_ln139_fu_615_p2 dt_fu_621_p2 icmp_ln46_fu_703_p2 icmp_ln46_16_fu_708_p2 and_ln46_fu_712_p2 sub_ln53_fu_728_p2 icmp_ln53_fu_734_p2 sdiv_24ns_16s_16_28_1_U105 exp_decay_16_fu_1248_p2 icmp_ln57_fu_1254_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U129 mac_mulsub_16s_16ns_1ns_31_4_1_U129 icmp_ln58_fu_1616_p2 add_ln58_fu_1622_p2 select_ln58_fu_1628_p3 delta_32_fu_1636_p3 sdiv_24ns_16s_16_28_1_U106 exp_decay_fu_1239_p2 icmp_ln50_fu_1264_p2 mul_16ns_16s_31_1_1_U121 icmp_ln51_fu_1345_p2 add_ln51_fu_1351_p2 select_ln51_fu_1356_p3 delta_fu_1363_p3 icmp_ln143_fu_1749_p2 icmp_ln139_1_fu_626_p2 dt_8_fu_632_p2 icmp_ln46_17_fu_771_p2 icmp_ln46_18_fu_776_p2 and_ln46_8_fu_780_p2 sub_ln53_8_fu_796_p2 icmp_ln53_8_fu_802_p2 sdiv_24ns_16s_16_28_1_U107 exp_decay_18_fu_1294_p2 icmp_ln57_8_fu_1300_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U130 mac_mulsub_16s_16ns_1ns_31_4_1_U130 icmp_ln58_8_fu_1782_p2 add_ln58_8_fu_1788_p2 select_ln58_8_fu_1794_p3 delta_35_fu_1802_p3 sdiv_24ns_16s_16_28_1_U108 exp_decay_17_fu_1309_p2 icmp_ln50_8_fu_1315_p2 mul_16ns_16s_31_1_1_U122 icmp_ln51_8_fu_1479_p2 add_ln51_8_fu_1485_p2 select_ln51_8_fu_1490_p3 delta_34_fu_1497_p3 icmp_ln143_1_fu_1893_p2 icmp_ln139_2_fu_637_p2 dt_9_fu_643_p2 icmp_ln46_19_fu_839_p2 icmp_ln46_20_fu_844_p2 and_ln46_9_fu_848_p2 sub_ln53_9_fu_864_p2 icmp_ln53_9_fu_870_p2 sdiv_24ns_16s_16_28_1_U109 exp_decay_20_fu_1398_p2 icmp_ln57_9_fu_1404_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U131 mac_mulsub_16s_16ns_1ns_31_4_1_U131 icmp_ln58_9_fu_1926_p2 add_ln58_9_fu_1932_p2 select_ln58_9_fu_1938_p3 delta_38_fu_1946_p3 sdiv_24ns_16s_16_28_1_U110 exp_decay_19_fu_1413_p2 icmp_ln50_9_fu_1419_p2 mul_16ns_16s_31_1_1_U123 icmp_ln51_9_fu_1659_p2 add_ln51_9_fu_1665_p2 select_ln51_9_fu_1670_p3 delta_37_fu_1677_p3 icmp_ln143_2_fu_2051_p2 icmp_ln139_3_fu_648_p2 dt_10_fu_654_p2 icmp_ln46_21_fu_881_p2 icmp_ln46_22_fu_886_p2 and_ln46_10_fu_890_p2 sub_ln53_10_fu_906_p2 icmp_ln53_10_fu_912_p2 sdiv_24ns_16s_16_28_1_U111 exp_decay_22_fu_1428_p2 icmp_ln57_10_fu_1434_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U132 mac_mulsub_16s_16ns_1ns_31_4_1_U132 icmp_ln58_10_fu_2084_p2 add_ln58_10_fu_2090_p2 select_ln58_10_fu_2096_p3 delta_41_fu_2104_p3 sdiv_24ns_16s_16_28_1_U112 exp_decay_21_fu_1325_p2 icmp_ln50_10_fu_1440_p2 mul_16ns_16s_31_1_1_U124 icmp_ln51_10_fu_1825_p2 add_ln51_10_fu_1831_p2 select_ln51_10_fu_1836_p3 delta_40_fu_1843_p3 icmp_ln143_3_fu_2200_p2 icmp_ln139_4_fu_659_p2 dt_11_fu_665_p2 icmp_ln46_23_fu_923_p2 icmp_ln46_24_fu_928_p2 and_ln46_11_fu_932_p2 sub_ln53_11_fu_948_p2 icmp_ln53_11_fu_954_p2 sdiv_24ns_16s_16_28_1_U113 exp_decay_24_fu_1532_p2 icmp_ln57_11_fu_1538_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U133 mac_mulsub_16s_16ns_1ns_31_4_1_U133 icmp_ln58_11_fu_2233_p2 add_ln58_11_fu_2239_p2 select_ln58_11_fu_2245_p3 delta_44_fu_2253_p3 sdiv_24ns_16s_16_28_1_U114 exp_decay_23_fu_1449_p2 icmp_ln50_11_fu_1544_p2 mul_16ns_16s_31_1_1_U125 icmp_ln51_11_fu_1969_p2 add_ln51_11_fu_1975_p2 select_ln51_11_fu_1980_p3 delta_43_fu_1987_p3 icmp_ln143_4_fu_2349_p2 icmp_ln139_5_fu_670_p2 dt_12_fu_676_p2 icmp_ln46_25_fu_965_p2 icmp_ln46_26_fu_970_p2 and_ln46_12_fu_974_p2 sub_ln53_12_fu_990_p2 icmp_ln53_12_fu_996_p2 sdiv_24ns_16s_16_28_1_U115 exp_decay_26_fu_1552_p2 icmp_ln57_12_fu_1558_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U134 mac_mulsub_16s_16ns_1ns_31_4_1_U134 icmp_ln58_12_fu_2382_p2 add_ln58_12_fu_2388_p2 select_ln58_12_fu_2394_p3 delta_47_fu_2402_p3 sdiv_24ns_16s_16_28_1_U116 exp_decay_25_fu_1459_p2 icmp_ln50_12_fu_1564_p2 mul_16ns_16s_31_1_1_U126 icmp_ln51_12_fu_2127_p2 add_ln51_12_fu_2133_p2 select_ln51_12_fu_2138_p3 delta_46_fu_2145_p3 icmp_ln143_5_fu_2472_p2 icmp_ln139_6_fu_681_p2 dt_13_fu_687_p2 icmp_ln46_27_fu_1007_p2 icmp_ln46_28_fu_1012_p2 and_ln46_13_fu_1016_p2 sub_ln53_13_fu_1032_p2 icmp_ln53_13_fu_1038_p2 sdiv_24ns_16s_16_28_1_U117 exp_decay_28_fu_1712_p2 icmp_ln57_13_fu_1718_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U135 mac_mulsub_16s_16ns_1ns_31_4_1_U135 icmp_ln58_13_fu_2505_p2 add_ln58_13_fu_2511_p2 select_ln58_13_fu_2517_p3 delta_50_fu_2525_p3 sdiv_24ns_16s_16_28_1_U118 exp_decay_27_fu_1573_p2 icmp_ln50_13_fu_1724_p2 mul_16ns_16s_31_1_1_U127 icmp_ln51_13_fu_2276_p2 add_ln51_13_fu_2282_p2 select_ln51_13_fu_2287_p3 delta_49_fu_2294_p3 icmp_ln143_6_fu_2567_p2 icmp_ln139_7_fu_692_p2 dt_14_fu_698_p2 icmp_ln46_29_fu_1049_p2 icmp_ln46_30_fu_1054_p2 and_ln46_14_fu_1058_p2 sub_ln53_14_fu_1074_p2 icmp_ln53_14_fu_1080_p2 sdiv_24ns_16s_16_28_1_U119 exp_decay_30_fu_1732_p2 icmp_ln57_14_fu_1738_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U136 mac_mulsub_16s_16ns_1ns_31_4_1_U136 icmp_ln58_14_fu_2600_p2 add_ln58_14_fu_2606_p2 select_ln58_14_fu_2612_p3 delta_53_fu_2620_p3 sdiv_24ns_16s_16_28_1_U120 exp_decay_29_fu_1583_p2 icmp_ln50_14_fu_1744_p2 mul_16ns_16s_31_1_1_U128 icmp_ln51_14_fu_2425_p2 add_ln51_14_fu_2431_p2 select_ln51_14_fu_2436_p3 delta_52_fu_2443_p3 icmp_ln143_7_fu_2651_p2 pre_id_3_fu_604_p2"
            }]
        },
        {
          "ModuleName": "apply_weight_updates",
          "InstanceName": "grp_apply_weight_updates_fu_1154",
          "BindInstances": "icmp_ln177_fu_144_p2 sub_ln179_fu_170_p2 sub_ln179_1_fu_188_p2 select_ln179_fu_204_p3 and_ln177_fu_213_p2",
          "Instances": [{
              "ModuleName": "apply_weight_updates_Pipeline_VITIS_LOOP_167_1",
              "InstanceName": "grp_apply_weight_updates_Pipeline_VITIS_LOOP_167_1_fu_108",
              "BindInstances": "add_ln183_1_fu_537_p2 add_ln173_fu_554_p2 sparsemux_17_3_8_1_1_U180 mul_16s_10s_26_1_1_U178 icmp_ln180_fu_604_p2 add_ln180_fu_609_p2 select_ln180_fu_614_p3 modulated_delta_1_fu_621_p3 mac_muladd_16s_16s_24s_32_4_1_U182 sparsemux_9_2_16_1_1_U179 mac_muladd_16s_16s_24s_32_4_1_U182 icmp_ln183_fu_724_p2 mul_16s_16s_32_1_1_U181 icmp_ln189_fu_789_p2 add_ln189_fu_794_p2 select_ln189_fu_799_p3 select_ln189_1_fu_806_p3 new_weight_fu_813_p2 icmp_ln70_fu_829_p2 icmp_ln71_fu_835_p2 select_ln70_1_fu_843_p3 or_ln70_fu_850_p2 select_ln70_fu_855_p3"
            }]
        },
        {
          "ModuleName": "apply_reward_signal",
          "InstanceName": "grp_apply_reward_signal_fu_1188",
          "BindInstances": "icmp_ln219_fu_109_p2 sub_ln221_fu_135_p2 sub_ln221_1_fu_153_p2 reward_factor_fu_169_p3",
          "Instances": [{
              "ModuleName": "apply_reward_signal_Pipeline_REWARD_OUTER_REWARD_INNER",
              "InstanceName": "grp_apply_reward_signal_Pipeline_REWARD_OUTER_REWARD_INNER_fu_78",
              "BindInstances": "icmp_ln223_fu_394_p2 add_ln223_1_fu_400_p2 add_ln223_fu_417_p2 icmp_ln224_fu_423_p2 select_ln223_fu_429_p3 select_ln223_1_fu_437_p3 sparsemux_9_2_16_1_1_U223 icmp_ln228_fu_532_p2 sparsemux_17_3_8_1_1_U225 mul_16s_10s_26_1_1_U224 mul_26s_16s_40_1_1_U222 icmp_ln230_fu_656_p2 add_ln230_fu_662_p2 select_ln230_fu_667_p3 delta_fu_674_p3 w_fu_684_p2 icmp_ln70_fu_700_p2 icmp_ln71_fu_706_p2 select_ln70_2_fu_714_p3 or_ln70_fu_721_p2 select_ln70_fu_726_p3 add_ln224_fu_493_p2"
            }]
        },
        {
          "ModuleName": "decay_eligibility_traces",
          "InstanceName": "grp_decay_eligibility_traces_fu_1218",
          "BindInstances": "icmp_ln202_fu_194_p2 add_ln202_1_fu_200_p2 add_ln202_fu_217_p2 icmp_ln203_fu_223_p2 select_ln202_fu_229_p3 select_ln202_1_fu_237_p3 sparsemux_9_2_16_1_1_U255 mul_16s_16s_32_1_1_U256 icmp_ln205_fu_326_p2 add_ln203_fu_279_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_1",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231",
          "BindInstances": "icmp_ln529_fu_214_p2 add_ln529_fu_220_p2 sparsemux_17_3_8_1_1_U262 weight_sum_13_fu_300_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_11",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252",
          "BindInstances": "icmp_ln529_fu_230_p2 add_ln529_fu_236_p2 sparsemux_17_3_8_1_1_U272 weight_sum_fu_328_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_12",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274",
          "BindInstances": "icmp_ln529_fu_230_p2 add_ln529_fu_236_p2 sparsemux_17_3_8_1_1_U283 weight_sum_fu_328_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_13",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296",
          "BindInstances": "icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U294 weight_sum_fu_328_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_14",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318",
          "BindInstances": "icmp_ln529_fu_230_p2 add_ln529_fu_236_p2 sparsemux_17_3_8_1_1_U305 weight_sum_6_fu_328_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_15",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340",
          "BindInstances": "icmp_ln529_fu_224_p2 add_ln529_fu_230_p2 sparsemux_17_3_8_1_1_U316 weight_sum_5_fu_322_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_16",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362",
          "BindInstances": "icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U327 weight_sum_4_fu_328_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_17",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384",
          "BindInstances": "icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U338 weight_sum_3_fu_328_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_18",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406",
          "BindInstances": "icmp_ln529_fu_230_p2 add_ln529_fu_236_p2 sparsemux_17_3_8_1_1_U349 weight_sum_2_fu_328_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_19",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428",
          "BindInstances": "icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U360 weight_sum_1_fu_324_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_110",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450",
          "BindInstances": "icmp_ln529_fu_224_p2 add_ln529_fu_230_p2 sparsemux_17_3_8_1_1_U371 weight_sum_12_fu_322_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_111",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472",
          "BindInstances": "icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U382 weight_sum_11_fu_324_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_112",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494",
          "BindInstances": "icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U393 weight_sum_10_fu_328_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_113",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516",
          "BindInstances": "icmp_ln529_fu_224_p2 add_ln529_fu_230_p2 sparsemux_17_3_8_1_1_U404 weight_sum_9_fu_326_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_114",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538",
          "BindInstances": "icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U415 weight_sum_8_fu_328_p2"
        },
        {
          "ModuleName": "snn_top_hls_Pipeline_VITIS_LOOP_529_115",
          "InstanceName": "grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560",
          "BindInstances": "icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U426 weight_sum_7_fu_328_p2"
        }
      ]
    },
    "Info": {
      "snn_top_hls_Pipeline_RESET_PRE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_pre_spike_Pipeline_STDP_LTD_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_pre_spike": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_post_spike_Pipeline_STDP_LTP_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_post_spike": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "apply_weight_updates_Pipeline_VITIS_LOOP_167_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "apply_weight_updates": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "apply_reward_signal_Pipeline_REWARD_OUTER_REWARD_INNER": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "apply_reward_signal": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decay_eligibility_traces": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_110": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_111": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_112": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_113": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_114": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_115": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_top_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "snn_top_hls_Pipeline_RESET_PRE": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.046"
        },
        "Loops": [{
            "Name": "RESET_PRE",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "41",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.117"
        },
        "Loops": [{
            "Name": "RESET_TRACE_OUTER_RESET_TRACE_INNER",
            "TripCount": "512",
            "Latency": "1025",
            "PipelineII": "2",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "44",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "192",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.321"
        },
        "Loops": [{
            "Name": "INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "39",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "144",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_pre_spike_Pipeline_STDP_LTD_LOOP": {
        "Latency": {
          "LatencyBest": "100",
          "LatencyAvg": "100",
          "LatencyWorst": "100",
          "PipelineII": "72",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.852"
        },
        "Loops": [{
            "Name": "STDP_LTD_LOOP",
            "TripCount": "8",
            "Latency": "98",
            "PipelineII": "8",
            "PipelineDepth": "43",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": "",
            "IssueType": "II Violation",
            "ViolationType": "Memory Dependency"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "27324",
          "AVAIL_FF": "106400",
          "UTIL_FF": "25",
          "LUT": "23556",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "44",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_pre_spike": {
        "Latency": {
          "LatencyBest": "101",
          "LatencyAvg": "101",
          "LatencyWorst": "101",
          "PipelineII": "101",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.852"
        },
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "27343",
          "AVAIL_FF": "106400",
          "UTIL_FF": "25",
          "LUT": "23570",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "44",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_post_spike_Pipeline_STDP_LTP_LOOP": {
        "Latency": {
          "LatencyBest": "100",
          "LatencyAvg": "100",
          "LatencyWorst": "100",
          "PipelineII": "72",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.852"
        },
        "Loops": [{
            "Name": "STDP_LTP_LOOP",
            "TripCount": "8",
            "Latency": "98",
            "PipelineII": "8",
            "PipelineDepth": "43",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": "",
            "IssueType": "II Violation",
            "ViolationType": "Memory Dependency"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "27323",
          "AVAIL_FF": "106400",
          "UTIL_FF": "25",
          "LUT": "23556",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "44",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_post_spike": {
        "Latency": {
          "LatencyBest": "101",
          "LatencyAvg": "101",
          "LatencyWorst": "101",
          "PipelineII": "101",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.852"
        },
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "27342",
          "AVAIL_FF": "106400",
          "UTIL_FF": "25",
          "LUT": "23570",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "44",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "apply_weight_updates_Pipeline_VITIS_LOOP_167_1": {
        "IssueType": "Timing Violation",
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.906"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_167_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "7",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": "",
            "IssueType": "II Violation",
            "ViolationType": "Memory Dependency"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "432",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "488",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "apply_weight_updates": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.906"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "445",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "574",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "apply_reward_signal_Pipeline_REWARD_OUTER_REWARD_INNER": {
        "Latency": {
          "LatencyBest": "4103",
          "LatencyAvg": "4103",
          "LatencyWorst": "4103",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.158"
        },
        "Loops": [{
            "Name": "REWARD_OUTER_REWARD_INNER",
            "TripCount": "4096",
            "Latency": "4101",
            "PipelineII": "1",
            "PipelineDepth": "7",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "982",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "763",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "apply_reward_signal": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "2053",
          "LatencyWorst": "4104",
          "PipelineIIMin": "1",
          "PipelineIIMax": "4104",
          "PipelineII": "1 ~ 4104",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.158"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "995",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "849",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decay_eligibility_traces": {
        "Latency": {
          "LatencyBest": "8197",
          "LatencyAvg": "8197",
          "LatencyWorst": "8197",
          "PipelineII": "8194",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.321"
        },
        "Loops": [{
            "Name": "DECAY_OUTER_DECAY_INNER",
            "TripCount": "4096",
            "Latency": "8195",
            "PipelineII": "2",
            "PipelineDepth": "6",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "215",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "288",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_1": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "128",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_11": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "35",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "130",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_12": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "133",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_13": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "133",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_14": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "136",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_15": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "136",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_16": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "136",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_17": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "136",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_18": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "139",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_19": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "139",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_110": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "139",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_111": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "139",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_112": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "139",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_113": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "139",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_114": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "139",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls_Pipeline_VITIS_LOOP_529_115": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.558"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_529_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": ""
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "139",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_top_hls": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.906"
        },
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "11",
          "DSP": "39",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "17",
          "FF": "58184",
          "AVAIL_FF": "106400",
          "UTIL_FF": "54",
          "LUT": "56644",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "106",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-08 20:06:28 KST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.2"
  }
}
