
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /users/cad/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/users/cad/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jhchen22' on host 'ic71' (Linux_x86_64 version 3.10.0-1160.41.1.el7.x86_64) on Thu Sep 14 17:26:00 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_irmb_stage0_kernel 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel'.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files kernel_iRMB_stage0.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_iRMB_stage0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_mspatch.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_mspatch.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_se.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_se.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_proj.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_proj.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb kernel_iRMB_stage0_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'kernel_iRMB_stage0_test.cpp' to the project
INFO: [HLS 200-1510] Running: set_top kernel_irmb_stage0 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 50 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_iRMB_stage0_test.cpp in debug mode
   Compiling ../../../../kernel_proj.cpp in debug mode
   Compiling ../../../../kernel_se.cpp in debug mode
   Compiling ../../../../kernel_DW_conv.cpp in debug mode
   Compiling ../../../../kernel_mspatch.cpp in debug mode
   Compiling ../../../../kernel_iRMB_stage0.cpp in debug mode
   Generating csim.exe
384
96
768
363.273 556.766 579.587 363.853
657.409 1001.37 1053.34 668.955
853.866 1305.29 1392.09 885.515
623.501 960.362 1029.85 651.409
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 20.31 seconds. CPU system time: 1.75 seconds. Elapsed time: 22.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 840.172 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel_proj.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_se.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_DW_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_mspatch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_iRMB_stage0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 84.8 seconds. CPU system time: 5.9 seconds. Elapsed time: 91.72 seconds; current allocated memory: 840.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'Output_Channel' (kernel_proj.cpp:109:25) in function 'compute_conv' completely with a factor of 24 (kernel_proj.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'In_Channel' (kernel_proj.cpp:114:29) in function 'compute_conv' completely with a factor of 24 (kernel_proj.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_3' (kernel_proj.cpp:48:19) in function 'load_input' completely with a factor of 4 (kernel_proj.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_306_4' (kernel_se.cpp:306:20) in function 'compute_mul' completely with a factor of 4 (kernel_se.cpp:294:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_283_2' (kernel_se.cpp:283:20) in function 'compute_sigmoid' completely with a factor of 24 (kernel_se.cpp:279:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_1' (kernel_se.cpp:203:20) in function 'compute_conv_expand' completely with a factor of 24 (kernel_se.cpp:190:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_181_5' (kernel_se.cpp:181:20) in function 'compute_conv_reduce' completely with a factor of 24 (kernel_se.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (kernel_se.cpp:102:20) in function 'compute_conv_reduce' completely with a factor of 24 (kernel_se.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_9' (kernel_se.cpp:80:19) in function 'load_input_mean' completely with a factor of 24 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_7' (kernel_se.cpp:68:19) in function 'load_input_mean' completely with a factor of 4 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_4' (kernel_se.cpp:49:19) in function 'load_input_mean' completely with a factor of 4 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_1' (kernel_se.cpp:32:19) in function 'load_input_mean' completely with a factor of 24 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_376_8' (kernel_DW_conv.cpp:376:20) in function 'compute_act' completely with a factor of 4 (kernel_DW_conv.cpp:340:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_6' (kernel_DW_conv.cpp:243:20) in function 'compute_norm' completely with a factor of 4 (kernel_DW_conv.cpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_3' (kernel_DW_conv.cpp:202:20) in function 'compute_norm' completely with a factor of 4 (kernel_DW_conv.cpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'Output_Channel' (kernel_DW_conv.cpp:166:25) in function 'compute_conv' completely with a factor of 24 (kernel_DW_conv.cpp:95:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_6' (kernel_DW_conv.cpp:131:20) in function 'compute_conv' completely with a factor of 4 (kernel_DW_conv.cpp:95:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (kernel_DW_conv.cpp:80:19) in function 'compute_padding' completely with a factor of 6 (kernel_DW_conv.cpp:69:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_3' (kernel_DW_conv.cpp:58:19) in function 'load_input' completely with a factor of 4 (kernel_DW_conv.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_4' (kernel_mspatch.cpp:185:20) in function 'compute_batchnorm' completely with a factor of 24 (kernel_mspatch.cpp:175:0)
INFO: [HLS 214-186] Unrolling loop 'output_channel' (kernel_mspatch.cpp:156:25) in function 'compute_conv' completely with a factor of 24 (kernel_mspatch.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'input_channel' (kernel_mspatch.cpp:160:29) in function 'compute_conv' completely with a factor of 3 (kernel_mspatch.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_6' (kernel_mspatch.cpp:127:20) in function 'compute_conv' completely with a factor of 24 (kernel_mspatch.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_4' (kernel_mspatch.cpp:74:19) in function 'padding_input' completely with a factor of 3 (kernel_mspatch.cpp:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (kernel_mspatch.cpp:52:22) in function 'load_norm' completely with a factor of 24 (kernel_mspatch.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernel_mspatch.cpp:39:19) in function 'load_input' completely with a factor of 3 (kernel_mspatch.cpp:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_3' (kernel_iRMB_stage0.cpp:36:19) in function 'init_out' completely with a factor of 4 (kernel_iRMB_stage0.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'compute_mul(float (*) [24][4][4], float*, float*)' into 'kernel_se' (kernel_se.cpp:322:0)
INFO: [HLS 214-178] Inlining function 'init_out(float*, float*, float*)' into 'kernel_irmb_stage0' (kernel_iRMB_stage0.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'kernel_se' into 'kernel_irmb_stage0' (kernel_iRMB_stage0.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'kernel.9': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'bias.7': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'RUNNING_VAR': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'RUNNING_MEAN': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'bias.3': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'bias.1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'image': Complete partitioning on dimension 1. (kernel_mspatch.cpp:204:8)
INFO: [HLS 214-248] Applying array_partition to 'in_pad': Complete partitioning on dimension 1. (kernel_mspatch.cpp:206:8)
INFO: [HLS 214-248] Applying array_partition to 'conv_result': Complete partitioning on dimension 1. (kernel_mspatch.cpp:208:8)
INFO: [HLS 214-248] Applying array_partition to 'in': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:435:8)
INFO: [HLS 214-248] Applying array_partition to 'in_pad': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:437:8)
INFO: [HLS 214-248] Applying array_partition to 'afterConv': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:439:8)
INFO: [HLS 214-248] Applying array_partition to 'afterNorm': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:441:8)
INFO: [HLS 214-248] Applying array_partition to 'in': Complete partitioning on dimension 1. (kernel_proj.cpp:158:8)
INFO: [HLS 214-248] Applying array_partition to 'in.i': Complete partitioning on dimension 1. (kernel_se.cpp:326:8)
INFO: [HLS 214-248] Applying array_partition to 'mean.i': Complete partitioning on dimension 1. (kernel_se.cpp:328:8)
INFO: [HLS 214-248] Applying array_partition to 'reduce_conv.i': Complete partitioning on dimension 1. (kernel_se.cpp:330:8)
INFO: [HLS 214-248] Applying array_partition to 'reduce_conv_silu.i': Complete partitioning on dimension 1. (kernel_se.cpp:332:8)
INFO: [HLS 214-248] Applying array_partition to 'expand_conv.i': Complete partitioning on dimension 1. (kernel_se.cpp:334:8)
INFO: [HLS 214-248] Applying array_partition to 'sigmoid.i': Complete partitioning on dimension 1. (kernel_se.cpp:336:8)
INFO: [HLS 214-248] Applying array_partition to 'msp_out': Complete partitioning on dimension 1. (kernel_iRMB_stage0.cpp:57:8)
INFO: [HLS 214-248] Applying array_partition to 'dw_conv_out': Complete partitioning on dimension 1. (kernel_iRMB_stage0.cpp:59:8)
INFO: [HLS 214-248] Applying array_partition to 'se_out': Complete partitioning on dimension 1. (kernel_iRMB_stage0.cpp:61:8)
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_23': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_22': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_21': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_20': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_19': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_18': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_17': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_16': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_15': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_14': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_13': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_12': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_11': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_10': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_9': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_8': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_7': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_6': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_5': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_4': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_3': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.4_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_23': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_22': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_21': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_20': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_19': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_18': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_17': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_16': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_15': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_14': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_13': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_12': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_11': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_10': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_9': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_8': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_7': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_6': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_5': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_4': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_3': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.2_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_23': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_22': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_21': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_20': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_19': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_18': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_17': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_16': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_15': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_14': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_13': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_12': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_11': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_10': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_9': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_8': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_7': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_6': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_5': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_4': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_3': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.6_0': Complete partitioning on dimension 1.
INFO: [HLS 214-115] Multiple burst reads of length 96 and bit width 32 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_mspatch.cpp:55:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1723.5 seconds. CPU system time: 2.56 seconds. Elapsed time: 1728.31 seconds; current allocated memory: 840.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 840.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 93.52 seconds. CPU system time: 0.16 seconds. Elapsed time: 94.02 seconds; current allocated memory: 968.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 13.74 seconds; current allocated memory: 1.133 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_3' (kernel_mspatch.cpp:71) in function 'padding_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_2' (kernel_mspatch.cpp:36) in function 'load_input.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (kernel_proj.cpp:45) in function 'load_input.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (kernel_DW_conv.cpp:55) in function 'load_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (kernel_DW_conv.cpp:77) in function 'compute_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_2' (kernel_DW_conv.cpp:199) in function 'compute_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_4' (kernel_DW_conv.cpp:237) in function 'compute_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Out_Column' (kernel_proj.cpp:96) in function 'compute_conv.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_5' (kernel_DW_conv.cpp:128) in function 'compute_conv.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Out_Column' (kernel_DW_conv.cpp:153) in function 'compute_conv.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_5' (kernel_mspatch.cpp:124) in function 'compute_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'column' (kernel_mspatch.cpp:147) in function 'compute_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_3' (kernel_mspatch.cpp:182) in function 'compute_batchnorm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_7' (kernel_DW_conv.cpp:373) in function 'compute_act' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sum' (kernel_se.cpp:29) in function 'load_input_mean' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (kernel_se.cpp:46) in function 'load_input_mean' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_5' (kernel_se.cpp:62) in function 'load_input_mean' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_8' (kernel_se.cpp:77) in function 'load_input_mean' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_280_1' (kernel_se.cpp:280) in function 'compute_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_out' (kernel_se.cpp:99) in function 'compute_conv_reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (kernel_se.cpp:144) in function 'compute_conv_reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'silu' (kernel_se.cpp:178) in function 'compute_conv_reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_out' (kernel_se.cpp:200) in function 'compute_conv_expand' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (kernel_se.cpp:245) in function 'compute_conv_expand' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_2' (kernel_iRMB_stage0.cpp:33) in function 'kernel_irmb_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_299_2' (kernel_se.cpp:299) in function 'kernel_irmb_stage0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_62_5' (kernel_se.cpp:62) in function 'load_input_mean' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_299_2' (kernel_se.cpp:299) in function 'kernel_irmb_stage0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_237_4' (kernel_DW_conv.cpp:237) in function 'compute_norm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (kernel_se.cpp:144) in function 'compute_conv_reduce' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (kernel_se.cpp:245) in function 'compute_conv_expand' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Out_Column' (kernel_DW_conv.cpp:153) in function 'compute_conv.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'column' (kernel_mspatch.cpp:147) in function 'compute_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_6' (kernel_se.cpp:65) in function 'load_input_mean' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_303_3' (kernel_se.cpp:303) in function 'kernel_irmb_stage0' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_240_5' (kernel_DW_conv.cpp:240) in function 'compute_norm' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (kernel_se.cpp:148) in function 'compute_conv_reduce' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (kernel_se.cpp:249) in function 'compute_conv_expand' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Kernel_Row' (kernel_DW_conv.cpp:157) in function 'compute_conv.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Kernel_Col' (kernel_DW_conv.cpp:164) in function 'compute_conv.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'kernel_row' (kernel_mspatch.cpp:150) in function 'compute_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'kernel_column' (kernel_mspatch.cpp:153) in function 'compute_conv' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'mean' (kernel_mspatch.cpp:211) automatically.
INFO: [XFORM 203-102] Partitioning array 'var' (kernel_mspatch.cpp:212) automatically.
INFO: [XFORM 203-102] Partitioning array 'gamma' (kernel_mspatch.cpp:213) automatically.
INFO: [XFORM 203-102] Partitioning array 'beta' (kernel_mspatch.cpp:214) automatically.
INFO: [XFORM 203-102] Partitioning array 'image' (kernel_mspatch.cpp:204) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'image.1' (kernel_mspatch.cpp:204) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_pad' (kernel_mspatch.cpp:206) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_pad.1' (kernel_mspatch.cpp:206) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_result' (kernel_mspatch.cpp:208) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_result.1' (kernel_mspatch.cpp:208) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in' (kernel_DW_conv.cpp:435) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_1' (kernel_DW_conv.cpp:435) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'afterNorm' (kernel_DW_conv.cpp:441) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'afterNorm.1' (kernel_DW_conv.cpp:441) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'in.i_0' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'in.i_1' in dimension 3 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_mspatch.1' (kernel_mspatch.cpp:203:5), detected/extracted 5 process function(s): 
	 'load_input.3'
	 'load_norm'
	 'padding_input'
	 'compute_conv'
	 'compute_batchnorm'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_DW_conv' (kernel_DW_conv.cpp:432:5), detected/extracted 5 process function(s): 
	 'load_input'
	 'compute_padding'
	 'compute_conv.1'
	 'compute_norm'
	 'compute_act'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_proj.1' (kernel_proj.cpp:155:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'load_input.2'
	 'compute_conv.4'.
INFO: [XFORM 203-11] Balancing expressions in function 'padding_input' (kernel_mspatch.cpp:65:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 218.78 seconds. CPU system time: 0.3 seconds. Elapsed time: 220.35 seconds; current allocated memory: 1.320 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_2' (kernel_mspatch.cpp:68:28) in function 'padding_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_1' (kernel_mspatch.cpp:65:31) in function 'padding_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_2' (kernel_se.cpp:43:28) in function 'load_input_mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'load_data' (kernel_se.cpp:40:14) in function 'load_input_mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'compute_mean' (kernel_se.cpp:59:14) in function 'load_input_mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (kernel_mspatch.cpp:33:28) in function 'load_input.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_mspatch.cpp:30:14) in function 'load_input.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (kernel_proj.cpp:42:28) in function 'load_input.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_proj.cpp:39:14) in function 'load_input.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (kernel_DW_conv.cpp:52:28) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_DW_conv.cpp:49:14) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (kernel_iRMB_stage0.cpp:30:28) in function 'kernel_irmb_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_output' (kernel_iRMB_stage0.cpp:27:14) in function 'kernel_irmb_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_1' (kernel_se.cpp:296:32) in function 'kernel_irmb_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_1' (kernel_DW_conv.cpp:74:28) in function 'compute_padding'.
INFO: [XFORM 203-541] Flattening a loop nest 'Padding' (kernel_DW_conv.cpp:71:14) in function 'compute_padding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (kernel_DW_conv.cpp:196:29) in function 'compute_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_output' (kernel_DW_conv.cpp:193:14) in function 'compute_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch_norm' (kernel_DW_conv.cpp:234:18) in function 'compute_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_se.cpp:131:14) in function 'compute_conv_reduce'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_se.cpp:232:14) in function 'compute_conv_expand'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_proj.cpp:92:18) in function 'compute_conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_proj.cpp:88:14) in function 'compute_conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_4' (kernel_DW_conv.cpp:125:29) in function 'compute_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_output' (kernel_DW_conv.cpp:122:14) in function 'compute_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_DW_conv.cpp:149:18) in function 'compute_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_DW_conv.cpp:145:14) in function 'compute_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_4' (kernel_mspatch.cpp:121:29) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_out' (kernel_mspatch.cpp:118:14) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (kernel_mspatch.cpp:144:18) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'batch' (kernel_mspatch.cpp:140:14) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_2' (kernel_mspatch.cpp:179:29) in function 'compute_batchnorm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_1' (kernel_mspatch.cpp:176:32) in function 'compute_batchnorm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_370_6' (kernel_DW_conv.cpp:370:29) in function 'compute_act'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_367_5' (kernel_DW_conv.cpp:367:36) in function 'compute_act'.
INFO: [HLS 200-472] Inferring partial write operation for 'image_pad_0.0' (kernel_mspatch.cpp:80:47)
INFO: [HLS 200-472] Inferring partial write operation for 'image_pad_0.0' (kernel_mspatch.cpp:78:47)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (kernel_se.cpp:35:26)
INFO: [HLS 200-472] Inferring partial write operation for 'in_0.0' (kernel_se.cpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (kernel_se.cpp:71:26)
INFO: [HLS 200-472] Inferring partial write operation for 'in_0.0' (kernel_mspatch.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'in_0' (kernel_proj.cpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'in_0.0' (kernel_DW_conv.cpp:61:17)
INFO: [HLS 200-472] Inferring partial write operation for 'in_pad_0' (kernel_DW_conv.cpp:84:44)
INFO: [HLS 200-472] Inferring partial write operation for 'in_pad_0' (kernel_DW_conv.cpp:86:44)
INFO: [HLS 200-472] Inferring partial write operation for 'afterNorm_0.0' (kernel_DW_conv.cpp:205:24)
INFO: [HLS 200-472] Inferring partial write operation for 'afterNorm_0.3' (kernel_DW_conv.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'afterConv_0' (kernel_DW_conv.cpp:137:47)
INFO: [HLS 200-472] Inferring partial write operation for 'afterConv_0' (kernel_DW_conv.cpp:174:37)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0.0' (kernel_mspatch.cpp:132:41)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0.0' (kernel_mspatch.cpp:163:24)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
WARNING: [HLS 200-1449] Process compute_conv.4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 311.25 seconds. CPU system time: 0.62 seconds. Elapsed time: 312.55 seconds; current allocated memory: 2.383 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_irmb_stage0' ...
WARNING: [SYN 201-103] Legalizing function name 'load_input.3' to 'load_input_3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mspatch.1' to 'kernel_mspatch_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_conv.1_Pipeline_init_output_VITIS_LOOP_125_4_VITIS_LOOP_128_5' to 'compute_conv_1_Pipeline_init_output_VITIS_LOOP_125_4_VITIS_LOOP_128_5'.
WARNING: [SYN 201-103] Legalizing function name 'compute_conv.1_Pipeline_Batch_Out_Row_Out_Column' to 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column'.
WARNING: [SYN 201-103] Legalizing function name 'compute_conv.1' to 'compute_conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_input.2' to 'load_input_2'.
WARNING: [SYN 201-103] Legalizing function name 'compute_conv.4_Pipeline_Batch_Out_Row_Out_Column' to 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column'.
WARNING: [SYN 201-103] Legalizing function name 'compute_conv.4' to 'compute_conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_proj.1' to 'kernel_proj_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_irmb_stage0_Pipeline_init_output_VITIS_LOOP_30_1_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_output_VITIS_LOOP_30_1_VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_output_VITIS_LOOP_30_1_VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 305.71 seconds. CPU system time: 0.38 seconds. Elapsed time: 306.96 seconds; current allocated memory: 2.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-885] The II Violation in module 'load_input_3' (loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'): Unable to schedule bus request operation ('gmem0_load_1_req', kernel_mspatch.cpp:42) on port 'gmem0' (kernel_mspatch.cpp:42) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input_3' (loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'): Unable to schedule bus request operation ('gmem0_load_2_req', kernel_mspatch.cpp:42) on port 'gmem0' (kernel_mspatch.cpp:42) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 12, loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1_VITIS_LOOP_68_2_VITIS_LOOP_71_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_65_1_VITIS_LOOP_68_2_VITIS_LOOP_71_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_Pipeline_init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_Pipeline_batch_row_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_row_column'.
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to enforce a carried dependence constraint (II = 1, distance = 16, offset = 1) between 'store' operation ('out_0_0_addr_write_ln163', kernel_mspatch.cpp:163) of variable 'add137_24_2_2', kernel_mspatch.cpp:163 on array 'out_0_0' and 'load' operation ('out_0_0_load', kernel_mspatch.cpp:163) on array 'out_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to schedule 'load' operation ('in_0_0_load_6', kernel_mspatch.cpp:163) on array 'in_0_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to schedule 'load' operation ('in_0_0_load_8', kernel_mspatch.cpp:163) on array 'in_0_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to schedule 'load' operation ('in_0_0_load_10', kernel_mspatch.cpp:163) on array 'in_0_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 32, loop 'batch_row_column'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.75 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.54 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_batchnorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_176_1_VITIS_LOOP_179_2_VITIS_LOOP_182_3': control-flow is too complicated to be pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 588.48 seconds. CPU system time: 1.21 seconds. Elapsed time: 589.74 seconds; current allocated memory: 2.974 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 237.25 seconds. CPU system time: 0.52 seconds. Elapsed time: 239.28 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mspatch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 232.95 seconds. CPU system time: 0.51 seconds. Elapsed time: 235.23 seconds; current allocated memory: 3.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_52_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_in_VITIS_LOOP_52_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.74 seconds. CPU system time: 0 seconds. Elapsed time: 3.8 seconds; current allocated memory: 3.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2'.
WARNING: [HLS 200-885] The II Violation in module 'compute_padding' (loop 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2'): Unable to schedule 'store' operation ('in_pad_0_addr_5_write_ln84', kernel_DW_conv.cpp:84) of constant 0 on array 'in_pad_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_pad_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_padding' (loop 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2'): Unable to schedule 'store' operation ('in_pad_0_addr_2_write_ln86', kernel_DW_conv.cpp:86) of variable 'tmp_s', kernel_DW_conv.cpp:86 on array 'in_pad_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_pad_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_1_Pipeline_init_output_VITIS_LOOP_125_4_VITIS_LOOP_128_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_output_VITIS_LOOP_125_4_VITIS_LOOP_128_5'.
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_init_output_VITIS_LOOP_125_4_VITIS_LOOP_128_5' (loop 'init_output_VITIS_LOOP_125_4_VITIS_LOOP_128_5'): Unable to schedule 'store' operation ('afterConv_0_addr_4_write_ln137', kernel_DW_conv.cpp:137) of constant 0 on array 'afterConv_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'afterConv_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'init_output_VITIS_LOOP_125_4_VITIS_LOOP_128_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch_Out_Row_Out_Column'.
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_load_2', kernel_DW_conv.cpp:174) on array 'in_pad_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_pad_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_load_4', kernel_DW_conv.cpp:174) on array 'in_pad_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_pad_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_load_6', kernel_DW_conv.cpp:174) on array 'in_pad_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_pad_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_load_8', kernel_DW_conv.cpp:174) on array 'in_pad_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_pad_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_load_133', kernel_DW_conv.cpp:174) on array 'in_pad_0' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'in_pad_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_load_195', kernel_DW_conv.cpp:174) on array 'in_pad_0' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'in_pad_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_load_211', kernel_DW_conv.cpp:174) on array 'in_pad_0' due to limited memory ports (II = 106). Please consider using a memory core with more ports or partitioning the array 'in_pad_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_load_213', kernel_DW_conv.cpp:174) on array 'in_pad_0' due to limited memory ports (II = 107). Please consider using a memory core with more ports or partitioning the array 'in_pad_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 108, Depth = 122, loop 'Batch_Out_Row_Out_Column'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 35.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 35.2 seconds; current allocated memory: 3.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.15 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.86 seconds; current allocated memory: 3.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_norm_Pipeline_init_output_VITIS_LOOP_196_1_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_output_VITIS_LOOP_196_1_VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_output_VITIS_LOOP_196_1_VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch_norm_VITIS_LOOP_237_4'.
WARNING: [HLS 200-885] The II Violation in module 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4' (loop 'Batch_norm_VITIS_LOOP_237_4'): Unable to schedule 'load' operation ('afterConv_0_load_1', kernel_DW_conv.cpp:246) on array 'afterConv_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'afterConv_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4' (loop 'Batch_norm_VITIS_LOOP_237_4'): Unable to schedule 'load' operation ('afterConv_0_load_3', kernel_DW_conv.cpp:246) on array 'afterConv_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'afterConv_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4' (loop 'Batch_norm_VITIS_LOOP_237_4'): Unable to schedule 'load' operation ('afterConv_0_load_5', kernel_DW_conv.cpp:246) on array 'afterConv_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'afterConv_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4' (loop 'Batch_norm_VITIS_LOOP_237_4'): Unable to schedule 'load' operation ('afterConv_0_load_7', kernel_DW_conv.cpp:246) on array 'afterConv_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'afterConv_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4' (loop 'Batch_norm_VITIS_LOOP_237_4'): Unable to schedule 'load' operation ('afterConv_0_load_13', kernel_DW_conv.cpp:246) on array 'afterConv_0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'afterConv_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 21, loop 'Batch_norm_VITIS_LOOP_237_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_act' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_5_VITIS_LOOP_370_6_VITIS_LOOP_373_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_367_5_VITIS_LOOP_370_6_VITIS_LOOP_373_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 43.13 seconds. CPU system time: 0.17 seconds. Elapsed time: 43.43 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 17.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 17.73 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.38 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_mean_Pipeline_init_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sum'.
WARNING: [HLS 200-885] The II Violation in module 'load_input_mean_Pipeline_init_sum' (loop 'init_sum'): Unable to schedule 'store' operation ('sum_addr_1_write_ln35', kernel_se.cpp:35) of constant 0 on array 'sum' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sum'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input_mean_Pipeline_init_sum' (loop 'init_sum'): Unable to schedule 'store' operation ('sum_addr_3_write_ln35', kernel_se.cpp:35) of constant 0 on array 'sum' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sum'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input_mean_Pipeline_init_sum' (loop 'init_sum'): Unable to schedule 'store' operation ('sum_addr_5_write_ln35', kernel_se.cpp:35) of constant 0 on array 'sum' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sum'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input_mean_Pipeline_init_sum' (loop 'init_sum'): Unable to schedule 'store' operation ('sum_addr_7_write_ln35', kernel_se.cpp:35) of constant 0 on array 'sum' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sum'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input_mean_Pipeline_init_sum' (loop 'init_sum'): Unable to schedule 'store' operation ('sum_addr_21_write_ln35', kernel_se.cpp:35) of constant 0 on array 'sum' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'sum'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 12, loop 'init_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.59 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_mean_Pipeline_load_data_VITIS_LOOP_43_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'load_data_VITIS_LOOP_43_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'load_data_VITIS_LOOP_43_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.77 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_mean_Pipeline_compute_mean_VITIS_LOOP_62_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'compute_mean_VITIS_LOOP_62_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'compute_mean_VITIS_LOOP_62_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_mean_Pipeline_VITIS_LOOP_77_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_8'.
WARNING: [HLS 200-885] The II Violation in module 'load_input_mean_Pipeline_VITIS_LOOP_77_8' (loop 'VITIS_LOOP_77_8'): Unable to schedule 'load' operation ('sum_load_1', kernel_se.cpp:83) on array 'sum' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sum'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input_mean_Pipeline_VITIS_LOOP_77_8' (loop 'VITIS_LOOP_77_8'): Unable to schedule 'load' operation ('sum_load_3', kernel_se.cpp:83) on array 'sum' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sum'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input_mean_Pipeline_VITIS_LOOP_77_8' (loop 'VITIS_LOOP_77_8'): Unable to schedule 'load' operation ('sum_load_5', kernel_se.cpp:83) on array 'sum' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sum'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input_mean_Pipeline_VITIS_LOOP_77_8' (loop 'VITIS_LOOP_77_8'): Unable to schedule 'load' operation ('sum_load_7', kernel_se.cpp:83) on array 'sum' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sum'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input_mean_Pipeline_VITIS_LOOP_77_8' (loop 'VITIS_LOOP_77_8'): Unable to schedule 'load' operation ('sum_load_21', kernel_se.cpp:83) on array 'sum' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'sum'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 13, loop 'VITIS_LOOP_77_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_reduce_Pipeline_init_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_reduce_Pipeline_Batch_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch_Output_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add2', kernel_se.cpp:171) and 'fadd' operation ('add3', kernel_se.cpp:165).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add2', kernel_se.cpp:171) and 'fadd' operation ('add3', kernel_se.cpp:165).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add2', kernel_se.cpp:171) and 'fadd' operation ('add3', kernel_se.cpp:165).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add2', kernel_se.cpp:171) and 'fadd' operation ('add3', kernel_se.cpp:165).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation ('add2', kernel_se.cpp:171) and 'fadd' operation ('add3', kernel_se.cpp:165).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'fadd' operation ('add2', kernel_se.cpp:171) and 'fadd' operation ('add3', kernel_se.cpp:165).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'fadd' operation ('add2', kernel_se.cpp:171) and 'fadd' operation ('add3', kernel_se.cpp:165).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 26, loop 'Batch_Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_reduce_Pipeline_silu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'silu'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'silu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_expand_Pipeline_init_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_out'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_expand_Pipeline_Batch_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch_Output_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_expand_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add', kernel_se.cpp:271) and 'fadd' operation ('add4', kernel_se.cpp:266).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_expand_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add', kernel_se.cpp:271) and 'fadd' operation ('add4', kernel_se.cpp:266).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_expand_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add', kernel_se.cpp:271) and 'fadd' operation ('add4', kernel_se.cpp:266).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_expand_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add', kernel_se.cpp:271) and 'fadd' operation ('add4', kernel_se.cpp:266).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_expand_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation ('add', kernel_se.cpp:271) and 'fadd' operation ('add4', kernel_se.cpp:266).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_expand_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'fadd' operation ('add', kernel_se.cpp:271) and 'fadd' operation ('add4', kernel_se.cpp:266).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_expand_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'fadd' operation ('add', kernel_se.cpp:271) and 'fadd' operation ('add4', kernel_se.cpp:266).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 26, loop 'Batch_Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_expand' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_280_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_280_1'
WARNING: [HLS 200-871] Estimated clock period (38.228ns) exceeds the target (target clock period: 50ns, clock uncertainty: 13.5ns, effective delay budget: 36.5ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_sigmoid' consists of the following:	'fpext' operation ('conv_9', kernel_se.cpp:287) [105]  (6.42 ns)
	'dexp' operation ('tmp_19', kernel_se.cpp:287) [240]  (31.8 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_irmb_stage0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_299_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_i_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_i_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_i_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_i_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_i_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_i_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_i_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_i_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_296_1_VITIS_LOOP_299_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_296_1_VITIS_LOOP_299_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 15.76 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_42_1_VITIS_LOOP_45_2'.
WARNING: [HLS 200-885] The II Violation in module 'load_input_2' (loop 'init_in_VITIS_LOOP_42_1_VITIS_LOOP_45_2'): Unable to schedule 'store' operation ('in_0_addr_1_write_ln51', kernel_proj.cpp:51) of variable 'tmp_s', kernel_proj.cpp:51 on array 'in_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'init_in_VITIS_LOOP_42_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.39 seconds. CPU system time: 0 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch_Out_Row_Out_Column'.
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_3_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_3_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem0_addr_3_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem0_addr_3_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('gmem0_addr_7_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('gmem0_addr_8_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('gmem0_addr_9_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('gmem0_addr_9_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('gmem0_addr_10_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('gmem0_addr_10_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('gmem0_addr_10_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation ('gmem0_addr_10_read', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117) and bus request operation ('gmem0_addr_req', kernel_proj.cpp:117) on port 'gmem0' (kernel_proj.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'Batch_Out_Row_Out_Column': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.39 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.95 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_proj_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_irmb_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (38.438ns) exceeds the target (target clock period: 50ns, clock uncertainty: 13.5ns, effective delay budget: 36.5ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'kernel_irmb_stage0' consists of the following:	'call' operation ('call_ret3', kernel_se.cpp:342) to 'compute_sigmoid' [5488]  (38.4 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.57 seconds; current allocated memory: 3.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.57 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_irmb_stage0_Pipeline_init_output_VITIS_LOOP_30_1_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_irmb_stage0_Pipeline_init_output_VITIS_LOOP_30_1_VITIS_LOOP_33_2' is 25345 from HDL expression: ((ap_start_int == 1'b1) & (icmp_ln27_fu_17344_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_irmb_stage0_Pipeline_init_output_VITIS_LOOP_30_1_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.46 seconds; current allocated memory: 3.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_3' pipeline 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_norm' is 6147 from HDL expression: ((1'b1 == ap_CS_fsm_state103) & (m_axi_gmem1_RVALID == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'padding_input' pipeline 'VITIS_LOOP_65_1_VITIS_LOOP_68_2_VITIS_LOOP_71_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_Pipeline_init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_Pipeline_init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_Pipeline_batch_row_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_conv_Pipeline_batch_row_column' pipeline 'batch_row_column' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_Pipeline_batch_row_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 3.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.19 seconds; current allocated memory: 3.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_batchnorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_batchnorm' is 24801 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_batchnorm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 142.59 seconds. CPU system time: 0.36 seconds. Elapsed time: 143.16 seconds; current allocated memory: 3.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mspatch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mspatch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 235.43 seconds. CPU system time: 1.16 seconds. Elapsed time: 238.9 seconds; current allocated memory: 4.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_76564_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.6 seconds; current allocated memory: 4.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_padding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_1_Pipeline_init_output_VITIS_LOOP_125_4_VITIS_LOOP_128_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_1_Pipeline_init_output_VITIS_LOOP_125_4_VITIS_LOOP_128_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' pipeline 'Batch_Out_Row_Out_Column' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 4.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.09 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.52 seconds; current allocated memory: 4.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_norm_Pipeline_init_output_VITIS_LOOP_196_1_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_norm_Pipeline_init_output_VITIS_LOOP_196_1_VITIS_LOOP_199_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 4.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4' pipeline 'Batch_norm_VITIS_LOOP_237_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_act' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_act' pipeline 'VITIS_LOOP_367_5_VITIS_LOOP_370_6_VITIS_LOOP_373_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_act' is 24589 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_3_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_act'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.42 seconds; current allocated memory: 4.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_DW_conv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.63 seconds. CPU system time: 0.33 seconds. Elapsed time: 19.84 seconds; current allocated memory: 4.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_mean_Pipeline_init_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_mean_Pipeline_init_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.61 seconds; current allocated memory: 4.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_mean_Pipeline_load_data_VITIS_LOOP_43_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_76564_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_mean_Pipeline_load_data_VITIS_LOOP_43_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_mean_Pipeline_compute_mean_VITIS_LOOP_62_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_mean_Pipeline_compute_mean_VITIS_LOOP_62_5' pipeline 'compute_mean_VITIS_LOOP_62_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_mean_Pipeline_compute_mean_VITIS_LOOP_62_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_mean_Pipeline_VITIS_LOOP_77_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_mean_Pipeline_VITIS_LOOP_77_8' pipeline 'VITIS_LOOP_77_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_mean_Pipeline_VITIS_LOOP_77_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_mean'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_reduce_Pipeline_init_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_reduce_Pipeline_init_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.91 seconds; current allocated memory: 4.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_reduce_Pipeline_Batch_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_conv_reduce_Pipeline_Batch_Output_Channel' pipeline 'Batch_Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_197_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_207_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_217_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_227_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_237_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_247_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_257_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_265_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_267_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4864_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_reduce_Pipeline_Batch_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_reduce_Pipeline_silu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_conv_reduce_Pipeline_silu' pipeline 'silu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_conv_reduce_Pipeline_silu' is 9302 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_3_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_reduce_Pipeline_silu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.03 seconds; current allocated memory: 4.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_3_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.77 seconds; current allocated memory: 4.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_expand_Pipeline_init_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_expand_Pipeline_init_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.85 seconds; current allocated memory: 4.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_expand_Pipeline_Batch_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_conv_expand_Pipeline_Batch_Output_Channel' pipeline 'Batch_Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_197_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_207_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_217_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_227_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_237_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_247_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_257_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_265_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_267_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4864_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_expand_Pipeline_Batch_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_expand' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_expand'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_sigmoid' pipeline 'VITIS_LOOP_280_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_3_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2564_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_irmb_stage0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_299_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_irmb_stage0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_299_2' pipeline 'VITIS_LOOP_296_1_VITIS_LOOP_299_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_irmb_stage0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_299_2' is 24591 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4864_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_irmb_stage0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_299_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.19 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.67 seconds; current allocated memory: 4.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.15 seconds. CPU system time: 0.2 seconds. Elapsed time: 4.88 seconds; current allocated memory: 4.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_76564_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_4_Pipeline_Batch_Out_Row_Out_Column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.33 seconds; current allocated memory: 4.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.32 seconds; current allocated memory: 4.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_proj_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_proj_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_irmb_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_irmb_stage0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_irmb_stage0' is 7728 from HDL expression: (1'b1 == ap_CS_fsm_state12)
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_3_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_irmb_stage0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.39 seconds; current allocated memory: 4.974 GB.
INFO: [HLS 200-741] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mean_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO kernel_irmb_stage0_kernel_DW_conv_in_0_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_in_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_DW_conv_in_pad_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_in_pad_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_DW_conv_afterConv_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_afterConv_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_load_input_mean_sum_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_proj_1_in_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_proj_1_in_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'buffer_result_c_U(kernel_irmb_stage0_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_in_i_0_0_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 17.45 seconds. CPU system time: 0.79 seconds. Elapsed time: 24.93 seconds; current allocated memory: 5.036 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 15.61 seconds. CPU system time: 0.16 seconds. Elapsed time: 15.97 seconds; current allocated memory: 5.224 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_irmb_stage0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_irmb_stage0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 26.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4495.72 seconds. CPU system time: 17.74 seconds. Elapsed time: 4551.67 seconds; current allocated memory: 4.403 GB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/users/cad/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling kernel_iRMB_stage0_test.cpp_pre.cpp.tb.cpp
   Compiling kernel_mspatch.cpp_pre.cpp.tb.cpp
   Compiling kernel_DW_conv.cpp_pre.cpp.tb.cpp
   Compiling kernel_se.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel_irmb_stage0.cpp
   Compiling kernel_iRMB_stage0.cpp_pre.cpp.tb.cpp
   Compiling kernel_proj.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel_irmb_stage0_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
384
96
768
363.273 556.766 579.587 363.853
657.409 1001.37 1053.34 668.955
853.866 1305.29 1392.09 885.515
623.501 960.362 1029.85 651.409
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3238.992 ; gain = 2.023 ; free physical = 132073 ; free virtual = 247577
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/users/cad/xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 18:44:19 2023...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /users/cad/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kernel_irmb_stage0_top glbl -Oenable_linking_all_libraries -prj kernel_irmb_stage0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s kernel_irmb_stage0 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_faddfsub_32ns_32ns_32_1_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_faddfsub_32ns_32ns_32_1_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_irmb_stage0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_207_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_207_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_245_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_245_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_expand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_mean_Pipeline_load_data_VITIS_LOOP_43_2_VITIS_LOOP_46_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_mean_Pipeline_load_data_VITIS_LOOP_43_2_VITIS_LOOP_46_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_act
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_expand_Pipeline_Batch_Output_Channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_expand_Pipeline_Batch_Output_Channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_2564_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_2564_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_265_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_265_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_reduce_Pipeline_init_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_reduce_Pipeline_init_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_197_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_197_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_expand_Pipeline_init_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_expand_Pipeline_init_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_proj_1_in_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_proj_1_in_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_irmb_stage0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_299_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_irmb_stage0_Pipeline_VITIS_LOOP_296_1_VITIS_LOOP_299_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_mean_Pipeline_init_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_mean_Pipeline_init_sum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_norm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_norm_Pipeline_init_output_VITIS_LOOP_196_1_VITIS_LOOP_199_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_norm_Pipeline_init_output_VITIS_LOOP_196_1_VITIS_LOOP_199_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_proj_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_proj_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fifo_w32_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fifo_w32_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_22_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_22_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_batchnorm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_batchnorm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_proj_1_in_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_proj_1_in_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_1_Pipeline_init_output_VITIS_LOOP_125_4_VITIS_LOOP_128_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_1_Pipeline_init_output_VITIS_LOOP_125_4_VITIS_LOOP_128_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_faddfsub_32ns_32ns_32_1_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_faddfsub_32ns_32ns_32_1_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_reduce_Pipeline_silu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_reduce_Pipeline_silu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_76564_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_76564_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_237_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_237_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_267_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_267_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_227_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_227_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_247_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_247_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_mean_sum_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_mean_sum_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_irmb_stage0_Pipeline_init_output_VITIS_LOOP_30_1_VITIS_LOOP_33_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_irmb_stage0_Pipeline_init_output_VITIS_LOOP_30_1_VITIS_LOOP_33_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_Pipeline_init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_Pipeline_init_out_VITIS_LOOP_121_4_VITIS_LOOP_124_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_32_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_32_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_4864_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_4864_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_mean_Pipeline_VITIS_LOOP_77_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_mean_Pipeline_VITIS_LOOP_77_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_padding_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_padding_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_afterConv_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_afterConv_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_Pipeline_batch_row_column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_Pipeline_batch_row_column
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_mean.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_mean
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_reduce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_reduce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_217_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_217_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_mean_Pipeline_compute_mean_VITIS_LOOP_62_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_mean_Pipeline_compute_mean_VITIS_LOOP_62_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_afterConv_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_afterConv_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_padding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_padding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_pad_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_pad_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_pad_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_pad_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_norm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_257_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_257_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_in_i_0_0_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_in_i_0_0_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_reduce_Pipeline_Batch_Output_Channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_reduce_Pipeline_Batch_Output_Channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'm_axis_result_tdata' [/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1.v:29]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'm_axis_result_tdata' [/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_irmb_stage0_in_i_0_0_RAM_...
Compiling module xil_defaultlib.kernel_irmb_stage0_flow_control_...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_irmb_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_flow_control_...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_3
Compiling module xil_defaultlib.kernel_irmb_stage0_load_norm
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_22_32_1_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_padding_input
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu250-...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fadd_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_fadd_32ns_32n...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fmul_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_fmul_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fsub_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_fsub_32ns_32n...
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_w=64,a_fw=53,o...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fptrunc_64ns_...
Compiling module xil_defaultlib.kernel_irmb_stage0_fptrunc_64ns_...
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fpext_32ns_64...
Compiling module xil_defaultlib.kernel_irmb_stage0_fpext_32ns_64...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_14.alignment [\alignment(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=47,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.addsub_dsp [\addsub_dsp(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.addsub [\addsub(c_xdevicefamily="virtexu...]
Compiling architecture rtl of entity floating_point_v7_1_14.align_add [\align_add(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp [\flt_add_exp(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dadd_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_dadd_64ns_64n...
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=38,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e2_dbl [\fix_mult_dsp48e2_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dmul_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_dmul_64ns_64n...
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_ddiv_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_ddiv_64ns_64n...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=49,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=43,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=41,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=39,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=36,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=38,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=40,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=42,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=44,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=50,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_sqrt [\flt_sqrt(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dsqrt_64ns_64...
Compiling module xil_defaultlib.kernel_irmb_stage0_dsqrt_64ns_64...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_batch...
Compiling module xil_defaultlib.kernel_irmb_stage0_fifo_w32_d4_S...
Compiling module xil_defaultlib.kernel_irmb_stage0_fifo_w32_d4_S
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_76564_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_paddi...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_norm_...
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_faddfsub_32ns...
Compiling module xil_defaultlib.kernel_irmb_stage0_faddfsub_32ns...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_245_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_norm_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_norm
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=104,length=0)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=49,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=59,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=105,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=13,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=67,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(result_width=67...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=69,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=66,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=58,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=71,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_dp_poly [\flt_exp_dp_poly(c_xdevicefamily...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp [\flt_exp(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dexp_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_dexp_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_act
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_me...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_me...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_me...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_me...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_me...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_me...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_4864_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_257_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_267_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_265_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_197_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_207_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_217_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_227_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_237_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_247_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_32_32_1_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_2564_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_sigmo...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_irmb_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_proj_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_proj_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_entry_proc
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_2
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_fifo_w64_d3_S...
Compiling module xil_defaultlib.kernel_irmb_stage0_fifo_w64_d3_S
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_proj_1
Compiling module xil_defaultlib.kernel_irmb_stage0_control_s_axi
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_l...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_t...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_w...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi(C...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_l...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_t...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_w...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi(C...
Compiling module xil_defaultlib.kernel_irmb_stage0
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=224)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=914)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=108)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=12)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=25)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_irmb_stage0_top
Compiling module work.glbl
Built simulation snapshot kernel_irmb_stage0

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kernel_irmb_stage0/xsim_script.tcl
# xsim {kernel_irmb_stage0} -autoloadwcfg -tclbatch {kernel_irmb_stage0.tcl}
Time resolution is 1 ps
source kernel_irmb_stage0.tcl
## run all
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13319/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13319/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13319/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13319/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13319/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13319/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13318/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13318/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13318/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13318/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13318/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13318/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13317/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13317/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13317/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13317/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13317/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13317/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13316/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13316/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13316/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13316/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13316/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13316/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13315/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13315/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13315/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13315/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13315/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13315/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13314/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13314/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13314/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13314/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13314/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13314/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13313/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13313/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13313/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13313/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13313/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13313/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13312/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13312/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13312/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13312/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13312/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13312/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13311/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13311/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13311/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13311/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13311/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13311/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13310/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13310/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13310/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13310/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13310/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13310/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13309/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13309/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13309/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13309/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13309/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13309/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13308/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13308/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13308/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13308/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13308/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13308/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13307/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13307/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13307/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13307/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13307/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13307/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13306/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13306/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13306/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13306/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13306/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13306/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13305/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13305/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13305/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13305/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13305/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13305/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13304/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13304/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13304/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13304/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13304/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13304/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13303/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13303/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13303/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13303/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13303/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13303/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13302/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13302/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13302/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13302/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13302/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13302/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13301/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13301/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13301/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13301/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13301/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13301/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13300/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13300/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13300/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13300/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13300/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13300/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13299/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13299/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13299/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13299/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13299/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13299/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13298/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13298/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13298/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13298/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13298/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13298/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13297/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13297/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13297/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13297/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13297/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13297/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13296/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13296/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13296/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13296/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13296/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13296/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5461/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5461/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5461/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5461/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5461/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5461/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5460/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5460/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5460/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5460/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5460/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5460/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5459/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5459/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5459/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5459/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5459/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5459/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5458/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5458/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5458/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5458/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5458/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_act_U0/dexp_64ns_64ns_64_3_full_dsp_1_U5458/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "225000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2379/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2380/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2381/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2382/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2383/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2384/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2385/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2386/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2387/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2388/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2389/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2390/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2391/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2392/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2393/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2394/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2395/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2396/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2397/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2398/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2399/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2400/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2401/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2402/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2403/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2404/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2405/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2406/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2407/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2408/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2409/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2410/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2411/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2412/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2413/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2415/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2416/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2417/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2418/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2419/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2420/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2421/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2422/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2423/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2424/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2425/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2426/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2427/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2428/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2429/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2430/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2431/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2432/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2433/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2434/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2435/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2436/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2437/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2438/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2439/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2440/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2441/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2442/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2443/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2444/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2445/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2446/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2447/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2448/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2449/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2450/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2451/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2452/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2453/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2454/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2455/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2456/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2457/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2458/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2459/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2460/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2461/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2462/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2463/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2464/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2465/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2466/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2467/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2468/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2469/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2470/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2471/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2472/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2473/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2474/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2475/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2476/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2477/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2478/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2479/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2480/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2481/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2482/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2483/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2484/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2485/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2486/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2487/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2488/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2490/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2491/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2492/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2493/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2494/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2495/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2496/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2497/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2498/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2507/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2508/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2499/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2500/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2501/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2502/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2503/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2504/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2505/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U2506/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66575 ns  Iteration: 219  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67025 ns  Iteration: 279  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67475 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67925 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68375 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68825 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69275 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69725 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70175 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70625 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71075 ns  Iteration: 247  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71525 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71975 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72425 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72875 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73325 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73775 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74225 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74675 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75125 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75575 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76025 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76475 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76925 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77425 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77875 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78325 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78775 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79225 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79675 ns  Iteration: 280  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80125 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80575 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81025 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81475 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81925 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82375 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82825 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83275 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83725 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84175 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84625 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85075 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85525 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85975 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86425 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86875 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87325 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87775 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88275 ns  Iteration: 37  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88725 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89175 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89625 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90075 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90525 ns  Iteration: 280  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90975 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91425 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91875 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92325 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92775 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93225 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93675 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94125 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94575 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95025 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95475 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95925 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96375 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96825 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97275 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97725 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98175 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98625 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99125 ns  Iteration: 37  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99575 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100025 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100475 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100925 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101375 ns  Iteration: 280  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101825 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102275 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102725 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103175 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103625 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104075 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104525 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104975 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105425 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105875 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106325 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106775 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107225 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107675 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108125 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108575 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109025 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109475 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109975 ns  Iteration: 37  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110425 ns  Iteration: 248  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110875 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111325 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111775 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112225 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112675 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113125 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113575 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114025 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114475 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114925 ns  Iteration: 270  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115375 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115825 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116275 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116725 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117175 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117625 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118075 ns  Iteration: 247  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118525 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118975 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119425 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119875 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120325 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120825 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121275 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121725 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122175 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122625 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123075 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123525 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123975 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124425 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124875 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125325 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125775 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126225 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126675 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127125 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127575 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128025 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128475 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128925 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129375 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129825 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130275 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130725 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131175 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131675 ns  Iteration: 35  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132125 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132575 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133025 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133475 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133925 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134375 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134825 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135275 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135725 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136175 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136625 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137075 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137525 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137975 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138425 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138875 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139325 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139775 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140225 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140675 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141125 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141575 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142025 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142525 ns  Iteration: 35  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142975 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143425 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143875 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144325 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144775 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145225 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145675 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146125 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146575 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147025 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147475 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147925 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148375 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148825 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149275 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149725 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150175 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150625 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151075 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151525 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151975 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152425 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152875 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153375 ns  Iteration: 35  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153825 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154275 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154725 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155175 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155625 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156075 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156525 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156975 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157425 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157875 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158325 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158775 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159225 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159675 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160125 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160575 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161025 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161475 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161925 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162375 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162825 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163275 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163725 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164225 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164675 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165125 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165575 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166025 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166475 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166925 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167375 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167825 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168275 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168725 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169175 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169625 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170075 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170525 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170975 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171425 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171875 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172325 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172775 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173225 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173675 ns  Iteration: 246  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174125 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174575 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175075 ns  Iteration: 38  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175525 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175975 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176425 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176875 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177325 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177775 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178225 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178675 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179125 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179575 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180025 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180475 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180925 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181375 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181825 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182275 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182725 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183175 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183625 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184075 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184525 ns  Iteration: 246  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184975 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185425 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185925 ns  Iteration: 38  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186375 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186825 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187275 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187725 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188175 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188625 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189075 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189525 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189975 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190425 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190875 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191325 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191775 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192225 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192675 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193125 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193575 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194025 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194475 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194925 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195375 ns  Iteration: 246  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195825 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196275 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196775 ns  Iteration: 38  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197225 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197675 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198125 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198575 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199025 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199475 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199925 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200375 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200825 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201275 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201725 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202175 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202625 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203075 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203525 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203975 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204425 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204875 ns  Iteration: 241  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205325 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205775 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206225 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206675 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207125 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207625 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208075 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208525 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208975 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209425 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209875 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210325 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210775 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211225 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211675 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212125 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212575 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213025 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213475 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213925 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214375 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214825 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215275 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215725 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216175 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216625 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217075 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217525 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217975 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218475 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218925 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219375 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219825 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220275 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220725 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221175 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221625 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222075 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222525 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222975 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223425 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223875 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224325 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224775 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225225 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225675 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226125 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226575 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227025 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227475 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227925 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228375 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228825 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229325 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229775 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230225 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230675 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231125 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231575 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232025 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232475 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232925 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233375 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233825 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234275 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234725 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235175 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235625 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236075 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236525 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236975 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237425 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237875 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238325 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238775 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239225 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239675 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240175 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240625 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241075 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241525 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241975 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242425 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242875 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243325 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243775 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244225 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244675 ns  Iteration: 247  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245125 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245575 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246025 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246475 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246925 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247375 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247825 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248275 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248725 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249175 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249625 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250075 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250525 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251025 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251475 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251925 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252375 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252825 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253275 ns  Iteration: 280  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253725 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254175 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254625 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255075 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255525 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255975 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256425 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256875 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257325 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257775 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258225 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258675 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259125 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259575 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260025 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260475 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260925 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261375 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261875 ns  Iteration: 37  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262325 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262775 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263225 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263675 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264125 ns  Iteration: 280  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264575 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265025 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265475 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265925 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266375 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266825 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267275 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267725 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268175 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268625 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269075 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269525 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269975 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270425 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270875 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271325 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271775 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272225 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272725 ns  Iteration: 37  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273175 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273625 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274075 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274525 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274975 ns  Iteration: 280  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275425 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275875 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276325 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276775 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277225 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277675 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278125 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278575 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279025 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279475 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279925 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280375 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280825 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281275 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281725 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282175 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282625 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283075 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283575 ns  Iteration: 37  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284025 ns  Iteration: 248  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284475 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284925 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285375 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285825 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286275 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286725 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287175 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287625 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288075 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288525 ns  Iteration: 270  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288975 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289425 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289875 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290325 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290775 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291225 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291675 ns  Iteration: 247  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292125 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292575 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293025 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293475 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293925 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294425 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294875 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295325 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295775 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296225 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296675 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297125 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297575 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298025 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298475 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298925 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299375 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299825 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300275 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300725 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301175 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301625 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302075 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302525 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302975 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303425 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303875 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304325 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304775 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305275 ns  Iteration: 35  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305725 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306175 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306625 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307075 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307525 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307975 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308425 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308875 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309325 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309775 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310225 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310675 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311125 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311575 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312025 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312475 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312925 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313375 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313825 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314275 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314725 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315175 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315625 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316125 ns  Iteration: 35  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316575 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317025 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317475 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317925 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318375 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318825 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319275 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319725 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320175 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320625 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321075 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321525 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321975 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322425 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322875 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323325 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323775 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324225 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324675 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325125 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325575 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326025 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326475 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326975 ns  Iteration: 35  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327425 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327875 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328325 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328775 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329225 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329675 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330125 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330575 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331025 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331475 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331925 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332375 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332825 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333275 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333725 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334175 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334625 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335075 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335525 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335975 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336425 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336875 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337325 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337825 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338275 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338725 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339175 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339625 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340075 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340525 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340975 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341425 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341875 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342325 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342775 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343225 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343675 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344125 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344575 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345025 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345475 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345925 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346375 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346825 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347275 ns  Iteration: 246  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347725 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348175 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348675 ns  Iteration: 38  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349125 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349575 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350025 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350475 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350925 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351375 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351825 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352275 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352725 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353175 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353625 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354075 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354525 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354975 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355425 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355875 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356325 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356775 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357225 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357675 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358125 ns  Iteration: 246  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358575 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359025 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359525 ns  Iteration: 38  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359975 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360425 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360875 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361325 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361775 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362225 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362675 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363125 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363575 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364025 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364475 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364925 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365375 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365825 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366275 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366725 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367175 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367625 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368075 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368525 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368975 ns  Iteration: 246  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369425 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369875 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370375 ns  Iteration: 38  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370825 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371275 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371725 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372175 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372625 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373075 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373525 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373975 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374425 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374875 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375325 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375775 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376225 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376675 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377125 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377575 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378025 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378475 ns  Iteration: 241  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378925 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379375 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379825 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380275 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380725 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381225 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381675 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382125 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382575 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383025 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383475 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383925 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384375 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384825 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385275 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385725 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386175 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386625 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387075 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387525 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387975 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388425 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388875 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389325 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389775 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390225 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390675 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391125 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391575 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392075 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392525 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392975 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393425 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393875 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394325 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394775 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395225 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395675 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396125 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396575 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397025 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397475 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397925 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398375 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398825 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399275 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399725 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400175 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400625 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401075 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401525 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401975 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402425 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402925 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403375 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403825 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404275 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404725 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405175 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405625 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406075 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406525 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406975 ns  Iteration: 272  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407425 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407875 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408325 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408775 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409225 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409675 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410125 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410575 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411025 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411475 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411925 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412375 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412825 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413275 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U2655/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U2729/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_14720/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U2705/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 659525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_20/fadd_32ns_32ns_32_1_full_dsp_1_U5367/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 659525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_20/fadd_32ns_32ns_32_1_full_dsp_1_U5368/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 688875 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_norm_U0/grp_compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_fu_44/fsub_32ns_32ns_32_1_full_dsp_1_U5392/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 688875 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_norm_U0/grp_compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_fu_44/faddfsub_32ns_32ns_32_1_full_dsp_1_U5391/kernel_irmb_stage0_faddfsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 689025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_norm_U0/grp_compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_fu_44/dmul_64ns_64ns_64_2_max_dsp_1_U5401/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 689025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_norm_U0/grp_compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_fu_44/dmul_64ns_64ns_64_2_max_dsp_1_U5402/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 689075 ns  Iteration: 26  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_norm_U0/grp_compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_fu_44/dadd_64ns_64ns_64_1_full_dsp_1_U5399/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 689075 ns  Iteration: 26  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_15498/compute_norm_U0/grp_compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_fu_44/dadd_64ns_64ns_64_1_full_dsp_1_U5400/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 714975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 716225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 717475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 718725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 719975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 721225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 722475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 723725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 724975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 726225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 727475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 728725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 729975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 731225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 732475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 733725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 734975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 736225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 737475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 738725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 739975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 741225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 742475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 771225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 772475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 773725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_Batch_Output_Channel_fu_452/fadd_32ns_32ns_32_1_full_dsp_1_U9414/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13318/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13319/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13296/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13297/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13298/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13299/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13300/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13301/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13302/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13303/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13304/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13305/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13306/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13307/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13308/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13309/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13310/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13311/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13312/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13313/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13314/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13315/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13316/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774475201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13317/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9595/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9596/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9597/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9598/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9599/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9600/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9601/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9602/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9603/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9604/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9605/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9606/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9607/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9608/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9609/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9610/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9611/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9612/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9613/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9614/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9615/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9616/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9617/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 774675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9618/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 834725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_17848/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_346/fadd_32ns_32ns_32_1_full_dsp_1_U9826/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13296/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13297/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13298/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13299/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13300/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13301/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13302/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13303/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13304/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13305/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13306/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13307/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13308/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13309/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13310/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13311/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13312/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13313/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13314/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13315/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13316/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13317/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13318/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835425201 ps  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/dexp_64ns_64ns_64_3_full_dsp_1_U13319/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9595/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9596/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9597/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9598/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9599/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9600/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9601/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9602/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9603/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9604/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9605/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9606/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9607/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9608/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9609/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9610/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9611/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9612/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9613/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9614/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9615/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9616/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9617/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 835625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_17818/grp_compute_conv_reduce_Pipeline_silu_fu_534/dmul_64ns_64ns_64_2_max_dsp_1_U9618/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 859175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 861625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 864325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 866775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 869225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 871925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 874625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 877325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 880025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 882475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 884925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 887375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 889825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 892525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 895225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 897925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 900375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 902825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 905275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 907725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 910175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 912625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 915325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 917775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 920275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 922725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 925425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 927875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 930325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 933025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 935725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 938425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 941125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 943575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 946025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 948475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 950925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 953625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 956325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 959025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 961475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 963925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 966375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 968825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 971275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 973725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 976425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 978875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 981375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 983825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 986525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 988975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 991425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 994125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 996825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 999525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1002225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1004675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1007125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1009575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1012025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1014725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1017425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1020125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1022575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1025025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1027475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1029925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1032375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1034825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1037525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1039975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1042475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1044925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1047625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1050075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1052525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1055225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1057925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1060625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1063325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1065775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1068225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1070675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1073125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1078525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1081225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1083675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1086125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1088575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1091025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1093475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1095925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1098625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1101075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1103575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1106025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1108725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1111175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1113625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1116325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1119025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1121725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1124425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1126875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1129325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1131775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1134225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1136925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1139625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1142325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1144775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1147225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1149675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1152125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1154575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1157025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1159725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1162175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1164675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1167125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1169825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1172275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1174725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1177425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1180125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1182825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1185525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1187975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1190425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1192875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1195325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1198025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1200725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1203425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1205875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1208325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1210775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1213225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1215675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1218125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1220825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1223275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1225775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1228225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1230925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1233375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1235825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1238525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1241225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1243925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1246625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1249075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1251525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1253975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1256425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1259125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1261825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1264525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1266975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1269425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1271875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1274325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1276775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1279225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1281925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1284375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1286875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1289325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1292025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1294475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1296925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1299625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1302325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1305025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1307725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1310175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1312625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1315075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1317525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1320225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1322925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1325625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1328075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1330525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1332975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1335425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1337875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1340325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1343025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1345475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1347975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1350425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1355575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1358025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1360725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1363425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1366125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1368825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1371275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1373725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1376175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1378625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1381325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1384025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1386725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1389175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1391625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1394075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1396525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1398975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1401425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1404125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1406575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1409075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1411525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1414225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1416675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1419125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1421825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1424525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1427225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1429925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1432375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1434825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1437275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1439725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1442425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1445125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1447825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1450275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1452725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1455175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1457625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1460075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1462525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1465225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1467675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1470175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1472625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1477775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1480225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1482925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1488325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1491025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1493475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1495925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1498375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1500825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1503525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1506225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1508925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1511375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1513825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1516275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1518725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1521175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1523625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1526325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1528775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1531275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1533725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1536425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1538875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1541325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1544025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1546725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1549425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1552125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1554575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1557025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1559475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1561925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1564625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1567325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1570025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1572475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1574925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1577375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1579825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1582275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1584725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1587425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1589875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1592375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1594825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1597525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1599975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1602425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1605125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1607825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1610525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1613225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1615675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1618125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1620575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1623025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1625725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1628425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1631125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1633575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1636025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1638475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1640925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1643375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1645825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1648525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1650975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1653475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1655925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1658625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1661075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1663525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1666225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1668925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1671625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1674325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1676775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1679225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1681675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1684125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1686825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1689525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1692225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1694675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1697125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1699575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1702025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1704475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1706925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1709625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1712075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1714575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1717025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1719725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1722175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1724625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1727325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1730025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1732725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1735425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1737875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1740325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1742775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1745225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1747925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1750625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1753325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1755775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1758225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1760675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1763125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1765575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1768025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1770725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1773175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1775675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1778125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1780825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1783275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1785725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1788425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1791125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1793825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1796525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1798975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1801425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1803875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1806325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1809025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1811725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1814425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1816875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1819325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1821775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1824225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1826675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1829125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1831825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1834275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1836775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1839225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1841925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1844375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1846825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1849525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1852225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1854925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1857625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1860075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1862525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1864975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1867425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1870125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1872825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1875525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1877975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1880425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1882875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1887775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1890225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1892925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1895375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1897875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1900325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1903025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1905475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1907925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1910625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1913325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1916025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1918725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1921175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1923625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1926075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1928525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1931225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1933925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1936625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1939075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1941525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1943975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1946425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1948875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1951325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1954025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1956475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1958975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1961425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1964125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1966575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1969025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1971725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1974425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1977125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1979825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1982275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1984725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1987175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1989625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1992325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1995025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1997725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2000175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2002625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2005075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2007525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2009975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2012425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2015125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2017575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2020075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2022525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2025225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2027675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2030125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2032825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2035525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2038225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2040925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2043375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2045825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2048275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2050725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2053425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2056125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2058825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2061275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2063725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2066175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2068625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2071075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2073525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2076225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2078675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2081175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2083625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2086325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2088775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2091225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2093925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2096625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2099325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2102025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2104475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2106925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2109375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2111825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2114525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2117225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2119925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2122375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2124825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2127275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2129725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2132175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2134625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2137325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2139775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2142275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2144725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2147425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2149875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2152325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2155025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2157725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2160425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2163125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2165575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2168025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2170475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2172925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2175625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2178325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2181025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2183475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2185925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2188375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2190825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2193275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2195725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2198425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2200875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2203375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2205825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2208525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2210975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2213425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2216125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2218825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2221525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2224225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2226675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2229125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2231575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2234025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2236725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2239425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2242125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2244575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2247025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2249475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2251925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2254375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2256825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2259525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2261975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2264475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2266925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2269625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2272075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2274525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2277225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2279925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2282625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2285325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2287775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2290225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2292675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2295125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2297825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2300525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2303225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2305675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2308125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2310575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2313025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2315475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2317925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2320625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2323075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2325575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2328025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2330725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2333175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2338325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2341025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2343725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2346425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2348875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2351325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2353775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2356225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2358925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2361625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2364325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2366775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2369225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2371675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2374125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2376575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2379025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2381725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2384175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2386675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2389125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2391825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2394275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2396725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2399425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2402125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2404825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2407525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2409975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2412425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2414875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2417325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2420025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2422725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2425425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2427875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2430325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2432775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2435225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2437675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2440125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2442825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2445275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2447775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2450225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2452925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2455375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2457825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2460525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2463225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2465925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2468625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2471075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2473525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2475975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2478425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2481125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2483825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2486525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2488975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2491425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2493875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2496325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2498775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2501225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2503925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2506375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2508875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2511325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2514025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2516475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2518925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2521625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2524325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2527025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2529725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2534625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2537075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2539525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2542225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2544925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2547625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2552525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2554975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2557425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2559875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2562325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2565025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2567475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2569975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2572425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2575125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2577575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2580025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2582725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2585425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2588125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2590825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2593275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2595725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2598175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2600625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2603325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2606025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2608725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2611175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2613625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2616075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2618525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2620975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2623425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2626125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2628575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2631075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2633525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2636225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2638675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2641125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2643825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2646525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2649225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2651925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2654375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2656825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2659275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2661725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2664425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2667125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2669825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2672275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2674725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2677175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2679625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2682075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2684525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2687225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2689675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2692175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2694625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2697325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2699775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2702225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2704925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2707625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2710325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2713025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2715475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2717925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2720375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2722825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2725525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2728225 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2730925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2733375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2735825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2738275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2740725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2743175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2745625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2748325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2750775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2753275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2758425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2760875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2763325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2766025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2768725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2771425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2774125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2776575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2779025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2781475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2783925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2786625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2789325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2792025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2794475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2796925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2799375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2801825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2804275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2806725 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2809425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2811875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_19504/compute_conv_4_U0/grp_compute_conv_4_Pipeline_Batch_Out_Row_Out_Column_fu_44/fadd_32ns_32ns_32_1_full_dsp_1_U12489/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "2812525000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2812825 ns : File "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0.autotb.v" Line 641
run: Time (s): cpu = 00:00:00.5 ; elapsed = 00:15:31 . Memory (MB): peak = 2834.383 ; gain = 0.000 ; free physical = 123522 ; free virtual = 246880
## quit
INFO: xsimkernel Simulation Memory Usage: 1121832 KB (Peak: 1221172 KB), Simulation CPU Usage: 358970 ms
INFO: [Common 17-206] Exiting xsim at Thu Sep 14 19:07:54 2023...
INFO: [COSIM 212-316] Starting C post checking ...
384
96
768
363.273 556.766 579.586 363.853
657.409 1001.37 1053.34 668.955
853.866 1305.29 1392.1 885.515
623.501 960.362 1029.85 651.409
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1536.92 seconds. CPU system time: 187.45 seconds. Elapsed time: 1537.7 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/users/cad/xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_faddfsub_32ns_32ns_32_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/users/cad/xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 19:10:16 2023...
INFO: [HLS 200-802] Generated output file proj_irmb_stage0_kernel/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 127.38 seconds. CPU system time: 2.99 seconds. Elapsed time: 138.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6185.85 seconds. Total CPU system time: 211.54 seconds. Total elapsed time: 6260.12 seconds; peak allocated memory: 5.224 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Sep 14 19:10:20 2023...
