Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 21 23:55:02 2022
| Host         : LAPTOP-VLHMPBL0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -pb zsys_wrapper_timing_summary_routed.pb -rpx zsys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zsys_wrapper
| Device       : 7z015-clg485
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/drs4_trigs_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_set_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/trigger_delay_count_axi_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: zsys_i/ROController_0/U0/wr_fifo_en_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[11].Divide_I/not_First.Clk_En_Out_i_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.040        0.000                      0                 6206        0.057        0.000                      0                 6130        2.833        0.000                       0                  2867  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
B0_ADC_CLK_N[0]                    {0.000 5.000}        10.000          100.000         
B0_ADC_CLK_P[0]                    {0.000 5.000}        10.000          100.000         
B0_DRS_REFCLK_N[0]                 {0.000 5.000}        10.000          100.000         
B0_DRS_REFCLK_P[0]                 {0.000 5.000}        10.000          100.000         
E_Link_TX_N[0]                     {0.000 5.000}        10.000          100.000         
E_Link_TX_P[0]                     {0.000 5.000}        10.000          100.000         
Lclk0                              {0.000 3.333}        6.666           150.015         
  data_clk                         {3.333 23.331}       39.996          25.003          
  data_clk_G                       {3.333 23.331}       39.996          25.003          
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
clk_fpga_1                         {0.000 10.000}       20.000          50.000          
zsys_i/data_clk_bufg/U0/BUFG_O[0]  {0.000 6.250}        12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Lclk0                                                                                                                                                           2.833        0.000                       0                    38  
  data_clk         36.088        0.000                      0                   42        0.174        0.000                      0                   42       19.498        0.000                       0                    35  
  data_clk_G       34.018        0.000                      0                  372        0.076        0.000                      0                  372       19.498        0.000                       0                   155  
clk_fpga_0          3.040        0.000                      0                 4368        0.058        0.000                      0                 4368        4.020        0.000                       0                  2158  
clk_fpga_1         11.781        0.000                      0                 1041        0.118        0.000                      0                 1041        9.020        0.000                       0                   481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
data_clk      data_clk_G         33.153        0.000                      0                   96        0.057        0.000                      0                   96  
clk_fpga_1    clk_fpga_0          5.357        0.000                      0                   76        0.220        0.000                      0                   40  
clk_fpga_0    clk_fpga_1         58.698        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.522        0.000                      0                  104        0.357        0.000                      0                  104  
**async_default**  clk_fpga_1         clk_fpga_1              15.591        0.000                      0                   60        0.392        0.000                      0                   60  
**async_default**  data_clk_G         data_clk_G              37.689        0.000                      0                   47        0.382        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Lclk0
  To Clock:  Lclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Lclk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { B0_LCLK_P }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ISERDESE2/CLK   n/a            1.667         6.666       4.999      ILOGIC_X1Y107   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_even/CLK
Min Period        n/a     ISERDESE2/CLKB  n/a            1.667         6.666       4.999      ILOGIC_X1Y107   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_even/CLKB
Min Period        n/a     ISERDESE2/CLK   n/a            1.667         6.666       4.999      ILOGIC_X1Y108   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLK
Min Period        n/a     ISERDESE2/CLKB  n/a            1.667         6.666       4.999      ILOGIC_X1Y108   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKB
Min Period        n/a     ISERDESE2/CLK   n/a            1.667         6.666       4.999      ILOGIC_X1Y133   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes1_n/CLK
Min Period        n/a     ISERDESE2/CLKB  n/a            1.667         6.666       4.999      ILOGIC_X1Y133   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes1_n/CLKB
Min Period        n/a     ISERDESE2/CLK   n/a            1.667         6.666       4.999      ILOGIC_X1Y134   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes1_p/CLK
Min Period        n/a     ISERDESE2/CLKB  n/a            1.667         6.666       4.999      ILOGIC_X1Y134   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes1_p/CLKB
Min Period        n/a     ISERDESE2/CLK   n/a            1.667         6.666       4.999      ILOGIC_X1Y127   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_n/CLK
Min Period        n/a     ISERDESE2/CLKB  n/a            1.667         6.666       4.999      ILOGIC_X1Y127   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_n/CLKB
Low Pulse Width   Slow    FDRE/C          n/a            0.500         3.333       2.833      SLICE_X105Y124  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         3.333       2.833      SLICE_X105Y124  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         3.333       2.833      SLICE_X105Y124  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         3.333       2.833      SLICE_X105Y124  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  data_clk
  To Clock:  data_clk

Setup :            0  Failing Endpoints,  Worst Slack       36.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.088ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0/CE
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        3.623ns  (logic 0.901ns (24.870%)  route 2.722ns (75.130%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 44.026 - 43.329 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 4.075 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.742     4.075    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y123        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.728 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/Q4
                         net (fo=1, routed)           1.200     5.928    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/Q4
    SLICE_X105Y123       LUT6 (Prop_lut6_I2_O)        0.124     6.052 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_3/O
                         net (fo=5, routed)           0.935     6.987    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc12_in
    SLICE_X103Y120       LUT2 (Prop_lut2_I1_O)        0.124     7.111 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_1/O
                         net (fo=4, routed)           0.587     7.698    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_1_n_0
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                     43.329    43.329 r  
    BUFR_X1Y9            BUFR                         0.000    43.329 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.697    44.026    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0/C
                         clock pessimism              0.000    44.026    
                         clock uncertainty           -0.035    43.991    
    SLICE_X103Y120       FDRE (Setup_fdre_C_CE)      -0.205    43.786    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0
  -------------------------------------------------------------------
                         required time                         43.786    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                 36.088    

Slack (MET) :             36.088ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        3.623ns  (logic 0.901ns (24.870%)  route 2.722ns (75.130%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 44.026 - 43.329 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 4.075 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.742     4.075    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y123        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.728 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/Q4
                         net (fo=1, routed)           1.200     5.928    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/Q4
    SLICE_X105Y123       LUT6 (Prop_lut6_I2_O)        0.124     6.052 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_3/O
                         net (fo=5, routed)           0.935     6.987    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc12_in
    SLICE_X103Y120       LUT2 (Prop_lut2_I1_O)        0.124     7.111 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_1/O
                         net (fo=4, routed)           0.587     7.698    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_1_n_0
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                     43.329    43.329 r  
    BUFR_X1Y9            BUFR                         0.000    43.329 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.697    44.026    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0/C
                         clock pessimism              0.000    44.026    
                         clock uncertainty           -0.035    43.991    
    SLICE_X103Y120       FDRE (Setup_fdre_C_CE)      -0.205    43.786    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0
  -------------------------------------------------------------------
                         required time                         43.786    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                 36.088    

Slack (MET) :             36.088ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        3.623ns  (logic 0.901ns (24.870%)  route 2.722ns (75.130%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 44.026 - 43.329 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 4.075 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.742     4.075    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y123        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.728 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/Q4
                         net (fo=1, routed)           1.200     5.928    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/Q4
    SLICE_X105Y123       LUT6 (Prop_lut6_I2_O)        0.124     6.052 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_3/O
                         net (fo=5, routed)           0.935     6.987    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc12_in
    SLICE_X103Y120       LUT2 (Prop_lut2_I1_O)        0.124     7.111 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_1/O
                         net (fo=4, routed)           0.587     7.698    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_1_n_0
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                     43.329    43.329 r  
    BUFR_X1Y9            BUFR                         0.000    43.329 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.697    44.026    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/C
                         clock pessimism              0.000    44.026    
                         clock uncertainty           -0.035    43.991    
    SLICE_X103Y120       FDRE (Setup_fdre_C_CE)      -0.205    43.786    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0
  -------------------------------------------------------------------
                         required time                         43.786    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                 36.088    

Slack (MET) :             36.088ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]__0/CE
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        3.623ns  (logic 0.901ns (24.870%)  route 2.722ns (75.130%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 44.026 - 43.329 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 4.075 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.742     4.075    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y123        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.728 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/Q4
                         net (fo=1, routed)           1.200     5.928    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/Q4
    SLICE_X105Y123       LUT6 (Prop_lut6_I2_O)        0.124     6.052 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_3/O
                         net (fo=5, routed)           0.935     6.987    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc12_in
    SLICE_X103Y120       LUT2 (Prop_lut2_I1_O)        0.124     7.111 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_1/O
                         net (fo=4, routed)           0.587     7.698    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_1_n_0
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                     43.329    43.329 r  
    BUFR_X1Y9            BUFR                         0.000    43.329 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.697    44.026    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]__0/C
                         clock pessimism              0.000    44.026    
                         clock uncertainty           -0.035    43.991    
    SLICE_X103Y120       FDRE (Setup_fdre_C_CE)      -0.205    43.786    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]__0
  -------------------------------------------------------------------
                         required time                         43.786    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                 36.088    

Slack (MET) :             36.419ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        3.478ns  (logic 0.901ns (25.903%)  route 2.577ns (74.097%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.693ns = ( 44.022 - 43.329 ) 
    Source Clock Delay      (SCD):    0.740ns = ( 4.073 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.740     4.073    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y124        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y124        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.726 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/Q4
                         net (fo=1, routed)           1.200     5.926    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd_n_4
    SLICE_X105Y124       LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]_i_3/O
                         net (fo=5, routed)           0.747     6.796    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc4_in
    SLICE_X103Y123       LUT5 (Prop_lut5_I0_O)        0.124     6.920 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_odd_i_1/O
                         net (fo=1, routed)           0.631     7.551    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_odd
    SLICE_X104Y123       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                     43.329    43.329 r  
    BUFR_X1Y9            BUFR                         0.000    43.329 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.693    44.022    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X104Y123       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_odd_reg/C
                         clock pessimism              0.000    44.022    
                         clock uncertainty           -0.035    43.987    
    SLICE_X104Y123       FDCE (Setup_fdce_C_D)       -0.016    43.971    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_odd_reg
  -------------------------------------------------------------------
                         required time                         43.971    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                 36.419    

Slack (MET) :             36.549ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        3.159ns  (logic 0.901ns (28.519%)  route 2.258ns (71.481%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.693ns = ( 44.022 - 43.329 ) 
    Source Clock Delay      (SCD):    0.740ns = ( 4.073 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.740     4.073    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y124        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y124        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.726 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/Q4
                         net (fo=1, routed)           1.200     5.926    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd_n_4
    SLICE_X105Y124       LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]_i_3/O
                         net (fo=5, routed)           0.668     6.717    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc4_in
    SLICE_X103Y123       LUT2 (Prop_lut2_I1_O)        0.124     6.841 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]_i_1/O
                         net (fo=4, routed)           0.391     7.232    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait0
    SLICE_X103Y123       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                     43.329    43.329 r  
    BUFR_X1Y9            BUFR                         0.000    43.329 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.693    44.022    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y123       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]/C
                         clock pessimism              0.000    44.022    
                         clock uncertainty           -0.035    43.987    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.205    43.782    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]
  -------------------------------------------------------------------
                         required time                         43.782    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 36.549    

Slack (MET) :             36.549ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        3.159ns  (logic 0.901ns (28.519%)  route 2.258ns (71.481%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.693ns = ( 44.022 - 43.329 ) 
    Source Clock Delay      (SCD):    0.740ns = ( 4.073 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.740     4.073    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y124        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y124        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.726 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/Q4
                         net (fo=1, routed)           1.200     5.926    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd_n_4
    SLICE_X105Y124       LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]_i_3/O
                         net (fo=5, routed)           0.668     6.717    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc4_in
    SLICE_X103Y123       LUT2 (Prop_lut2_I1_O)        0.124     6.841 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]_i_1/O
                         net (fo=4, routed)           0.391     7.232    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait0
    SLICE_X103Y123       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                     43.329    43.329 r  
    BUFR_X1Y9            BUFR                         0.000    43.329 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.693    44.022    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y123       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]/C
                         clock pessimism              0.000    44.022    
                         clock uncertainty           -0.035    43.987    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.205    43.782    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]
  -------------------------------------------------------------------
                         required time                         43.782    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 36.549    

Slack (MET) :             36.549ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        3.159ns  (logic 0.901ns (28.519%)  route 2.258ns (71.481%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.693ns = ( 44.022 - 43.329 ) 
    Source Clock Delay      (SCD):    0.740ns = ( 4.073 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.740     4.073    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y124        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y124        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.726 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/Q4
                         net (fo=1, routed)           1.200     5.926    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd_n_4
    SLICE_X105Y124       LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]_i_3/O
                         net (fo=5, routed)           0.668     6.717    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc4_in
    SLICE_X103Y123       LUT2 (Prop_lut2_I1_O)        0.124     6.841 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]_i_1/O
                         net (fo=4, routed)           0.391     7.232    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait0
    SLICE_X103Y123       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                     43.329    43.329 r  
    BUFR_X1Y9            BUFR                         0.000    43.329 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.693    44.022    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y123       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]/C
                         clock pessimism              0.000    44.022    
                         clock uncertainty           -0.035    43.987    
    SLICE_X103Y123       FDRE (Setup_fdre_C_CE)      -0.205    43.782    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]
  -------------------------------------------------------------------
                         required time                         43.782    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 36.549    

Slack (MET) :             36.597ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg/CE
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        3.110ns  (logic 0.901ns (28.972%)  route 2.209ns (71.028%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.691ns = ( 44.020 - 43.329 ) 
    Source Clock Delay      (SCD):    0.740ns = ( 4.073 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.740     4.073    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y124        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y124        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.726 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd/Q4
                         net (fo=1, routed)           1.200     5.926    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd_n_4
    SLICE_X105Y124       LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]_i_3/O
                         net (fo=5, routed)           0.668     6.717    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc4_in
    SLICE_X103Y123       LUT2 (Prop_lut2_I1_O)        0.124     6.841 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]_i_1/O
                         net (fo=4, routed)           0.342     7.183    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait0
    SLICE_X102Y124       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                     43.329    43.329 r  
    BUFR_X1Y9            BUFR                         0.000    43.329 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.691    44.020    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X102Y124       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg/C
                         clock pessimism              0.000    44.020    
                         clock uncertainty           -0.035    43.985    
    SLICE_X102Y124       FDRE (Setup_fdre_C_CE)      -0.205    43.780    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg
  -------------------------------------------------------------------
                         required time                         43.780    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                 36.597    

Slack (MET) :             36.820ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        3.079ns  (logic 0.901ns (29.259%)  route 2.178ns (70.741%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.697ns = ( 44.026 - 43.329 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 4.075 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.742     4.075    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y123        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.728 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even/Q4
                         net (fo=1, routed)           1.200     5.928    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/Q4
    SLICE_X105Y123       LUT6 (Prop_lut6_I2_O)        0.124     6.052 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_3/O
                         net (fo=5, routed)           0.600     6.651    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc12_in
    SLICE_X104Y120       LUT5 (Prop_lut5_I3_O)        0.124     6.775 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even[0]_i_1/O
                         net (fo=1, routed)           0.379     7.154    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even[0]_i_1_n_0
    SLICE_X104Y120       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                     43.329    43.329 r  
    BUFR_X1Y9            BUFR                         0.000    43.329 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.697    44.026    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X104Y120       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[0]/C
                         clock pessimism              0.000    44.026    
                         clock uncertainty           -0.035    43.991    
    SLICE_X104Y120       FDCE (Setup_fdce_C_D)       -0.016    43.975    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[0]
  -------------------------------------------------------------------
                         required time                         43.975    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 36.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_even_reg/D
                            (rising edge-triggered cell FDCE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.328%)  route 0.122ns (39.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.290ns = ( 3.623 - 3.333 ) 
    Source Clock Delay      (SCD):    0.253ns = ( 3.586 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.253     3.586    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120       FDRE (Prop_fdre_C_Q)         0.141     3.727 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/Q
                         net (fo=5, routed)           0.122     3.849    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0_n_0
    SLICE_X104Y120       LUT5 (Prop_lut5_I1_O)        0.045     3.894 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_even_i_1/O
                         net (fo=1, routed)           0.000     3.894    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_even
    SLICE_X104Y120       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.290     3.623    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X104Y120       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_even_reg/C
                         clock pessimism             -0.023     3.600    
    SLICE_X104Y120       FDCE (Hold_fdce_C_D)         0.120     3.720    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_even_reg
  -------------------------------------------------------------------
                         required time                         -3.720    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg/C
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.285ns = ( 3.618 - 3.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 3.582 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.249     3.582    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X102Y124       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDRE (Prop_fdre_C_Q)         0.141     3.723 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg/Q
                         net (fo=3, routed)           0.108     3.831    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I0_O)        0.045     3.876 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd[1]_i_1/O
                         net (fo=1, routed)           0.000     3.876    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd[1]_i_1_n_0
    SLICE_X103Y124       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.285     3.618    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y124       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[1]/C
                         clock pessimism             -0.023     3.595    
    SLICE_X103Y124       FDCE (Hold_fdce_C_D)         0.091     3.686    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.686    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg/C
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.285ns = ( 3.618 - 3.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 3.582 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.249     3.582    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X102Y124       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDRE (Prop_fdre_C_Q)         0.141     3.723 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg/Q
                         net (fo=3, routed)           0.109     3.832    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg_n_0
    SLICE_X103Y124       LUT6 (Prop_lut6_I0_O)        0.045     3.877 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd[2]_i_1/O
                         net (fo=1, routed)           0.000     3.877    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd[2]_i_1_n_0
    SLICE_X103Y124       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.285     3.618    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y124       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[2]/C
                         clock pessimism             -0.023     3.595    
    SLICE_X103Y124       FDCE (Hold_fdce_C_D)         0.092     3.687    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.687    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.645%)  route 0.154ns (45.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 3.619 - 3.333 ) 
    Source Clock Delay      (SCD):    0.250ns = ( 3.583 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.250     3.583    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y123       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y123       FDRE (Prop_fdre_C_Q)         0.141     3.724 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]/Q
                         net (fo=5, routed)           0.154     3.878    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg_n_0_[1]
    SLICE_X104Y123       LUT5 (Prop_lut5_I0_O)        0.045     3.923 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd[0]_i_1/O
                         net (fo=1, routed)           0.000     3.923    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd[0]_i_1_n_0
    SLICE_X104Y123       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.286     3.619    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X104Y123       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[0]/C
                         clock pessimism             -0.023     3.596    
    SLICE_X104Y123       FDCE (Hold_fdce_C_D)         0.120     3.716    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.716    
                         arrival time                           3.923    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.290ns = ( 3.623 - 3.333 ) 
    Source Clock Delay      (SCD):    0.253ns = ( 3.586 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.253     3.586    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120       FDRE (Prop_fdre_C_Q)         0.141     3.727 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/Q
                         net (fo=5, routed)           0.168     3.895    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0_n_0
    SLICE_X103Y120       LUT3 (Prop_lut3_I2_O)        0.042     3.937 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_2/O
                         net (fo=1, routed)           0.000     3.937    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]__0_i_2_n_0
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.290     3.623    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]__0/C
                         clock pessimism             -0.037     3.586    
    SLICE_X103Y120       FDRE (Hold_fdre_C_D)         0.107     3.693    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.290ns = ( 3.623 - 3.333 ) 
    Source Clock Delay      (SCD):    0.253ns = ( 3.586 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.253     3.586    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120       FDRE (Prop_fdre_C_Q)         0.141     3.727 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/Q
                         net (fo=5, routed)           0.168     3.895    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0_n_0
    SLICE_X103Y120       LUT2 (Prop_lut2_I1_O)        0.045     3.940 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[1]__0_i_1/O
                         net (fo=1, routed)           0.000     3.940    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[1]__0_i_1_n_0
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.290     3.623    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/C
                         clock pessimism             -0.037     3.586    
    SLICE_X103Y120       FDRE (Hold_fdre_C_D)         0.091     3.677    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0/C
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.566%)  route 0.147ns (39.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.290ns = ( 3.623 - 3.333 ) 
    Source Clock Delay      (SCD):    0.253ns = ( 3.586 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.253     3.586    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120       FDRE (Prop_fdre_C_Q)         0.128     3.714 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0/Q
                         net (fo=3, routed)           0.147     3.861    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0_n_0
    SLICE_X102Y120       LUT6 (Prop_lut6_I0_O)        0.098     3.959 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even[1]_i_1/O
                         net (fo=1, routed)           0.000     3.959    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even[1]_i_1_n_0
    SLICE_X102Y120       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.290     3.623    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X102Y120       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[1]/C
                         clock pessimism             -0.024     3.599    
    SLICE_X102Y120       FDCE (Hold_fdce_C_D)         0.092     3.691    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0/C
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.404%)  route 0.148ns (39.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.290ns = ( 3.623 - 3.333 ) 
    Source Clock Delay      (SCD):    0.253ns = ( 3.586 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.253     3.586    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120       FDRE (Prop_fdre_C_Q)         0.128     3.714 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0/Q
                         net (fo=3, routed)           0.148     3.862    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0_n_0
    SLICE_X102Y120       LUT6 (Prop_lut6_I0_O)        0.098     3.960 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even[2]_i_1/O
                         net (fo=1, routed)           0.000     3.960    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even[2]_i_1_n_0
    SLICE_X102Y120       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.290     3.623    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X102Y120       FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[2]/C
                         clock pessimism             -0.024     3.599    
    SLICE_X102Y120       FDCE (Hold_fdce_C_D)         0.091     3.690    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.690    
                         arrival time                           3.960    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.158%)  route 0.242ns (56.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 3.619 - 3.333 ) 
    Source Clock Delay      (SCD):    0.250ns = ( 3.583 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.250     3.583    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y123       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y123       FDRE (Prop_fdre_C_Q)         0.141     3.724 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]/Q
                         net (fo=5, routed)           0.242     3.966    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg_n_0_[1]
    SLICE_X103Y123       LUT3 (Prop_lut3_I2_O)        0.043     4.009 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]_i_2/O
                         net (fo=1, routed)           0.000     4.009    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[2]_i_2_n_0
    SLICE_X103Y123       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.286     3.619    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y123       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]/C
                         clock pessimism             -0.036     3.583    
    SLICE_X103Y123       FDRE (Hold_fdre_C_D)         0.107     3.690    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.690    
                         arrival time                           4.009    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.290ns = ( 3.623 - 3.333 ) 
    Source Clock Delay      (SCD):    0.253ns = ( 3.586 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.253     3.586    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y120       FDRE (Prop_fdre_C_Q)         0.141     3.727 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0/Q
                         net (fo=6, routed)           0.242     3.969    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0_n_0
    SLICE_X103Y120       LUT1 (Prop_lut1_I0_O)        0.045     4.014 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[0]__0_i_1/O
                         net (fo=1, routed)           0.000     4.014    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait[0]__0_i_1_n_0
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.290     3.623    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    SLICE_X103Y120       FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0/C
                         clock pessimism             -0.037     3.586    
    SLICE_X103Y120       FDRE (Hold_fdre_C_D)         0.092     3.678    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -3.678    
                         arrival time                           4.014    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         data_clk
Waveform(ns):       { 3.333 23.331 }
Period(ns):         39.996
Sources:            { zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         39.996      37.841     BUFGCTRL_X0Y18  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         39.996      38.329     ILOGIC_X1Y107   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_even/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         39.996      38.329     ILOGIC_X1Y108   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         39.996      38.329     ILOGIC_X1Y133   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes1_n/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         39.996      38.329     ILOGIC_X1Y134   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes1_p/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         39.996      38.329     ILOGIC_X1Y127   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_n/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         39.996      38.329     ILOGIC_X1Y128   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_p/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         39.996      38.329     ILOGIC_X1Y147   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes3_n/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         39.996      38.329     ILOGIC_X1Y148   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes3_p/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         39.996      38.329     ILOGIC_X1Y143   zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_n/CLKDIV
Low Pulse Width   Slow    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X104Y123  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_odd_reg/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X104Y123  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[0]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X103Y124  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[1]/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X103Y124  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[1]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X103Y124  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[2]/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X103Y124  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_odd_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         19.998      19.498     SLICE_X102Y124  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         19.998      19.498     SLICE_X102Y124  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         19.998      19.498     SLICE_X103Y123  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         19.998      19.498     SLICE_X103Y123  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X104Y120  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_even_reg/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X104Y120  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[0]/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X102Y120  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[1]/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X102Y120  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/delay_even_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         19.998      19.498     SLICE_X103Y120  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/inc_reg__0/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         19.998      19.498     SLICE_X103Y120  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[0]__0/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         19.998      19.498     SLICE_X103Y120  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[1]__0/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         19.998      19.498     SLICE_X103Y120  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/t_wait_reg[2]__0/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X104Y120  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_even_reg/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         19.998      19.498     SLICE_X104Y123  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bitslip_odd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  data_clk_G
  To Clock:  data_clk_G

Setup :            0  Failing Endpoints,  Worst Slack       34.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 zsys_i/ROController_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ROController_0/U0/counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        6.021ns  (logic 2.077ns (34.493%)  route 3.944ns (65.507%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.469ns = ( 49.798 - 43.329 ) 
    Source Clock Delay      (SCD):    7.244ns = ( 10.577 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.844    10.577    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDSE (Prop_fdse_C_Q)         0.518    11.095 r  zsys_i/ROController_0/U0/counter_reg[5]/Q
                         net (fo=4, routed)           1.331    12.426    zsys_i/ROController_0/U0/counter_reg_n_0_[5]
    SLICE_X89Y117        LUT6 (Prop_lut6_I3_O)        0.124    12.550 r  zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_5/O
                         net (fo=1, routed)           0.433    12.983    zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_5_n_0
    SLICE_X89Y117        LUT2 (Prop_lut2_I1_O)        0.124    13.107 f  zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3/O
                         net (fo=14, routed)          1.140    14.247    zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3_n_0
    SLICE_X91Y115        LUT2 (Prop_lut2_I1_O)        0.124    14.371 r  zsys_i/ROController_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    14.371    zsys_i/ROController_0/U0/counter[2]
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.921 r  zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.921    zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry_n_0
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.255 r  zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           1.040    16.296    zsys_i/ROController_0/U0/in12[6]
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.303    16.599 r  zsys_i/ROController_0/U0/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    16.599    zsys_i/ROController_0/U0/counter[6]_i_1_n_0
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.654    49.798    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[6]/C
                         clock pessimism              0.775    50.573    
                         clock uncertainty           -0.035    50.538    
    SLICE_X86Y116        FDSE (Setup_fdse_C_D)        0.079    50.617    zsys_i/ROController_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         50.617    
                         arrival time                         -16.599    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.020ns  (required time - arrival time)
  Source:                 zsys_i/ROController_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ROController_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        5.947ns  (logic 1.981ns (33.310%)  route 3.966ns (66.690%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 49.797 - 43.329 ) 
    Source Clock Delay      (SCD):    7.244ns = ( 10.577 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.844    10.577    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDSE (Prop_fdse_C_Q)         0.518    11.095 r  zsys_i/ROController_0/U0/counter_reg[5]/Q
                         net (fo=4, routed)           1.331    12.426    zsys_i/ROController_0/U0/counter_reg_n_0_[5]
    SLICE_X89Y117        LUT6 (Prop_lut6_I3_O)        0.124    12.550 r  zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_5/O
                         net (fo=1, routed)           0.433    12.983    zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_5_n_0
    SLICE_X89Y117        LUT2 (Prop_lut2_I1_O)        0.124    13.107 f  zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3/O
                         net (fo=14, routed)          1.140    14.247    zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3_n_0
    SLICE_X91Y115        LUT2 (Prop_lut2_I1_O)        0.124    14.371 r  zsys_i/ROController_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    14.371    zsys_i/ROController_0/U0/counter[2]
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.921 r  zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.921    zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry_n_0
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.160 r  zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           1.062    16.222    zsys_i/ROController_0/U0/in12[7]
    SLICE_X87Y117        LUT6 (Prop_lut6_I2_O)        0.302    16.524 r  zsys_i/ROController_0/U0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    16.524    zsys_i/ROController_0/U0/counter[7]_i_1_n_0
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.653    49.797    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[7]/C
                         clock pessimism              0.751    50.548    
                         clock uncertainty           -0.035    50.513    
    SLICE_X87Y117        FDSE (Setup_fdse_C_D)        0.031    50.544    zsys_i/ROController_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         50.544    
                         arrival time                         -16.524    
  -------------------------------------------------------------------
                         slack                                 34.020    

Slack (MET) :             34.022ns  (required time - arrival time)
  Source:                 zsys_i/ROController_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ROController_0/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        6.017ns  (logic 2.059ns (34.218%)  route 3.958ns (65.782%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.469ns = ( 49.798 - 43.329 ) 
    Source Clock Delay      (SCD):    7.244ns = ( 10.577 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.844    10.577    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDSE (Prop_fdse_C_Q)         0.518    11.095 r  zsys_i/ROController_0/U0/counter_reg[5]/Q
                         net (fo=4, routed)           1.331    12.426    zsys_i/ROController_0/U0/counter_reg_n_0_[5]
    SLICE_X89Y117        LUT6 (Prop_lut6_I3_O)        0.124    12.550 r  zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_5/O
                         net (fo=1, routed)           0.433    12.983    zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_5_n_0
    SLICE_X89Y117        LUT2 (Prop_lut2_I1_O)        0.124    13.107 f  zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3/O
                         net (fo=14, routed)          1.140    14.247    zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3_n_0
    SLICE_X91Y115        LUT2 (Prop_lut2_I1_O)        0.124    14.371 r  zsys_i/ROController_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    14.371    zsys_i/ROController_0/U0/counter[2]
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.921 r  zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.921    zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry_n_0
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.234 r  zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.054    16.288    zsys_i/ROController_0/U0/in12[8]
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.306    16.594 r  zsys_i/ROController_0/U0/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    16.594    zsys_i/ROController_0/U0/counter[8]_i_1_n_0
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.654    49.798    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[8]/C
                         clock pessimism              0.775    50.573    
                         clock uncertainty           -0.035    50.538    
    SLICE_X86Y116        FDSE (Setup_fdse_C_D)        0.079    50.617    zsys_i/ROController_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         50.617    
                         arrival time                         -16.594    
  -------------------------------------------------------------------
                         slack                                 34.022    

Slack (MET) :             34.168ns  (required time - arrival time)
  Source:                 zsys_i/ROController_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ROController_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        5.799ns  (logic 2.075ns (35.780%)  route 3.724ns (64.219%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 49.797 - 43.329 ) 
    Source Clock Delay      (SCD):    7.244ns = ( 10.577 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.844    10.577    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDSE (Prop_fdse_C_Q)         0.518    11.095 r  zsys_i/ROController_0/U0/counter_reg[5]/Q
                         net (fo=4, routed)           1.331    12.426    zsys_i/ROController_0/U0/counter_reg_n_0_[5]
    SLICE_X89Y117        LUT6 (Prop_lut6_I3_O)        0.124    12.550 r  zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_5/O
                         net (fo=1, routed)           0.433    12.983    zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_5_n_0
    SLICE_X89Y117        LUT2 (Prop_lut2_I1_O)        0.124    13.107 f  zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3/O
                         net (fo=14, routed)          1.140    14.247    zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3_n_0
    SLICE_X91Y115        LUT2 (Prop_lut2_I1_O)        0.124    14.371 r  zsys_i/ROController_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    14.371    zsys_i/ROController_0/U0/counter[2]
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.921 r  zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.921    zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry_n_0
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.035 r  zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.035    zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.257 r  zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.820    16.077    zsys_i/ROController_0/U0/in12[9]
    SLICE_X87Y117        LUT6 (Prop_lut6_I2_O)        0.299    16.376 r  zsys_i/ROController_0/U0/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    16.376    zsys_i/ROController_0/U0/counter[9]_i_1_n_0
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.653    49.797    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[9]/C
                         clock pessimism              0.751    50.548    
                         clock uncertainty           -0.035    50.513    
    SLICE_X87Y117        FDSE (Setup_fdse_C_D)        0.032    50.545    zsys_i/ROController_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         50.545    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                 34.168    

Slack (MET) :             34.271ns  (required time - arrival time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        5.225ns  (logic 0.890ns (17.035%)  route 4.335ns (82.965%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.512ns = ( 49.841 - 43.329 ) 
    Source Clock Delay      (SCD):    7.251ns = ( 10.584 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.851    10.584    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X90Y113        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y113        FDPE (Prop_fdpe_C_Q)         0.518    11.102 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=6, routed)           0.990    12.092    zsys_i/ROController_0/U0/i_wr_fifo_full
    SLICE_X89Y114        LUT2 (Prop_lut2_I1_O)        0.124    12.216 r  zsys_i/ROController_0/U0/o_wr_fifo_en_INST_0/O
                         net (fo=20, routed)          0.683    12.899    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X92Y113        LUT2 (Prop_lut2_I0_O)        0.124    13.023 r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=6, routed)           2.107    15.130    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_full_fb_i_reg_0[0]
    SLICE_X96Y127        LUT2 (Prop_lut2_I1_O)        0.124    15.254 r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.555    15.809    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X4Y25         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.697    49.841    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y25         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.717    50.558    
                         clock uncertainty           -0.035    50.522    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    50.079    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.079    
                         arrival time                         -15.809    
  -------------------------------------------------------------------
                         slack                                 34.271    

Slack (MET) :             34.272ns  (required time - arrival time)
  Source:                 zsys_i/ROController_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ROController_0/U0/counter_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        5.698ns  (logic 1.836ns (32.223%)  route 3.862ns (67.777%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.469ns = ( 49.798 - 43.329 ) 
    Source Clock Delay      (SCD):    7.244ns = ( 10.577 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.844    10.577    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDSE (Prop_fdse_C_Q)         0.518    11.095 r  zsys_i/ROController_0/U0/counter_reg[5]/Q
                         net (fo=4, routed)           1.331    12.426    zsys_i/ROController_0/U0/counter_reg_n_0_[5]
    SLICE_X89Y117        LUT6 (Prop_lut6_I3_O)        0.124    12.550 r  zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_5/O
                         net (fo=1, routed)           0.433    12.983    zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_5_n_0
    SLICE_X89Y117        LUT2 (Prop_lut2_I1_O)        0.124    13.107 f  zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3/O
                         net (fo=14, routed)          1.140    14.247    zsys_i/ROController_0/U0/FSM_onehot_ro_proc_st[4]_i_3_n_0
    SLICE_X91Y115        LUT2 (Prop_lut2_I1_O)        0.124    14.371 r  zsys_i/ROController_0/U0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    14.371    zsys_i/ROController_0/U0/counter[2]
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.011 r  zsys_i/ROController_0/U0/plusOp_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.958    15.969    zsys_i/ROController_0/U0/in12[4]
    SLICE_X87Y116        LUT6 (Prop_lut6_I2_O)        0.306    16.275 r  zsys_i/ROController_0/U0/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    16.275    zsys_i/ROController_0/U0/counter[4]_i_1_n_0
    SLICE_X87Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.654    49.798    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X87Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[4]/C
                         clock pessimism              0.753    50.551    
                         clock uncertainty           -0.035    50.516    
    SLICE_X87Y116        FDSE (Setup_fdse_C_D)        0.031    50.547    zsys_i/ROController_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         50.547    
                         arrival time                         -16.275    
  -------------------------------------------------------------------
                         slack                                 34.272    

Slack (MET) :             34.289ns  (required time - arrival time)
  Source:                 zsys_i/ROController_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ROController_0/U0/counter_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        5.217ns  (logic 1.316ns (25.224%)  route 3.901ns (74.776%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 49.797 - 43.329 ) 
    Source Clock Delay      (SCD):    7.244ns = ( 10.577 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.844    10.577    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDSE (Prop_fdse_C_Q)         0.518    11.095 r  zsys_i/ROController_0/U0/counter_reg[5]/Q
                         net (fo=4, routed)           1.061    12.156    zsys_i/ROController_0/U0/counter_reg_n_0_[5]
    SLICE_X89Y115        LUT5 (Prop_lut5_I2_O)        0.124    12.280 r  zsys_i/ROController_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.280    zsys_i/ROController_0/U0/i__carry_i_3_n_0
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.830 r  zsys_i/ROController_0/U0/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=19, routed)          2.027    14.856    zsys_i/ROController_0/U0/eqOp
    SLICE_X86Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.980 r  zsys_i/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.814    15.794    zsys_i/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.653    49.797    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[10]/C
                         clock pessimism              0.751    50.548    
                         clock uncertainty           -0.035    50.513    
    SLICE_X87Y117        FDSE (Setup_fdse_C_S)       -0.429    50.084    zsys_i/ROController_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         50.084    
                         arrival time                         -15.794    
  -------------------------------------------------------------------
                         slack                                 34.289    

Slack (MET) :             34.289ns  (required time - arrival time)
  Source:                 zsys_i/ROController_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ROController_0/U0/counter_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        5.217ns  (logic 1.316ns (25.224%)  route 3.901ns (74.776%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 49.797 - 43.329 ) 
    Source Clock Delay      (SCD):    7.244ns = ( 10.577 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.844    10.577    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDSE (Prop_fdse_C_Q)         0.518    11.095 r  zsys_i/ROController_0/U0/counter_reg[5]/Q
                         net (fo=4, routed)           1.061    12.156    zsys_i/ROController_0/U0/counter_reg_n_0_[5]
    SLICE_X89Y115        LUT5 (Prop_lut5_I2_O)        0.124    12.280 r  zsys_i/ROController_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.280    zsys_i/ROController_0/U0/i__carry_i_3_n_0
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.830 r  zsys_i/ROController_0/U0/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=19, routed)          2.027    14.856    zsys_i/ROController_0/U0/eqOp
    SLICE_X86Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.980 r  zsys_i/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.814    15.794    zsys_i/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.653    49.797    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[11]/C
                         clock pessimism              0.751    50.548    
                         clock uncertainty           -0.035    50.513    
    SLICE_X87Y117        FDSE (Setup_fdse_C_S)       -0.429    50.084    zsys_i/ROController_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         50.084    
                         arrival time                         -15.794    
  -------------------------------------------------------------------
                         slack                                 34.289    

Slack (MET) :             34.289ns  (required time - arrival time)
  Source:                 zsys_i/ROController_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ROController_0/U0/counter_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        5.217ns  (logic 1.316ns (25.224%)  route 3.901ns (74.776%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 49.797 - 43.329 ) 
    Source Clock Delay      (SCD):    7.244ns = ( 10.577 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.844    10.577    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDSE (Prop_fdse_C_Q)         0.518    11.095 r  zsys_i/ROController_0/U0/counter_reg[5]/Q
                         net (fo=4, routed)           1.061    12.156    zsys_i/ROController_0/U0/counter_reg_n_0_[5]
    SLICE_X89Y115        LUT5 (Prop_lut5_I2_O)        0.124    12.280 r  zsys_i/ROController_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.280    zsys_i/ROController_0/U0/i__carry_i_3_n_0
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.830 r  zsys_i/ROController_0/U0/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=19, routed)          2.027    14.856    zsys_i/ROController_0/U0/eqOp
    SLICE_X86Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.980 r  zsys_i/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.814    15.794    zsys_i/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.653    49.797    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[7]/C
                         clock pessimism              0.751    50.548    
                         clock uncertainty           -0.035    50.513    
    SLICE_X87Y117        FDSE (Setup_fdse_C_S)       -0.429    50.084    zsys_i/ROController_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         50.084    
                         arrival time                         -15.794    
  -------------------------------------------------------------------
                         slack                                 34.289    

Slack (MET) :             34.289ns  (required time - arrival time)
  Source:                 zsys_i/ROController_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/ROController_0/U0/counter_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        5.217ns  (logic 1.316ns (25.224%)  route 3.901ns (74.776%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 49.797 - 43.329 ) 
    Source Clock Delay      (SCD):    7.244ns = ( 10.577 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.844    10.577    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X86Y116        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDSE (Prop_fdse_C_Q)         0.518    11.095 r  zsys_i/ROController_0/U0/counter_reg[5]/Q
                         net (fo=4, routed)           1.061    12.156    zsys_i/ROController_0/U0/counter_reg_n_0_[5]
    SLICE_X89Y115        LUT5 (Prop_lut5_I2_O)        0.124    12.280 r  zsys_i/ROController_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.280    zsys_i/ROController_0/U0/i__carry_i_3_n_0
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.830 r  zsys_i/ROController_0/U0/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=19, routed)          2.027    14.856    zsys_i/ROController_0/U0/eqOp
    SLICE_X86Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.980 r  zsys_i/ROController_0/U0/counter[11]_i_1/O
                         net (fo=12, routed)          0.814    15.794    zsys_i/ROController_0/U0/counter[11]_i_1_n_0
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.653    49.797    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X87Y117        FDSE                                         r  zsys_i/ROController_0/U0/counter_reg[9]/C
                         clock pessimism              0.751    50.548    
                         clock uncertainty           -0.035    50.513    
    SLICE_X87Y117        FDSE (Setup_fdse_C_S)       -0.429    50.084    zsys_i/ROController_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         50.084    
                         arrival time                         -15.794    
  -------------------------------------------------------------------
                         slack                                 34.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.830%)  route 0.174ns (55.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 6.681 - 3.333 ) 
    Source Clock Delay      (SCD):    2.656ns = ( 5.989 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.666     5.989    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X96Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y110        FDCE (Prop_fdce_C_Q)         0.141     6.130 r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=13, routed)          0.174     6.304    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/Q[1]
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.981     6.681    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.636     6.045    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     6.228    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.228    
                         arrival time                           6.304    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 zsys_i/ROController_0/U0/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.869%)  route 0.347ns (71.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 6.677 - 3.333 ) 
    Source Clock Delay      (SCD):    2.653ns = ( 5.986 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.663     5.986    zsys_i/ROController_0/U0/i_data_clk
    SLICE_X89Y113        FDRE                                         r  zsys_i/ROController_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.141     6.127 r  zsys_i/ROController_0/U0/busy_reg/Q
                         net (fo=5, routed)           0.347     6.475    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/din[6]
    RAMB36_X4Y23         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.977     6.677    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y23         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.614     6.063    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     6.359    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.359    
                         arrival time                           6.475    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 6.639 - 3.333 ) 
    Source Clock Delay      (SCD):    2.654ns = ( 5.987 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.664     5.987    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X97Y113        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y113        FDRE (Prop_fdre_C_Q)         0.141     6.128 r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     6.184    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X97Y113        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.939     6.639    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X97Y113        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.651     5.987    
    SLICE_X97Y113        FDRE (Hold_fdre_C_D)         0.076     6.063    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -6.063    
                         arrival time                           6.184    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 6.639 - 3.333 ) 
    Source Clock Delay      (SCD):    2.654ns = ( 5.987 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.664     5.987    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X97Y113        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y113        FDRE (Prop_fdre_C_Q)         0.141     6.128 r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     6.184    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X97Y113        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.939     6.639    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X97Y113        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.651     5.987    
    SLICE_X97Y113        FDRE (Hold_fdre_C_D)         0.075     6.062    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -6.062    
                         arrival time                           6.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 6.643 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X93Y109        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y109        FDRE (Prop_fdre_C_Q)         0.141     6.131 r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     6.187    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X93Y109        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.943     6.643    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X93Y109        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.652     5.990    
    SLICE_X93Y109        FDRE (Hold_fdre_C_D)         0.075     6.065    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.065    
                         arrival time                           6.187    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 6.643 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X97Y109        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141     6.131 r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     6.187    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X97Y109        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.943     6.643    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X97Y109        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.652     5.990    
    SLICE_X97Y109        FDRE (Hold_fdre_C_D)         0.075     6.065    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -6.065    
                         arrival time                           6.187    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 6.642 - 3.333 ) 
    Source Clock Delay      (SCD):    2.656ns = ( 5.989 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.666     5.989    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X91Y110        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141     6.130 r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     6.186    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X91Y110        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.942     6.642    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X91Y110        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.652     5.989    
    SLICE_X91Y110        FDRE (Hold_fdre_C_D)         0.075     6.064    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.064    
                         arrival time                           6.186    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 6.643 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X96Y108        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y108        FDRE (Prop_fdre_C_Q)         0.141     6.131 r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.059     6.190    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X96Y108        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.943     6.643    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X96Y108        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.652     5.990    
    SLICE_X96Y108        FDRE (Hold_fdre_C_D)         0.076     6.066    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -6.066    
                         arrival time                           6.190    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.716%)  route 0.223ns (61.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 6.681 - 3.333 ) 
    Source Clock Delay      (SCD):    2.656ns = ( 5.989 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.666     5.989    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y110        FDCE (Prop_fdce_C_Q)         0.141     6.130 r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=13, routed)          0.223     6.353    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.981     6.681    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.636     6.045    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     6.228    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.228    
                         arrival time                           6.353    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 6.639 - 3.333 ) 
    Source Clock Delay      (SCD):    2.654ns = ( 5.987 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.664     5.987    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X97Y113        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y113        FDRE (Prop_fdre_C_Q)         0.141     6.128 r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     6.184    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X97Y113        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.939     6.639    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X97Y113        FDRE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.651     5.987    
    SLICE_X97Y113        FDRE (Hold_fdre_C_D)         0.071     6.058    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -6.058    
                         arrival time                           6.184    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         data_clk_G
Waveform(ns):       { 3.333 23.331 }
Period(ns):         39.996
Sources:            { zsys_i/data_clk_bufg/BUFG_O[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.996      37.420     RAMB36_X4Y23   zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.996      37.420     RAMB36_X4Y24   zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.996      37.420     RAMB36_X3Y22   zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.996      37.420     RAMB36_X3Y23   zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.996      37.420     RAMB36_X3Y25   zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.996      37.420     RAMB36_X2Y25   zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.996      37.420     RAMB36_X4Y26   zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.996      37.420     RAMB36_X4Y22   zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.996      37.420     RAMB36_X4Y25   zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.996      37.420     RAMB36_X3Y24   zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.998      19.498     SLICE_X88Y115  zsys_i/ROController_0/U0/cnt_limit_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.998      19.498     SLICE_X91Y116  zsys_i/ROController_0/U0/cnt_limit_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.998      19.498     SLICE_X88Y115  zsys_i/ROController_0/U0/cnt_limit_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.998      19.498     SLICE_X90Y110  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.998      19.498     SLICE_X90Y110  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         19.998      19.498     SLICE_X90Y111  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.998      19.498     SLICE_X90Y111  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.998      19.498     SLICE_X90Y110  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.998      19.498     SLICE_X90Y110  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.998      19.498     SLICE_X90Y110  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.998      19.498     SLICE_X91Y116  zsys_i/ROController_0/U0/cnt_limit_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.998      19.498     SLICE_X87Y116  zsys_i/ROController_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.998      19.498     SLICE_X86Y116  zsys_i/ROController_0/U0/counter_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.998      19.498     SLICE_X87Y116  zsys_i/ROController_0/U0/counter_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.998      19.498     SLICE_X87Y116  zsys_i/ROController_0/U0/counter_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.998      19.498     SLICE_X87Y116  zsys_i/ROController_0/U0/counter_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.998      19.498     SLICE_X86Y116  zsys_i/ROController_0/U0/counter_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.998      19.498     SLICE_X86Y116  zsys_i/ROController_0/U0/counter_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.998      19.498     SLICE_X86Y116  zsys_i/ROController_0/U0/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.998      19.498     SLICE_X97Y113  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/One_SRL16.SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.642ns (10.562%)  route 5.436ns (89.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.850     3.105    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X86Y110        FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.518     3.623 r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          4.915     8.538    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/Rst
    SLICE_X34Y102        LUT3 (Prop_lut3_I1_O)        0.124     8.662 r  zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/One_SRL16.SRL16E_I_i_1__4/O
                         net (fo=1, routed)           0.521     9.183    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/CE_0
    SLICE_X34Y104        SRL16E                                       r  zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/One_SRL16.SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.608    12.748    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/Clk
    SLICE_X34Y104        SRL16E                                       r  zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/One_SRL16.SRL16E_I/CLK
                         clock pessimism              0.146    12.895    
                         clock uncertainty           -0.154    12.741    
    SLICE_X34Y104        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.224    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/One_SRL16.SRL16E_I
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/One_SRL16.SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.642ns (10.695%)  route 5.361ns (89.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.749 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.850     3.105    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X86Y110        FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.518     3.623 r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          4.841     8.464    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[5].Divide_I/Rst
    SLICE_X34Y103        LUT3 (Prop_lut3_I1_O)        0.124     8.588 r  zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[5].Divide_I/One_SRL16.SRL16E_I_i_1__1/O
                         net (fo=1, routed)           0.520     9.108    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/CE_0
    SLICE_X34Y102        SRL16E                                       r  zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/One_SRL16.SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.609    12.749    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/Clk
    SLICE_X34Y102        SRL16E                                       r  zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/One_SRL16.SRL16E_I/CLK
                         clock pessimism              0.146    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X34Y102        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.225    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/One_SRL16.SRL16E_I
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/One_SRL16.SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.670ns (10.964%)  route 5.441ns (89.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.749 - 10.000 ) 
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.850     3.105    zsys_i/rst_FIFO_100M/U0/slowest_sync_clk
    SLICE_X86Y110        FDRE                                         r  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.518     3.623 f  zsys_i/rst_FIFO_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=75, routed)          4.818     8.441    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/Rst
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.152     8.593 r  zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I_i_2__3/O
                         net (fo=1, routed)           0.623     9.216    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/Rst_d1_reg
    SLICE_X34Y102        SRL16E                                       r  zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/One_SRL16.SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.609    12.749    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/Clk
    SLICE_X34Y102        SRL16E                                       r  zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/One_SRL16.SRL16E_I/CLK
                         clock pessimism              0.146    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X34Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.249    12.493    zsys_i/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/One_SRL16.SRL16E_I
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.170ns (34.738%)  route 4.077ns (65.262%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 12.564 - 10.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.645     2.900    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.234 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.693     5.927    zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X54Y87         LUT5 (Prop_lut5_I3_O)        0.148     6.075 r  zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.767     6.841    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.357     7.198 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=19, routed)          1.098     8.296    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X37Y81         LUT4 (Prop_lut4_I2_O)        0.331     8.627 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.519     9.147    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.424    12.564    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.229    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X37Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.434    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.170ns (34.738%)  route 4.077ns (65.262%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 12.564 - 10.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.645     2.900    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.234 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.693     5.927    zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X54Y87         LUT5 (Prop_lut5_I3_O)        0.148     6.075 r  zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.767     6.841    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.357     7.198 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=19, routed)          1.098     8.296    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X37Y81         LUT4 (Prop_lut4_I2_O)        0.331     8.627 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.519     9.147    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.424    12.564    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                         clock pessimism              0.229    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X37Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.434    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.170ns (34.738%)  route 4.077ns (65.262%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 12.564 - 10.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.645     2.900    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.234 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.693     5.927    zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X54Y87         LUT5 (Prop_lut5_I3_O)        0.148     6.075 r  zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.767     6.841    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.357     7.198 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=19, routed)          1.098     8.296    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X37Y81         LUT4 (Prop_lut4_I2_O)        0.331     8.627 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.519     9.147    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.424    12.564    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                         clock pessimism              0.229    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X37Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.434    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.170ns (34.738%)  route 4.077ns (65.262%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 12.564 - 10.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.645     2.900    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.234 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.693     5.927    zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X54Y87         LUT5 (Prop_lut5_I3_O)        0.148     6.075 r  zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.767     6.841    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.357     7.198 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=19, routed)          1.098     8.296    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X37Y81         LUT4 (Prop_lut4_I2_O)        0.331     8.627 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.519     9.147    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.424    12.564    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
                         clock pessimism              0.229    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X37Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.434    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.170ns (34.738%)  route 4.077ns (65.262%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 12.564 - 10.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.645     2.900    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.234 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.693     5.927    zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X54Y87         LUT5 (Prop_lut5_I3_O)        0.148     6.075 r  zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.767     6.841    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.357     7.198 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=19, routed)          1.098     8.296    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X37Y81         LUT4 (Prop_lut4_I2_O)        0.331     8.627 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.519     9.147    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.424    12.564    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                         clock pessimism              0.229    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X37Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.434    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.170ns (34.738%)  route 4.077ns (65.262%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 12.564 - 10.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.645     2.900    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.234 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.693     5.927    zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X54Y87         LUT5 (Prop_lut5_I3_O)        0.148     6.075 r  zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.767     6.841    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.357     7.198 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=19, routed)          1.098     8.296    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X37Y81         LUT4 (Prop_lut4_I2_O)        0.331     8.627 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.519     9.147    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.424    12.564    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                         clock pessimism              0.229    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X37Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.434    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.170ns (34.738%)  route 4.077ns (65.262%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 12.564 - 10.000 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.645     2.900    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.234 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.693     5.927    zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X54Y87         LUT5 (Prop_lut5_I3_O)        0.148     6.075 r  zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.767     6.841    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.357     7.198 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=19, routed)          1.098     8.296    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X37Y81         LUT4 (Prop_lut4_I2_O)        0.331     8.627 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.519     9.147    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.424    12.564    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                         clock pessimism              0.229    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X37Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.434    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/slv_reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.560     0.889    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.115     1.145    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y91         SRLC32E                                      r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.830     1.190    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.286     0.904    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.087    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.627%)  route 0.205ns (52.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.643     0.972    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.205     1.318    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.363 r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.363    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X30Y99         FDRE                                         r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.832     1.192    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.036     1.156    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.557     0.886    zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y87         FDRE                                         r  zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.113     1.127    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X38Y87         SRLC32E                                      r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.827     1.187    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y87         SRLC32E                                      r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.288     0.899    
    SLICE_X38Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.029    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.011%)  route 0.245ns (53.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.552     0.881    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y86         FDSE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDSE (Prop_fdse_C_Q)         0.164     1.045 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.245     1.290    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X61Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.335 r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.335    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X61Y84         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.821     1.181    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y84         FDRE                                         r  zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.036     1.145    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.091     1.236    zsys_i/dac_i2c_0/U0/dac_i2c_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.274%)  route 0.185ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.553     0.882    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.185     1.207    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X60Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.823     1.183    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X60Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.036     1.147    
    SLICE_X60Y87         FDRE (Hold_fdre_C_CE)       -0.039     1.108    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.274%)  route 0.185ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.553     0.882    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.185     1.207    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X60Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.823     1.183    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X60Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism             -0.036     1.147    
    SLICE_X60Y87         FDRE (Hold_fdre_C_CE)       -0.039     1.108    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.274%)  route 0.185ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.553     0.882    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.185     1.207    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X60Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.823     1.183    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X60Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism             -0.036     1.147    
    SLICE_X60Y87         FDRE (Hold_fdre_C_CE)       -0.039     1.108    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.274%)  route 0.185ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.553     0.882    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.185     1.207    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X60Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.823     1.183    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X60Y87         FDRE                                         r  zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism             -0.036     1.147    
    SLICE_X60Y87         FDRE (Hold_fdre_C_CE)       -0.039     1.108    zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.734%)  route 0.161ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.643     0.972    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.161     1.274    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y101        SRL16E                                       r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.918     1.278    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.290     0.988    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.171    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.557     0.886    zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y87         FDRE                                         r  zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.115     1.142    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X34Y87         SRLC32E                                      r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.827     1.187    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.265     0.922    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.039    zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y23  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y24  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y23  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y25  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y25  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y26  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y22  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y25  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y24  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y87  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y88  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y88  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y87  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y88  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y88  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y87  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y87  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y91  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y91  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y91  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y91  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y91  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y91  zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       11.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.781ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.036ns (27.791%)  route 5.290ns (72.209%))
  Logic Levels:           6  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 22.567 - 20.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.602     2.857    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X54Y96         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDPE (Prop_fdpe_C_Q)         0.518     3.375 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/Q
                         net (fo=19, routed)          1.012     4.387    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/out[5]
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.511 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_i_1/O
                         net (fo=1, routed)           0.577     5.088    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0
    SLICE_X58Y97         LDCE (SetClr_ldce_CLR_Q)     0.898     5.986 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/Q
                         net (fo=5, routed)           0.691     6.677    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_n_0
    SLICE_X58Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.801 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12/O
                         net (fo=3, routed)           0.600     7.401    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.525 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5/O
                         net (fo=1, routed)           0.452     7.977    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.101 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2/O
                         net (fo=33, routed)          0.903     9.004    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2_n_0
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.128 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1/O
                         net (fo=32, routed)          1.055    10.183    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0
    SLICE_X63Y97         FDSE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.427    22.567    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X63Y97         FDSE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[0]/C
                         clock pessimism              0.129    22.696    
                         clock uncertainty           -0.302    22.394    
    SLICE_X63Y97         FDSE (Setup_fdse_C_S)       -0.429    21.965    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[0]
  -------------------------------------------------------------------
                         required time                         21.965    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 11.781    

Slack (MET) :             11.781ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.036ns (27.791%)  route 5.290ns (72.209%))
  Logic Levels:           6  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 22.567 - 20.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.602     2.857    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X54Y96         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDPE (Prop_fdpe_C_Q)         0.518     3.375 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/Q
                         net (fo=19, routed)          1.012     4.387    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/out[5]
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.511 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_i_1/O
                         net (fo=1, routed)           0.577     5.088    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0
    SLICE_X58Y97         LDCE (SetClr_ldce_CLR_Q)     0.898     5.986 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/Q
                         net (fo=5, routed)           0.691     6.677    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_n_0
    SLICE_X58Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.801 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12/O
                         net (fo=3, routed)           0.600     7.401    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.525 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5/O
                         net (fo=1, routed)           0.452     7.977    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.101 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2/O
                         net (fo=33, routed)          0.903     9.004    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2_n_0
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.128 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1/O
                         net (fo=32, routed)          1.055    10.183    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0
    SLICE_X63Y97         FDSE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.427    22.567    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X63Y97         FDSE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[14]/C
                         clock pessimism              0.129    22.696    
                         clock uncertainty           -0.302    22.394    
    SLICE_X63Y97         FDSE (Setup_fdse_C_S)       -0.429    21.965    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[14]
  -------------------------------------------------------------------
                         required time                         21.965    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 11.781    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 2.036ns (27.884%)  route 5.266ns (72.116%))
  Logic Levels:           6  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 22.566 - 20.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.602     2.857    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X54Y96         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDPE (Prop_fdpe_C_Q)         0.518     3.375 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/Q
                         net (fo=19, routed)          1.012     4.387    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/out[5]
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.511 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_i_1/O
                         net (fo=1, routed)           0.577     5.088    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0
    SLICE_X58Y97         LDCE (SetClr_ldce_CLR_Q)     0.898     5.986 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/Q
                         net (fo=5, routed)           0.691     6.677    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_n_0
    SLICE_X58Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.801 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12/O
                         net (fo=3, routed)           0.600     7.401    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.525 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5/O
                         net (fo=1, routed)           0.452     7.977    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.101 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2/O
                         net (fo=33, routed)          0.903     9.004    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2_n_0
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.128 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1/O
                         net (fo=32, routed)          1.031    10.159    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0
    SLICE_X61Y95         FDSE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.426    22.566    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X61Y95         FDSE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[12]/C
                         clock pessimism              0.129    22.695    
                         clock uncertainty           -0.302    22.393    
    SLICE_X61Y95         FDSE (Setup_fdse_C_S)       -0.429    21.964    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[12]
  -------------------------------------------------------------------
                         required time                         21.964    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 2.036ns (27.884%)  route 5.266ns (72.116%))
  Logic Levels:           6  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 22.566 - 20.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.602     2.857    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X54Y96         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDPE (Prop_fdpe_C_Q)         0.518     3.375 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/Q
                         net (fo=19, routed)          1.012     4.387    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/out[5]
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.511 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_i_1/O
                         net (fo=1, routed)           0.577     5.088    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0
    SLICE_X58Y97         LDCE (SetClr_ldce_CLR_Q)     0.898     5.986 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/Q
                         net (fo=5, routed)           0.691     6.677    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_n_0
    SLICE_X58Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.801 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12/O
                         net (fo=3, routed)           0.600     7.401    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.525 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5/O
                         net (fo=1, routed)           0.452     7.977    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.101 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2/O
                         net (fo=33, routed)          0.903     9.004    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2_n_0
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.128 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1/O
                         net (fo=32, routed)          1.031    10.159    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0
    SLICE_X61Y95         FDSE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.426    22.566    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X61Y95         FDSE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[15]/C
                         clock pessimism              0.129    22.695    
                         clock uncertainty           -0.302    22.393    
    SLICE_X61Y95         FDSE (Setup_fdse_C_S)       -0.429    21.964    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[15]
  -------------------------------------------------------------------
                         required time                         21.964    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 2.036ns (27.884%)  route 5.266ns (72.116%))
  Logic Levels:           6  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 22.566 - 20.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.602     2.857    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X54Y96         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDPE (Prop_fdpe_C_Q)         0.518     3.375 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/Q
                         net (fo=19, routed)          1.012     4.387    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/out[5]
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.511 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_i_1/O
                         net (fo=1, routed)           0.577     5.088    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0
    SLICE_X58Y97         LDCE (SetClr_ldce_CLR_Q)     0.898     5.986 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/Q
                         net (fo=5, routed)           0.691     6.677    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_n_0
    SLICE_X58Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.801 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12/O
                         net (fo=3, routed)           0.600     7.401    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.525 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5/O
                         net (fo=1, routed)           0.452     7.977    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.101 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2/O
                         net (fo=33, routed)          0.903     9.004    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2_n_0
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.128 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1/O
                         net (fo=32, routed)          1.031    10.159    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0
    SLICE_X61Y95         FDSE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.426    22.566    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X61Y95         FDSE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[1]/C
                         clock pessimism              0.129    22.695    
                         clock uncertainty           -0.302    22.393    
    SLICE_X61Y95         FDSE (Setup_fdse_C_S)       -0.429    21.964    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[1]
  -------------------------------------------------------------------
                         required time                         21.964    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 2.036ns (27.884%)  route 5.266ns (72.116%))
  Logic Levels:           6  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 22.566 - 20.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.602     2.857    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X54Y96         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDPE (Prop_fdpe_C_Q)         0.518     3.375 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/Q
                         net (fo=19, routed)          1.012     4.387    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/out[5]
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.511 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_i_1/O
                         net (fo=1, routed)           0.577     5.088    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0
    SLICE_X58Y97         LDCE (SetClr_ldce_CLR_Q)     0.898     5.986 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/Q
                         net (fo=5, routed)           0.691     6.677    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_n_0
    SLICE_X58Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.801 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12/O
                         net (fo=3, routed)           0.600     7.401    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.525 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5/O
                         net (fo=1, routed)           0.452     7.977    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.101 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2/O
                         net (fo=33, routed)          0.903     9.004    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2_n_0
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.128 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1/O
                         net (fo=32, routed)          1.031    10.159    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0
    SLICE_X61Y95         FDSE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.426    22.566    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X61Y95         FDSE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[5]/C
                         clock pessimism              0.129    22.695    
                         clock uncertainty           -0.302    22.393    
    SLICE_X61Y95         FDSE (Setup_fdse_C_S)       -0.429    21.964    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[5]
  -------------------------------------------------------------------
                         required time                         21.964    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.036ns (28.148%)  route 5.197ns (71.852%))
  Logic Levels:           6  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.602     2.857    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X54Y96         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDPE (Prop_fdpe_C_Q)         0.518     3.375 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/Q
                         net (fo=19, routed)          1.012     4.387    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/out[5]
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.511 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_i_1/O
                         net (fo=1, routed)           0.577     5.088    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0
    SLICE_X58Y97         LDCE (SetClr_ldce_CLR_Q)     0.898     5.986 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/Q
                         net (fo=5, routed)           0.691     6.677    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_n_0
    SLICE_X58Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.801 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12/O
                         net (fo=3, routed)           0.600     7.401    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.525 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5/O
                         net (fo=1, routed)           0.452     7.977    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.101 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2/O
                         net (fo=33, routed)          0.903     9.004    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2_n_0
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.128 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1/O
                         net (fo=32, routed)          0.962    10.090    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0
    SLICE_X62Y100        FDSE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.601    22.741    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X62Y100        FDSE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[18]/C
                         clock pessimism              0.129    22.870    
                         clock uncertainty           -0.302    22.568    
    SLICE_X62Y100        FDSE (Setup_fdse_C_S)       -0.524    22.044    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[18]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                 11.954    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.036ns (28.148%)  route 5.197ns (71.852%))
  Logic Levels:           6  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.602     2.857    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X54Y96         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDPE (Prop_fdpe_C_Q)         0.518     3.375 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/Q
                         net (fo=19, routed)          1.012     4.387    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/out[5]
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.511 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_i_1/O
                         net (fo=1, routed)           0.577     5.088    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0
    SLICE_X58Y97         LDCE (SetClr_ldce_CLR_Q)     0.898     5.986 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/Q
                         net (fo=5, routed)           0.691     6.677    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_n_0
    SLICE_X58Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.801 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12/O
                         net (fo=3, routed)           0.600     7.401    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.525 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5/O
                         net (fo=1, routed)           0.452     7.977    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.101 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2/O
                         net (fo=33, routed)          0.903     9.004    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2_n_0
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.128 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1/O
                         net (fo=32, routed)          0.962    10.090    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0
    SLICE_X62Y100        FDSE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.601    22.741    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X62Y100        FDSE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[24]/C
                         clock pessimism              0.129    22.870    
                         clock uncertainty           -0.302    22.568    
    SLICE_X62Y100        FDSE (Setup_fdse_C_S)       -0.524    22.044    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[24]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                 11.954    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.036ns (28.148%)  route 5.197ns (71.852%))
  Logic Levels:           6  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.602     2.857    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X54Y96         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDPE (Prop_fdpe_C_Q)         0.518     3.375 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/Q
                         net (fo=19, routed)          1.012     4.387    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/out[5]
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.511 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_i_1/O
                         net (fo=1, routed)           0.577     5.088    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0
    SLICE_X58Y97         LDCE (SetClr_ldce_CLR_Q)     0.898     5.986 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/Q
                         net (fo=5, routed)           0.691     6.677    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_n_0
    SLICE_X58Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.801 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12/O
                         net (fo=3, routed)           0.600     7.401    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.525 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5/O
                         net (fo=1, routed)           0.452     7.977    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.101 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2/O
                         net (fo=33, routed)          0.903     9.004    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2_n_0
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.128 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1/O
                         net (fo=32, routed)          0.962    10.090    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0
    SLICE_X62Y100        FDSE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.601    22.741    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X62Y100        FDSE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[27]/C
                         clock pessimism              0.129    22.870    
                         clock uncertainty           -0.302    22.568    
    SLICE_X62Y100        FDSE (Setup_fdse_C_S)       -0.524    22.044    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[27]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                 11.954    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 2.036ns (28.148%)  route 5.197ns (71.852%))
  Logic Levels:           6  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.602     2.857    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X54Y96         FDPE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDPE (Prop_fdpe_C_Q)         0.518     3.375 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[6]/Q
                         net (fo=19, routed)          1.012     4.387    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/out[5]
    SLICE_X58Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.511 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_i_1/O
                         net (fo=1, routed)           0.577     5.088    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o0
    SLICE_X58Y97         LDCE (SetClr_ldce_CLR_Q)     0.898     5.986 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/Q
                         net (fo=5, routed)           0.691     6.677    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_n_0
    SLICE_X58Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.801 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12/O
                         net (fo=3, routed)           0.600     7.401    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/rsrload_o_i_12_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.525 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5/O
                         net (fo=1, routed)           0.452     7.977    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_5_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.101 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2/O
                         net (fo=33, routed)          0.903     9.004    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_2_n_0
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.128 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1/O
                         net (fo=32, routed)          0.962    10.090    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init[31]_i_1_n_0
    SLICE_X62Y100        FDSE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.601    22.741    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X62Y100        FDSE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[29]/C
                         clock pessimism              0.129    22.870    
                         clock uncertainty           -0.302    22.568    
    SLICE_X62Y100        FDSE (Setup_fdse_C_S)       -0.524    22.044    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/counter_init_reg[29]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                 11.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.555     0.884    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X71Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg[15]/Q
                         net (fo=2, routed)           0.066     1.091    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/slv_reg1_reg_n_0_[15]
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.136 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.136    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X70Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.827     1.187    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y90         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.290     0.897    
    SLICE_X70Y90         FDRE (Hold_fdre_C_D)         0.121     1.018    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.555     0.884    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X57Y91         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.080    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X57Y91         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.827     1.187    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X57Y91         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.303     0.884    
    SLICE_X57Y91         FDRE (Hold_fdre_C_D)         0.075     0.959    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.557     0.886    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X53Y91         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.082    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X53Y91         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.827     1.187    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X53Y91         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.301     0.886    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.075     0.961    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.547     0.876    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X65Y79         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.072    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X65Y79         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.816     1.176    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X65Y79         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.300     0.876    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.075     0.951    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.551     0.880    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X53Y81         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.076    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X53Y81         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.819     1.179    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X53Y81         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.299     0.880    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.075     0.955    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.548     0.877    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X52Y78         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.141     1.018 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     1.083    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X52Y78         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.816     1.176    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X52Y78         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.299     0.877    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.075     0.952    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.546     0.875    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X64Y77         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.081    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X64Y77         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.814     1.174    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X64Y77         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.875    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.075     0.950    zsys_i/reset_50M_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 zsys_i/reset_50M_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/reset_50M_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.546     0.875    zsys_i/reset_50M_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X64Y77         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  zsys_i/reset_50M_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.073     1.088    zsys_i/reset_50M_0/U0/EXT_LPF/p_1_in
    SLICE_X64Y77         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.814     1.174    zsys_i/reset_50M_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X64Y77         FDRE                                         r  zsys_i/reset_50M_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.299     0.875    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.078     0.953    zsys_i/reset_50M_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.372%)  route 0.340ns (64.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.555     0.884    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X57Y91         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_req_ff_reg/Q
                         net (fo=5, routed)           0.340     1.364    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_req
    SLICE_X62Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.409 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.409    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state[1]_i_1__1_n_0
    SLICE_X62Y91         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.826     1.186    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_axi_aclk
    SLICE_X62Y91         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[1]/C
                         clock pessimism             -0.036     1.150    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.121     1.271    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zsys_i/reset_50M_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/reset_50M_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.552     0.881    zsys_i/reset_50M_0/U0/SEQ/slowest_sync_clk
    SLICE_X67Y84         FDRE                                         r  zsys_i/reset_50M_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  zsys_i/reset_50M_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.087     1.109    zsys_i/reset_50M_0/U0/SEQ/p_0_in
    SLICE_X66Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.154 r  zsys_i/reset_50M_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.154    zsys_i/reset_50M_0/U0/SEQ/Core_i_1_n_0
    SLICE_X66Y84         FDSE                                         r  zsys_i/reset_50M_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.821     1.181    zsys_i/reset_50M_0/U0/SEQ/slowest_sync_clk
    SLICE_X66Y84         FDSE                                         r  zsys_i/reset_50M_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.287     0.894    
    SLICE_X66Y84         FDSE (Hold_fdse_C_D)         0.120     1.014    zsys_i/reset_50M_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X66Y97    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/A3_0_o_reg[0]/C
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X67Y98    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/A3_0_o_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X67Y98    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/A3_0_o_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X67Y94    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/CONF_REG_start_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X57Y97    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_set_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X58Y95    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X54Y96    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X59Y95    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X57Y99    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[12]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X66Y78    zsys_i/reset_50M_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X66Y78    zsys_i/reset_50M_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X80Y100   zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X80Y100   zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X80Y101   zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[2]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X80Y100   zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[3]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X80Y100   zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[4]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X80Y101   zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X54Y80    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X54Y80    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X66Y78    zsys_i/reset_50M_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X66Y78    zsys_i/reset_50M_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDPE/C      n/a            0.500         10.000      9.500      SLICE_X66Y97    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/A3_0_o_reg[0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         10.000      9.500      SLICE_X67Y98    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/A3_0_o_reg[1]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         10.000      9.500      SLICE_X67Y98    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/A3_0_o_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X67Y94    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/CONF_REG_start_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X67Y94    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/CONF_REG_start_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X57Y97    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_set_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X57Y97    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_set_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X58Y95    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  data_clk
  To Clock:  data_clk_G

Setup :            0  Failing Endpoints,  Worst Slack       33.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.153ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        11.830ns  (logic 0.653ns (5.520%)  route 11.177ns (94.480%))
  Logic Levels:           0  
  Clock Path Skew:        5.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 49.848 - 43.329 ) 
    Source Clock Delay      (SCD):    0.759ns = ( 4.092 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.759     4.092    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y108        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y108        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.745 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_odd/Q4
                         net (fo=1, routed)          11.177    15.922    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[8]
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.704    49.848    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    49.848    
                         clock uncertainty           -0.035    49.813    
    RAMB36_X4Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    49.076    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.076    
                         arrival time                         -15.922    
  -------------------------------------------------------------------
                         slack                                 33.153    

Slack (MET) :             33.472ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        11.512ns  (logic 0.653ns (5.673%)  route 10.859ns (94.327%))
  Logic Levels:           0  
  Clock Path Skew:        5.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 49.848 - 43.329 ) 
    Source Clock Delay      (SCD):    0.759ns = ( 4.092 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.759     4.092    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y108        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_odd/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y108        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     4.745 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_odd/Q5
                         net (fo=1, routed)          10.859    15.604    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[6]
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.704    49.848    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    49.848    
                         clock uncertainty           -0.035    49.813    
    RAMB36_X4Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    49.076    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.076    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 33.472    

Slack (MET) :             33.505ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        11.481ns  (logic 0.653ns (5.688%)  route 10.828ns (94.312%))
  Logic Levels:           0  
  Clock Path Skew:        5.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 49.848 - 43.329 ) 
    Source Clock Delay      (SCD):    0.757ns = ( 4.090 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.757     4.090    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y111        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y111        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     4.743 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/Q1
                         net (fo=1, routed)          10.828    15.571    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[1]
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.704    49.848    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    49.848    
                         clock uncertainty           -0.035    49.813    
    RAMB36_X4Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    49.076    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.076    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                 33.505    

Slack (MET) :             33.931ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        11.051ns  (logic 0.653ns (5.909%)  route 10.398ns (94.091%))
  Logic Levels:           0  
  Clock Path Skew:        5.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.516ns = ( 49.845 - 43.329 ) 
    Source Clock Delay      (SCD):    0.757ns = ( 4.090 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.757     4.090    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y111        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y111        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     4.743 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/Q2
                         net (fo=1, routed)          10.398    15.141    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[8]
    RAMB36_X3Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.701    49.845    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    49.845    
                         clock uncertainty           -0.035    49.810    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    49.073    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.073    
                         arrival time                         -15.141    
  -------------------------------------------------------------------
                         slack                                 33.931    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        10.905ns  (logic 0.653ns (5.988%)  route 10.252ns (94.012%))
  Logic Levels:           0  
  Clock Path Skew:        5.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.509ns = ( 49.838 - 43.329 ) 
    Source Clock Delay      (SCD):    0.755ns = ( 4.088 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.755     4.088    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y135        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y135        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     4.741 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/Q1
                         net (fo=1, routed)          10.252    14.993    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[4]
    RAMB36_X4Y24         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.694    49.838    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y24         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    49.838    
                         clock uncertainty           -0.035    49.803    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    49.066    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.066    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.119ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        10.864ns  (logic 0.653ns (6.011%)  route 10.211ns (93.989%))
  Logic Levels:           0  
  Clock Path Skew:        5.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.516ns = ( 49.845 - 43.329 ) 
    Source Clock Delay      (SCD):    0.757ns = ( 4.090 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.757     4.090    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y111        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y111        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     4.743 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/Q6
                         net (fo=1, routed)          10.211    14.954    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[0]
    RAMB36_X3Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.701    49.845    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    49.845    
                         clock uncertainty           -0.035    49.810    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    49.073    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.073    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                 34.119    

Slack (MET) :             34.157ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        10.820ns  (logic 0.653ns (6.035%)  route 10.167ns (93.965%))
  Logic Levels:           0  
  Clock Path Skew:        5.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.514ns = ( 49.843 - 43.329 ) 
    Source Clock Delay      (SCD):    0.760ns = ( 4.093 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.760     4.093    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y144        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y144        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     4.746 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_p/Q3
                         net (fo=1, routed)          10.167    14.913    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB36_X3Y26         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.699    49.843    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y26         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    49.843    
                         clock uncertainty           -0.035    49.808    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    49.071    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.071    
                         arrival time                         -14.913    
  -------------------------------------------------------------------
                         slack                                 34.157    

Slack (MET) :             34.232ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        10.745ns  (logic 0.653ns (6.077%)  route 10.092ns (93.923%))
  Logic Levels:           0  
  Clock Path Skew:        5.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.514ns = ( 49.843 - 43.329 ) 
    Source Clock Delay      (SCD):    0.760ns = ( 4.093 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.760     4.093    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y144        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y144        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     4.746 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_p/Q6
                         net (fo=1, routed)          10.092    14.838    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X3Y26         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.699    49.843    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y26         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    49.843    
                         clock uncertainty           -0.035    49.808    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    49.071    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.071    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                 34.232    

Slack (MET) :             34.388ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        10.589ns  (logic 0.653ns (6.167%)  route 9.936ns (93.833%))
  Logic Levels:           0  
  Clock Path Skew:        5.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.509ns = ( 49.838 - 43.329 ) 
    Source Clock Delay      (SCD):    0.755ns = ( 4.088 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.755     4.088    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y135        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y135        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     4.741 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/Q3
                         net (fo=1, routed)           9.936    14.677    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y24         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.694    49.838    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y24         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    49.838    
                         clock uncertainty           -0.035    49.803    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    49.066    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.066    
                         arrival time                         -14.677    
  -------------------------------------------------------------------
                         slack                                 34.388    

Slack (MET) :             34.408ns  (required time - arrival time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk rise@3.333ns)
  Data Path Delay:        10.574ns  (logic 0.653ns (6.175%)  route 9.921ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        5.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.516ns = ( 49.845 - 43.329 ) 
    Source Clock Delay      (SCD):    0.757ns = ( 4.090 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.757     4.090    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y111        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y111        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     4.743 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n/Q4
                         net (fo=1, routed)           9.921    14.664    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[4]
    RAMB36_X3Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.701    49.845    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    49.845    
                         clock uncertainty           -0.035    49.810    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    49.073    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.073    
                         arrival time                         -14.664    
  -------------------------------------------------------------------
                         slack                                 34.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        7.308ns  (logic 0.568ns (7.772%)  route 6.740ns (92.228%))
  Logic Levels:           0  
  Clock Path Skew:        6.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 10.615 - 3.333 ) 
    Source Clock Delay      (SCD):    0.698ns = ( 4.031 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.698     4.031    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y135        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y135        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.568     4.599 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/Q2
                         net (fo=1, routed)           6.740    11.339    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[2]
    RAMB36_X4Y24         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.881    10.615    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y24         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.615    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.667    11.282    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.282    
                         arrival time                          11.339    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        7.320ns  (logic 0.668ns (9.126%)  route 6.652ns (90.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 10.615 - 3.333 ) 
    Source Clock Delay      (SCD):    0.698ns = ( 4.031 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.698     4.031    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y136        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y136        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.568     4.599 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_p/Q2
                         net (fo=1, routed)           3.771     8.370    zsys_i/ADC/mapper_0/U0/i_in_5[1]
    SLICE_X100Y128       LUT1 (Prop_lut1_I0_O)        0.100     8.470 r  zsys_i/ADC/mapper_0/U0/o_out_5[9]_INST_0/O
                         net (fo=1, routed)           2.881    11.351    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[3]
    RAMB36_X4Y24         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.881    10.615    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y24         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.615    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.667    11.282    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.282    
                         arrival time                          11.351    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        7.328ns  (logic 0.568ns (7.751%)  route 6.760ns (92.249%))
  Logic Levels:           0  
  Clock Path Skew:        6.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.281ns = ( 10.614 - 3.333 ) 
    Source Clock Delay      (SCD):    0.689ns = ( 4.022 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.689     4.022    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y127        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y127        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.568     4.590 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_n/Q1
                         net (fo=1, routed)           6.760    11.350    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/din[1]
    RAMB36_X3Y24         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.880    10.614    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y24         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.614    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.667    11.281    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.281    
                         arrival time                          11.350    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_even/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        7.334ns  (logic 0.668ns (9.108%)  route 6.666ns (90.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.295ns = ( 10.628 - 3.333 ) 
    Source Clock Delay      (SCD):    0.702ns = ( 4.035 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.702     4.035    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y107        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_even/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y107        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.568     4.603 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_even/Q4
                         net (fo=1, routed)           3.497     8.100    zsys_i/ADC/mapper_0/U0/i_in_0[3]
    SLICE_X102Y108       LUT1 (Prop_lut1_I0_O)        0.100     8.200 r  zsys_i/ADC/mapper_0/U0/o_out_0[4]_INST_0/O
                         net (fo=1, routed)           3.170    11.369    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.894    10.628    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.628    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.667    11.295    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.295    
                         arrival time                          11.369    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        7.348ns  (logic 0.668ns (9.091%)  route 6.680ns (90.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.291ns = ( 10.624 - 3.333 ) 
    Source Clock Delay      (SCD):    0.703ns = ( 4.036 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.703     4.036    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y143        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y143        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.568     4.604 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_n/Q6
                         net (fo=1, routed)           3.473     8.077    zsys_i/ADC/mapper_0/U0/i_in_4[5]
    SLICE_X103Y132       LUT1 (Prop_lut1_I0_O)        0.100     8.177 r  zsys_i/ADC/mapper_0/U0/o_out_4[0]_INST_0/O
                         net (fo=1, routed)           3.207    11.384    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X3Y26         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.890    10.624    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y26         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.624    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.667    11.291    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.291    
                         arrival time                          11.384    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        7.341ns  (logic 0.568ns (7.737%)  route 6.773ns (92.263%))
  Logic Levels:           0  
  Clock Path Skew:        6.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.279ns = ( 10.612 - 3.333 ) 
    Source Clock Delay      (SCD):    0.698ns = ( 4.031 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.698     4.031    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y135        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y135        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.568     4.599 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n/Q5
                         net (fo=1, routed)           6.773    11.372    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[5]
    RAMB36_X2Y25         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.878    10.612    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y25         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.612    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.667    11.279    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.279    
                         arrival time                          11.372    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes6_n/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        7.352ns  (logic 0.568ns (7.726%)  route 6.784ns (92.274%))
  Logic Levels:           0  
  Clock Path Skew:        6.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 10.625 - 3.333 ) 
    Source Clock Delay      (SCD):    0.702ns = ( 4.035 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.702     4.035    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y141        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes6_n/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.568     4.603 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes6_n/Q1
                         net (fo=1, routed)           6.784    11.387    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y26         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.891    10.625    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y26         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.625    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.667    11.292    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.292    
                         arrival time                          11.387    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        7.375ns  (logic 0.668ns (9.058%)  route 6.707ns (90.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.285ns = ( 10.618 - 3.333 ) 
    Source Clock Delay      (SCD):    0.691ns = ( 4.024 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.691     4.024    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y128        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.568     4.592 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_p/Q3
                         net (fo=1, routed)           3.952     8.544    zsys_i/ADC/mapper_0/U0/i_in_2[2]
    SLICE_X97Y128        LUT1 (Prop_lut1_I0_O)        0.100     8.644 r  zsys_i/ADC/mapper_0/U0/o_out_2[7]_INST_0/O
                         net (fo=1, routed)           2.755    11.399    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/din[7]
    RAMB36_X3Y25         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.884    10.618    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y25         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.618    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.667    11.285    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.285    
                         arrival time                          11.399    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        7.379ns  (logic 0.668ns (9.053%)  route 6.711ns (90.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.295ns = ( 10.628 - 3.333 ) 
    Source Clock Delay      (SCD):    0.699ns = ( 4.032 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.699     4.032    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y112        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y112        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.568     4.600 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_p/Q1
                         net (fo=1, routed)           4.035     8.635    zsys_i/ADC/mapper_0/U0/i_in_7[0]
    SLICE_X100Y111       LUT1 (Prop_lut1_I0_O)        0.100     8.735 r  zsys_i/ADC/mapper_0/U0/o_out_7[11]_INST_0/O
                         net (fo=1, routed)           2.676    11.411    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[2]
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.894    10.628    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y22         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.628    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.667    11.295    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.295    
                         arrival time                          11.411    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes6_p/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by data_clk  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             data_clk_G
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk rise@3.333ns)
  Data Path Delay:        7.375ns  (logic 0.668ns (9.057%)  route 6.707ns (90.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 10.625 - 3.333 ) 
    Source Clock Delay      (SCD):    0.702ns = ( 4.035 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk rise edge)
                                                      3.333     3.333 r  
    BUFR_X1Y9            BUFR                         0.000     3.333 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.702     4.035    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/o_data_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes6_p/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.568     4.603 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes6_p/Q5
                         net (fo=1, routed)           3.717     8.320    zsys_i/ADC/mapper_0/U0/i_in_6[4]
    SLICE_X102Y132       LUT1 (Prop_lut1_I0_O)        0.100     8.420 r  zsys_i/ADC/mapper_0/U0/o_out_6[3]_INST_0/O
                         net (fo=1, routed)           2.990    11.410    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y26         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.891    10.625    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y26         RAMB36E1                                     r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.625    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.667    11.292    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -11.292    
                         arrival time                          11.410    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.238ns (30.812%)  route 2.780ns (69.188%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.852     3.107    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y101        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.456     3.563 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/Q
                         net (fo=7, routed)           1.907     5.470    zsys_i/ROController_0/U0/i_stop_cell[6]
    SLICE_X84Y123        LUT3 (Prop_lut3_I2_O)        0.124     5.594 r  zsys_i/ROController_0/U0/data_to_send[14]_i_15/O
                         net (fo=1, routed)           0.000     5.594    zsys_i/ROController_0/U0/in7[14]
    SLICE_X84Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     5.832 r  zsys_i/ROController_0/U0/data_to_send_reg[14]_i_9/O
                         net (fo=1, routed)           0.000     5.832    zsys_i/ROController_0/U0/data_to_send_reg[14]_i_9_n_0
    SLICE_X84Y123        MUXF8 (Prop_muxf8_I0_O)      0.104     5.936 r  zsys_i/ROController_0/U0/data_to_send_reg[14]_i_4/O
                         net (fo=1, routed)           0.873     6.809    zsys_i/ROController_0/U0/data_to_send_reg[14]_i_4_n_0
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.316     7.125 r  zsys_i/ROController_0/U0/data_to_send[14]_i_1/O
                         net (fo=1, routed)           0.000     7.125    zsys_i/ROController_0/U0/data_to_send[14]
    SLICE_X87Y120        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.650    12.790    zsys_i/ROController_0/U0/sys_clk
    SLICE_X87Y120        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[14]/C
                         clock pessimism              0.000    12.790    
                         clock uncertainty           -0.337    12.453    
    SLICE_X87Y120        FDRE (Setup_fdre_C_D)        0.029    12.482    zsys_i/ROController_0/U0/data_to_send_reg[14]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.828ns (21.403%)  route 3.041ns (78.597%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 12.791 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.852     3.107    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y101        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.456     3.563 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[8]/Q
                         net (fo=2, routed)           1.692     5.255    zsys_i/ROController_0/U0/i_stop_cell[8]
    SLICE_X83Y121        LUT6 (Prop_lut6_I5_O)        0.124     5.379 r  zsys_i/ROController_0/U0/data_to_send[16]_i_11/O
                         net (fo=1, routed)           0.709     6.087    zsys_i/ROController_0/U0/data_to_send[16]_i_11_n_0
    SLICE_X86Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.211 r  zsys_i/ROController_0/U0/data_to_send[16]_i_4/O
                         net (fo=1, routed)           0.640     6.852    zsys_i/ROController_0/U0/data_to_send[16]_i_4_n_0
    SLICE_X87Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.976 r  zsys_i/ROController_0/U0/data_to_send[16]_i_1/O
                         net (fo=1, routed)           0.000     6.976    zsys_i/ROController_0/U0/data_to_send[16]
    SLICE_X87Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.651    12.791    zsys_i/ROController_0/U0/sys_clk
    SLICE_X87Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[16]/C
                         clock pessimism              0.000    12.791    
                         clock uncertainty           -0.337    12.454    
    SLICE_X87Y118        FDRE (Setup_fdre_C_D)        0.029    12.483    zsys_i/ROController_0/U0/data_to_send_reg[16]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.238ns (33.079%)  route 2.505ns (66.921%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.852     3.107    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y100        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDCE (Prop_fdce_C_Q)         0.456     3.563 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/Q
                         net (fo=7, routed)           1.676     5.239    zsys_i/ROController_0/U0/i_stop_cell[1]
    SLICE_X82Y117        LUT3 (Prop_lut3_I2_O)        0.124     5.363 r  zsys_i/ROController_0/U0/data_to_send[3]_i_14/O
                         net (fo=1, routed)           0.000     5.363    zsys_i/ROController_0/U0/in7[3]
    SLICE_X82Y117        MUXF7 (Prop_muxf7_I0_O)      0.241     5.604 r  zsys_i/ROController_0/U0/data_to_send_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.604    zsys_i/ROController_0/U0/data_to_send_reg[3]_i_8_n_0
    SLICE_X82Y117        MUXF8 (Prop_muxf8_I0_O)      0.098     5.702 r  zsys_i/ROController_0/U0/data_to_send_reg[3]_i_4/O
                         net (fo=1, routed)           0.828     6.531    zsys_i/ROController_0/U0/data_to_send_reg[3]_i_4_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I3_O)        0.319     6.850 r  zsys_i/ROController_0/U0/data_to_send[3]_i_1/O
                         net (fo=1, routed)           0.000     6.850    zsys_i/ROController_0/U0/data_to_send[3]
    SLICE_X86Y117        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.653    12.793    zsys_i/ROController_0/U0/sys_clk
    SLICE_X86Y117        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[3]/C
                         clock pessimism              0.000    12.793    
                         clock uncertainty           -0.337    12.456    
    SLICE_X86Y117        FDRE (Setup_fdre_C_D)        0.077    12.533    zsys_i/ROController_0/U0/data_to_send_reg[3]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 1.238ns (33.665%)  route 2.439ns (66.335%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.852     3.107    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y101        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.456     3.563 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/Q
                         net (fo=7, routed)           1.880     5.443    zsys_i/ROController_0/U0/i_stop_cell[6]
    SLICE_X84Y121        LUT4 (Prop_lut4_I0_O)        0.124     5.567 r  zsys_i/ROController_0/U0/data_to_send[8]_i_15/O
                         net (fo=1, routed)           0.000     5.567    zsys_i/ROController_0/U0/in7[8]
    SLICE_X84Y121        MUXF7 (Prop_muxf7_I0_O)      0.238     5.805 r  zsys_i/ROController_0/U0/data_to_send_reg[8]_i_9/O
                         net (fo=1, routed)           0.000     5.805    zsys_i/ROController_0/U0/data_to_send_reg[8]_i_9_n_0
    SLICE_X84Y121        MUXF8 (Prop_muxf8_I0_O)      0.104     5.909 r  zsys_i/ROController_0/U0/data_to_send_reg[8]_i_4/O
                         net (fo=1, routed)           0.560     6.468    zsys_i/ROController_0/U0/data_to_send_reg[8]_i_4_n_0
    SLICE_X85Y119        LUT6 (Prop_lut6_I3_O)        0.316     6.784 r  zsys_i/ROController_0/U0/data_to_send[8]_i_1/O
                         net (fo=1, routed)           0.000     6.784    zsys_i/ROController_0/U0/data_to_send[8]
    SLICE_X85Y119        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.650    12.790    zsys_i/ROController_0/U0/sys_clk
    SLICE_X85Y119        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[8]/C
                         clock pessimism              0.000    12.790    
                         clock uncertainty           -0.337    12.453    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.031    12.484    zsys_i/ROController_0/U0/data_to_send_reg[8]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.238ns (35.086%)  route 2.291ns (64.914%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 12.791 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.852     3.107    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y100        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDCE (Prop_fdce_C_Q)         0.456     3.563 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/Q
                         net (fo=7, routed)           1.826     5.389    zsys_i/ROController_0/U0/i_stop_cell[1]
    SLICE_X82Y119        LUT4 (Prop_lut4_I1_O)        0.124     5.513 r  zsys_i/ROController_0/U0/data_to_send[2]_i_15/O
                         net (fo=1, routed)           0.000     5.513    zsys_i/ROController_0/U0/in7[2]
    SLICE_X82Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     5.754 r  zsys_i/ROController_0/U0/data_to_send_reg[2]_i_9/O
                         net (fo=1, routed)           0.000     5.754    zsys_i/ROController_0/U0/data_to_send_reg[2]_i_9_n_0
    SLICE_X82Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     5.852 r  zsys_i/ROController_0/U0/data_to_send_reg[2]_i_4/O
                         net (fo=1, routed)           0.464     6.317    zsys_i/ROController_0/U0/data_to_send_reg[2]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I3_O)        0.319     6.636 r  zsys_i/ROController_0/U0/data_to_send[2]_i_1/O
                         net (fo=1, routed)           0.000     6.636    zsys_i/ROController_0/U0/data_to_send[2]
    SLICE_X86Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.651    12.791    zsys_i/ROController_0/U0/sys_clk
    SLICE_X86Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[2]/C
                         clock pessimism              0.000    12.791    
                         clock uncertainty           -0.337    12.454    
    SLICE_X86Y118        FDRE (Setup_fdre_C_D)        0.077    12.531    zsys_i/ROController_0/U0/data_to_send_reg[2]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.828ns (22.719%)  route 2.817ns (77.281%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.660     2.915    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y99         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDCE (Prop_fdce_C_Q)         0.456     3.371 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[9]/Q
                         net (fo=2, routed)           1.689     5.060    zsys_i/ROController_0/U0/i_stop_cell[9]
    SLICE_X83Y121        LUT6 (Prop_lut6_I5_O)        0.124     5.184 r  zsys_i/ROController_0/U0/data_to_send[17]_i_11/O
                         net (fo=1, routed)           0.455     5.639    zsys_i/ROController_0/U0/data_to_send[17]_i_11_n_0
    SLICE_X85Y123        LUT5 (Prop_lut5_I4_O)        0.124     5.763 r  zsys_i/ROController_0/U0/data_to_send[17]_i_4/O
                         net (fo=1, routed)           0.673     6.436    zsys_i/ROController_0/U0/data_to_send[17]_i_4_n_0
    SLICE_X87Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.560 r  zsys_i/ROController_0/U0/data_to_send[17]_i_1/O
                         net (fo=1, routed)           0.000     6.560    zsys_i/ROController_0/U0/data_to_send[17]
    SLICE_X87Y119        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.650    12.790    zsys_i/ROController_0/U0/sys_clk
    SLICE_X87Y119        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[17]/C
                         clock pessimism              0.000    12.790    
                         clock uncertainty           -0.337    12.453    
    SLICE_X87Y119        FDRE (Setup_fdre_C_D)        0.029    12.482    zsys_i/ROController_0/U0/data_to_send_reg[17]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.238ns (35.895%)  route 2.211ns (64.105%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.852     3.107    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y101        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.456     3.563 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[6]/Q
                         net (fo=7, routed)           1.656     5.219    zsys_i/ROController_0/U0/i_stop_cell[6]
    SLICE_X82Y120        LUT3 (Prop_lut3_I1_O)        0.124     5.343 r  zsys_i/ROController_0/U0/data_to_send[11]_i_14/O
                         net (fo=1, routed)           0.000     5.343    zsys_i/ROController_0/U0/in7[11]
    SLICE_X82Y120        MUXF7 (Prop_muxf7_I0_O)      0.241     5.584 r  zsys_i/ROController_0/U0/data_to_send_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     5.584    zsys_i/ROController_0/U0/data_to_send_reg[11]_i_8_n_0
    SLICE_X82Y120        MUXF8 (Prop_muxf8_I0_O)      0.098     5.682 r  zsys_i/ROController_0/U0/data_to_send_reg[11]_i_4/O
                         net (fo=1, routed)           0.555     6.237    zsys_i/ROController_0/U0/data_to_send_reg[11]_i_4_n_0
    SLICE_X85Y119        LUT6 (Prop_lut6_I3_O)        0.319     6.556 r  zsys_i/ROController_0/U0/data_to_send[11]_i_1/O
                         net (fo=1, routed)           0.000     6.556    zsys_i/ROController_0/U0/data_to_send[11]
    SLICE_X85Y119        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.650    12.790    zsys_i/ROController_0/U0/sys_clk
    SLICE_X85Y119        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[11]/C
                         clock pessimism              0.000    12.790    
                         clock uncertainty           -0.337    12.453    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.029    12.482    zsys_i/ROController_0/U0/data_to_send_reg[11]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.238ns (36.077%)  route 2.194ns (63.923%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 12.791 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.852     3.107    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y101        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.456     3.563 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[2]/Q
                         net (fo=7, routed)           1.746     5.309    zsys_i/ROController_0/U0/i_stop_cell[2]
    SLICE_X83Y119        LUT4 (Prop_lut4_I0_O)        0.124     5.433 r  zsys_i/ROController_0/U0/data_to_send[0]_i_15/O
                         net (fo=1, routed)           0.000     5.433    zsys_i/ROController_0/U0/in7[0]
    SLICE_X83Y119        MUXF7 (Prop_muxf7_I0_O)      0.238     5.671 r  zsys_i/ROController_0/U0/data_to_send_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     5.671    zsys_i/ROController_0/U0/data_to_send_reg[0]_i_9_n_0
    SLICE_X83Y119        MUXF8 (Prop_muxf8_I0_O)      0.104     5.775 r  zsys_i/ROController_0/U0/data_to_send_reg[0]_i_4/O
                         net (fo=1, routed)           0.448     6.223    zsys_i/ROController_0/U0/data_to_send_reg[0]_i_4_n_0
    SLICE_X87Y118        LUT6 (Prop_lut6_I3_O)        0.316     6.539 r  zsys_i/ROController_0/U0/data_to_send[0]_i_1/O
                         net (fo=1, routed)           0.000     6.539    zsys_i/ROController_0/U0/data_to_send[0]
    SLICE_X87Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.651    12.791    zsys_i/ROController_0/U0/sys_clk
    SLICE_X87Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[0]/C
                         clock pessimism              0.000    12.791    
                         clock uncertainty           -0.337    12.454    
    SLICE_X87Y118        FDRE (Setup_fdre_C_D)        0.031    12.485    zsys_i/ROController_0/U0/data_to_send_reg[0]
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.238ns (37.600%)  route 2.055ns (62.400%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.852     3.107    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y100        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDCE (Prop_fdce_C_Q)         0.456     3.563 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/Q
                         net (fo=7, routed)           1.469     5.032    zsys_i/ROController_0/U0/i_stop_cell[1]
    SLICE_X83Y117        LUT3 (Prop_lut3_I1_O)        0.124     5.156 r  zsys_i/ROController_0/U0/data_to_send[6]_i_15/O
                         net (fo=1, routed)           0.000     5.156    zsys_i/ROController_0/U0/in7[6]
    SLICE_X83Y117        MUXF7 (Prop_muxf7_I0_O)      0.238     5.394 r  zsys_i/ROController_0/U0/data_to_send_reg[6]_i_9/O
                         net (fo=1, routed)           0.000     5.394    zsys_i/ROController_0/U0/data_to_send_reg[6]_i_9_n_0
    SLICE_X83Y117        MUXF8 (Prop_muxf8_I0_O)      0.104     5.498 r  zsys_i/ROController_0/U0/data_to_send_reg[6]_i_4/O
                         net (fo=1, routed)           0.586     6.084    zsys_i/ROController_0/U0/data_to_send_reg[6]_i_4_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I3_O)        0.316     6.400 r  zsys_i/ROController_0/U0/data_to_send[6]_i_1/O
                         net (fo=1, routed)           0.000     6.400    zsys_i/ROController_0/U0/data_to_send[6]
    SLICE_X86Y117        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.653    12.793    zsys_i/ROController_0/U0/sys_clk
    SLICE_X86Y117        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[6]/C
                         clock pessimism              0.000    12.793    
                         clock uncertainty           -0.337    12.456    
    SLICE_X86Y117        FDRE (Setup_fdre_C_D)        0.081    12.537    zsys_i/ROController_0/U0/data_to_send_reg[6]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.238ns (38.975%)  route 1.938ns (61.025%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 12.791 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.852     3.107    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y100        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDCE (Prop_fdce_C_Q)         0.456     3.563 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[3]/Q
                         net (fo=7, routed)           1.628     5.191    zsys_i/ROController_0/U0/i_stop_cell[3]
    SLICE_X83Y118        LUT4 (Prop_lut4_I2_O)        0.124     5.315 r  zsys_i/ROController_0/U0/data_to_send[1]_i_15/O
                         net (fo=1, routed)           0.000     5.315    zsys_i/ROController_0/U0/in7[1]
    SLICE_X83Y118        MUXF7 (Prop_muxf7_I0_O)      0.238     5.553 r  zsys_i/ROController_0/U0/data_to_send_reg[1]_i_9/O
                         net (fo=1, routed)           0.000     5.553    zsys_i/ROController_0/U0/data_to_send_reg[1]_i_9_n_0
    SLICE_X83Y118        MUXF8 (Prop_muxf8_I0_O)      0.104     5.657 r  zsys_i/ROController_0/U0/data_to_send_reg[1]_i_4/O
                         net (fo=1, routed)           0.310     5.967    zsys_i/ROController_0/U0/data_to_send_reg[1]_i_4_n_0
    SLICE_X84Y118        LUT6 (Prop_lut6_I3_O)        0.316     6.283 r  zsys_i/ROController_0/U0/data_to_send[1]_i_1/O
                         net (fo=1, routed)           0.000     6.283    zsys_i/ROController_0/U0/data_to_send[1]
    SLICE_X84Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.651    12.791    zsys_i/ROController_0/U0/sys_clk
    SLICE_X84Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[1]/C
                         clock pessimism              0.000    12.791    
                         clock uncertainty           -0.337    12.454    
    SLICE_X84Y118        FDRE (Setup_fdre_C_D)        0.029    12.483    zsys_i/ROController_0/U0/data_to_send_reg[1]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  6.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.254ns (26.134%)  route 0.718ns (73.866%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.641     0.970    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X76Y101        FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y101        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/Q
                         net (fo=3, routed)           0.526     1.660    zsys_i/ROController_0/U0/i_stop_cell_ready
    SLICE_X81Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.705 r  zsys_i/ROController_0/U0/data_to_send[27]_i_1/O
                         net (fo=24, routed)          0.192     1.897    zsys_i/ROController_0/U0/data_to_send[27]_i_1_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I4_O)        0.045     1.942 r  zsys_i/ROController_0/U0/data_to_send[29]_i_1/O
                         net (fo=1, routed)           0.000     1.942    zsys_i/ROController_0/U0/data_to_send[29]_i_1_n_0
    SLICE_X85Y116        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.934     1.294    zsys_i/ROController_0/U0/sys_clk
    SLICE_X85Y116        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[29]/C
                         clock pessimism              0.000     1.294    
                         clock uncertainty            0.337     1.631    
    SLICE_X85Y116        FDRE (Hold_fdre_C_D)         0.091     1.722    zsys_i/ROController_0/U0/data_to_send_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.392ns (40.061%)  route 0.587ns (59.939%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.665     0.994    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y101        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.141     1.135 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[2]/Q
                         net (fo=7, routed)           0.388     1.523    zsys_i/ROController_0/U0/i_stop_cell[2]
    SLICE_X83Y117        LUT3 (Prop_lut3_I2_O)        0.045     1.568 r  zsys_i/ROController_0/U0/data_to_send[6]_i_15/O
                         net (fo=1, routed)           0.000     1.568    zsys_i/ROController_0/U0/in7[6]
    SLICE_X83Y117        MUXF7 (Prop_muxf7_I0_O)      0.071     1.639 r  zsys_i/ROController_0/U0/data_to_send_reg[6]_i_9/O
                         net (fo=1, routed)           0.000     1.639    zsys_i/ROController_0/U0/data_to_send_reg[6]_i_9_n_0
    SLICE_X83Y117        MUXF8 (Prop_muxf8_I0_O)      0.023     1.662 r  zsys_i/ROController_0/U0/data_to_send_reg[6]_i_4/O
                         net (fo=1, routed)           0.199     1.861    zsys_i/ROController_0/U0/data_to_send_reg[6]_i_4_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I3_O)        0.112     1.973 r  zsys_i/ROController_0/U0/data_to_send[6]_i_1/O
                         net (fo=1, routed)           0.000     1.973    zsys_i/ROController_0/U0/data_to_send[6]
    SLICE_X86Y117        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.933     1.293    zsys_i/ROController_0/U0/sys_clk
    SLICE_X86Y117        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[6]/C
                         clock pessimism              0.000     1.293    
                         clock uncertainty            0.337     1.630    
    SLICE_X86Y117        FDRE (Hold_fdre_C_D)         0.121     1.751    zsys_i/ROController_0/U0/data_to_send_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.392ns (40.639%)  route 0.573ns (59.361%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.665     0.994    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y101        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDCE (Prop_fdce_C_Q)         0.141     1.135 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[7]/Q
                         net (fo=7, routed)           0.469     1.604    zsys_i/ROController_0/U0/i_stop_cell[7]
    SLICE_X84Y120        LUT4 (Prop_lut4_I2_O)        0.045     1.649 r  zsys_i/ROController_0/U0/data_to_send[9]_i_15/O
                         net (fo=1, routed)           0.000     1.649    zsys_i/ROController_0/U0/in7[9]
    SLICE_X84Y120        MUXF7 (Prop_muxf7_I0_O)      0.071     1.720 r  zsys_i/ROController_0/U0/data_to_send_reg[9]_i_9/O
                         net (fo=1, routed)           0.000     1.720    zsys_i/ROController_0/U0/data_to_send_reg[9]_i_9_n_0
    SLICE_X84Y120        MUXF8 (Prop_muxf8_I0_O)      0.023     1.743 r  zsys_i/ROController_0/U0/data_to_send_reg[9]_i_4/O
                         net (fo=1, routed)           0.103     1.847    zsys_i/ROController_0/U0/data_to_send_reg[9]_i_4_n_0
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.112     1.959 r  zsys_i/ROController_0/U0/data_to_send[9]_i_1/O
                         net (fo=1, routed)           0.000     1.959    zsys_i/ROController_0/U0/data_to_send[9]
    SLICE_X87Y120        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.930     1.290    zsys_i/ROController_0/U0/sys_clk
    SLICE_X87Y120        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[9]/C
                         clock pessimism              0.000     1.290    
                         clock uncertainty            0.337     1.627    
    SLICE_X87Y120        FDRE (Hold_fdre_C_D)         0.092     1.719    zsys_i/ROController_0/U0/data_to_send_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.392ns (37.005%)  route 0.667ns (62.995%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.583     0.912    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y99         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDCE (Prop_fdce_C_Q)         0.141     1.053 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/Q
                         net (fo=7, routed)           0.547     1.600    zsys_i/ROController_0/U0/i_stop_cell[5]
    SLICE_X83Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.645 r  zsys_i/ROController_0/U0/data_to_send[13]_i_14/O
                         net (fo=1, routed)           0.000     1.645    zsys_i/ROController_0/U0/data_to_send[13]_i_14_n_0
    SLICE_X83Y120        MUXF7 (Prop_muxf7_I0_O)      0.071     1.716 r  zsys_i/ROController_0/U0/data_to_send_reg[13]_i_8/O
                         net (fo=1, routed)           0.000     1.716    zsys_i/ROController_0/U0/data_to_send_reg[13]_i_8_n_0
    SLICE_X83Y120        MUXF8 (Prop_muxf8_I0_O)      0.023     1.739 r  zsys_i/ROController_0/U0/data_to_send_reg[13]_i_4/O
                         net (fo=2, routed)           0.120     1.859    zsys_i/ROController_0/U0/data_to_send_reg[13]_i_4_n_0
    SLICE_X85Y120        LUT6 (Prop_lut6_I3_O)        0.112     1.971 r  zsys_i/ROController_0/U0/data_to_send[13]_i_1/O
                         net (fo=1, routed)           0.000     1.971    zsys_i/ROController_0/U0/data_to_send[13]
    SLICE_X85Y120        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.930     1.290    zsys_i/ROController_0/U0/sys_clk
    SLICE_X85Y120        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[13]/C
                         clock pessimism              0.000     1.290    
                         clock uncertainty            0.337     1.627    
    SLICE_X85Y120        FDRE (Hold_fdre_C_D)         0.092     1.719    zsys_i/ROController_0/U0/data_to_send_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.392ns (36.970%)  route 0.668ns (63.030%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.583     0.912    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y99         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDCE (Prop_fdce_C_Q)         0.141     1.053 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/Q
                         net (fo=7, routed)           0.547     1.600    zsys_i/ROController_0/U0/i_stop_cell[5]
    SLICE_X83Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.645 r  zsys_i/ROController_0/U0/data_to_send[13]_i_14/O
                         net (fo=1, routed)           0.000     1.645    zsys_i/ROController_0/U0/data_to_send[13]_i_14_n_0
    SLICE_X83Y120        MUXF7 (Prop_muxf7_I0_O)      0.071     1.716 r  zsys_i/ROController_0/U0/data_to_send_reg[13]_i_8/O
                         net (fo=1, routed)           0.000     1.716    zsys_i/ROController_0/U0/data_to_send_reg[13]_i_8_n_0
    SLICE_X83Y120        MUXF8 (Prop_muxf8_I0_O)      0.023     1.739 r  zsys_i/ROController_0/U0/data_to_send_reg[13]_i_4/O
                         net (fo=2, routed)           0.121     1.860    zsys_i/ROController_0/U0/data_to_send_reg[13]_i_4_n_0
    SLICE_X85Y120        LUT6 (Prop_lut6_I3_O)        0.112     1.972 r  zsys_i/ROController_0/U0/data_to_send[12]_i_1/O
                         net (fo=1, routed)           0.000     1.972    zsys_i/ROController_0/U0/data_to_send[12]
    SLICE_X85Y120        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.930     1.290    zsys_i/ROController_0/U0/sys_clk
    SLICE_X85Y120        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[12]/C
                         clock pessimism              0.000     1.290    
                         clock uncertainty            0.337     1.627    
    SLICE_X85Y120        FDRE (Hold_fdre_C_D)         0.091     1.718    zsys_i/ROController_0/U0/data_to_send_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.392ns (39.491%)  route 0.601ns (60.509%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.665     0.994    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y100        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDCE (Prop_fdce_C_Q)         0.141     1.135 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/Q
                         net (fo=4, routed)           0.481     1.616    zsys_i/ROController_0/U0/i_stop_cell[0]
    SLICE_X83Y118        LUT4 (Prop_lut4_I1_O)        0.045     1.661 r  zsys_i/ROController_0/U0/data_to_send[1]_i_15/O
                         net (fo=1, routed)           0.000     1.661    zsys_i/ROController_0/U0/in7[1]
    SLICE_X83Y118        MUXF7 (Prop_muxf7_I0_O)      0.071     1.732 r  zsys_i/ROController_0/U0/data_to_send_reg[1]_i_9/O
                         net (fo=1, routed)           0.000     1.732    zsys_i/ROController_0/U0/data_to_send_reg[1]_i_9_n_0
    SLICE_X83Y118        MUXF8 (Prop_muxf8_I0_O)      0.023     1.755 r  zsys_i/ROController_0/U0/data_to_send_reg[1]_i_4/O
                         net (fo=1, routed)           0.119     1.875    zsys_i/ROController_0/U0/data_to_send_reg[1]_i_4_n_0
    SLICE_X84Y118        LUT6 (Prop_lut6_I3_O)        0.112     1.987 r  zsys_i/ROController_0/U0/data_to_send[1]_i_1/O
                         net (fo=1, routed)           0.000     1.987    zsys_i/ROController_0/U0/data_to_send[1]
    SLICE_X84Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.932     1.292    zsys_i/ROController_0/U0/sys_clk
    SLICE_X84Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[1]/C
                         clock pessimism              0.000     1.292    
                         clock uncertainty            0.337     1.629    
    SLICE_X84Y118        FDRE (Hold_fdre_C_D)         0.091     1.720    zsys_i/ROController_0/U0/data_to_send_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.394ns (38.299%)  route 0.635ns (61.701%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.665     0.994    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y100        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDCE (Prop_fdce_C_Q)         0.141     1.135 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[1]/Q
                         net (fo=7, routed)           0.456     1.591    zsys_i/ROController_0/U0/i_stop_cell[1]
    SLICE_X82Y118        LUT3 (Prop_lut3_I1_O)        0.045     1.636 r  zsys_i/ROController_0/U0/data_to_send[5]_i_14/O
                         net (fo=1, routed)           0.000     1.636    zsys_i/ROController_0/U0/data_to_send[5]_i_14_n_0
    SLICE_X82Y118        MUXF7 (Prop_muxf7_I0_O)      0.073     1.709 r  zsys_i/ROController_0/U0/data_to_send_reg[5]_i_8/O
                         net (fo=1, routed)           0.000     1.709    zsys_i/ROController_0/U0/data_to_send_reg[5]_i_8_n_0
    SLICE_X82Y118        MUXF8 (Prop_muxf8_I0_O)      0.022     1.731 r  zsys_i/ROController_0/U0/data_to_send_reg[5]_i_4/O
                         net (fo=1, routed)           0.179     1.910    zsys_i/ROController_0/U0/data_to_send_reg[5]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I3_O)        0.113     2.023 r  zsys_i/ROController_0/U0/data_to_send[5]_i_1/O
                         net (fo=1, routed)           0.000     2.023    zsys_i/ROController_0/U0/data_to_send[5]
    SLICE_X86Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.932     1.292    zsys_i/ROController_0/U0/sys_clk
    SLICE_X86Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[5]/C
                         clock pessimism              0.000     1.292    
                         clock uncertainty            0.337     1.629    
    SLICE_X86Y118        FDRE (Hold_fdre_C_D)         0.121     1.750    zsys_i/ROController_0/U0/data_to_send_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/send_data_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.254ns (24.409%)  route 0.787ns (75.591%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.641     0.970    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X76Y101        FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y101        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_ready_reg/Q
                         net (fo=3, routed)           0.617     1.751    zsys_i/ROController_0/U0/i_stop_cell_ready
    SLICE_X80Y114        LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  zsys_i/ROController_0/U0/send_data_i_2/O
                         net (fo=1, routed)           0.170     1.966    zsys_i/ROController_0/U0/send_data_i_2_n_0
    SLICE_X80Y114        LUT4 (Prop_lut4_I0_O)        0.045     2.011 r  zsys_i/ROController_0/U0/send_data_i_1/O
                         net (fo=1, routed)           0.000     2.011    zsys_i/ROController_0/U0/send_data_i_1_n_0
    SLICE_X80Y114        FDCE                                         r  zsys_i/ROController_0/U0/send_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.935     1.295    zsys_i/ROController_0/U0/sys_clk
    SLICE_X80Y114        FDCE                                         r  zsys_i/ROController_0/U0/send_data_reg/C
                         clock pessimism              0.000     1.295    
                         clock uncertainty            0.337     1.632    
    SLICE_X80Y114        FDCE (Hold_fdce_C_D)         0.092     1.724    zsys_i/ROController_0/U0/send_data_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.394ns (35.622%)  route 0.712ns (64.378%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.583     0.912    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y99         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[5]/Q
                         net (fo=7, routed)           0.600     1.653    zsys_i/ROController_0/U0/i_stop_cell[5]
    SLICE_X82Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.698 r  zsys_i/ROController_0/U0/data_to_send[10]_i_15/O
                         net (fo=1, routed)           0.000     1.698    zsys_i/ROController_0/U0/in7[10]
    SLICE_X82Y121        MUXF7 (Prop_muxf7_I0_O)      0.073     1.771 r  zsys_i/ROController_0/U0/data_to_send_reg[10]_i_9/O
                         net (fo=1, routed)           0.000     1.771    zsys_i/ROController_0/U0/data_to_send_reg[10]_i_9_n_0
    SLICE_X82Y121        MUXF8 (Prop_muxf8_I0_O)      0.022     1.793 r  zsys_i/ROController_0/U0/data_to_send_reg[10]_i_4/O
                         net (fo=1, routed)           0.112     1.905    zsys_i/ROController_0/U0/data_to_send_reg[10]_i_4_n_0
    SLICE_X85Y121        LUT6 (Prop_lut6_I3_O)        0.113     2.018 r  zsys_i/ROController_0/U0/data_to_send[10]_i_1/O
                         net (fo=1, routed)           0.000     2.018    zsys_i/ROController_0/U0/data_to_send[10]
    SLICE_X85Y121        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.929     1.289    zsys_i/ROController_0/U0/sys_clk
    SLICE_X85Y121        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[10]/C
                         clock pessimism              0.000     1.289    
                         clock uncertainty            0.337     1.626    
    SLICE_X85Y121        FDRE (Hold_fdre_C_D)         0.091     1.717    zsys_i/ROController_0/U0/data_to_send_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/ROController_0/U0/data_to_send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.394ns (36.424%)  route 0.688ns (63.576%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.665     0.994    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X80Y100        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDCE (Prop_fdce_C_Q)         0.141     1.135 r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/o_stop_cell_reg[0]/Q
                         net (fo=4, routed)           0.525     1.660    zsys_i/ROController_0/U0/i_stop_cell[0]
    SLICE_X82Y119        LUT4 (Prop_lut4_I0_O)        0.045     1.705 r  zsys_i/ROController_0/U0/data_to_send[2]_i_15/O
                         net (fo=1, routed)           0.000     1.705    zsys_i/ROController_0/U0/in7[2]
    SLICE_X82Y119        MUXF7 (Prop_muxf7_I0_O)      0.073     1.778 r  zsys_i/ROController_0/U0/data_to_send_reg[2]_i_9/O
                         net (fo=1, routed)           0.000     1.778    zsys_i/ROController_0/U0/data_to_send_reg[2]_i_9_n_0
    SLICE_X82Y119        MUXF8 (Prop_muxf8_I0_O)      0.022     1.800 r  zsys_i/ROController_0/U0/data_to_send_reg[2]_i_4/O
                         net (fo=1, routed)           0.163     1.963    zsys_i/ROController_0/U0/data_to_send_reg[2]_i_4_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I3_O)        0.113     2.076 r  zsys_i/ROController_0/U0/data_to_send[2]_i_1/O
                         net (fo=1, routed)           0.000     2.076    zsys_i/ROController_0/U0/data_to_send[2]
    SLICE_X86Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.932     1.292    zsys_i/ROController_0/U0/sys_clk
    SLICE_X86Y118        FDRE                                         r  zsys_i/ROController_0/U0/data_to_send_reg[2]/C
                         clock pessimism              0.000     1.292    
                         clock uncertainty            0.337     1.629    
    SLICE_X86Y118        FDRE (Hold_fdre_C_D)         0.120     1.749    zsys_i/ROController_0/U0/data_to_send_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.326    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       58.698ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.698ns  (required time - arrival time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.080ns  (logic 0.419ns (38.792%)  route 0.661ns (61.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78                                      0.000     0.000 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.661     1.080    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[31]
    SLICE_X36Y77         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)       -0.222    59.778    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         59.778    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                 58.698    

Slack (MET) :             58.756ns  (required time - arrival time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.134%)  route 0.625ns (59.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91                                      0.000     0.000 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.625     1.044    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[3]
    SLICE_X66Y91         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X66Y91         FDRE (Setup_fdre_C_D)       -0.200    59.800    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         59.800    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 58.756    

Slack (MET) :             58.786ns  (required time - arrival time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.153ns  (logic 0.518ns (44.932%)  route 0.635ns (55.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80                                      0.000     0.000 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.635     1.153    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[23]
    SLICE_X68Y80         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X68Y80         FDRE (Setup_fdre_C_D)       -0.061    59.939    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         59.939    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                 58.786    

Slack (MET) :             58.817ns  (required time - arrival time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.125ns  (logic 0.456ns (40.533%)  route 0.669ns (59.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80                                      0.000     0.000 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]/C
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.669     1.125    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[34]
    SLICE_X68Y80         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X68Y80         FDRE (Setup_fdre_C_D)       -0.058    59.942    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]
  -------------------------------------------------------------------
                         required time                         59.942    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 58.817    

Slack (MET) :             58.823ns  (required time - arrival time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.110ns  (logic 0.456ns (41.076%)  route 0.654ns (58.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79                                      0.000     0.000 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.654     1.110    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[35]
    SLICE_X39Y79         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X39Y79         FDRE (Setup_fdre_C_D)       -0.067    59.933    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         required time                         59.933    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 58.823    

Slack (MET) :             58.828ns  (required time - arrival time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.785%)  route 0.635ns (58.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80                                      0.000     0.000 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X67Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.635     1.091    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X68Y80         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X68Y80         FDRE (Setup_fdre_C_D)       -0.081    59.919    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         59.919    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 58.828    

Slack (MET) :             58.841ns  (required time - arrival time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.759%)  route 0.636ns (58.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80                                      0.000     0.000 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X67Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.636     1.092    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[18]
    SLICE_X69Y80         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X69Y80         FDRE (Setup_fdre_C_D)       -0.067    59.933    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         59.933    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 58.841    

Slack (MET) :             58.848ns  (required time - arrival time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.576%)  route 0.615ns (57.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79                                      0.000     0.000 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.615     1.071    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[28]
    SLICE_X36Y79         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)       -0.081    59.919    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         59.919    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 58.848    

Slack (MET) :             58.848ns  (required time - arrival time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.583%)  route 0.615ns (57.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y90                                      0.000     0.000 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]/C
    SLICE_X68Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.615     1.071    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[13]
    SLICE_X69Y90         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X69Y90         FDRE (Setup_fdre_C_D)       -0.081    59.919    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         59.919    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 58.848    

Slack (MET) :             58.849ns  (required time - arrival time)
  Source:                 zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.048%)  route 0.628ns (57.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91                                      0.000     0.000 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.628     1.084    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[10]
    SLICE_X67Y92         FDRE                                         r  zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X67Y92         FDRE (Setup_fdre_C_D)       -0.067    59.933    zsys_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         59.933    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 58.849    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/adc_action_ctrl_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 0.642ns (10.929%)  route 5.232ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.582     2.837    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y75         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     3.355 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          2.052     5.407    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/s00_axi_ctrl_aresetn
    SLICE_X58Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.531 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=198, routed)         3.180     8.711    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/i_rst
    SLICE_X29Y78         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/adc_action_ctrl_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.423    12.563    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/s00_axi_ctrl_aclk
    SLICE_X29Y78         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/adc_action_ctrl_state_reg[2]/C
                         clock pessimism              0.229    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X29Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.233    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/adc_action_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/prev_start_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 0.642ns (10.929%)  route 5.232ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.582     2.837    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y75         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     3.355 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          2.052     5.407    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/s00_axi_ctrl_aresetn
    SLICE_X58Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.531 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=198, routed)         3.180     8.711    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/i_rst
    SLICE_X29Y78         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/prev_start_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.423    12.563    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/s00_axi_ctrl_aclk
    SLICE_X29Y78         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/prev_start_reg[0]/C
                         clock pessimism              0.229    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X29Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.233    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/prev_start_reg[0]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/prev_start_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 0.642ns (10.929%)  route 5.232ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.582     2.837    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y75         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     3.355 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          2.052     5.407    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/s00_axi_ctrl_aresetn
    SLICE_X58Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.531 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=198, routed)         3.180     8.711    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/i_rst
    SLICE_X29Y78         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/prev_start_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.423    12.563    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/s00_axi_ctrl_aclk
    SLICE_X29Y78         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/prev_start_reg[1]/C
                         clock pessimism              0.229    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X29Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.233    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/prev_start_reg[1]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/ready_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 0.642ns (11.388%)  route 4.995ns (88.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 12.564 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.582     2.837    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y75         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     3.355 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          2.052     5.407    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/s00_axi_ctrl_aresetn
    SLICE_X58Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.531 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=198, routed)         2.943     8.474    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/i_rst
    SLICE_X31Y79         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/ready_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.424    12.564    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/s00_axi_ctrl_aclk
    SLICE_X31Y79         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/ready_i_reg/C
                         clock pessimism              0.229    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.234    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/adc_action_ctrl_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.642ns (11.295%)  route 5.042ns (88.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.582     2.837    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y75         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     3.355 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          2.052     5.407    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/s00_axi_ctrl_aresetn
    SLICE_X58Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.531 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=198, routed)         2.989     8.521    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/i_rst
    SLICE_X30Y78         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/adc_action_ctrl_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.423    12.563    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/s00_axi_ctrl_aclk
    SLICE_X30Y78         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/adc_action_ctrl_state_reg[0]/C
                         clock pessimism              0.229    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X30Y78         FDCE (Recov_fdce_C_CLR)     -0.319    12.319    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/adc_action_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/reset_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.642ns (11.295%)  route 5.042ns (88.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.582     2.837    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y75         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     3.355 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          2.052     5.407    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/s00_axi_ctrl_aresetn
    SLICE_X58Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.531 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=198, routed)         2.989     8.521    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/i_rst
    SLICE_X30Y78         FDPE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.423    12.563    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/s00_axi_ctrl_aclk
    SLICE_X30Y78         FDPE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/reset_reg/C
                         clock pessimism              0.229    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X30Y78         FDPE (Recov_fdpe_C_PRE)     -0.319    12.319    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/reset_reg
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_start_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.642ns (11.295%)  route 5.042ns (88.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.582     2.837    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y75         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     3.355 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          2.052     5.407    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/s00_axi_ctrl_aresetn
    SLICE_X58Y105        LUT1 (Prop_lut1_I0_O)        0.124     5.531 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/ready_i_i_2/O
                         net (fo=198, routed)         2.989     8.521    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/i_rst
    SLICE_X30Y78         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.423    12.563    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/s00_axi_ctrl_aclk
    SLICE_X30Y78         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_start_reg/C
                         clock pessimism              0.229    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X30Y78         FDCE (Recov_fdce_C_CLR)     -0.319    12.319    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_start_reg
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.637ns (21.344%)  route 2.347ns (78.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.582     2.837    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y75         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     3.355 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          1.730     5.085    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aresetn
    SLICE_X30Y78         LUT2 (Prop_lut2_I1_O)        0.119     5.204 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master[1]_i_2/O
                         net (fo=3, routed)           0.617     5.821    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master[1]_i_2_n_0
    SLICE_X31Y78         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.423    12.563    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X31Y78         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master_reg[0]/C
                         clock pessimism              0.229    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X31Y78         FDCE (Recov_fdce_C_CLR)     -0.636    12.002    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master_reg[0]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.637ns (21.344%)  route 2.347ns (78.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.582     2.837    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y75         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     3.355 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          1.730     5.085    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aresetn
    SLICE_X30Y78         LUT2 (Prop_lut2_I1_O)        0.119     5.204 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master[1]_i_2/O
                         net (fo=3, routed)           0.617     5.821    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master[1]_i_2_n_0
    SLICE_X31Y78         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.423    12.563    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X31Y78         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master_reg[1]/C
                         clock pessimism              0.229    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X31Y78         FDCE (Recov_fdce_C_CLR)     -0.636    12.002    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master_reg[1]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/free_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.637ns (21.344%)  route 2.347ns (78.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 12.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.582     2.837    zsys_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X54Y75         FDRE                                         r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     3.355 r  zsys_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          1.730     5.085    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aresetn
    SLICE_X30Y78         LUT2 (Prop_lut2_I1_O)        0.119     5.204 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master[1]_i_2/O
                         net (fo=3, routed)           0.617     5.821    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master[1]_i_2_n_0
    SLICE_X31Y78         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/free_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.049    11.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        1.423    12.563    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X31Y78         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/free_i_reg/C
                         clock pessimism              0.229    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X31Y78         FDCE (Recov_fdce_C_CLR)     -0.636    12.002    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/free_i_reg
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  6.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.521%)  route 0.162ns (53.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.550     0.879    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X33Y77         FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/Q
                         net (fo=31, routed)          0.162     1.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]
    SLICE_X34Y77         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.818     1.178    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X34Y77         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[0]/C
                         clock pessimism             -0.286     0.892    
    SLICE_X34Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.825    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.521%)  route 0.162ns (53.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.550     0.879    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X33Y77         FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/Q
                         net (fo=31, routed)          0.162     1.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]
    SLICE_X34Y77         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.818     1.178    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X34Y77         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[1]/C
                         clock pessimism             -0.286     0.892    
    SLICE_X34Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.825    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.521%)  route 0.162ns (53.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.550     0.879    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X33Y77         FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/Q
                         net (fo=31, routed)          0.162     1.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]
    SLICE_X34Y77         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.818     1.178    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X34Y77         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[2]/C
                         clock pessimism             -0.286     0.892    
    SLICE_X34Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.825    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.521%)  route 0.162ns (53.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.550     0.879    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X33Y77         FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/Q
                         net (fo=31, routed)          0.162     1.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]
    SLICE_X34Y77         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.818     1.178    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X34Y77         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[3]/C
                         clock pessimism             -0.286     0.892    
    SLICE_X34Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.825    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.521%)  route 0.162ns (53.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.550     0.879    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X33Y77         FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/Q
                         net (fo=31, routed)          0.162     1.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]
    SLICE_X34Y77         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.818     1.178    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X34Y77         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[4]/C
                         clock pessimism             -0.286     0.892    
    SLICE_X34Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.825    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/bit_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.425%)  route 0.169ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.550     0.879    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X33Y77         FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/Q
                         net (fo=31, routed)          0.169     1.189    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]
    SLICE_X31Y77         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.818     1.178    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X31Y77         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[11]/C
                         clock pessimism             -0.265     0.913    
    SLICE_X31Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.821    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.425%)  route 0.169ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.550     0.879    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X33Y77         FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/Q
                         net (fo=31, routed)          0.169     1.189    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]
    SLICE_X31Y77         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.818     1.178    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X31Y77         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[13]/C
                         clock pessimism             -0.265     0.913    
    SLICE_X31Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.821    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.425%)  route 0.169ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.550     0.879    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X33Y77         FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/Q
                         net (fo=31, routed)          0.169     1.189    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]
    SLICE_X31Y77         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.818     1.178    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X31Y77         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[5]/C
                         clock pessimism             -0.265     0.913    
    SLICE_X31Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.821    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.571%)  route 0.168ns (54.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.550     0.879    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X33Y77         FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/Q
                         net (fo=31, routed)          0.168     1.188    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]
    SLICE_X32Y76         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.816     1.176    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X32Y76         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[0]/C
                         clock pessimism             -0.286     0.890    
    SLICE_X32Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.798    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.571%)  route 0.168ns (54.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.550     0.879    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X33Y77         FDRE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/nCS_i_reg/Q
                         net (fo=31, routed)          0.168     1.188    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/o_debug[7]
    SLICE_X32Y76         FDCE                                         f  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2158, routed)        0.816     1.176    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/s00_axi_ctrl_aclk
    SLICE_X32Y76         FDCE                                         r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[1]/C
                         clock pessimism             -0.286     0.890    
    SLICE_X32Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.798    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/incoming_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       15.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.591ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.518ns (14.613%)  route 3.027ns (85.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 22.568 - 20.000 ) 
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.599     2.854    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.518     3.372 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          3.027     6.399    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X59Y95         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.428    22.568    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X59Y95         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[11]/C
                         clock pessimism              0.129    22.697    
                         clock uncertainty           -0.302    22.395    
    SLICE_X59Y95         FDCE (Recov_fdce_C_CLR)     -0.405    21.990    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[11]
  -------------------------------------------------------------------
                         required time                         21.990    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 15.591    

Slack (MET) :             15.591ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.518ns (14.613%)  route 3.027ns (85.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 22.568 - 20.000 ) 
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.599     2.854    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.518     3.372 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          3.027     6.399    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X59Y95         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.428    22.568    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X59Y95         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[9]/C
                         clock pessimism              0.129    22.697    
                         clock uncertainty           -0.302    22.395    
    SLICE_X59Y95         FDCE (Recov_fdce_C_CLR)     -0.405    21.990    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[9]
  -------------------------------------------------------------------
                         required time                         21.990    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 15.591    

Slack (MET) :             15.677ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.518ns (14.613%)  route 3.027ns (85.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 22.568 - 20.000 ) 
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.599     2.854    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.518     3.372 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          3.027     6.399    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X58Y95         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.428    22.568    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X58Y95         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[0]/C
                         clock pessimism              0.129    22.697    
                         clock uncertainty           -0.302    22.395    
    SLICE_X58Y95         FDCE (Recov_fdce_C_CLR)     -0.319    22.076    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[0]
  -------------------------------------------------------------------
                         required time                         22.076    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 15.677    

Slack (MET) :             15.677ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.518ns (14.613%)  route 3.027ns (85.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 22.568 - 20.000 ) 
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.599     2.854    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.518     3.372 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          3.027     6.399    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X58Y95         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.428    22.568    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X58Y95         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[1]/C
                         clock pessimism              0.129    22.697    
                         clock uncertainty           -0.302    22.395    
    SLICE_X58Y95         FDCE (Recov_fdce_C_CLR)     -0.319    22.076    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[1]
  -------------------------------------------------------------------
                         required time                         22.076    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 15.677    

Slack (MET) :             15.878ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.518ns (15.900%)  route 2.740ns (84.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 22.568 - 20.000 ) 
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.599     2.854    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.518     3.372 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          2.740     6.112    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X59Y96         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.428    22.568    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X59Y96         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[4]/C
                         clock pessimism              0.129    22.697    
                         clock uncertainty           -0.302    22.395    
    SLICE_X59Y96         FDCE (Recov_fdce_C_CLR)     -0.405    21.990    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[4]
  -------------------------------------------------------------------
                         required time                         21.990    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                 15.878    

Slack (MET) :             15.878ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.518ns (15.900%)  route 2.740ns (84.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 22.568 - 20.000 ) 
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.599     2.854    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.518     3.372 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          2.740     6.112    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X59Y96         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.428    22.568    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X59Y96         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[5]/C
                         clock pessimism              0.129    22.697    
                         clock uncertainty           -0.302    22.395    
    SLICE_X59Y96         FDCE (Recov_fdce_C_CLR)     -0.405    21.990    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[5]
  -------------------------------------------------------------------
                         required time                         21.990    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                 15.878    

Slack (MET) :             16.048ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/denable_o_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.518ns (16.772%)  route 2.570ns (83.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 22.569 - 20.000 ) 
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.599     2.854    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.518     3.372 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          2.570     5.942    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X57Y95         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/denable_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.429    22.569    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X57Y95         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/denable_o_reg/C
                         clock pessimism              0.129    22.698    
                         clock uncertainty           -0.302    22.396    
    SLICE_X57Y95         FDCE (Recov_fdce_C_CLR)     -0.405    21.991    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/denable_o_reg
  -------------------------------------------------------------------
                         required time                         21.991    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 16.048    

Slack (MET) :             16.088ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/srclk_test_o_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.518ns (16.066%)  route 2.706ns (83.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.599     2.854    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.518     3.372 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          2.706     6.078    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X56Y100        FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/srclk_test_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.604    22.744    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X56Y100        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/srclk_test_o_reg/C
                         clock pessimism              0.129    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X56Y100        FDCE (Recov_fdce_C_CLR)     -0.405    22.166    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/srclk_test_o_reg
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 16.088    

Slack (MET) :             16.167ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.518ns (17.437%)  route 2.453ns (82.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 22.570 - 20.000 ) 
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.599     2.854    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.518     3.372 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          2.453     5.825    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X56Y98         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.430    22.570    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X56Y98         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[16]/C
                         clock pessimism              0.129    22.699    
                         clock uncertainty           -0.302    22.397    
    SLICE_X56Y98         FDCE (Recov_fdce_C_CLR)     -0.405    21.992    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[16]
  -------------------------------------------------------------------
                         required time                         21.992    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                 16.167    

Slack (MET) :             16.210ns  (required time - arrival time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.518ns (17.691%)  route 2.410ns (82.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 22.570 - 20.000 ) 
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.599     2.854    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.518     3.372 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          2.410     5.782    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X57Y99         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049    21.049    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         1.430    22.570    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X57Y99         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[12]/C
                         clock pessimism              0.129    22.699    
                         clock uncertainty           -0.302    22.397    
    SLICE_X57Y99         FDCE (Recov_fdce_C_CLR)     -0.405    21.992    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/FSM_onehot_drs4_states_reg[12]
  -------------------------------------------------------------------
                         required time                         21.992    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                 16.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.214%)  route 0.513ns (75.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.558     0.887    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          0.513     1.564    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X76Y100        FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.915     1.275    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X76Y100        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[0]/C
                         clock pessimism             -0.036     1.239    
    SLICE_X76Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.172    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.214%)  route 0.513ns (75.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.558     0.887    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          0.513     1.564    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X76Y100        FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.915     1.275    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X76Y100        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[1]/C
                         clock pessimism             -0.036     1.239    
    SLICE_X76Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.172    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.214%)  route 0.513ns (75.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.558     0.887    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          0.513     1.564    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X76Y100        FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.915     1.275    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X76Y100        FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[2]/C
                         clock pessimism             -0.036     1.239    
    SLICE_X76Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.172    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/SROUT_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.053%)  route 0.185ns (52.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.558     0.887    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          0.185     1.235    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X69Y93         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.828     1.188    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X69Y93         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[0]/C
                         clock pessimism             -0.265     0.923    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.053%)  route 0.185ns (52.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.558     0.887    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          0.185     1.235    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X69Y93         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.828     1.188    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X69Y93         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[1]/C
                         clock pessimism             -0.265     0.923    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.053%)  route 0.185ns (52.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.558     0.887    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          0.185     1.235    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X69Y93         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.828     1.188    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X69Y93         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[2]/C
                         clock pessimism             -0.265     0.923    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.053%)  route 0.185ns (52.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.558     0.887    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          0.185     1.235    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X69Y93         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.828     1.188    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X69Y93         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[3]/C
                         clock pessimism             -0.265     0.923    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.053%)  route 0.185ns (52.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.558     0.887    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          0.185     1.235    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X69Y93         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.828     1.188    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X69Y93         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[4]/C
                         clock pessimism             -0.265     0.923    
    SLICE_X69Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.473%)  route 0.189ns (53.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.558     0.887    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          0.189     1.239    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X68Y93         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.828     1.188    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X68Y93         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[5]/C
                         clock pessimism             -0.265     0.923    
    SLICE_X68Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.473%)  route 0.189ns (53.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.558     0.887    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X72Y93         FDRE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.164     1.051 f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/axi_rst_reg/Q
                         net (fo=63, routed)          0.189     1.239    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/axi_rst
    SLICE_X68Y93         FDCE                                         f  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=480, routed)         0.828     1.188    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/clk_drs4
    SLICE_X68Y93         FDCE                                         r  zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[6]/C
                         clock pessimism             -0.265     0.923    
    SLICE_X68Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/count_refclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  data_clk_G
  To Clock:  data_clk_G

Setup :            0  Failing Endpoints,  Worst Slack       37.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.689ns  (required time - arrival time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.635%)  route 1.291ns (71.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.479ns = ( 49.808 - 43.329 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 10.587 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.854    10.587    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDPE (Prop_fdpe_C_Q)         0.518    11.105 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.291    12.396    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X96Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.664    49.808    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X96Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.717    50.525    
                         clock uncertainty           -0.035    50.490    
    SLICE_X96Y110        FDCE (Recov_fdce_C_CLR)     -0.405    50.085    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         50.085    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                 37.689    

Slack (MET) :             37.689ns  (required time - arrival time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.635%)  route 1.291ns (71.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.479ns = ( 49.808 - 43.329 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 10.587 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.854    10.587    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDPE (Prop_fdpe_C_Q)         0.518    11.105 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.291    12.396    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X96Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.664    49.808    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X96Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.717    50.525    
                         clock uncertainty           -0.035    50.490    
    SLICE_X96Y110        FDCE (Recov_fdce_C_CLR)     -0.405    50.085    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         50.085    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                 37.689    

Slack (MET) :             37.689ns  (required time - arrival time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.635%)  route 1.291ns (71.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.479ns = ( 49.808 - 43.329 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 10.587 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.854    10.587    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDPE (Prop_fdpe_C_Q)         0.518    11.105 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.291    12.396    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X96Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.664    49.808    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X96Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.717    50.525    
                         clock uncertainty           -0.035    50.490    
    SLICE_X96Y110        FDCE (Recov_fdce_C_CLR)     -0.405    50.085    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         50.085    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                 37.689    

Slack (MET) :             37.689ns  (required time - arrival time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.635%)  route 1.291ns (71.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.479ns = ( 49.808 - 43.329 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 10.587 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.854    10.587    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDPE (Prop_fdpe_C_Q)         0.518    11.105 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.291    12.396    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X96Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.664    49.808    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X96Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.717    50.525    
                         clock uncertainty           -0.035    50.490    
    SLICE_X96Y110        FDCE (Recov_fdce_C_CLR)     -0.405    50.085    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         50.085    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                 37.689    

Slack (MET) :             37.693ns  (required time - arrival time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        1.805ns  (logic 0.518ns (28.705%)  route 1.287ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.479ns = ( 49.808 - 43.329 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 10.587 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.854    10.587    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDPE (Prop_fdpe_C_Q)         0.518    11.105 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.287    12.392    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X97Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.664    49.808    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.717    50.525    
                         clock uncertainty           -0.035    50.490    
    SLICE_X97Y110        FDCE (Recov_fdce_C_CLR)     -0.405    50.085    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         50.085    
                         arrival time                         -12.392    
  -------------------------------------------------------------------
                         slack                                 37.693    

Slack (MET) :             37.693ns  (required time - arrival time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        1.805ns  (logic 0.518ns (28.705%)  route 1.287ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.479ns = ( 49.808 - 43.329 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 10.587 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.854    10.587    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDPE (Prop_fdpe_C_Q)         0.518    11.105 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.287    12.392    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X97Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.664    49.808    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.717    50.525    
                         clock uncertainty           -0.035    50.490    
    SLICE_X97Y110        FDCE (Recov_fdce_C_CLR)     -0.405    50.085    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         50.085    
                         arrival time                         -12.392    
  -------------------------------------------------------------------
                         slack                                 37.693    

Slack (MET) :             37.693ns  (required time - arrival time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        1.805ns  (logic 0.518ns (28.705%)  route 1.287ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.479ns = ( 49.808 - 43.329 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 10.587 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.854    10.587    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDPE (Prop_fdpe_C_Q)         0.518    11.105 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.287    12.392    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X97Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.664    49.808    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.717    50.525    
                         clock uncertainty           -0.035    50.490    
    SLICE_X97Y110        FDCE (Recov_fdce_C_CLR)     -0.405    50.085    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         50.085    
                         arrival time                         -12.392    
  -------------------------------------------------------------------
                         slack                                 37.693    

Slack (MET) :             37.693ns  (required time - arrival time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        1.805ns  (logic 0.518ns (28.705%)  route 1.287ns (71.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.479ns = ( 49.808 - 43.329 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 10.587 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.854    10.587    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDPE (Prop_fdpe_C_Q)         0.518    11.105 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.287    12.392    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X97Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.664    49.808    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.717    50.525    
                         clock uncertainty           -0.035    50.490    
    SLICE_X97Y110        FDCE (Recov_fdce_C_CLR)     -0.405    50.085    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         50.085    
                         arrival time                         -12.392    
  -------------------------------------------------------------------
                         slack                                 37.693    

Slack (MET) :             37.698ns  (required time - arrival time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        1.800ns  (logic 0.518ns (28.785%)  route 1.282ns (71.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.479ns = ( 49.808 - 43.329 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 10.587 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.854    10.587    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDPE (Prop_fdpe_C_Q)         0.518    11.105 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.282    12.387    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X93Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.664    49.808    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.717    50.525    
                         clock uncertainty           -0.035    50.490    
    SLICE_X93Y110        FDCE (Recov_fdce_C_CLR)     -0.405    50.085    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         50.085    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                 37.698    

Slack (MET) :             37.698ns  (required time - arrival time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (data_clk_G rise@43.329ns - data_clk_G rise@3.333ns)
  Data Path Delay:        1.800ns  (logic 0.518ns (28.785%)  route 1.282ns (71.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.479ns = ( 49.808 - 43.329 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 10.587 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.983     4.316 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           1.072     5.387    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.457     5.844 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.587     6.431    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     7.462 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.170     8.632    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     8.733 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.854    10.587    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDPE (Prop_fdpe_C_Q)         0.518    11.105 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.282    12.387    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X93Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                     43.329    43.329 r  
    D5                                                0.000    43.329 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000    43.329    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.939    44.268 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.930    45.198    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.368    45.566 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.512    46.077    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    46.995 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          1.058    48.053    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    48.144 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         1.664    49.808    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.717    50.525    
                         clock uncertainty           -0.035    50.490    
    SLICE_X93Y110        FDCE (Recov_fdce_C_CLR)     -0.405    50.085    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         50.085    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                 37.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 6.642 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y109        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDPE (Prop_fdpe_C_Q)         0.148     6.138 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     6.267    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.942     6.642    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.636     6.005    
    SLICE_X90Y110        FDCE (Remov_fdce_C_CLR)     -0.120     5.885    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.885    
                         arrival time                           6.267    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 6.642 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y109        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDPE (Prop_fdpe_C_Q)         0.148     6.138 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     6.267    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.942     6.642    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.636     6.005    
    SLICE_X90Y110        FDCE (Remov_fdce_C_CLR)     -0.120     5.885    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.885    
                         arrival time                           6.267    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 6.642 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y109        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDPE (Prop_fdpe_C_Q)         0.148     6.138 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     6.267    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.942     6.642    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.636     6.005    
    SLICE_X90Y110        FDCE (Remov_fdce_C_CLR)     -0.120     5.885    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.885    
                         arrival time                           6.267    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 6.642 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y109        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDPE (Prop_fdpe_C_Q)         0.148     6.138 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     6.267    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y110        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.942     6.642    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.636     6.005    
    SLICE_X90Y110        FDCE (Remov_fdce_C_CLR)     -0.120     5.885    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.885    
                         arrival time                           6.267    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 6.642 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y109        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDPE (Prop_fdpe_C_Q)         0.148     6.138 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     6.267    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y110        FDPE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.942     6.642    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.636     6.005    
    SLICE_X90Y110        FDPE (Remov_fdpe_C_PRE)     -0.124     5.881    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -5.881    
                         arrival time                           6.267    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 6.642 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y109        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDPE (Prop_fdpe_C_Q)         0.148     6.138 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     6.267    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y110        FDPE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.942     6.642    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.636     6.005    
    SLICE_X90Y110        FDPE (Remov_fdpe_C_PRE)     -0.124     5.881    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -5.881    
                         arrival time                           6.267    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 6.642 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y109        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDPE (Prop_fdpe_C_Q)         0.148     6.138 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     6.267    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y110        FDPE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.942     6.642    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.636     6.005    
    SLICE_X90Y110        FDPE (Remov_fdpe_C_PRE)     -0.124     5.881    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -5.881    
                         arrival time                           6.267    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 6.642 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y109        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDPE (Prop_fdpe_C_Q)         0.148     6.138 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     6.267    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y110        FDPE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.942     6.642    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.636     6.005    
    SLICE_X90Y110        FDPE (Remov_fdpe_C_PRE)     -0.124     5.881    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -5.881    
                         arrival time                           6.267    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.811%)  route 0.182ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 6.642 - 3.333 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 5.990 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.667     5.990    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X90Y109        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDPE (Prop_fdpe_C_Q)         0.148     6.138 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.182     6.321    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y111        FDPE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.942     6.642    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y111        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.636     6.005    
    SLICE_X90Y111        FDPE (Remov_fdpe_C_PRE)     -0.124     5.881    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -5.881    
                         arrival time                           6.321    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Destination:            zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock data_clk_G  {rise@3.333ns fall@23.331ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_clk_G rise@3.333ns - data_clk_G rise@3.333ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.755%)  route 0.295ns (64.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 6.642 - 3.333 ) 
    Source Clock Delay      (SCD):    2.656ns = ( 5.989 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.410     3.743 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.439     4.182    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.142     4.324 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.264     4.588    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     4.858 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.440     5.297    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.323 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.666     5.989    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y110        FDPE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        FDPE (Prop_fdpe_C_Q)         0.164     6.153 f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.295     6.448    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y111        FDCE                                         f  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_clk_G rise edge)
                                                      3.333     3.333 r  
    D5                                                0.000     3.333 r  B0_LCLK_P (IN)
                         net (fo=0)                   0.000     3.333    zsys_i/ADC/ADC_readout_buff_0/U0/i_Lclk_p
    D5                   IBUFDS (Prop_ibufds_I_O)     0.445     3.778 r  zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
                         net (fo=2, routed)           0.509     4.287    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/i_Lclk_p
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.176     4.463 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/adclk_reg/Q
                         net (fo=1, routed)           0.290     4.753    zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/I
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     5.184 r  zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n/O
                         net (fo=35, routed)          0.487     5.671    zsys_i/data_clk_bufg/U0/BUFG_I[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.700 r  zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=155, routed)         0.942     6.642    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X94Y111        FDCE                                         r  zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism             -0.614     6.027    
    SLICE_X94Y111        FDCE (Remov_fdce_C_CLR)     -0.067     5.960    zsys_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.960    
                         arrival time                           6.448    
  -------------------------------------------------------------------
                         slack                                  0.488    





