

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Fri Apr 14 19:33:01 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.121|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2041|  2041|  2041|  2041|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  2040|  2040|       170|          -|          -|    12|    no    |
        | + Loop 1.1          |   168|   168|        14|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1      |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |     4|     4|         2|          -|          -|     2|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    251|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     47|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     92|    -|
|Register         |        -|      -|      78|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      78|    390|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |cnn_mux_63_15_1_1_U11  |cnn_mux_63_15_1_1  |        0|      0|  0|  47|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+
    |Total                  |                   |        0|      0|  0|  47|    0|
    +-----------------------+-------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln1494_fu_437_p2   |     +    |      0|  0|  18|          11|          11|
    |add_ln203_1_fu_395_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln203_fu_286_p2    |     +    |      0|  0|  16|           9|           9|
    |add_ln49_1_fu_427_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln49_fu_345_p2     |     +    |      0|  0|  15|           5|           5|
    |c_fu_405_p2            |     +    |      0|  0|  15|           5|           2|
    |pc_fu_421_p2           |     +    |      0|  0|  10|           2|           1|
    |pr_fu_339_p2           |     +    |      0|  0|  10|           2|           1|
    |r_fu_323_p2            |     +    |      0|  0|  15|           5|           2|
    |sub_ln1494_fu_375_p2   |     -    |      0|  0|  18|          11|          11|
    |sub_ln203_1_fu_311_p2  |     -    |      0|  0|  18|          11|          11|
    |sub_ln203_fu_256_p2    |     -    |      0|  0|  15|           8|           8|
    |icmp_ln1494_fu_493_p2  |   icmp   |      0|  0|  13|          15|          15|
    |icmp_ln40_fu_266_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln42_fu_317_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln46_fu_333_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln47_fu_415_p2    |   icmp   |      0|  0|   9|           2|           3|
    |select_ln49_fu_499_p3  |  select  |      0|  0|  15|           1|          15|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 251|         115|         123|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |c_0_reg_173     |   9|          2|    5|         10|
    |pc_0_reg_221    |   9|          2|    2|          4|
    |pool_0_reg_185  |   9|          2|   15|         30|
    |pool_1_reg_209  |   9|          2|   15|         30|
    |pr_0_reg_198    |   9|          2|    2|          4|
    |r_0_reg_161     |   9|          2|    5|         10|
    +----------------+----+-----------+-----+-----------+
    |Total           |  92|         19|   45|         95|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   6|   0|    6|          0|
    |c_0_reg_173          |   5|   0|    5|          0|
    |pc_0_reg_221         |   2|   0|    2|          0|
    |pc_reg_554           |   2|   0|    2|          0|
    |pool_0_reg_185       |  15|   0|   15|          0|
    |pool_1_reg_209       |  15|   0|   15|          0|
    |pr_0_reg_198         |   2|   0|    2|          0|
    |pr_reg_536           |   2|   0|    2|          0|
    |r_0_reg_161          |   5|   0|    5|          0|
    |sext_ln203_reg_512   |   7|   0|    9|          2|
    |sub_ln1494_reg_541   |   8|   0|   11|          3|
    |sub_ln203_1_reg_520  |   9|   0|   11|          2|
    +---------------------+----+----+-----+-----------+
    |Total                |  78|   0|   85|          7|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     max_pool     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     max_pool     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     max_pool     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     max_pool     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     max_pool     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     max_pool     | return value |
|feature_0_V_address0     | out |   10|  ap_memory |    feature_0_V   |     array    |
|feature_0_V_ce0          | out |    1|  ap_memory |    feature_0_V   |     array    |
|feature_0_V_q0           |  in |   14|  ap_memory |    feature_0_V   |     array    |
|feature_1_V_address0     | out |   10|  ap_memory |    feature_1_V   |     array    |
|feature_1_V_ce0          | out |    1|  ap_memory |    feature_1_V   |     array    |
|feature_1_V_q0           |  in |   14|  ap_memory |    feature_1_V   |     array    |
|feature_2_V_address0     | out |   10|  ap_memory |    feature_2_V   |     array    |
|feature_2_V_ce0          | out |    1|  ap_memory |    feature_2_V   |     array    |
|feature_2_V_q0           |  in |   14|  ap_memory |    feature_2_V   |     array    |
|feature_3_V_address0     | out |   10|  ap_memory |    feature_3_V   |     array    |
|feature_3_V_ce0          | out |    1|  ap_memory |    feature_3_V   |     array    |
|feature_3_V_q0           |  in |   14|  ap_memory |    feature_3_V   |     array    |
|feature_4_V_address0     | out |   10|  ap_memory |    feature_4_V   |     array    |
|feature_4_V_ce0          | out |    1|  ap_memory |    feature_4_V   |     array    |
|feature_4_V_q0           |  in |   14|  ap_memory |    feature_4_V   |     array    |
|feature_5_V_address0     | out |   10|  ap_memory |    feature_5_V   |     array    |
|feature_5_V_ce0          | out |    1|  ap_memory |    feature_5_V   |     array    |
|feature_5_V_q0           |  in |   14|  ap_memory |    feature_5_V   |     array    |
|feature_V_offset         |  in |    3|   ap_none  | feature_V_offset |    scalar    |
|pool_feature_V_address0  | out |   10|  ap_memory |  pool_feature_V  |     array    |
|pool_feature_V_ce0       | out |    1|  ap_memory |  pool_feature_V  |     array    |
|pool_feature_V_we0       | out |    1|  ap_memory |  pool_feature_V  |     array    |
|pool_feature_V_d0        | out |   15|  ap_memory |  pool_feature_V  |     array    |
+-------------------------+-----+-----+------------+------------------+--------------+

