#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f7e1786290 .scope module, "memoriaTB" "memoriaTB" 2 2;
 .timescale -9 -12;
v0x55f7e17a73f0_0 .net "AddrA", 2 0, v0x55f7e17a6d90_0;  1 drivers
v0x55f7e17a7520_0 .net "AddrB", 2 0, v0x55f7e17a6e80_0;  1 drivers
v0x55f7e17a7630_0 .net "DataInA", 3 0, v0x55f7e17a6f50_0;  1 drivers
v0x55f7e17a7720_0 .net "DataInB", 3 0, v0x55f7e17a7050_0;  1 drivers
v0x55f7e17a7830_0 .net "DataOutA", 3 0, v0x55f7e17a6440_0;  1 drivers
v0x55f7e17a7940_0 .net "DataOutB", 3 0, v0x55f7e17a6570_0;  1 drivers
v0x55f7e17a79e0_0 .net "clk", 0 0, v0x55f7e17a7120_0;  1 drivers
v0x55f7e17a7ad0_0 .net "rwA", 0 0, v0x55f7e17a7210_0;  1 drivers
v0x55f7e17a7bc0_0 .net "rwB", 0 0, v0x55f7e17a72e0_0;  1 drivers
S_0x55f7e1786410 .scope module, "m_1" "memoria" 2 15, 3 2 0, S_0x55f7e1786290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 3 "AddrA"
    .port_info 2 /INPUT 3 "AddrB"
    .port_info 3 /INPUT 1 "rwA"
    .port_info 4 /INPUT 1 "rwB"
    .port_info 5 /INPUT 4 "DataInA"
    .port_info 6 /INPUT 4 "DataInB"
    .port_info 7 /OUTPUT 4 "DataOutA"
    .port_info 8 /OUTPUT 4 "DataOutB"
P_0x55f7e177c380 .param/l "NPOS" 1 3 14, +C4<00000000000000000000000000001000>;
v0x55f7e1784b30_0 .net "AddrA", 2 0, v0x55f7e17a6d90_0;  alias, 1 drivers
v0x55f7e17a6190_0 .net "AddrB", 2 0, v0x55f7e17a6e80_0;  alias, 1 drivers
v0x55f7e17a6270_0 .net "DataInA", 3 0, v0x55f7e17a6f50_0;  alias, 1 drivers
v0x55f7e17a6360_0 .net "DataInB", 3 0, v0x55f7e17a7050_0;  alias, 1 drivers
v0x55f7e17a6440_0 .var "DataOutA", 3 0;
v0x55f7e17a6570_0 .var "DataOutB", 3 0;
v0x55f7e17a6650_0 .net "clk", 0 0, v0x55f7e17a7120_0;  alias, 1 drivers
v0x55f7e17a6710 .array "ram", 7 0, 3 0;
v0x55f7e17a67d0_0 .net "rwA", 0 0, v0x55f7e17a7210_0;  alias, 1 drivers
v0x55f7e17a6890_0 .net "rwB", 0 0, v0x55f7e17a72e0_0;  alias, 1 drivers
E_0x55f7e173e8c0 .event posedge, v0x55f7e17a6650_0;
S_0x55f7e17a6a70 .scope module, "t_1" "tester" 2 14, 4 2 0, S_0x55f7e1786290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 3 "AddrA"
    .port_info 2 /OUTPUT 3 "AddrB"
    .port_info 3 /OUTPUT 1 "rwA"
    .port_info 4 /OUTPUT 1 "rwB"
    .port_info 5 /OUTPUT 4 "DataInA"
    .port_info 6 /OUTPUT 4 "DataInB"
P_0x55f7e17805e0 .param/l "AW" 0 4 3, +C4<00000000000000000000000000000011>;
P_0x55f7e1780620 .param/l "DW" 0 4 4, +C4<00000000000000000000000000000100>;
v0x55f7e17a6d90_0 .var "AddrA", 2 0;
v0x55f7e17a6e80_0 .var "AddrB", 2 0;
v0x55f7e17a6f50_0 .var "DataInA", 3 0;
v0x55f7e17a7050_0 .var "DataInB", 3 0;
v0x55f7e17a7120_0 .var "clk", 0 0;
v0x55f7e17a7210_0 .var "rwA", 0 0;
v0x55f7e17a72e0_0 .var "rwB", 0 0;
    .scope S_0x55f7e17a6a70;
T_0 ;
    %delay 4000, 0;
    %load/vec4 v0x55f7e17a7120_0;
    %inv;
    %assign/vec4 v0x55f7e17a7120_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f7e17a6a70;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f7e17a7120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7e17a7210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7e17a72e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f7e17a6d90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f7e17a6e80_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55f7e17a6f50_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55f7e17a7050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7e17a7210_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f7e17a6d90_0, 0;
    %delay 8000, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55f7e17a6f50_0, 0;
    %delay 32000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7e17a7210_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f7e17a6d90_0, 0;
    %delay 8000, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55f7e17a7050_0, 0;
    %delay 32000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7e17a7210_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f7e17a6d90_0, 0;
    %delay 32000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7e17a7210_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f7e17a6e80_0, 0;
    %delay 32000, 0;
    %vpi_call 4 59 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55f7e1786410;
T_2 ;
    %wait E_0x55f7e173e8c0;
    %load/vec4 v0x55f7e17a67d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55f7e17a6270_0;
    %load/vec4 v0x55f7e1784b30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f7e17a6710, 0, 4;
    %load/vec4 v0x55f7e17a6270_0;
    %assign/vec4 v0x55f7e17a6440_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f7e1784b30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f7e17a6710, 4;
    %assign/vec4 v0x55f7e17a6440_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f7e1786410;
T_3 ;
    %wait E_0x55f7e173e8c0;
    %load/vec4 v0x55f7e17a6890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f7e17a6360_0;
    %load/vec4 v0x55f7e17a6190_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f7e17a6710, 0, 4;
    %load/vec4 v0x55f7e17a6360_0;
    %assign/vec4 v0x55f7e17a6570_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f7e17a6190_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f7e17a6710, 4;
    %assign/vec4 v0x55f7e17a6570_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f7e1786290;
T_4 ;
    %vpi_call 2 19 "$dumpfile", "Verificador.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "memoriaTB.v";
    "memoria.v";
    "tester.v";
