Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,307
design__inferred_latch__count,0
design__instance__count,3651
design__instance__area,78913
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,5
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.018909107893705368
power__switching__total,0.014370751567184925
power__leakage__total,3.3576182545402844E-7
power__total,0.03328019380569458
clock__skew__worst_hold__corner:nom_tt_025C_3v30,3.736095982779996
clock__skew__worst_setup__corner:nom_tt_025C_3v30,4.236096038291149
timing__hold__ws__corner:nom_tt_025C_3v30,1.005002109978918
timing__setup__ws__corner:nom_tt_025C_3v30,1.814651591465893
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.005002
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,1.814652
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,87
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,5
design__max_cap_violation__count__corner:nom_ss_125C_3v00,0
clock__skew__worst_hold__corner:nom_ss_125C_3v00,3.7237693982335687
clock__skew__worst_setup__corner:nom_ss_125C_3v00,4.223769453744722
timing__hold__ws__corner:nom_ss_125C_3v00,1.234548942462579
timing__setup__ws__corner:nom_ss_125C_3v00,-16.346728877645536
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-466.40646087646115
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-16.346728877645536
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.288402
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,32
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-16.346729
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,32
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,5
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,3.741496995902944
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,4.241497051414097
timing__hold__ws__corner:nom_ff_n40C_3v60,0.4563024531821713
timing__setup__ws__corner:nom_ff_n40C_3v60,9.524163949303219
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.456302
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,9.524164
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,134
design__max_fanout_violation__count,5
design__max_cap_violation__count,0
clock__skew__worst_hold,3.744099358746265
clock__skew__worst_setup,4.214955170858333
timing__hold__ws,0.45370364305262934
timing__setup__ws,-17.035850545769
timing__hold__tns,0.0
timing__setup__tns,-484.271267904706
timing__hold__wns,0
timing__setup__wns,-17.035850545769
timing__hold_vio__count,0
timing__hold_r2r__ws,0.453704
timing__hold_r2r_vio__count,0
timing__setup_vio__count,96
timing__setup_r2r__ws,-17.035851
timing__setup_r2r_vio__count,96
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,3651
design__instance__area__stdcell,78913
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.731141
design__instance__utilization__stdcell,0.731141
design__instance__count__class:tie_cell,15
design__instance__count__class:buffer,10
design__instance__count__class:inverter,172
design__instance__count__class:sequential_cell,247
design__instance__count__class:multi_input_combinational_cell,1882
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,93931.6
design__violations,0
design__instance__count__class:timing_repair_buffer,382
design__instance__count__class:clock_buffer,71
design__instance__count__class:clock_inverter,5
design__instance__count__setup_buffer,190
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2789
route__net__special,2
route__drc_errors__iter:1,533
route__wirelength__iter:1,101785
route__drc_errors__iter:2,174
route__wirelength__iter:2,100589
route__drc_errors__iter:3,155
route__wirelength__iter:3,100405
route__drc_errors__iter:4,3
route__wirelength__iter:4,100348
route__drc_errors__iter:5,0
route__wirelength__iter:5,100352
route__drc_errors,0
route__wirelength,100352
route__vias,17305
route__vias__singlecut,17305
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,572.62
design__instance__count__class:fill_cell,2597
timing__unannotated_net__count__corner:nom_tt_025C_3v30,16
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,16
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,16
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,5
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,3.7406034883874555
clock__skew__worst_setup__corner:min_tt_025C_3v30,4.240603543898608
timing__hold__ws__corner:min_tt_025C_3v30,1.0004544142968308
timing__setup__ws__corner:min_tt_025C_3v30,2.106944012228441
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.000454
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,2.106944
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,16
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,64
design__max_fanout_violation__count__corner:min_ss_125C_3v00,5
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,3.732823933389281
clock__skew__worst_setup__corner:min_ss_125C_3v00,4.232823988900434
timing__hold__ws__corner:min_ss_125C_3v00,1.234485881792997
timing__setup__ws__corner:min_ss_125C_3v00,-15.773834240811155
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-451.59872142271973
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-15.773834240811155
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.279762
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,32
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-15.773834
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,32
timing__unannotated_net__count__corner:min_ss_125C_3v00,16
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,5
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,3.744099358746265
clock__skew__worst_setup__corner:min_ff_n40C_3v60,4.244099414257418
timing__hold__ws__corner:min_ff_n40C_3v60,0.45370364305262934
timing__setup__ws__corner:min_ff_n40C_3v60,9.694670229890557
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.453704
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,9.694671
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,16
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,5
design__max_cap_violation__count__corner:max_tt_025C_3v30,0
clock__skew__worst_hold__corner:max_tt_025C_3v30,3.7314037360560146
clock__skew__worst_setup__corner:max_tt_025C_3v30,4.231403791567168
timing__hold__ws__corner:max_tt_025C_3v30,1.0105156997197464
timing__setup__ws__corner:max_tt_025C_3v30,1.4611654522121693
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.010516
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,1.461165
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,16
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,134
design__max_fanout_violation__count__corner:max_ss_125C_3v00,5
design__max_cap_violation__count__corner:max_ss_125C_3v00,0
clock__skew__worst_hold__corner:max_ss_125C_3v00,3.7149551153471796
clock__skew__worst_setup__corner:max_ss_125C_3v00,4.214955170858333
timing__hold__ws__corner:max_ss_125C_3v00,1.2331727099623313
timing__setup__ws__corner:max_ss_125C_3v00,-17.035850545769
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-484.271267904706
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-17.035850545769
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.298861
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,32
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-17.035851
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,32
timing__unannotated_net__count__corner:max_ss_125C_3v00,16
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,5
design__max_cap_violation__count__corner:max_ff_n40C_3v60,0
clock__skew__worst_hold__corner:max_ff_n40C_3v60,3.738631732239956
clock__skew__worst_setup__corner:max_ff_n40C_3v60,4.238631787751109
timing__hold__ws__corner:max_ff_n40C_3v60,0.4597230504177825
timing__setup__ws__corner:max_ff_n40C_3v60,9.318347246463635
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.459723
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,9.318347
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,16
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29936
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.2999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000643182
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000570186
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000986772
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000570186
design_powergrid__voltage__worst,0.000570186
design_powergrid__voltage__worst__net:VPWR,3.29936
design_powergrid__drop__worst,0.000643182
design_powergrid__drop__worst__net:VPWR,0.000643182
design_powergrid__voltage__worst__net:VGND,0.000570186
design_powergrid__drop__worst__net:VGND,0.000570186
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000098499999999999995436809896443008938149432651698589324951171875
ir__drop__worst,0.000643000000000000016854573292590657729306258261203765869140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
