{"hands_on_practices": [{"introduction": "The ability of an amplifier to convert an input voltage into an output current is quantified by its transconductance, $g_m$. This exercise establishes the foundational step in analyzing a differential pair: calculating this crucial small-signal parameter. By determining $g_m$ for a symmetrically biased pair, you will build the basis for understanding the pair's voltage gain and frequency response. [@problem_id:1339253]", "problem": "A biomedical engineering team is designing the front-end analog stage of a portable heart rate monitor. The core of this stage is a differential amplifier built using a pair of identical n-channel Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs), labeled $M_1$ and $M_2$. The two transistors are perfectly matched and are biased by a constant current source that sinks a total tail current of $I_{SS} = 320 \\text{ } \\mu\\text{A}$. The circuit is operating in its quiescent state, where the differential input voltage is zero, causing the tail current to split equally between the two transistors. Both transistors are operating in the saturation region.\n\nThe fabrication process for these MOSFETs provides a process transconductance parameter of $k'_n = \\mu_n C_{ox} = 200 \\text{ } \\mu\\text{A/V}^2$. The designed aspect ratio for each transistor is $(W/L) = 50$.\n\nCalculate the small-signal transconductance, $g_m$, for one of the transistors in the pair. Express your final answer in units of mA/V, rounded to three significant figures.", "solution": "At zero differential input, the differential pair splits the tail current equally, so the drain current of each transistor is\n$$\nI_{D}=\\frac{I_{SS}}{2}=\\frac{320\\times 10^{-6}\\ \\text{A}}{2}=160\\times 10^{-6}\\ \\text{A}.\n$$\nFor a MOSFET in saturation under the square-law model (neglecting channel-length modulation), the drain current is\n$$\nI_{D}=\\frac{1}{2}k_{n}V_{ov}^{2},\\quad \\text{with}\\quad k_{n}=k_{n}'\\left(\\frac{W}{L}\\right),\n$$\nand the small-signal transconductance is\n$$\ng_{m}=\\frac{\\partial I_{D}}{\\partial V_{GS}}=k_{n}V_{ov}.\n$$\nEliminating $V_{ov}$ using $V_{ov}=\\sqrt{\\frac{2I_{D}}{k_{n}}}$ gives\n$$\ng_{m}=k_{n}\\sqrt{\\frac{2I_{D}}{k_{n}}}=\\sqrt{2k_{n}I_{D}}.\n$$\nCompute $k_{n}$:\n$$\nk_{n}=k_{n}'\\left(\\frac{W}{L}\\right)=\\left(200\\times 10^{-6}\\ \\frac{\\text{A}}{\\text{V}^{2}}\\right)\\times 50=1.0\\times 10^{-2}\\ \\frac{\\text{A}}{\\text{V}^{2}}.\n$$\nNow evaluate $g_{m}$:\n$$\ng_{m}=\\sqrt{2\\times \\left(1.0\\times 10^{-2}\\ \\frac{\\text{A}}{\\text{V}^{2}}\\right)\\times \\left(160\\times 10^{-6}\\ \\text{A}\\right)}\n=\\sqrt{3.20\\times 10^{-6}}\\ \\frac{\\text{A}}{\\text{V}}\n=\\left(\\sqrt{3.20}\\times 10^{-3}\\right)\\ \\frac{\\text{A}}{\\text{V}}.\n$$\nSince $\\sqrt{3.20}\\approx 1.788854$, this yields\n$$\ng_{m}\\approx 1.788854\\times 10^{-3}\\ \\frac{\\text{A}}{\\text{V}}=1.788854\\ \\frac{\\text{mA}}{\\text{V}}.\n$$\nRounded to three significant figures in units of mA/V, the result is $1.79$.", "answer": "$$\\boxed{1.79}$$", "id": "1339253"}, {"introduction": "A key feature of the MOS differential pair is its ability to steer a constant bias current, $I_{SS}$, between its two transistors based on the differential input voltage, $v_{id}$. However, this behavior has limits. This thought experiment explores the boundary of the amplifier's linear operating region by asking you to find the maximum $v_{id}$ before one transistor completely turns off, a value that defines the input range for effective differential amplification. [@problem_id:1339294]", "problem": "Consider a foundational circuit in analog design: a Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) differential pair. The circuit consists of two identical n-channel MOSFETs, $M_1$ and $M_2$, whose source terminals are connected together and biased by an ideal constant current source that sinks a total current $I_{SS}$. The gates of $M_1$ and $M_2$ serve as the circuit's inputs, with voltages $v_{G1}$ and $v_{G2}$ respectively. The differential input voltage is defined as $v_{id} = v_{G1} - v_{G2}$. Both transistors are characterized by a process transconductance parameter $k_n'$, a channel width-to-length ratio $(W/L)$, and an identical threshold voltage $V_t$. Assume that both transistors are biased to operate in the saturation region and that channel-length modulation can be neglected (i.e., the output resistance is infinite). The amplifier effectively steers the bias current $I_{SS}$ between the two transistors based on the value of $v_{id}$. For proper differential operation, both transistors must be conducting current. Determine the maximum positive differential input voltage, which we will call $v_{id,max}$, at which one of the transistors just enters the cutoff region. Your final answer should be a symbolic expression in terms of $I_{SS}$, $k_n'$, and the ratio $(W/L)$.", "solution": "Let $\\beta \\equiv k_{n}' \\left(\\frac{W}{L}\\right)$. For each identical nMOS in saturation with channel-length modulation neglected, the drain current is given by the square-law model\n$$\nI_{D}=\\frac{1}{2}\\beta\\left(V_{GS}-V_{t}\\right)^{2}.\n$$\nWith sources tied together at node voltage $V_{S}$ and gates at $V_{G1}$ and $V_{G2}$, the individual currents are\n$$\nI_{1}=\\frac{1}{2}\\beta\\left(V_{G1}-V_{S}-V_{t}\\right)^{2},\\qquad\nI_{2}=\\frac{1}{2}\\beta\\left(V_{G2}-V_{S}-V_{t}\\right)^{2}.\n$$\nThe tail current constraint from the ideal source is\n$$\nI_{1}+I_{2}=I_{SS}.\n$$\nThe maximum positive differential input $v_{id,\\max}$ corresponds to the condition where the lower-gate device (with gate $V_{G2}$) just turns off, i.e., $I_{2}=0$. The cutoff boundary is defined by\n$$\nV_{G2}-V_{S}-V_{t}=0 \\;\\;\\Rightarrow\\;\\; V_{S}=V_{G2}-V_{t}.\n$$\nAt this condition, the entire tail current flows through $M_{1}$, so $I_{1}=I_{SS}$. The overdrive of $M_{1}$ becomes\n$$\nV_{G1}-V_{S}-V_{t}=V_{G1}-\\left(V_{G2}-V_{t}\\right)-V_{t}=V_{G1}-V_{G2}=v_{id}.\n$$\nTherefore,\n$$\nI_{SS}=I_{1}=\\frac{1}{2}\\beta\\,v_{id}^{2}.\n$$\nSolving for the maximum positive differential input voltage gives\n$$\nv_{id,\\max}=\\sqrt{\\frac{2I_{SS}}{\\beta}}=\\sqrt{\\frac{2I_{SS}}{k_{n}'\\left(\\frac{W}{L}\\right)}}.\n$$\nThis is the largest positive $v_{id}$ for which both transistors are still just conducting (with one at the edge of cutoff), independent of $V_{t}$ and the common-mode gate voltage.", "answer": "$$\\boxed{\\sqrt{\\frac{2 I_{SS}}{k_{n}'\\left(\\frac{W}{L}\\right)}}}$$", "id": "1339294"}, {"introduction": "Moving from analysis to synthesis is a critical skill in engineering. This problem puts you in the role of a circuit designer with a specific performance target: achieving a desired differential voltage gain, $|A_d|$. You will connect the theoretical relationship between gain, transconductance, and load resistance to the physical dimensions of the transistors, determining the necessary aspect ratio $(W/L)$ to meet the specification. [@problem_id:1339290]", "problem": "A design engineer is tasked with creating a fundamental analog building block: a Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) differential amplifier. The circuit consists of two identical NMOS transistors, M1 and M2, whose sources are connected to a constant current source that provides a total bias current $I_{SS}$. The drain of each transistor is connected to the power supply through identical load resistors, $R_D$. The input differential voltage is applied between the gates of M1 and M2, and the output is taken differentially between their drains.\n\nThe design specifications are as follows:\n- Total bias current: $I_{SS} = 0.500 \\text{ mA}$\n- Load resistance: $R_D = 10.0 \\text{ k}\\Omega$\n- Magnitude of the differential voltage gain, $|A_d| = 25.0 \\text{ V/V}$\n\nThe transistors are fabricated using a process with the following parameter:\n- Process transconductance parameter: $\\mu_n C_{ox} = 200 \\text{ } \\mu\\text{A/V}^2$\n\nAssuming that both transistors are perfectly matched and operate in the saturation region, and that channel-length modulation (the Early effect) can be neglected, determine the required transistor aspect ratio $(W/L)$ to achieve the specified gain.\n\nRound your final answer to three significant figures.", "solution": "For a perfectly symmetric NMOS differential pair with an ideal tail current source and identical resistive loads, the small-signal differential gain magnitude is given by\n$$\n|A_{d}|=g_{m}R_{D}.\n$$\nThus the required transconductance per transistor is\n$$\ng_{m}=\\frac{|A_{d}|}{R_{D}}.\n$$\nWith a total tail current $I_{SS}$, the quiescent drain current of each transistor is\n$$\nI_{D}=\\frac{I_{SS}}{2}.\n$$\nFor a MOSFET in saturation neglecting channel-length modulation,\n$$\nI_{D}=\\frac{1}{2}\\mu_{n}C_{ox}\\frac{W}{L}V_{ov}^{2},\\quad g_{m}=\\mu_{n}C_{ox}\\frac{W}{L}V_{ov}.\n$$\nEliminating $V_{ov}$ yields\n$$\ng_{m}^{2}=2\\mu_{n}C_{ox}\\frac{W}{L}I_{D}.\n$$\nSolving for the aspect ratio,\n$$\n\\frac{W}{L}=\\frac{g_{m}^{2}}{2\\mu_{n}C_{ox}I_{D}}=\\frac{g_{m}^{2}}{\\mu_{n}C_{ox}I_{SS}}.\n$$\nSubstituting $g_{m}=|A_{d}|/R_{D}$,\n$$\n\\frac{W}{L}=\\frac{\\left(\\frac{|A_{d}|}{R_{D}}\\right)^{2}}{\\mu_{n}C_{ox}I_{SS}}.\n$$\nNow evaluate numerically using $|A_{d}|=25.0$, $R_{D}=10.0\\times 10^{3}$, $\\mu_{n}C_{ox}=200\\times 10^{-6}$, and $I_{SS}=0.500\\times 10^{-3}$:\n$$\n\\frac{|A_{d}|}{R_{D}}=\\frac{25.0}{10.0\\times 10^{3}}=2.5\\times 10^{-3},\n$$\n$$\n\\left(\\frac{|A_{d}|}{R_{D}}\\right)^{2}=6.25\\times 10^{-6},\n$$\n$$\n\\mu_{n}C_{ox}I_{SS}=(200\\times 10^{-6})(0.500\\times 10^{-3})=1.00\\times 10^{-7},\n$$\n$$\n\\frac{W}{L}=\\frac{6.25\\times 10^{-6}}{1.00\\times 10^{-7}}=62.5.\n$$\nRounded to three significant figures, the required aspect ratio is $62.5$.", "answer": "$$\\boxed{62.5}$$", "id": "1339290"}]}