// Seed: 2857137448
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = id_3;
  always @(1) id_2 <= 1'h0;
  reg id_3;
  assign id_2 = id_3;
endmodule
