[   70.374368] ISP Register Monitor v1.3 initializing
[   70.374507] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   70.401753] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   70.408575] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   70.408710] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   72.338849] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   72.341324] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   72.341343] *** PROBE: ISP device allocated successfully: 80530000 ***
[   72.341360] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   72.341365] *** PROBE: ISP device mutex and spinlock initialized ***
[   72.341373] *** PROBE: Event callback structure initialized at 0x80553680 (offset 0xc from isp_dev) ***
[   72.341383] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   72.341390] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   72.341396] *** PROBE: Platform data: c06b6700 ***
[   72.341401] *** PROBE: Platform data validation passed ***
[   72.341407] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   72.341413] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   72.341418] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   72.341423] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   72.341429] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   72.358311] All ISP subdev platform drivers registered successfully
[   72.363184] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   72.363199] *** Registering platform device 0 from platform data ***
[   72.369138] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   72.369154] *** tx_isp_subdev_init: pdev=c06b63e0, sd=85219800, ops=c06b6a00 ***
[   72.369160] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   72.369167] *** tx_isp_subdev_init: ops=c06b6a00, ops->core=c06b6a34 ***
[   72.369173] *** tx_isp_subdev_init: ops->core->init=c066c1c8 ***
[   72.369180] *** tx_isp_subdev_init: Set sd->dev=c06b63f0, sd->pdev=c06b63e0 ***
[   72.369186] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   72.369192] tx_isp_module_init: Module initialized for isp-w00
[   72.369198] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   72.369204] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   72.369212] tx_isp_subdev_init: platform_get_resource returned c06b64d8 for device isp-w00
[   72.369220] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   72.369229] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   72.369236] isp_subdev_init_clks: Using platform data clock arrays: c06b64c8
[   72.369241] isp_subdev_init_clks: Using platform data clock configs
[   72.369248] Platform data clock[0]: name=cgu_isp, rate=100000000
[   72.369260] Clock cgu_isp: set rate 100000000 Hz, result=0
[   72.369267] Clock cgu_isp enabled successfully
[   72.369274] Platform data clock[1]: name=isp, rate=65535
[   72.369282] Clock isp enabled successfully
[   72.371904] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   72.371918] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   72.371928] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   72.371937] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   72.371949] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   72.371958] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   72.371968] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   72.371977] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   72.371990] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   72.371999] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   72.372008] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   72.372018] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   72.372027] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   72.372036] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   72.372046] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   72.372055] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   72.372064] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   72.372074] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   72.372083] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   72.372092] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   72.372102] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   72.372111] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   72.372120] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   72.372130] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   72.372139] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   72.372148] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   72.372158] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   72.372174] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   72.372183] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   72.372192] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   72.375282] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   72.375296] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   72.375305] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.375314] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   72.375325] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.375334] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   72.375348] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.375356] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.375366] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   72.375376] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   72.375385] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   72.375395] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   72.375404] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   72.375414] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   72.375423] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   72.375432] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   72.375441] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   72.375450] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   72.375460] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   72.375471] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   72.375480] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   72.377302] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   72.377316] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   72.377326] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   72.377335] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.377344] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.377354] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   72.377364] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   72.377373] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   72.377398] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   72.377408] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   72.377418] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   72.377428] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.377439] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.377448] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.377458] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   72.377467] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.377476] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.377486] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   72.377496] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   72.377506] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   72.377758] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   72.377768] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   72.377777] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   72.377787] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   72.377796] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   72.377806] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   72.377815] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   72.377824] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   72.377834] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   72.377843] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   72.377852] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   72.377862] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   72.377871] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   72.377880] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   72.377890] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   72.377899] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   72.377910] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   72.377920] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   72.377929] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   72.377938] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   72.377948] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   72.393070] CPM clock gates configured
[   72.393084] isp_subdev_init_clks: Successfully initialized 2 clocks
[   72.393093] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b63e0, sd=85219800, ourISPdev=80530000 ***
[   72.393102] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80530000 ***
[   72.393108] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   72.393113] *** DEBUG: About to check device name matches ***
[   72.393119] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   72.393126] *** LINKED CSI device: 85219800, regs: b0022000 ***
[   72.393133] *** CSI PROBE: Set dev_priv to csi_dev 85219800 AFTER subdev_init ***
[   72.393140] *** CSI PROBE: Set host_priv to csi_dev 85219800 AFTER subdev_init ***
[   72.393146] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   72.393152] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   72.393174] *** Platform device 0 (isp-w00) registered successfully ***
[   72.393180] *** Registering platform device 1 from platform data ***
[   72.399498] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   72.399513] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   72.399519] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   72.399525] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   72.399532] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   72.399538] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   72.399544] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   72.399549] *** VIC will operate in FULL mode with complete buffer operations ***
[   72.399555] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   72.399562] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   72.399568] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   72.399574] *** VIC PROBE: Stored vic_dev pointer 85634000 in subdev dev_priv ***
[   72.399580] *** VIC PROBE: Set host_priv to vic_dev 85634000 for Binary Ninja compatibility ***
[   72.399586] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   72.399594] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   72.399601] *** tx_isp_subdev_init: pdev=c06b64f8, sd=85634000, ops=c06b6980 ***
[   72.399607] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   72.399614] *** tx_isp_subdev_init: ops=c06b6980, ops->core=c06b699c ***
[   72.399620] *** tx_isp_subdev_init: ops->core->init=c0682008 ***
[   72.399627] *** tx_isp_subdev_init: Set sd->dev=c06b6508, sd->pdev=c06b64f8 ***
[   72.399634] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   72.399640] tx_isp_module_init: Module initialized for isp-w02
[   72.399645] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   72.399654] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   72.399660] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   72.399670] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-w02, dev_id=80530000) ***
[   72.399678] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674a18, thread=c0667584 ***
[   72.401978] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   72.401989] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   72.401996] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   72.402004] tx_isp_subdev_init: platform_get_resource returned c06b65f0 for device isp-w02
[   72.402012] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   72.402022] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   72.402028] isp_subdev_init_clks: Using platform data clock arrays: c06b65e0
[   72.402042] isp_subdev_init_clks: Using platform data clock configs
[   72.402050] Platform data clock[0]: name=cgu_isp, rate=100000000
[   72.402060] Clock cgu_isp: set rate 100000000 Hz, result=0
[   72.402066] Clock cgu_isp enabled successfully
[   72.402072] Platform data clock[1]: name=isp, rate=65535
[   72.402079] Clock isp enabled successfully
[   72.423073] CPM clock gates configured
[   72.423087] isp_subdev_init_clks: Successfully initialized 2 clocks
[   72.423096] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b64f8, sd=85634000, ourISPdev=80530000 ***
[   72.423105] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80530000 ***
[   72.423111] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   72.423116] *** DEBUG: About to check device name matches ***
[   72.423122] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   72.423128] *** DEBUG: Retrieved vic_dev from subdev data: 85634000 ***
[   72.423134] *** DEBUG: About to set ourISPdev->vic_dev = 85634000 ***
[   72.423140] *** DEBUG: ourISPdev before linking: 80530000 ***
[   72.423145] *** DEBUG: ourISPdev->vic_dev set to: 85634000 ***
[   72.423151] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   72.423156] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   72.423162] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   72.423170] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   72.423176] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   72.423182] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   72.423187] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   72.423210] *** Platform device 1 (isp-w02) registered successfully ***
[   72.423217] *** Registering platform device 2 from platform data ***
d[   72.429850] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   72.429865] *** tx_isp_subdev_init: pdev=c06b6308, sd=80551000, ops=c06b7864 ***
[   72.429872] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   72.429878] *** tx_isp_subdev_init: ops=c06b7864, ops->core=c06b7884 ***
[   72.429884] *** tx_isp_subdev_init: ops->core->init=c068e5c4 ***
[   72.429891] *** tx_isp_subdev_init: Set sd->dev=c06b6318, sd->pdev=c06b6308 ***
[   72.429898] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7864 ***
[   72.429904] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6a00 ***
[   72.429910] tx_isp_module_init: Module initialized for isp-w01
[   72.429916] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   72.429924] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6308, sd=80551000, ourISPdev=80530000 ***
[   72.429932] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80530000 ***
[   72.429937] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   72.429942] *** DEBUG: About to check device name matches ***
[   72.429948] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   72.429954] *** LINKED VIN device: 80551000 ***
[   72.429961] *** VIN SUBDEV OPS CONFIGURED: core=c06b7884, video=c06b7878, s_stream=c068e7bc ***
[   72.429968] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   72.429974] *** VIN PROBE: Set dev_priv to vin_dev 80551000 AFTER subdev_init ***
[   72.429980] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   72.429999] *** Platform device 2 (isp-w01) registered successfully ***
[   72.430006] *** Registering platform device 3 from platform data ***
[   72.432526] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   72.432541] *** tx_isp_subdev_init: pdev=c06b61c8, sd=80551400, ops=c06b6ab4 ***
[   72.432548] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   72.432555] *** tx_isp_subdev_init: ops=c06b6ab4, ops->core=c06bd93c ***
[   72.432560] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   72.432567] *** tx_isp_subdev_init: Set sd->dev=c06b61d8, sd->pdev=c06b61c8 ***
[   72.432574] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6ab4 ***
[   72.432580] *** tx_isp_subdev_init: ops->sensor=c06bd930, csi_subdev_ops=c06b6a00 ***
[   72.432587] tx_isp_module_init: Module initialized for isp-fs
[   72.432592] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   72.432599] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   72.432606] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   72.432612] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   72.432619] *** FS PROBE: Set dev_priv to fs_dev 80551400 AFTER subdev_init ***
[   72.432626] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   72.432645] *** Platform device 3 (isp-fs) registered successfully ***
[   72.432652] *** Registering platform device 4 from platform data ***
[   72.436383] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   72.436396] *** tx_isp_create_core_device: Creating ISP core device ***
[   72.436406] *** tx_isp_create_core_device: Core device created successfully: 85634400 ***
[   72.436413] *** CORE PROBE: Set dev_priv to core_dev 85634400 ***
[   72.436419] *** CORE PROBE: Set host_priv to core_dev 85634400 - PREVENTS BadVA CRASH ***
[   72.436426] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   72.436434] *** tx_isp_subdev_init: pdev=c06b6090, sd=85634400, ops=c06b67b8 ***
[   72.436440] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   72.436447] *** tx_isp_subdev_init: ops=c06b67b8, ops->core=c06b67e4 ***
[   72.436453] *** tx_isp_subdev_init: ops->core->init=c067eb54 ***
[   72.436460] *** tx_isp_subdev_init: Set sd->dev=c06b60a0, sd->pdev=c06b6090 ***
[   72.436466] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   72.436472] tx_isp_module_init: Module initialized for isp-m0
[   72.436478] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   72.436486] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   72.436493] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   72.436503] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-m0, dev_id=80530000) ***
[   72.436512] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674a18, thread=c0667584 ***
[   72.438784] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   72.438795] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   72.438802] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   72.438811] tx_isp_subdev_init: platform_get_resource returned c06b6190 for device isp-m0
[   72.438819] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   72.438830] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   72.438836] isp_subdev_init_clks: Using platform data clock arrays: c06b6178
[   72.438842] isp_subdev_init_clks: Using platform data clock configs
[   72.438850] Platform data clock[0]: name=cgu_isp, rate=100000000
[   72.438859] Clock cgu_isp: set rate 100000000 Hz, result=0
[   72.438865] Clock cgu_isp enabled successfully
[   72.438872] Platform data clock[1]: name=isp, rate=65535
[   72.438879] Clock isp enabled successfully
[   72.438885] Platform data clock[2]: name=csi, rate=65535
[   72.438892] Clock csi enabled successfully
[   72.443950] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   72.443964] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   72.443974] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   72.463079] CPM clock gates configured
[   72.463092] isp_subdev_init_clks: Successfully initialized 3 clocks
[   72.463102] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6090, sd=85634400, ourISPdev=80530000 ***
[   72.463110] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80530000 ***
[   72.463116] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   72.463122] *** DEBUG: About to check device name matches ***
[   72.463128] *** DEBUG: CORE device name matched! Setting up Core device ***
[   72.463134] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   72.463142] *** tx_isp_link_core_device: Linking core device 85634400 to ISP device 80530000 ***
[   72.463148] *** tx_isp_link_core_device: Core device linked successfully ***
[   72.463154] *** Core subdev already registered at slot 3: 85634400 ***
[   72.463160] *** LINKED CORE device: 85634400 ***
[   72.463165] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   72.463171] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   72.463177] *** tx_isp_core_device_init: Initializing core device: 85634400 ***
[   72.463190] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   72.463195] *** tx_isp_core_device_init: Core device initialized successfully ***
[   72.463200] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   72.463208] *** tx_isp_link_core_device: Linking core device 85634400 to ISP device 80530000 ***
[   72.463213] *** tx_isp_link_core_device: Core device linked successfully ***
[   72.463220] *** Core subdev already registered at slot 3: 85634400 ***
[   72.463234] *** tx_isp_core_probe: Assigned frame_channels=85634800 to core_dev ***
[   72.463239] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   72.463245] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   72.463250] *** tx_isp_core_probe: Calling sensor_early_init ***
m[   72.463256] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   72.463261] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   72.463268] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   72.463274] ispcore_slake_module: VIC device=85634000, state=1ispcore_slake_module: Processing subdevices
[   72.463283] *** DEBUG: isp_dev=80530000, isp_dev->subdevs=80533274 ***<6>[   72.463291] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   72.463297] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   72.463304] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   72.463308] ispcore_slake_module: CSI slake success
[   72.463313] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   72.463319] *** tx_isp_vic_slake_subdev: ENTRY - sd=85634000 ***
[   72.463326] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85634000, current state=1 ***
[   72.463332] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   72.463338] ispcore_slake_module: VIC slake success
[   72.463342] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   72.463348] ispcore_slake_module: Managing ISP clocks
[   72.463352] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   72.463360] ispcore_slake_module: Complete, result=0<6>[   72.463365] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   72.463370] *** tx_isp_core_probe: Core device setup complete ***
[   72.463376] ***   - Core device: 85634400 ***
[   72.463381] ***   - Channel count: 6 ***
[   72.463387] ***   - Linked to ISP device: 80530000 ***
[   72.463392] *** tx_isp_core_probe: Initializing core tuning system ***
[   72.463398] isp_core_tuning_init: Initializing tuning data structure
[   72.463410] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   72.463416] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   72.463421] *** SAFE: mode_flag properly initialized using struct member access ***
[   72.463426] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   72.463432] *** tx_isp_core_probe: Set platform driver data ***
[   72.463437] *** tx_isp_core_probe: Set global core device reference ***
[   72.463442] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   72.463448] ***   - Core device: 85634400 ***
[   72.463453] ***   - Tuning device: 84bf6000 ***
[   72.463458] *** tx_isp_core_probe: Creating frame channel devices ***
[   72.463464] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   72.470279] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   72.472845] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   72.475444] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   72.480399] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   72.480410] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   72.480415] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   72.480420] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   72.480426] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   72.480435] tisp_code_create_tuning_node: Allocated dynamic major 251
[   72.490522] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   72.490533] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   72.490539] *** tx_isp_core_probe: Core probe completed successfully ***
[   72.490559] *** Platform device 4 (isp-m0) registered successfully ***
[   72.490565] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   72.490587] *** Created /proc/jz/isp directory ***
[   72.490595] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   72.490604] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   72.490610] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   72.490618] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684038 ***
[   72.490625] *** PROC ENTRY FIX: Using ISP device 80530000 instead of VIC device 85634000 for isp-w02 ***
[   72.490634] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   72.490640] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   72.490648] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   72.490658] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   72.490667] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   72.490672] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   72.490678] *** Misc device registration handled via main tx-isp device ***
[   72.490683] *** Misc device registration handled via main tx-isp device ***
[   72.490688] *** Misc device registration handled via main tx-isp device ***
[   72.490694] *** Misc device registration handled via main tx-isp device ***
[   72.490699] *** Misc device registration handled via main tx-isp device ***
[   72.490705] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   72.490713] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   72.490721] *** Frame channel 1 initialized: 640x360, state=2 ***
[   72.490726] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   72.490734] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85634000 ***
[   72.490739] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   72.490744] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   72.490752] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   72.490758] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   72.490764] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   72.490770] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   72.490775] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   72.490780] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   72.490786] *** PROBE: Binary Ninja reference implementation complete ***
[   72.493344] *** tx_isp_init: Platform device and driver registered successfully ***
[   72.533078] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   72.534915] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 160.000 ms)
[   72.534956] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 160.000 ms)
[   72.534966] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 160.000 ms)
[   73.440330] === gc2053 SENSOR MODULE INIT ===
[   73.450434] gc2053 I2C driver registered, waiting for device creation by ISP
[   76.084905] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   76.084919] === ISP Subdevice Array Status ===
[   76.084928]   [0]: isp-w00 (sd=85219800)
[   76.084935]   [1]: isp-w02 (sd=85634000)
[   76.084941]   [2]: isp-w01 (sd=80551000)
[   76.084947]   [3]: isp-m0 (sd=85634400)
[   76.084953]   [4]: (empty)
[   76.084958]   [5]: (empty)
[   76.084963]   [6]: (empty)
[   76.084968]   [7]: (empty)
[   76.084973]   [8]: (empty)
[   76.084978]   [9]: (empty)
[   76.084983]   [10]: (empty)
[   76.084988]   [11]: (empty)
[   76.084993]   [12]: (empty)
[   76.084998]   [13]: (empty)
[   76.085003]   [14]: (empty)
[   76.085008]   [15]: (empty)
[   76.085013] === End Subdevice Array ===
[   76.085019] *** tx_isp_open: Found core subdev 85634400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   76.085027] *** DEBUG: core_sd->dev_priv=85634400, core_sd->host_priv=85634400 ***
[   76.085033] *** DEBUG: core_sd->pdev=c06b6090, core_sd->ops=c06b67b8 ***
[   76.085040] *** ispcore_core_ops_init: ENTRY - sd=85634400, on=1 ***
[   76.085047] *** ispcore_core_ops_init: sd->dev_priv=85634400, sd->host_priv=85634400 ***
[   76.085054] *** ispcore_core_ops_init: sd->pdev=c06b6090, sd->ops=c06b67b8 ***
[   76.085060] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   76.085066] *** ispcore_core_ops_init: ISP device=80530000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   76.085074] *** tx_isp_get_sensor: Searching subdev array for sensors ***
	[   76.085080] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   76.085085] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   76.085091] *** ispcore_core_ops_init: s0 (core_dev) = 85634400 from sd->host_priv ***
[   76.085098] ispcore_core_ops_init: core_dev=85634400, vic_dev=85634000, vic_state=1
[   76.085103] ispcore_core_ops_init: Complete, result=0<6>[   76.085109] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   76.085114] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   76.085457] ISP IOCTL: cmd=0x805056c1 arg=0x770f5d60
[   76.085473] subdev_sensor_ops_ioctl: cmd=0x2000000
[   76.085479] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   76.085485] *** Creating I2C sensor device on adapter 0 ***
[   76.085493] *** Creating I2C device: gc2053 at 0x37 ***
[   76.085498] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   76.085506] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   76.085511] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   76.088322] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   76.093705] === GC2053 SENSOR PROBE START ===
[   76.093721] sensor_probe: client=85560d00, addr=0x37, adapter=84074c10 (i2c0)
[   76.093727] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   76.093733] Requesting reset GPIO 18
[   76.093741] GPIO reset sequence: HIGH -> LOW -> HIGH
[   76.323520] GPIO reset sequence completed successfully
[   76.323533] === GPIO INITIALIZATION COMPLETE ===
[   76.323543] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   76.323559] sensor_probe: data_interface=1, sensor_max_fps=30
[   76.323564] sensor_probe: MIPI 30fps
[   76.323571] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   76.323579] *** tx_isp_subdev_init: pdev=c06e0168, sd=80521400, ops=c06e0248 ***
[   76.323585] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[   76.323592] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[   76.323598] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[   76.323605] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[   76.323612] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[   76.323618] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   76.323625] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=80521400 ***
[   76.323632] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[   76.323637] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   76.323643] tx_isp_module_init: Module initialized for (null)
[   76.323649] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   76.323657] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=80521400, ourISPdev=80530000 ***
[   76.323665] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80530000 ***
[   76.323671] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   76.323675] *** DEBUG: About to check device name matches ***
[   76.323683] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   76.323689] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   76.323695] *** SENSOR subdev: 80521400, ops: c06e0248 ***
[   76.323701] *** SENSOR ops->sensor: c06e025c ***
[   76.323707] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   76.323712] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   76.323786] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   76.323794] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   76.323800] sensor_probe: I2C client association complete
[   76.323809]   sd=80521400, client=85560d00, addr=0x37, adapter=i2c0
[   76.323814] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   76.323822] sensor_read: reg=0xf0, client=85560d00, adapter=i2c0, addr=0x37
[   76.324319] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   76.324327] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   76.324332] *** SUCCESS: I2C communication working after GPIO reset! ***
[   76.324340] sensor_read: reg=0xf1, client=85560d00, adapter=i2c0, addr=0x37
[   76.324826] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   76.324833] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   76.324839] === I2C COMMUNICATION TEST COMPLETE ===
[   76.324846] Registering gc2053 with ISP framework (sd=80521400, sensor=80521400)
[   76.324851] gc2053 registered with ISP framework successfully
[   76.324873] *** MIPS-SAFE: I2C device created successfully at 0x85560d00 ***
[   76.324881] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   76.324887] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   76.324893] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   76.324900] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   76.324935] ISP IOCTL: cmd=0xc050561a arg=0x7f8982a8
[   76.324942] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   76.324949] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   76.324957] ISP IOCTL: cmd=0xc050561a arg=0x7f8982a8
[   76.324962] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   76.324968] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   76.324976] ISP IOCTL: cmd=0xc0045627 arg=0x7f898300
[   76.324987] ISP IOCTL: cmd=0x800856d5 arg=0x7f8982f8
[   76.324992] TX_ISP_GET_BUF: IOCTL handler called
[   76.324999] TX_ISP_GET_BUF: core_dev=85634400, isp_dev=80530000
[   76.325005] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   76.325012] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   76.399869] ISP IOCTL: cmd=0x800856d4 arg=0x7f8982f8
[   76.399883] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   76.403574] ISP IOCTL: cmd=0x40045626 arg=0x7f898310
[   76.403589] subdev_sensor_ops_ioctl: cmd=0x2000003
[   76.403595] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   76.403601] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   76.403607] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   76.403616] ISP IOCTL: cmd=0x80045612 arg=0x0
[   76.403623] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   76.403629] === ISP Subdevice Array Status ===
[   76.403637]   [0]: isp-w00 (sd=85219800)
[   76.403643]   [1]: isp-w02 (sd=85634000)
[   76.403650]   [2]: isp-w01 (sd=80551000)
[   76.403657]   [3]: isp-m0 (sd=85634400)
[   76.403663]   [4]: gc2053 (sd=80521400)
[   76.403670]   [5]: gc2053 (sd=80521400)
[   76.403675]   [6]: (empty)
[   76.403680]   [7]: (empty)
[   76.403685]   [8]: (empty)
[   76.403690]   [9]: (empty)
[   76.403695]   [10]: (empty)
[   76.403700]   [11]: (empty)
[   76.403705]   [12]: (empty)
[   76.403710]   [13]: (empty)
[   76.403715]   [14]: (empty)
[   76.403720]   [15]: (empty)
[   76.403725] === End Subdevice Array ===
[   76.403730] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   76.403735] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   76.403741] *** ispcore_activate_module: Fixed for our struct layouts ***
[   76.403747] *** VIC device in state 1, proceeding with activation ***
[   76.403753] *** CLOCK CONFIGURATION SECTION: clk_array=8053b000, clk_count=2 ***
[   76.403761] Clock 0 set to 100000000 Hz
[   76.403767] Clock 0 enabled
[   76.403773] Clock 1 set to 100000000 Hz
[   76.403778] Clock 1 enabled
[   76.403783] *** SUBDEVICE VALIDATION SECTION ***
[   76.403787] VIC device state set to 2 (activated)
[   76.403793] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   76.403798] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   76.403803] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   76.403808] *** SUBDEVICE INITIALIZATION LOOP ***
[   76.403813] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***

[   76.403820] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   76.403827] *** SENSOR_INIT: gc2053 enable=1 ***
[   76.403835] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   76.403842] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[   76.403851] sensor_write: reg=0xfe val=0x80, client=85560d00, adapter=i2c0, addr=0x37
[   76.404171] sensor_write: reg=0xfe val=0x80 SUCCESS
[   76.404179] sensor_write_array: reg[1] 0xfe=0x80 OK
[   76.404187] sensor_write: reg=0xfe val=0x80, client=85560d00, adapter=i2c0, addr=0x37
[   76.404507] sensor_write: reg=0xfe val=0x80 SUCCESS
[   76.404514] sensor_write_array: reg[2] 0xfe=0x80 OK
[   76.404523] sensor_write: reg=0xfe val=0x80, client=85560d00, adapter=i2c0, addr=0x37
[   76.404837] sensor_write: reg=0xfe val=0x80 SUCCESS
[   76.404843] sensor_write_array: reg[3] 0xfe=0x80 OK
[   76.404852] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   76.405165] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.405172] sensor_write_array: reg[4] 0xfe=0x00 OK
[   76.405180] sensor_write: reg=0xf2 val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   76.405493] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   76.405500] sensor_write_array: reg[5] 0xf2=0x00 OK
[   76.405508] sensor_write: reg=0xf3 val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   76.405821] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   76.405828] sensor_write_array: reg[6] 0xf3=0x00 OK
[   76.405837] sensor_write: reg=0xf4 val=0x36, client=85560d00, adapter=i2c0, addr=0x37
[   76.406149] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   76.406157] sensor_write_array: reg[7] 0xf4=0x36 OK
[   76.406165] sensor_write: reg=0xf5 val=0xc0, client=85560d00, adapter=i2c0, addr=0x37
[   76.407047] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   76.407055] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   76.407063] sensor_write: reg=0xf6 val=0x44, client=85560d00, adapter=i2c0, addr=0x37
[   76.407411] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   76.407423] sensor_write_array: reg[9] 0xf6=0x44 OK
[   76.407433] sensor_write: reg=0xf7 val=0x01, client=85560d00, adapter=i2c0, addr=0x37
[   76.413545] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   76.413558] sensor_write_array: reg[10] 0xf7=0x01 OK
[   76.413569] sensor_write: reg=0xf8 val=0x68, client=85560d00, adapter=i2c0, addr=0x37
[   76.413885] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   76.413894] sensor_write: reg=0xf9 val=0x40, client=85560d00, adapter=i2c0, addr=0x37
[   76.414211] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   76.414219] sensor_write: reg=0xfc val=0x8e, client=85560d00, adapter=i2c0, addr=0x37
[   76.414533] sensor_write: reg=0xfc val=0x8e SUCCESS
[   76.414542] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   76.414855] sensor_write: reg=0xfe val=0x00 SUCCESS
[   76.414864] sensor_write: reg=0x87 val=0x18, client=85560d00, adapter=i2c0, addr=0x37
[   76.415177] sensor_write: reg=0x87 val=0x18 SUCCESS
[   76.415185] sensor_write: reg=0xee val=0x30, client=85560d00, adapter=i2c0, addr=0x37
[   76.415499] sensor_write: reg=0xee val=0x30 SUCCESS
[   76.415507] sensor_write: reg=0xd0 val=0xb7, client=85560d00, adapter=i2c0, addr=0x37
[   76.415820] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   76.415829] sensor_write: reg=0x03 val=0x04, client=85560d00, adapter=i2c0, addr=0x37
[   76.416146] sensor_write: reg=0x03 val=0x04 SUCCESS
[   76.416155] sensor_write: reg=0x04 val=0x60, client=85560d00, adapter=i2c0, addr=0x37
[   76.416467] sensor_write: reg=0x04 val=0x60 SUCCESS
[   76.416476] sensor_write: reg=0x05 val=0x04, client=85560d00, adapter=i2c0, addr=0x37
[   76.416789] sensor_write: reg=0x05 val=0x04 SUCCESS
[   76.416797] sensor_write: reg=0x06 val=0x4c, client=85560d00, adapter=i2c0, addr=0x37
[   76.417165] sensor_write: reg=0x06 val=0x4c SUCCESS
[   76.417175] sensor_write: reg=0x07 val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   76.417487] sensor_write: reg=0x07 val=0x00 SUCCESS
[   76.417496] sensor_write: reg=0x08 val=0x11, client=85560d00, adapter=i2c0, addr=0x37
[   76.417809] sensor_write: reg=0x08 val=0x11 SUCCESS
[   76.417818] sensor_write: reg=0x09 val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   76.418131] sensor_write: reg=0x09 val=0x00 SUCCESS
[   76.418139] sensor_write: reg=0x0a val=0x02, client=85560d00, adapter=i2c0, addr=0x37
[   76.418452] sensor_write: reg=0x0a val=0x02 SUCCESS
[   76.418461] sensor_write: reg=0x0b val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   76.418773] sensor_write: reg=0x0b val=0x00 SUCCESS
[   76.418782] sensor_write: reg=0x0c val=0x02, client=85560d00, adapter=i2c0, addr=0x37
[   76.419095] sensor_write: reg=0x0c val=0x02 SUCCESS
[   76.419103] sensor_write: reg=0x0d val=0x04, client=85560d00, adapter=i2c0, addr=0x37
[   76.421743] sensor_write: reg=0x0d val=0x04 SUCCESS
[   76.421755] sensor_write: reg=0x0e val=0x40, client=85560d00, adapter=i2c0, addr=0x37
[   76.422075] sensor_write: reg=0x0e val=0x40 SUCCESS
[   76.422084] sensor_write: reg=0x12 val=0xe2, client=85560d00, adapter=i2c0, addr=0x37
[   76.422396] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   76.422405] sensor_write: reg=0x13 val=0x16, client=85560d00, adapter=i2c0, addr=0x37
[   76.422719] sensor_write: reg=0x13 val=0x16 SUCCESS
[   76.422727] sensor_write: reg=0x19 val=0x0a, client=85560d00, adapter=i2c0, addr=0x37
[   76.423041] sensor_write: reg=0x19 val=0x0a SUCCESS
[   76.423049] sensor_write: reg=0x21 val=0x1c, client=85560d00, adapter=i2c0, addr=0x37
[   76.423361] sensor_write: reg=0x21 val=0x1c SUCCESS
[   76.423369] sensor_write: reg=0x28 val=0x0a, client=85560d00, adapter=i2c0, addr=0x37
[   76.423817] sensor_write: reg=0x28 val=0x0a SUCCESS
[   76.423966] sensor_write: reg=0x29 val=0x24, client=85560d00, adapter=i2c0, addr=0x37
[   76.424670] sensor_write: reg=0x29 val=0x24 SUCCESS
[   76.424685] sensor_write: reg=0x2b val=0x04, client=85560d00, adapter=i2c0, addr=0x37
[   76.424998] sensor_write: reg=0x2b val=0x04 SUCCESS
[   76.425007] sensor_write: reg=0x32 val=0xf8, client=85560d00, adapter=i2c0, addr=0x37
[   76.427262] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   76.427275] sensor_write: reg=0x37 val=0x03, client=85560d00, adapter=i2c0, addr=0x37
[   76.427591] sensor_write: reg=0x37 val=0x03 SUCCESS
[   76.427599] sensor_write: reg=0x39 val=0x15, client=85560d00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[   76.841971] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   76.841976] tiziano_sharpen_init: Sharpening initialized successfully
[   76.841982] tiziano_sdns_init: Initializing SDNS processing
[   76.841990] tiziano_sdns_init: Using linear SDNS parameters
[   76.841995] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   76.842002] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   76.842008] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   76.842040] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   76.842047] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   76.842052] tiziano_sdns_init: SDNS processing initialized successfully
[   76.842059] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   76.842064] tiziano_mdns_init: Using linear MDNS parameters
[   76.842074] tiziano_mdns_init: MDNS processing initialized successfully
[   76.842080] tiziano_clm_init: Initializing CLM processing
[   76.842085] tiziano_dpc_init: Initializing DPC processing
[   76.842090] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   76.842096] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   76.842103] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   76.842108] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   76.842123] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   76.842130] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   76.842135] tiziano_hldc_init: Initializing HLDC processing
[   76.842142] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   76.842148] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   76.842154] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   76.842162] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   76.842168] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   76.842175] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   76.842182] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   76.842189] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   76.842196] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   76.842202] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   76.842209] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   76.842216] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   76.842223] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   76.842228] tiziano_adr_params_refresh: Refreshing ADR parameters
[   76.842234] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   76.842240] tiziano_adr_params_init: Initializing ADR parameter arrays
[   76.842246] tisp_adr_set_params: Writing ADR parameters to registers
[   76.842278] tisp_adr_set_params: ADR parameters written to hardware
[   76.842284] tisp_event_set_cb: Setting callback for event 18
[   76.842291] tisp_event_set_cb: Event 18 callback set to c0686148
[   76.842296] tisp_event_set_cb: Setting callback for event 2
[   76.842303] tisp_event_set_cb: Event 2 callback set to c0684c4c
[   76.842308] tiziano_adr_init: ADR processing initialized successfully
[   76.842314] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   76.842320] tiziano_bcsh_init: Initializing BCSH processing
[   76.842325] tiziano_ydns_init: Initializing YDNS processing
[   76.842330] tiziano_rdns_init: Initializing RDNS processing
[   76.842335] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   76.842340] tisp_event_init: Initializing ISP event system
[   76.842348] tisp_event_init: SAFE event system initialized with 20 nodes
[   76.842353] tisp_event_set_cb: Setting callback for event 4
[   76.842360] tisp_event_set_cb: Event 4 callback set to c0684c78
[   76.842365] tisp_event_set_cb: Setting callback for event 5
[   76.842371] tisp_event_set_cb: Event 5 callback set to c0685140
[   76.842377] tisp_event_set_cb: Setting callback for event 7
[   76.842383] tisp_event_set_cb: Event 7 callback set to c0684d0c
[   76.842389] tisp_event_set_cb: Setting callback for event 9
[   76.842395] tisp_event_set_cb: Event 9 callback set to c0684d94
[   76.842401] tisp_event_set_cb: Setting callback for event 8
[   76.842407] tisp_event_set_cb: Event 8 callback set to c0684e58
[   76.842412] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   76.842418] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   76.842424] tisp_param_operate_init: Initializing parameter operations
[   76.842432] tisp_netlink_init: Initializing netlink communication
[   76.842437] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   76.842468] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   76.842478] tisp_netlink_init: Netlink socket created successfully
[   76.842484] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   76.842490] tisp_code_create_tuning_node: Device already created, skipping
[   76.842496] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   76.842502] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   76.842508] *** ispcore_core_ops_init: Second tisp_init completed ***
[   76.842514] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   76.842522] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   76.842530] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   76.842536] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   76.842541] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   76.842547] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   76.842552] ispcore_core_ops_init: Complete, result=0<6>[   76.842559] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   76.842566] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   76.842572] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.842582] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   76.842588] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   76.842594] VIN: tx_isp_vin_init: a0 (sensor) = 80521400
[   76.842600] VIN: tx_isp_vin_init: using VIN device from global ISP: 80551000
[   76.842607] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   76.842614] *** SENSOR_INIT: gc2053 enable=1 ***
[   76.842621] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   76.842627] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   76.842633] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   76.842638] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   76.842644] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   76.842650] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   76.842657] *** vic_core_ops_init: ENTRY - sd=85634000, enable=1 ***
[   76.842664] *** vic_core_ops_init: vic_dev=85634000, current state check ***
[   76.842670] *** vic_core_ops_init: current_state=3, enable=1 ***
[   76.842676] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   76.842684] csi_core_ops_init: sd=85219800, csi_dev=85219800, enable=1
[   76.842689] *** VIC device final state set to 2 (fully activated) ***
[   76.842695] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   76.842701] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   76.842706] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   76.842713] *** vic_core_ops_init: ENTRY - sd=85634000, enable=1 ***
[   76.842719] *** vic_core_ops_init: vic_dev=85634000, current state check ***
[   76.842726] *** vic_core_ops_init: current_state=2, enable=1 ***
[   76.842731] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   76.842737] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   76.842742] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   76.842748] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   76.842754] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   76.842762] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   76.842768] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   76.842773] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   76.842779] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   76.842786] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   76.842791] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   76.842798] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   76.842805] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   76.842811] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   76.842816] *** tx_vic_enable_irq: completed successfully ***
[   76.842822] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   76.842828] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   76.842834] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   76.842842] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   76.842850] csi_core_ops_init: sd=85219800, csi_dev=85219800, enable=1
[   76.842855] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   76.842860] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   76.842866] *** vic_core_ops_init: ENTRY - sd=85634000, enable=1 ***
[   76.842872] *** vic_core_ops_init: vic_dev=85634000, current state check ***
[   76.842879] *** vic_core_ops_init: current_state=3, enable=1 ***
[   76.842884] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   76.842889] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   76.842896] *** ispcore_core_ops_init: ENTRY - sd=85634400, on=1 ***
[   76.842904] *** ispcore_core_ops_init: sd->dev_priv=85634400, sd->host_priv=85634400 ***
[   76.842910] *** ispcore_core_ops_init: sd->pdev=c06b6090, sd->ops=c06b67b8 ***
[   76.842916] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   76.842921] *** ispcore_core_ops_init: ISP device=80530000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   76.842929] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.842936] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   76.842943] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   76.842948] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   76.842954] *** ispcore_core_ops_init: s0 (core_dev) = 85634400 from sd->host_priv ***
[   76.842961] ispcore_core_ops_init: core_dev=85634400, vic_dev=85634000, vic_state=3
[   76.842966] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   76.842974] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   76.842982] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.842990] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   76.842996] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   76.843002] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   76.843006] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   76.843012] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   76.843018] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   76.843025] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   76.843031] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   76.843036] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   76.843042] tisp_event_init: Initializing ISP event system
[   76.843048] tisp_event_init: SAFE event system initialized with 20 nodes
[   76.843054] tisp_event_set_cb: Setting callback for event 4
[   76.843060] tisp_event_set_cb: Event 4 callback set to c0684c78
[   76.843066] tisp_event_set_cb: Setting callback for event 5
[   76.843072] tisp_event_set_cb: Event 5 callback set to c0685140
[   76.843078] tisp_event_set_cb: Setting callback for event 7
[   76.843084] tisp_event_set_cb: Event 7 callback set to c0684d0c
[   76.843090] tisp_event_set_cb: Setting callback for event 9
[   76.843096] tisp_event_set_cb: Event 9 callback set to c0684d94
[   76.843102] tisp_event_set_cb: Setting callback for event 8
[   76.843108] tisp_event_set_cb: Event 8 callback set to c0684e58
[   76.843115] *** system_irq_func_set: Registered handler c067d72c at index 13 ***
[   76.853579] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   76.853596] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   76.853603] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   76.853610] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   76.853617] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   76.853624] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   76.853630] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   76.853638] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   76.853644] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   76.853651] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   76.853658] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   76.853665] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   76.853672] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   76.853679] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   76.853686] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   76.853692] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   76.853699] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   76.853704] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   76.853711] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   76.853718] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   76.853725] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   76.853732] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   76.853737] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   76.853742] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   76.853749] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   76.853756] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   76.853763] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   76.853770] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   76.853776] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   76.853783] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   76.853790] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   76.853797] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   76.853802] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   76.853809] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   76.853816] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   76.853823] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   76.853830] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   76.853836] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   76.853843] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   76.853850] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   76.853856] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   76.853862] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   76.853869] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   76.853875] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   76.853884] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   76.853890] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   76.853897] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   76.853904] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   76.853909] *** tisp_init: ISP control register set to enable processing pipeline ***
[   76.853916] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   76.853922] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   76.853928] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   76.853934] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   76.853940] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   76.853946] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   76.853957] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80530000 ***
[   76.861408] *** isp_irq_handle: IRQ 37 received, dev_id=80530000 ***
[   76.861414] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   76.869129] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80530000 ***
[   76.876585] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   76.884293] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   76.891828] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   76.898020] *** ISP CORE FALLBACK: core[9a70]=0x00000001 core[9a7c]=0x00000001 -> calling vic_framedone_irq_function ***
[   76.898028] *** VIC FRAME DONE: Frame completion signaled ***
[   76.898034] *** ISP CORE FALLBACK: Cleared [9a70]/[9a7c] and reasserted gate [9ac0]/[9ac8] ***
[   76.898041] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   76.906121] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685e50 ***
[   76.914373] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   76.923618] ae0_interrupt_static: Processing AE0 static interrupt
[   76.923625] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   76.923630] ae0_interrupt_static: AE0 static interrupt processed
[   76.923637] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   76.931798] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   76.966735] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4590.000 ms)
[   76.966750] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4590.000 ms)
[   76.966766] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   76.968899] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 180.000 ms)
[   76.968910] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 180.000 ms)
[   77.033342] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   77.033473] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   77.033482] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   77.033488] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   77.033494] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   77.033502] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   77.033508] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   77.033515] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   77.033522] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   77.033529] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   77.033534] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   77.033541] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   77.033548] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   77.033590] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   77.033599] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   77.033606] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   77.033612] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   77.033619] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   77.033628] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   77.033635] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   77.033642] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   77.033648] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   77.033655] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   77.033662] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   77.033668] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   77.033673] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   77.033678] *** This should eliminate green frames by enabling proper color processing ***
[   77.033685] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   77.033692] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   77.033698] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   77.033705] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   77.033712] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   77.033718] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   77.033725] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   77.033732] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   77.033738] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   77.033744] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   77.033749] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   77.033754] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   77.033760] *** tisp_init: Standard tuning parameters loaded successfully ***
[   77.033765] *** tisp_init: Custom tuning parameters loaded successfully ***
[   77.033772] tisp_set_csc_version: Setting CSC version 0
[   77.033778] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   77.033785] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   77.033790] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   77.033797] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   77.033804] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   77.033810] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   77.033815] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   77.033822] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   77.033828] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   77.033834] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   77.033840] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   77.033846] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   77.033852] *** tisp_init: ISP processing pipeline fully enabled ***
[   77.033858] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   77.033865] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   77.033870] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   77.033878] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   77.033884] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   77.033889] tisp_init: ISP memory buffers configured
[   77.033894] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   77.033902] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   77.033910] tiziano_ae_params_refresh: Refreshing AE parameters
[   77.033922] tiziano_ae_params_refresh: AE parameters refreshed
[   77.033928] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   77.033934] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   77.033939] tiziano_ae_para_addr: Setting up AE parameter addresses
[   77.033944] tiziano_ae_para_addr: AE parameter addresses configured
[   77.033951] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   77.033958] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   77.033965] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   77.033972] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   77.033979] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   77.033986] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   77.033992] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   77.034000] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b77c814 (Binary Ninja EXACT) ***
[   77.034006] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   77.034013] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   77.034020] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   77.034027] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   77.034033] tiziano_ae_set_hardware_param: Parameters written to AE0
[   77.034039] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   77.034046] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   77.034052] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   77.034059] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   77.034066] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   77.034072] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   77.034079] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   77.034086] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   77.034092] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   77.034098] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   77.034105] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   77.034112] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   77.034118] tiziano_ae_set_hardware_param: Parameters written to AE1
[   77.034123] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   77.034131] *** system_irq_func_set: Registered handler c0685e50 at index 10 ***
[   77.052092] *** system_irq_func_set: Registered handler c0685f44 at index 27 ***
[   77.072280] *** system_irq_func_set: Registered handler c0685e50 at index 26 ***
[   77.079939] *** system_irq_func_set: Registered handler c068602c at index 29 ***
[   77.097720] *** system_irq_func_set: Registered handler c0685fb8 at index 28 ***
[   77.113612] *** system_irq_func_set: Registered handler c06860a0 at index 30 ***
[   77.132062] *** system_irq_func_set: Registered handler c06860f4 at index 20 ***
[   77.144312] *** system_irq_func_set: Registered handler c0686148 at index 18 ***
[   77.152303] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 180.000 ms)
[   77.152317] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 180.000 ms)
[   77.162406] *** system_irq_func_set: Registered handler c068619c at index 31 ***
[   77.182593] *** system_irq_func_set: Registered handler c06861f0 at index 11 ***
[   77.192673] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   77.192693] tiziano_deflicker_expt: Generated 119 LUT entries
[   77.192699] tisp_event_set_cb: Setting callback for event 1
[   77.192706] tisp_event_set_cb: Event 1 callback set to c0685a50
[   77.192712] tisp_event_set_cb: Setting callback for event 6
[   77.192718] tisp_event_set_cb: Event 6 callback set to c0684fb0
[   77.192724] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   77.192730] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   77.192737] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   77.192744] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   77.192751] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   77.192756] tiziano_awb_init: AWB hardware blocks enabled
[   77.192761] tiziano_gamma_init: Initializing Gamma processing
[   77.192767] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   77.192827] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   77.192832] tiziano_gib_init: Initializing GIB processing
[   77.192837] tiziano_lsc_init: Initializing LSC processing
[   77.192843] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   77.192849] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   77.192856] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   77.192863] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   77.192869] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   77.192925] tiziano_ccm_init: Initializing Color Correction Matrix
[   77.192931] tiziano_ccm_init: Using linear CCM parameters
[   77.192936] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   77.192943] jz_isp_ccm: EV=64, CT=9984
[   77.192949] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   77.192955] cm_control: saturation=128
[   77.192961] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   77.192967] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   77.192973] tiziano_ccm_init: CCM initialized successfully
[   77.192978] tiziano_dmsc_init: Initializing DMSC processing
[   77.192983] tiziano_sharpen_init: Initializing Sharpening
[   77.192989] tiziano_sharpen_init: Using linear sharpening parameters
[   77.192995] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   77.193001] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   77.193007] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   77.193034] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   77.193041] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   77.193047] tiziano_sharpen_init: Sharpening initialized successfully
[   77.193052] tiziano_sdns_init: Initializing SDNS processing
[   77.193060] tiziano_sdns_init: Using linear SDNS parameters
[   77.193065] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   77.193073] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   77.193078] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   77.193111] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   77.193118] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   77.193123] tiziano_sdns_init: SDNS processing initialized successfully
[   77.193130] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   77.193135] tiziano_mdns_init: Using linear MDNS parameters
[   77.193145] tiziano_mdns_init: MDNS processing initialized successfully
[   77.193151] tiziano_clm_init: Initializing CLM processing
[   77.193156] tiziano_dpc_init: Initializing DPC processing
[   77.193161] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   77.193167] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   77.193175] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   77.193180] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   77.193195] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   77.193201] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   77.193207] tiziano_hldc_init: Initializing HLDC processing
[   77.193213] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   77.193220] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   77.193227] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   77.193233] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   77.193241] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   77.193247] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   77.193254] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   77.193261] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   77.193268] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   77.193275] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   77.193281] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   77.193289] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   77.193295] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   77.193301] tiziano_adr_params_refresh: Refreshing ADR parameters
[   77.193307] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   77.193312] tiziano_adr_params_init: Initializing ADR parameter arrays
[   77.193319] tisp_adr_set_params: Writing ADR parameters to registers
[   77.193351] tisp_adr_set_params: ADR parameters written to hardware
[   77.193357] tisp_event_set_cb: Setting callback for event 18
[   77.193364] tisp_event_set_cb: Event 18 callback set to c0686148
d[   77.193370] tisp_event_set_cb: Setting callback for event 2
[   77.193376] tisp_event_set_cb: Event 2 callback set to c0684c4c
[   77.193381] tiziano_adr_init: ADR processing initialized successfully
[   77.193388] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   77.193393] tiziano_bcsh_init: Initializing BCSH processing
[   77.193398] tiziano_ydns_init: Initializing YDNS processing
[   77.193403] tiziano_rdns_init: Initializing RDNS processing
[   77.193409] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   77.193422] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1190000 (Binary Ninja EXACT) ***
[   77.193430] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1191000 (Binary Ninja EXACT) ***
[   77.193437] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1192000 (Binary Ninja EXACT) ***
[   77.193444] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1193000 (Binary Ninja EXACT) ***
[   77.193451] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1194000 (Binary Ninja EXACT) ***
[   77.193458] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1194800 (Binary Ninja EXACT) ***
[   77.193465] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1195000 (Binary Ninja EXACT) ***
[   77.193472] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1195800 (Binary Ninja EXACT) ***
[   77.193479] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   77.193485] *** tisp_init: AE0 buffer allocated at 0x01190000 ***
[   77.193491] *** CRITICAL FIX: data_b2f3c initialized to 0x81190000 (prevents stack corruption) ***
[   77.193499] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1198000 (Binary Ninja EXACT) ***
[   77.193506] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1199000 (Binary Ninja EXACT) ***
[   77.193513] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x119a000 (Binary Ninja EXACT) ***
[   77.193520] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x119b000 (Binary Ninja EXACT) ***
[   77.193527] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x119c000 (Binary Ninja EXACT) ***
[   77.193534] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x119c800 (Binary Ninja EXACT) ***
[   77.193541] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x119d000 (Binary Ninja EXACT) ***
[   77.193548] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x119d800 (Binary Ninja EXACT) ***
[   77.193555] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   77.193561] *** tisp_init: AE1 buffer allocated at 0x01198000 ***
[   77.193566] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   77.193603] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   77.193612] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   77.193617] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   77.193625] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   77.193630] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   77.193637] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   77.193645] tiziano_ae_params_refresh: Refreshing AE parameters
[   77.193656] tiziano_ae_params_refresh: AE parameters refreshed
[   77.193662] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   77.193668] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   77.193673] tiziano_ae_para_addr: Setting up AE parameter addresses
[   77.193679] tiziano_ae_para_addr: AE parameter addresses configured
[   77.193685] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   77.193692] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   77.193699] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   77.193706] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   77.193713] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   77.193720] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   77.193727] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   77.193733] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b77c814 (Binary Ninja EXACT) ***
[   77.193741] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   77.193747] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   77.193754] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   77.193761] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   77.193767] tiziano_ae_set_hardware_param: Parameters written to AE0
[   77.193773] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   77.193779] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   77.193786] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   77.193793] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   77.193799] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   77.193806] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   77.193812] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   77.193819] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   77.193825] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   77.193832] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   77.193839] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   77.193845] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   77.193851] tiziano_ae_set_hardware_param: Parameters written to AE1
[   77.193857] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   77.193865] *** system_irq_func_set: Registered handler c0685e50 at index 10 ***
[   77.201493] *** system_irq_func_set: Registered handler c0685f44 at index 27 ***
[   77.226443] *** system_irq_func_set: Registered handler c0685e50 at index 26 ***
[   77.243630] *** system_irq_func_set: Registered handler c068602c at index 29 ***
[   77.256475] *** system_irq_func_set: Registered handler c0685fb8 at index 28 ***
[   77.270457] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[   77.270471] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[   77.273530] *** system_irq_func_set: Registered handler c06860a0 at index 30 ***
[   77.291383] *** system_irq_func_set: Registered handler c06860f4 at index 20 ***
[   77.311595] *** system_irq_func_set: Registered handler c0686148 at index 18 ***
[   77.321675] *** system_irq_func_set: Registered handler c068619c at index 31 ***
[   77.341907] *** system_irq_func_set: Registered handler c06861f0 at index 11 ***
[   77.351989] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   77.352009] tiziano_deflicker_expt: Generated 119 LUT entries
[   77.352015] tisp_event_set_cb: Setting callback for event 1
[   77.352022] tisp_event_set_cb: Event 1 callback set to c0685a50
[   77.352027] tisp_event_set_cb: Setting callback for event 6
[   77.352034] tisp_event_set_cb: Event 6 callback set to c0684fb0
[   77.352040] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   77.352045] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   77.352053] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   77.352060] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   77.352067] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   77.352072] tiziano_awb_init: AWB hardware blocks enabled
[   77.352077] tiziano_gamma_init: Initializing Gamma processing
[   77.352083] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   77.352143] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   77.352148] tiziano_gib_init: Initializing GIB processing
[   77.352153] tiziano_lsc_init: Initializing LSC processing
[   77.352159] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   77.352165] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   77.352172] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   77.352179] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   77.352185] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   77.352241] tiziano_ccm_init: Initializing Color Correction Matrix
[   77.352247] tiziano_ccm_init: Using linear CCM parameters
[   77.352253] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   77.352259] jz_isp_ccm: EV=64, CT=9984
[   77.352265] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   77.352271] cm_control: saturation=128
[   77.352277] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   77.352283] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   77.352289] tiziano_ccm_init: CCM initialized successfully
[   77.352293] tiziano_dmsc_init: Initializing DMSC processing
[   77.352299] tiziano_sharpen_init: Initializing Sharpening
[   77.352304] tiziano_sharpen_init: Using linear sharpening parameters
[   77.352310] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   77.352317] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   77.352323] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   77.352349] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   77.352356] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   77.352361] tiziano_sharpen_init: Sharpening initialized successfully
[   77.352367] tiziano_sdns_init: Initializing SDNS processing
[   77.352375] tiziano_sdns_init: Using linear SDNS parameters
[   77.352381] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   77.352387] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   77.352393] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   77.352426] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   77.352433] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   77.352439] tiziano_sdns_init: SDNS processing initialized successfully
[   77.352445] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   77.352451] tiziano_mdns_init: Using linear MDNS parameters
[   77.352461] tiziano_mdns_init: MDNS processing initialized successfully
[   77.352466] tiziano_clm_init: Initializing CLM processing
[   77.352471] tiziano_dpc_init: Initializing DPC processing
[   77.352477] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   77.352483] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   77.352489] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   77.352495] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   77.352509] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   77.352516] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   77.352522] tiziano_hldc_init: Initializing HLDC processing
[   77.352528] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   77.352535] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   77.352541] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   77.352549] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   77.352555] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   77.352562] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   77.352569] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   77.352576] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   77.352583] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   77.352589] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   77.352597] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   77.352603] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   77.352610] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   77.352615] tiziano_adr_params_refresh: Refreshing ADR parameters
[   77.352621] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   77.352627] tiziano_adr_params_init: Initializing ADR parameter arrays
[   77.352633] tisp_adr_set_params: Writing ADR parameters to registers
[   77.352665] tisp_adr_set_params: ADR parameters written to hardware
[   77.352671] tisp_event_set_cb: Setting callback for event 18
[   77.352679] tisp_event_set_cb: Event 18 callback set to c0686148
[   77.352684] tisp_event_set_cb: Setting callback for event 2
[   77.352691] tisp_event_set_cb: Event 2 callback set to c0684c4c
[   77.352696] tiziano_adr_init: ADR processing initialized successfully
[   77.352702] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   77.352707] tiziano_bcsh_init: Initializing BCSH processing
[   77.352713] tiziano_ydns_init: Initializing YDNS processing
[   77.352718] tiziano_rdns_init: Initializing RDNS processing
[   77.352723] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   77.352728] tisp_event_init: Initializing ISP event system
[   77.352735] tisp_event_init: SAFE event system initialized with 20 nodes
[   77.352741] tisp_event_set_cb: Setting callback for event 4
[   77.352747] tisp_event_set_cb: Event 4 callback set to c0684c78
[   77.352753] tisp_event_set_cb: Setting callback for event 5
[   77.352759] tisp_event_set_cb: Event 5 callback set to c0685140
[   77.352765] tisp_event_set_cb: Setting callback for event 7
[   77.352771] tisp_event_set_cb: Event 7 callback set to c0684d0c
[   77.352777] tisp_event_set_cb: Setting callback for event 9
[   77.352783] tisp_event_set_cb: Event 9 callback set to c0684d94
[   77.352789] tisp_event_set_cb: Setting callback for event 8
[   77.352795] tisp_event_set_cb: Event 8 callback set to c0684e58
[   77.352801] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   77.352807] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   77.352813] tisp_param_operate_init: Initializing parameter operations
[   77.352820] tisp_netlink_init: Initializing netlink communication
[   77.352825] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   77.352858] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   77.352873] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   77.352885] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   77.352891] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   77.352897] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   77.352903] tisp_code_create_tuning_node: Device already created, skipping
[   77.352909] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   77.352915] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   77.352921] *** ispcore_core_ops_init: Second tisp_init completed ***
[   77.352927] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   77.352936] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   77.352943] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   77.352949] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   77.352955] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   77.352961] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   77.352965] ispcore_core_ops_init: Complete, result=0<6>[   77.352971] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   77.352977] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   77.352987] *** SENSOR_INIT: gc2053 enable=1 ***
[   77.352993] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   77.352999] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   77.353005] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   77.353011] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   77.353018] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   77.353024] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   77.353031] csi_video_s_stream: sd=85219800, enable=1
[   77.353036] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.353045] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.353051] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.353057] csi_video_s_stream: Stream ON - CSI state set to 4
[   77.353063] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   77.353070] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   77.353077] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634000, enable=1 ***
[   77.353084] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   77.353089] *** vic_core_s_stream: STREAM ON ***
[   77.353094] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   77.353101] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   77.353106] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.353113] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.353120] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.353125] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   77.353131] *** STREAMING: Configuring CPM registers for VIC access ***
[   77.373671] STREAMING: CPM clocks configured for VIC access
[   77.373685] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   77.373691] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   77.373698] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   77.373704] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   77.373710] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   77.373716] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   77.373725] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   77.373732] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   77.373739] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   77.373745] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   77.373751] *** VIC unlock: Commands written, checking VIC status register ***
[   77.373757] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   77.373763] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   77.373769] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   77.373775] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   77.373781] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   77.373786] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   77.373862] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   77.373870] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   77.373877] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   77.373884] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   77.373892] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   77.373897] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   77.373905] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   77.373911] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   77.373917] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   77.373923] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   77.373929] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   77.373935] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   77.373941] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   77.373947] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   77.373953] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   77.373959] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   77.373965] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   77.373971] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   77.373977] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   77.373983] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   77.373991] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   77.373997] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   77.374006] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   77.374013] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   77.374019] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   77.374026] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   77.374032] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   77.374038] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   77.374043] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   77.374049] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
m[   77.374056] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   77.374062] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   77.374070] ispvic_frame_channel_qbuf: arg1=85634000, arg2=  (null)
[   77.374077] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   77.374083] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   77.374089] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   77.374095] ispvic_frame_channel_s_stream: arg1=85634000, arg2=1
[   77.374101] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85634000
[   77.374108] ispvic_frame_channel_s_stream[2450]: streamon
[   77.374115] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   77.374121] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   77.374126] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   77.374132] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   77.374137] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   77.374145] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   77.374151] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   77.374157] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   77.374163] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   77.374169] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   77.374175] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   77.374181] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   77.374187] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   77.374195] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   77.374203] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   77.374211] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   77.374218] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   77.374226] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   77.374232] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   77.374237] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   77.374243] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   77.374250] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   77.374257] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   77.374263] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   77.374268] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   77.374275] ispvic_frame_channel_qbuf: arg1=85634000, arg2=  (null)
[   77.374280] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   77.374293] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   77.374301] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   77.374366] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   77.374378] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   77.374385] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   77.374393] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
	[   77.374400] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   77.374405] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   77.374412] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   77.374419] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   77.375427] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   77.375433] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   77.375439] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   77.375547] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   77.375654] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   77.375661] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   77.375667] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   77.375673] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   77.375679] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   77.375685] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   77.375693] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   77.375698] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   77.375704] *** tx_vic_enable_irq: completed successfully ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   77.352293] tiziano_dmsc_init: Initializing DMSC processing
[   77.352299] tiziano_sharpen_init: Initializing Sharpening
[   77.352304] tiziano_sharpen_init: Using linear sharpening parameters
[   77.352310] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   77.352317] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   77.352323] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   77.352349] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   77.352356] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   77.352361] tiziano_sharpen_init: Sharpening initialized successfully
[   77.352367] tiziano_sdns_init: Initializing SDNS processing
[   77.352375] tiziano_sdns_init: Using linear SDNS parameters
[   77.352381] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   77.352387] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   77.352393] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   77.352426] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   77.352433] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   77.352439] tiziano_sdns_init: SDNS processing initialized successfully
[   77.352445] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   77.352451] tiziano_mdns_init: Using linear MDNS parameters
[   77.352461] tiziano_mdns_init: MDNS processing initialized successfully
[   77.352466] tiziano_clm_init: Initializing CLM processing
[   77.352471] tiziano_dpc_init: Initializing DPC processing
[   77.352477] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   77.352483] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   77.352489] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   77.352495] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   77.352509] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   77.352516] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   77.352522] tiziano_hldc_init: Initializing HLDC processing
[   77.352528] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   77.352535] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   77.352541] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   77.352549] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   77.352555] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   77.352562] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   77.352569] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   77.352576] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   77.352583] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   77.352589] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   77.352597] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   77.352603] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   77.352610] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   77.352615] tiziano_adr_params_refresh: Refreshing ADR parameters
[   77.352621] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   77.352627] tiziano_adr_params_init: Initializing ADR parameter arrays
[   77.352633] tisp_adr_set_params: Writing ADR parameters to registers
[   77.352665] tisp_adr_set_params: ADR parameters written to hardware
[   77.352671] tisp_event_set_cb: Setting callback for event 18
[   77.352679] tisp_event_set_cb: Event 18 callback set to c0686148
[   77.352684] tisp_event_set_cb: Setting callback for event 2
[   77.352691] tisp_event_set_cb: Event 2 callback set to c0684c4c
[   77.352696] tiziano_adr_init: ADR processing initialized successfully
[   77.352702] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   77.352707] tiziano_bcsh_init: Initializing BCSH processing
[   77.352713] tiziano_ydns_init: Initializing YDNS processing
[   77.352718] tiziano_rdns_init: Initializing RDNS processing
[   77.352723] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   77.352728] tisp_event_init: Initializing ISP event system
[   77.352735] tisp_event_init: SAFE event system initialized with 20 nodes
[   77.352741] tisp_event_set_cb: Setting callback for event 4
[   77.352747] tisp_event_set_cb: Event 4 callback set to c0684c78
[   77.352753] tisp_event_set_cb: Setting callback for event 5
[   77.352759] tisp_event_set_cb: Event 5 callback set to c0685140
[   77.352765] tisp_event_set_cb: Setting callback for event 7
[   77.352771] tisp_event_set_cb: Event 7 callback set to c0684d0c
[   77.352777] tisp_event_set_cb: Setting callback for event 9
[   77.352783] tisp_event_set_cb: Event 9 callback set to c0684d94
[   77.352789] tisp_event_set_cb: Setting callback for event 8
[   77.352795] tisp_event_set_cb: Event 8 callback set to c0684e58
[   77.352801] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   77.352807] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   77.352813] tisp_param_operate_init: Initializing parameter operations
[   77.352820] tisp_netlink_init: Initializing netlink communication
[   77.352825] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   77.352858] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   77.352873] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   77.352885] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   77.352891] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   77.352897] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   77.352903] tisp_code_create_tuning_node: Device already created, skipping
[   77.352909] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   77.352915] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   77.352921] *** ispcore_core_ops_init: Second tisp_init completed ***
[   77.352927] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   77.352936] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   77.352943] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   77.352949] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   77.352955] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   77.352961] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   77.352965] ispcore_core_ops_init: Complete, result=0<6>[   77.352971] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   77.352977] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   77.352987] *** SENSOR_INIT: gc2053 enable=1 ***
[   77.352993] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   77.352999] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   77.353005] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   77.353011] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   77.353018] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   77.353024] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   77.353031] csi_video_s_stream: sd=85219800, enable=1
[   77.353036] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.353045] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.353051] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.353057] csi_video_s_stream: Stream ON - CSI state set to 4
[   77.353063] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   77.353070] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   77.353077] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634000, enable=1 ***
[   77.353084] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   77.353089] *** vic_core_s_stream: STREAM ON ***
[   77.353094] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   77.353101] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   77.353106] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.353113] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.353120] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.353125] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   77.353131] *** STREAMING: Configuring CPM registers for VIC access ***
[   77.373671] STREAMING: CPM clocks configured for VIC access
[   77.373685] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   77.373691] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   77.373698] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   77.373704] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   77.373710] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   77.373716] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   77.373725] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   77.373732] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   77.373739] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   77.373745] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   77.373751] *** VIC unlock: Commands written, checking VIC status register ***
[   77.373757] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   77.373763] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   77.373769] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   77.373775] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   77.373781] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   77.373786] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   77.373862] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   77.373870] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   77.373877] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   77.373884] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   77.373892] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   77.373897] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   77.373905] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   77.373911] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   77.373917] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   77.373923] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   77.373929] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   77.373935] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   77.373941] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   77.373947] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   77.373953] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   77.373959] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   77.373965] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   77.373971] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   77.373977] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   77.373983] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   77.373991] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   77.373997] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   77.374006] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   77.374013] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   77.374019] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   77.374026] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   77.374032] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   77.374038] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   77.374043] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   77.374049] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   77.374056] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   77.374062] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   77.374070] ispvic_frame_channel_qbuf: arg1=85634000, arg2=  (null)
[   77.374077] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   77.374083] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   77.374089] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   77.374095] ispvic_frame_channel_s_stream: arg1=85634000, arg2=1
[   77.374101] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85634000
[   77.374108] ispvic_frame_channel_s_stream[2450]: streamon
[   77.374115] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   77.374121] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   77.374126] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   77.374132] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   77.374137] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   77.374145] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   77.374151] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   77.374157] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   77.374163] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   77.374169] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   77.374175] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   77.374181] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   77.374187] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   77.374195] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   77.374203] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   77.374211] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   77.374218] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   77.374226] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   77.374232] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   77.374237] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   77.374243] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   77.374250] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   77.374257] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   77.374263] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   77.374268] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   77.374275] ispvic_frame_channel_qbuf: arg1=85634000, arg2=  (null)
[   77.374280] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   77.374293] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   77.374301] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   77.374366] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   77.374378] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   77.374385] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   77.374393] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   77.374400] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   77.374405] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   77.374412] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   77.374419] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   77.375427] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   77.375433] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   77.375439] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   77.375547] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   77.375654] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   77.375661] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   77.375667] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   77.375673] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   77.375679] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   77.375685] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   77.375693] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   77.375698] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   77.375704] *** tx_vic_enable_irq: completed successfully ***
[   77.488695] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5040.000 ms)
[   77.488710] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.488720] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5040.000 ms)
[   77.488846] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.488855] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5120.000 ms)
[   77.488865] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   77.488874] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 5120.000 ms)
[   77.488889] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.488904] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5120.000 ms)
[   77.488914] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5120.000 ms)
[   77.488929] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.491733] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.491741] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   77.491751] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   77.491760] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   77.491769] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   77.491779] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   77.491787] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   77.491797] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   77.491806] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   77.491815] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   77.491824] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   77.491833] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   77.491843] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   77.491852] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   77.491861] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.491870] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   77.491879] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   77.491889] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.491897] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   77.491907] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   77.491916] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.491925] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   77.491934] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   77.491943] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   77.491953] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   77.491961] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   77.491971] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   77.491980] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   77.491993] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   77.492002] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   77.492011] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   77.492021] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   77.492029] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   77.492039] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492048] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   77.492057] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492066] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   77.492075] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492085] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492094] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   77.492103] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   77.492112] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   77.492121] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   77.492131] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492139] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   77.492149] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   77.492158] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492167] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   77.492177] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   77.492186] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   77.492195] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   77.492204] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   77.492213] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492223] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   77.492232] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   77.492241] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   77.492251] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   77.492260] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   77.492269] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492278] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   77.492287] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492296] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   77.492305] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492315] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492323] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   77.492333] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   77.492342] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   77.492351] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   77.492361] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492369] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   77.492379] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   77.492388] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492397] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   77.492407] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   77.492415] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   77.492425] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   77.492434] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   77.492443] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492453] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   77.492462] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   77.492471] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   77.492481] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   77.492489] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   77.492499] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492508] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   77.492517] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492527] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   77.492535] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492545] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492554] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   77.492563] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   77.492573] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   77.492581] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   77.492591] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492600] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   77.492609] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   77.492619] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492628] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   77.492637] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   77.492647] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   77.492655] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   77.492665] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   77.492674] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492683] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   77.492693] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   77.492702] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   77.492711] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   77.492721] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   77.492730] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492739] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   77.492748] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492757] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   77.492767] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492776] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492785] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   77.492794] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   77.492803] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   77.492813] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   77.492822] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492831] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   77.492841] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   77.492850] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492859] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   77.492869] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   77.492878] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   77.492887] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   77.492896] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   77.492905] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.796792] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   77.796805] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   77.796811] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   77.796818] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   77.796826] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   77.796834] *** vin_s_stream: SAFE implementation - sd=80551000, enable=1 ***
[   77.796841] vin_s_stream: VIN state = 3, enable = 1
[   77.796846] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.796856] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.796863] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.796868] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   77.796874] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   77.796880] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   77.796887] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   77.796895] gc2053: s_stream called with enable=1
[   77.796901] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   77.796907] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   77.796914] gc2053: About to write streaming registers for interface 1
[   77.796920] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   77.796929] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   77.797249] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.797257] sensor_write_array: reg[1] 0xfe=0x00 OK
[   77.797265] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   77.797577] sensor_write: reg=0x3e val=0x91 SUCCESS
[   77.797583] sensor_write_array: reg[2] 0x3e=0x91 OK
[   77.797590] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   77.797597] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   77.797603] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   77.797609] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   77.797615] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   77.797621] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   77.797627] gc2053: s_stream called with enable=1
[   77.797634] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   77.797640] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   77.797646] gc2053: About to write streaming registers for interface 1
[   77.797652] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   77.797661] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   77.797980] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.797987] sensor_write_array: reg[1] 0xfe=0x00 OK
[   77.797996] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   77.798310] sensor_write: reg=0x3e val=0x91 SUCCESS
[   77.798317] sensor_write_array: reg[2] 0x3e=0x91 OK
[   77.798324] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   77.798330] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   77.798336] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   77.798342] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   77.798348] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   77.798354] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   77.838566] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   77.838610] ISP IOCTL: cmd=0x800456d0 arg=0x7f898310
[   77.838618] TX_ISP_VIDEO_LINK_SETUP: config=0
[   77.838624] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   77.838630] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   77.838638] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   77.838643] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   77.838650] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   77.838658] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   77.838664] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   77.838671] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   77.838678] csi_video_s_stream: sd=85219800, enable=1
[   77.838684] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.838693] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.838700] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.838706] csi_video_s_stream: Stream ON - CSI state set to 4
[   77.838713] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634000, enable=1 ***
[   77.838719] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   77.838724] *** vic_core_s_stream: STREAM ON ***
[   77.838730] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   77.838737] *** vin_s_stream: SAFE implementation - sd=80551000, enable=1 ***
[   77.838743] vin_s_stream: VIN state = 4, enable = 1
[   77.838748] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.838756] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.838762] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.838768] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   77.838774] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   77.838781] gc2053: s_stream called with enable=1
[   77.838788] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   77.838794] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   77.838801] gc2053: About to write streaming registers for interface 1
[   77.838807] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   77.838817] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   77.839137] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.839144] sensor_write_array: reg[1] 0xfe=0x00 OK
[   77.839153] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   77.840772] sensor_write: reg=0x3e val=0x91 SUCCESS
[   77.840782] sensor_write_array: reg[2] 0x3e=0x91 OK
[   77.840788] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   77.840796] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   77.840802] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   77.840808] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   77.840815] gc2053: s_stream called with enable=1
[   77.840822] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   77.840828] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   77.840834] gc2053: About to write streaming registers for interface 1
[   77.840840] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   77.840961] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   77.841284] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.841291] sensor_write_array: reg[1] 0xfe=0x00 OK
[   77.841300] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   77.841627] sensor_write: reg=0x3e val=0x91 SUCCESS
[   77.841634] sensor_write_array: reg[2] 0x3e=0x91 OK
[   77.841641] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   77.841648] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   77.841654] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   77.841660] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   77.844831] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 360.000 ms)
[   78.085460] ISP M0 device open called from pid 2521
[   78.085494] *** REFERENCE DRIVER IMPLEMENTATION ***
[   78.085502] ISP M0 tuning buffer allocated: 80568000 (size=0x500c, aligned)
[   78.085508] tisp_par_ioctl global variable set: 80568000
[   78.085562] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   78.085569] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   78.085575] isp_core_tuning_init: Initializing tuning data structure
[   78.085594] isp_core_tuning_init: Tuning data structure initialized at 811c0000
[   78.085601] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   78.085606] *** SAFE: mode_flag properly initialized using struct member access ***
[   78.085613] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811c0000
[   78.085619] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   78.085625] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   78.085631] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.085638] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   78.085644] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   78.085650] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   78.085656] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   78.085680] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   78.085688] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   78.085693] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   78.085702] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   78.085708] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   78.085715] CRITICAL: Cannot access saturation field at 811c0024 - PREVENTING BadVA CRASH
[   78.086066] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086080] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   78.086087] Set control: cmd=0x980901 value=128
[   78.086148] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086156] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   78.086162] Set control: cmd=0x98091b value=128
[   78.086218] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
d[   78.086226] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   78.086233] Set control: cmd=0x980902 value=128
[   78.086239] tisp_bcsh_saturation: saturation=128
[   78.086244] tiziano_bcsh_update: Updating BCSH parameters
[   78.086252]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   78.086257] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   78.086318] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086325] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   78.086332] Set control: cmd=0x980900 value=128
[   78.086406] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086414] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   78.086420] Set control: cmd=0x980901 value=128
[   78.086477] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086485] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   78.086492] Set control: cmd=0x98091b value=128
[   78.086546] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086554] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   78.086560] Set control: cmd=0x980902 value=128
[   78.086566] tisp_bcsh_saturation: saturation=128
[   78.086571] tiziano_bcsh_update: Updating BCSH parameters
[   78.086578]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   78.086584] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   78.086638] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086646] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   78.086653] Set control: cmd=0x980900 value=128
[   78.086714] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.086722] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.086729] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.086788] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.086796] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.086802] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.088875] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.088887] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   78.088895] Set control: cmd=0x980914 value=0
[   78.089067] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.089076] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   78.089082] Set control: cmd=0x980915 value=0
[   78.089199] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.089208] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.089214] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.089356] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   78.089367] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   78.089374] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   78.089381] csi_video_s_stream: sd=85219800, enable=0
[   78.089387] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.089396] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   78.089403] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   78.089409] csi_video_s_stream: Stream OFF - CSI state set to 3
[   78.089416] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634000, enable=0 ***
[   78.089423] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   78.089428] *** vic_core_s_stream: STREAM OFF ***
[   78.089433] vic_core_s_stream: Stream OFF - state 4 -> 3
[   78.089440] *** vin_s_stream: SAFE implementation - sd=80551000, enable=0 ***
[   78.089447] vin_s_stream: VIN state = 4, enable = 0
[   78.089452] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.089460] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   78.089466] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   78.089471] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   78.089477] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   78.089485] gc2053: s_stream called with enable=0
[   78.089492] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   78.089498] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   78.089504] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   78.089514] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   78.089838] sensor_write: reg=0xfe val=0x00 SUCCESS
[   78.089845] sensor_write_array: reg[1] 0xfe=0x00 OK
[   78.089854] sensor_write: reg=0x3e val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   78.090228] sensor_write: reg=0x3e val=0x00 SUCCESS
[   78.090237] sensor_write_array: reg[2] 0x3e=0x00 OK
[   78.090244] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   78.090250] gc2053: Sensor hardware streaming stopped
[   78.090256] gc2053: s_stream called with enable=0
[   78.090264] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   78.090270] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   78.090275] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   78.090284] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   78.090596] sensor_write: reg=0xfe val=0x00 SUCCESS
[   78.090603] sensor_write_array: reg[1] 0xfe=0x00 OK
[   78.090612] sensor_write: reg=0x3e val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   78.093724] sensor_write: reg=0x3e val=0x00 SUCCESS
[   78.093736] sensor_write_array: reg[2] 0x3e=0x00 OK
[   78.093742] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   78.093750] gc2053: Sensor hardware streaming stopped
[   78.093764] ISP IOCTL: cmd=0x800456d1 arg=0x7f898310
[   78.093772] tx_isp_video_link_destroy: Destroying links for config 0
[   78.093780] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   78.093789] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.093797] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   78.093804] Set control: cmd=0x8000164 value=1
[   78.093812] ISP IOCTL: cmd=0x800456d0 arg=0x7f898310
[   78.093818] TX_ISP_VIDEO_LINK_SETUP: config=0
[   78.093824] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   78.093830] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   78.093836] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   78.093842] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   78.093848] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   78.093855] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   78.093862] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   78.093868] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   78.093874] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   78.093882] csi_video_s_stream: sd=85219800, enable=1
[   78.093887] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.093895] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   78.093902] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   78.093908] csi_video_s_stream: Stream ON - CSI state set to 4
m[   78.093915] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634000, enable=1 ***
[   78.093921] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   78.093926] *** vic_core_s_stream: STREAM ON ***
[   78.093932] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   78.093938] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   78.093944] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.093952] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   78.093958] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   78.093964] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   78.093970] *** STREAMING: Configuring CPM registers for VIC access ***
[   78.094091] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.094102] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   78.094108] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   78.094113] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   78.094119] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   78.123730] STREAMING: CPM clocks configured for VIC access
[   78.123744] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   78.123750] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   78.123757] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   78.123762] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   78.123768] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   78.123774] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   78.123783] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   78.123790] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   78.123797] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   78.123803] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   78.123808] *** VIC unlock: Commands written, checking VIC status register ***
[   78.123815] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   78.123820] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   78.123826] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   78.123832] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   78.123838] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   78.123844] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   78.123918] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   78.123927] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   78.123934] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   78.123941] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   78.123947] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   78.123954] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   78.123960] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   78.123966] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   78.123972] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   78.123978] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   78.123985] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   78.123990] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   78.123996] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   78.124002] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   78.124008] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   78.124014] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   78.124020] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   78.124026] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   78.124032] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   78.124040] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   78.124046] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   78.124055] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   78.124062] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   78.124068] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   78.124075] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   78.124081] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   78.124086] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   78.124092] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   78.124098] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   78.124104] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   78.124110] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   78.124118] ispvic_frame_channel_qbuf: arg1=85634000, arg2=  (null)
[   78.124125] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   78.124130] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   78.124137] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   78.124144] ispvic_frame_channel_s_stream: arg1=85634000, arg2=1
[   78.124150] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85634000
[   78.124156] ispvic_frame_channel_s_stream[2450]: streamon
[   78.124163] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   78.124169] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   78.124175] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   78.124180] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   78.124186] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   78.124193] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   78.124199] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   78.124206] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   78.124212] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   78.124218] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   78.124224] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   78.124230] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   78.124236] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   78.124244] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   78.124251] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   78.124259] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   78.124267] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   78.124274] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   78.124280] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   78.124286] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   78.124292] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   78.124299] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   78.124306] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   78.124311] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   78.124317] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   78.124323] ispvic_frame_channel_qbuf: arg1=85634000, arg2=  (null)
[   78.124328] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   78.124342] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   78.124350] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   78.124414] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   78.124426] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   78.124433] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   78.124442] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   78.124448] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   78.124454] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   78.124460] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   78.124467] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   78.125476] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   78.125482] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   78.125487] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   78.125595] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   78.125702] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   78.125710] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   78.125716] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   78.125721] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   78.125727] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   78.125733] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   78.125741] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   78.125746] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   78.125752] *** tx_vic_enable_irq: completed successfully ***
[   78.182158] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 330.000 ms)
[INFO:Opus.cpp]: Encoder bitrate: 40000
root@ing-wyze-cam3-a000 ~# dmesg [INFO:WS.cpp]: Server started on port 8089

[   77.352915] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   77.352921] *** ispcore_core_ops_init: Second tisp_init completed ***
[   77.352927] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   77.352936] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   77.352943] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   77.352949] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   77.352955] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   77.352961] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   77.352965] ispcore_core_ops_init: Complete, result=0<6>[   77.352971] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   77.352977] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   77.352987] *** SENSOR_INIT: gc2053 enable=1 ***
[   77.352993] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   77.352999] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   77.353005] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   77.353011] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   77.353018] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   77.353024] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   77.353031] csi_video_s_stream: sd=85219800, enable=1
[   77.353036] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.353045] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.353051] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.353057] csi_video_s_stream: Stream ON - CSI state set to 4
[   77.353063] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   77.353070] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   77.353077] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634000, enable=1 ***
[   77.353084] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   77.353089] *** vic_core_s_stream: STREAM ON ***
[   77.353094] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   77.353101] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   77.353106] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.353113] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.353120] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.353125] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   77.353131] *** STREAMING: Configuring CPM registers for VIC access ***
[   77.373671] STREAMING: CPM clocks configured for VIC access
[   77.373685] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   77.373691] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   77.373698] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   77.373704] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   77.373710] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   77.373716] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   77.373725] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   77.373732] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   77.373739] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   77.373745] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   77.373751] *** VIC unlock: Commands written, checking VIC status register ***
[   77.373757] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   77.373763] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   77.373769] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   77.373775] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   77.373781] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   77.373786] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   77.373862] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   77.373870] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   77.373877] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   77.373884] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   77.373892] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   77.373897] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   77.373905] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   77.373911] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   77.373917] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   77.373923] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   77.373929] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   77.373935] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   77.373941] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   77.373947] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   77.373953] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   77.373959] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   77.373965] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   77.373971] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   77.373977] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   77.373983] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   77.373991] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   77.373997] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   77.374006] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   77.374013] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   77.374019] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   77.374026] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   77.374032] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   77.374038] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   77.374043] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   77.374049] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   77.374056] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   77.374062] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   77.374070] ispvic_frame_channel_qbuf: arg1=85634000, arg2=  (null)
[   77.374077] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   77.374083] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   77.374089] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   77.374095] ispvic_frame_channel_s_stream: arg1=85634000, arg2=1
[   77.374101] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85634000
[   77.374108] ispvic_frame_channel_s_stream[2450]: streamon
[   77.374115] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   77.374121] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   77.374126] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   77.374132] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   77.374137] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   77.374145] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   77.374151] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   77.374157] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   77.374163] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   77.374169] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   77.374175] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   77.374181] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   77.374187] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   77.374195] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   77.374203] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   77.374211] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   77.374218] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   77.374226] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   77.374232] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   77.374237] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   77.374243] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   77.374250] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   77.374257] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   77.374263] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   77.374268] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   77.374275] ispvic_frame_channel_qbuf: arg1=85634000, arg2=  (null)
[   77.374280] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   77.374293] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   77.374301] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   77.374366] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   77.374378] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   77.374385] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   77.374393] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   77.374400] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   77.374405] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   77.374412] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   77.374419] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   77.375427] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   77.375433] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   77.375439] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   77.375547] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   77.375654] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   77.375661] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   77.375667] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   77.375673] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   77.375679] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   77.375685] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   77.375693] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   77.375698] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   77.375704] *** tx_vic_enable_irq: completed successfully ***
[   77.488695] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5040.000 ms)
[   77.488710] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.488720] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5040.000 ms)
[   77.488846] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.488855] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5120.000 ms)
[   77.488865] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   77.488874] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 5120.000 ms)
[   77.488889] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.488904] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5120.000 ms)
[   77.488914] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5120.000 ms)
[   77.488929] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.491733] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.491741] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   77.491751] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   77.491760] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   77.491769] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   77.491779] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   77.491787] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   77.491797] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   77.491806] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   77.491815] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   77.491824] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   77.491833] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   77.491843] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   77.491852] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   77.491861] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.491870] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   77.491879] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   77.491889] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.491897] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   77.491907] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   77.491916] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.491925] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   77.491934] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   77.491943] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   77.491953] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   77.491961] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   77.491971] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   77.491980] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   77.491993] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   77.492002] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   77.492011] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   77.492021] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   77.492029] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   77.492039] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492048] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   77.492057] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492066] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   77.492075] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492085] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492094] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   77.492103] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   77.492112] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   77.492121] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   77.492131] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492139] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   77.492149] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   77.492158] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492167] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   77.492177] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   77.492186] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   77.492195] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   77.492204] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   77.492213] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492223] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   77.492232] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   77.492241] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   77.492251] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   77.492260] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   77.492269] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492278] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   77.492287] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492296] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   77.492305] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492315] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492323] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   77.492333] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   77.492342] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   77.492351] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   77.492361] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492369] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   77.492379] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   77.492388] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492397] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   77.492407] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   77.492415] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   77.492425] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   77.492434] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   77.492443] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492453] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   77.492462] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   77.492471] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   77.492481] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   77.492489] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   77.492499] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492508] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   77.492517] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492527] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   77.492535] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492545] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492554] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   77.492563] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   77.492573] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   77.492581] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   77.492591] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492600] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   77.492609] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   77.492619] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492628] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   77.492637] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   77.492647] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   77.492655] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   77.492665] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   77.492674] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492683] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   77.492693] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   77.492702] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   77.492711] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   77.492721] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   77.492730] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.492739] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   77.492748] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492757] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   77.492767] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492776] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   77.492785] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   77.492794] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   77.492803] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   77.492813] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   77.492822] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492831] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   77.492841] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   77.492850] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   77.492859] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   77.492869] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   77.492878] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   77.492887] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   77.492896] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   77.492905] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   77.796792] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   77.796805] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   77.796811] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   77.796818] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   77.796826] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   77.796834] *** vin_s_stream: SAFE implementation - sd=80551000, enable=1 ***
[   77.796841] vin_s_stream: VIN state = 3, enable = 1
[   77.796846] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.796856] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.796863] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.796868] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   77.796874] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   77.796880] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   77.796887] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   77.796895] gc2053: s_stream called with enable=1
[   77.796901] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   77.796907] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   77.796914] gc2053: About to write streaming registers for interface 1
[   77.796920] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   77.796929] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   77.797249] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.797257] sensor_write_array: reg[1] 0xfe=0x00 OK
[   77.797265] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   77.797577] sensor_write: reg=0x3e val=0x91 SUCCESS
[   77.797583] sensor_write_array: reg[2] 0x3e=0x91 OK
[   77.797590] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   77.797597] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   77.797603] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   77.797609] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   77.797615] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   77.797621] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   77.797627] gc2053: s_stream called with enable=1
[   77.797634] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   77.797640] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   77.797646] gc2053: About to write streaming registers for interface 1
[   77.797652] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   77.797661] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   77.797980] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.797987] sensor_write_array: reg[1] 0xfe=0x00 OK
[   77.797996] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   77.798310] sensor_write: reg=0x3e val=0x91 SUCCESS
[   77.798317] sensor_write_array: reg[2] 0x3e=0x91 OK
[   77.798324] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   77.798330] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   77.798336] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   77.798342] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   77.798348] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   77.798354] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   77.838566] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   77.838610] ISP IOCTL: cmd=0x800456d0 arg=0x7f898310
[   77.838618] TX_ISP_VIDEO_LINK_SETUP: config=0
[   77.838624] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   77.838630] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   77.838638] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   77.838643] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   77.838650] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   77.838658] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   77.838664] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   77.838671] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   77.838678] csi_video_s_stream: sd=85219800, enable=1
[   77.838684] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.838693] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.838700] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.838706] csi_video_s_stream: Stream ON - CSI state set to 4
[   77.838713] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634000, enable=1 ***
[   77.838719] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   77.838724] *** vic_core_s_stream: STREAM ON ***
[   77.838730] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   77.838737] *** vin_s_stream: SAFE implementation - sd=80551000, enable=1 ***
[   77.838743] vin_s_stream: VIN state = 4, enable = 1
[   77.838748] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.838756] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   77.838762] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   77.838768] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   77.838774] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   77.838781] gc2053: s_stream called with enable=1
[   77.838788] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   77.838794] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   77.838801] gc2053: About to write streaming registers for interface 1
[   77.838807] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   77.838817] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   77.839137] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.839144] sensor_write_array: reg[1] 0xfe=0x00 OK
[   77.839153] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   77.840772] sensor_write: reg=0x3e val=0x91 SUCCESS
[   77.840782] sensor_write_array: reg[2] 0x3e=0x91 OK
[   77.840788] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   77.840796] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   77.840802] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   77.840808] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   77.840815] gc2053: s_stream called with enable=1
[   77.840822] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   77.840828] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   77.840834] gc2053: About to write streaming registers for interface 1
[   77.840840] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   77.840961] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   77.841284] sensor_write: reg=0xfe val=0x00 SUCCESS
[   77.841291] sensor_write_array: reg[1] 0xfe=0x00 OK
[   77.841300] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   77.841627] sensor_write: reg=0x3e val=0x91 SUCCESS
[   77.841634] sensor_write_array: reg[2] 0x3e=0x91 OK
[   77.841641] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   77.841648] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   77.841654] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   77.841660] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   77.844831] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 360.000 ms)
[   78.085460] ISP M0 device open called from pid 2521
[   78.085494] *** REFERENCE DRIVER IMPLEMENTATION ***
[   78.085502] ISP M0 tuning buffer allocated: 80568000 (size=0x500c, aligned)
[   78.085508] tisp_par_ioctl global variable set: 80568000
[   78.085562] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   78.085569] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   78.085575] isp_core_tuning_init: Initializing tuning data structure
[   78.085594] isp_core_tuning_init: Tuning data structure initialized at 811c0000
[   78.085601] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   78.085606] *** SAFE: mode_flag properly initialized using struct member access ***
[   78.085613] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811c0000
[   78.085619] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   78.085625] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   78.085631] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.085638] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   78.085644] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   78.085650] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   78.085656] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   78.085680] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   78.085688] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   78.085693] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   78.085702] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   78.085708] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   78.085715] CRITICAL: Cannot access saturation field at 811c0024 - PREVENTING BadVA CRASH
[   78.086066] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086080] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   78.086087] Set control: cmd=0x980901 value=128
[   78.086148] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086156] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   78.086162] Set control: cmd=0x98091b value=128
[   78.086218] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086226] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   78.086233] Set control: cmd=0x980902 value=128
[   78.086239] tisp_bcsh_saturation: saturation=128
[   78.086244] tiziano_bcsh_update: Updating BCSH parameters
[   78.086252]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   78.086257] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   78.086318] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086325] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   78.086332] Set control: cmd=0x980900 value=128
[   78.086406] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086414] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   78.086420] Set control: cmd=0x980901 value=128
[   78.086477] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086485] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   78.086492] Set control: cmd=0x98091b value=128
[   78.086546] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086554] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   78.086560] Set control: cmd=0x980902 value=128
[   78.086566] tisp_bcsh_saturation: saturation=128
[   78.086571] tiziano_bcsh_update: Updating BCSH parameters
[   78.086578]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   78.086584] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   78.086638] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.086646] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   78.086653] Set control: cmd=0x980900 value=128
[   78.086714] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.086722] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.086729] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.086788] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.086796] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.086802] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.088875] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.088887] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   78.088895] Set control: cmd=0x980914 value=0
[   78.089067] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.089076] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   78.089082] Set control: cmd=0x980915 value=0
[   78.089199] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.089208] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.089214] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.089356] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   78.089367] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   78.089374] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   78.089381] csi_video_s_stream: sd=85219800, enable=0
[   78.089387] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.089396] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   78.089403] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   78.089409] csi_video_s_stream: Stream OFF - CSI state set to 3
[   78.089416] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634000, enable=0 ***
[   78.089423] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   78.089428] *** vic_core_s_stream: STREAM OFF ***
[   78.089433] vic_core_s_stream: Stream OFF - state 4 -> 3
[   78.089440] *** vin_s_stream: SAFE implementation - sd=80551000, enable=0 ***
[   78.089447] vin_s_stream: VIN state = 4, enable = 0
[   78.089452] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.089460] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   78.089466] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   78.089471] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   78.089477] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   78.089485] gc2053: s_stream called with enable=0
[   78.089492] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   78.089498] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   78.089504] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   78.089514] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   78.089838] sensor_write: reg=0xfe val=0x00 SUCCESS
[   78.089845] sensor_write_array: reg[1] 0xfe=0x00 OK
[   78.089854] sensor_write: reg=0x3e val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   78.090228] sensor_write: reg=0x3e val=0x00 SUCCESS
[   78.090237] sensor_write_array: reg[2] 0x3e=0x00 OK
[   78.090244] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   78.090250] gc2053: Sensor hardware streaming stopped
[   78.090256] gc2053: s_stream called with enable=0
[   78.090264] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   78.090270] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   78.090275] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   78.090284] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   78.090596] sensor_write: reg=0xfe val=0x00 SUCCESS
[   78.090603] sensor_write_array: reg[1] 0xfe=0x00 OK
[   78.090612] sensor_write: reg=0x3e val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   78.093724] sensor_write: reg=0x3e val=0x00 SUCCESS
[   78.093736] sensor_write_array: reg[2] 0x3e=0x00 OK
[   78.093742] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   78.093750] gc2053: Sensor hardware streaming stopped
[   78.093764] ISP IOCTL: cmd=0x800456d1 arg=0x7f898310
[   78.093772] tx_isp_video_link_destroy: Destroying links for config 0
[   78.093780] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   78.093789] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.093797] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   78.093804] Set control: cmd=0x8000164 value=1
[   78.093812] ISP IOCTL: cmd=0x800456d0 arg=0x7f898310
[   78.093818] TX_ISP_VIDEO_LINK_SETUP: config=0
[   78.093824] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   78.093830] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   78.093836] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   78.093842] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   78.093848] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   78.093855] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   78.093862] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   78.093868] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   78.093874] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   78.093882] csi_video_s_stream: sd=85219800, enable=1
[   78.093887] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.093895] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   78.093902] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   78.093908] csi_video_s_stream: Stream ON - CSI state set to 4
[   78.093915] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634000, enable=1 ***
[   78.093921] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   78.093926] *** vic_core_s_stream: STREAM ON ***
[   78.093932] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   78.093938] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   78.093944] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.093952] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   78.093958] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   78.093964] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   78.093970] *** STREAMING: Configuring CPM registers for VIC access ***
[   78.094091] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.094102] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   78.094108] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   78.094113] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   78.094119] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   78.123730] STREAMING: CPM clocks configured for VIC access
[   78.123744] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   78.123750] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   78.123757] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   78.123762] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   78.123768] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   78.123774] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   78.123783] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   78.123790] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   78.123797] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   78.123803] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   78.123808] *** VIC unlock: Commands written, checking VIC status register ***
[   78.123815] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   78.123820] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   78.123826] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   78.123832] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   78.123838] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   78.123844] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   78.123918] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   78.123927] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   78.123934] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   78.123941] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   78.123947] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   78.123954] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   78.123960] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   78.123966] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   78.123972] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   78.123978] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   78.123985] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   78.123990] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   78.123996] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   78.124002] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   78.124008] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   78.124014] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   78.124020] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   78.124026] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   78.124032] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   78.124040] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   78.124046] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   78.124055] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   78.124062] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   78.124068] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   78.124075] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   78.124081] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   78.124086] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   78.124092] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   78.124098] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   78.124104] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   78.124110] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   78.124118] ispvic_frame_channel_qbuf: arg1=85634000, arg2=  (null)
[   78.124125] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   78.124130] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   78.124137] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   78.124144] ispvic_frame_channel_s_stream: arg1=85634000, arg2=1
[   78.124150] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85634000
[   78.124156] ispvic_frame_channel_s_stream[2450]: streamon
[   78.124163] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   78.124169] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   78.124175] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   78.124180] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   78.124186] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   78.124193] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   78.124199] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   78.124206] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   78.124212] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   78.124218] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   78.124224] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   78.124230] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   78.124236] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   78.124244] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   78.124251] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   78.124259] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   78.124267] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   78.124274] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   78.124280] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   78.124286] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   78.124292] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   78.124299] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   78.124306] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   78.124311] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   78.124317] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   78.124323] ispvic_frame_channel_qbuf: arg1=85634000, arg2=  (null)
[   78.124328] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   78.124342] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   78.124350] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   78.124414] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   78.124426] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   78.124433] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   78.124442] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   78.124448] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   78.124454] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   78.124460] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   78.124467] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   78.125476] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   78.125482] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   78.125487] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   78.125595] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   78.125702] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   78.125710] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   78.125716] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   78.125721] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   78.125727] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   78.125733] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   78.125741] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   78.125746] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   78.125752] *** tx_vic_enable_irq: completed successfully ***
[   78.182158] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 330.000 ms)
[   78.545045] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   78.545059] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   78.545065] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   78.545075] *** vin_s_stream: SAFE implementation - sd=80551000, enable=1 ***
[   78.545081] vin_s_stream: VIN state = 3, enable = 1
[   78.545087] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.545097] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80521400 (name=gc2053) ***
[   78.545103] *** tx_isp_get_sensor: Found real sensor: 80521400 ***
[   78.545109] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   78.545115] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   78.545123] gc2053: s_stream called with enable=1
[   78.545131] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   78.545137] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   78.545143] gc2053: About to write streaming registers for interface 1
[   78.545149] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   78.545159] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   78.549006] sensor_write: reg=0xfe val=0x00 SUCCESS
[   78.549019] sensor_write_array: reg[1] 0xfe=0x00 OK
[   78.549030] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   78.549350] sensor_write: reg=0x3e val=0x91 SUCCESS
[   78.549357] sensor_write_array: reg[2] 0x3e=0x91 OK
[   78.549364] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   78.549371] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   78.549377] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   78.549383] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   78.549390] gc2053: s_stream called with enable=1
[   78.549397] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   78.549403] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   78.549410] gc2053: About to write streaming registers for interface 1
[   78.549416] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   78.549425] sensor_write: reg=0xfe val=0x00, client=85560d00, adapter=i2c0, addr=0x37
[   78.549736] sensor_write: reg=0xfe val=0x00 SUCCESS
[   78.549743] sensor_write_array: reg[1] 0xfe=0x00 OK
[   78.549751] sensor_write: reg=0x3e val=0x91, client=85560d00, adapter=i2c0, addr=0x37
[   78.550063] sensor_write: reg=0x3e val=0x91 SUCCESS
[   78.550070] sensor_write_array: reg[2] 0x3e=0x91 OK
[   78.550076] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   78.550083] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   78.550089] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   78.550095] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   78.552514] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   78.552527] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   78.552534] Set control: cmd=0x980918 value=2
[   78.552748] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.552759] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.552765] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.552898] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.552907] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.552913] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.553038] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.553047] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.553052] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.553163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.553171] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.553177] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.553323] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.553333] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.553338] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.553457] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.553466] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.553472] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.553595] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.553603] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.553609] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.554035] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.554047] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.554053] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.554346] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.554356] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.554362] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.555597] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   78.555609] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   78.555615] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   78.868791] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   78.868803] codec_codec_ctl: set sample rate...
[   78.868934] codec_codec_ctl: set device...
warn: shm_init,53shm init already
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      14663   jz-intc  jz-timerost
 14:         28   jz-intc  ipu
 15:      73963   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       9963   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        384   jz-intc  uart1
 68:        159   jz-intc  jz-i2c.0
 70:         11   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
