Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Apr 26 15:55:20 2025
| Host         : chipbook running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_utilization -hierarchical -file pqr5v101_hier_synth.rpt
| Design       : pqr5_core_top
| Device       : 7a35tcpg236-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+--------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|          Instance          |       Module       | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+--------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| pqr5_core_top              |              (top) |       1424 |       1376 |      48 |    0 | 562 |      0 |      0 |            0 |
|   (pqr5_core_top)          |              (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |            0 |
|   inst_decode_unit         |        decode_unit |        642 |        642 |       0 |    0 |  70 |      0 |      0 |            0 |
|   inst_execution_unit      |     execution_unit |        221 |        221 |       0 |    0 | 175 |      0 |      0 |            0 |
|     (inst_execution_unit)  |     execution_unit |          0 |          0 |       0 |    0 |   8 |      0 |      0 |            0 |
|     inst_alu               |                alu |        141 |        141 |       0 |    0 |  33 |      0 |      0 |            0 |
|     inst_exu_branch_unit   |    exu_branch_unit |         73 |         73 |       0 |    0 |  66 |      0 |      0 |            0 |
|     inst_loadstore_unit    |     loadstore_unit |          7 |          7 |       0 |    0 |  68 |      0 |      0 |            0 |
|   inst_fetch_unit          |         fetch_unit |        144 |        144 |       0 |    0 | 165 |      0 |      0 |            0 |
|     (inst_fetch_unit)      |         fetch_unit |         83 |         83 |       0 |    0 | 165 |      0 |      0 |            0 |
|     inst_static_bpredictor |  static_bpredictor |         61 |         61 |       0 |    0 |   0 |      0 |      0 |            0 |
|   inst_memory_access_unit  | memory_access_unit |        345 |        345 |       0 |    0 |  48 |      0 |      0 |            0 |
|   inst_regfile             |            regfile |         49 |          1 |      48 |    0 |  64 |      0 |      0 |            0 |
|   inst_writeback_unit      |     writeback_unit |         39 |         39 |       0 |    0 |  40 |      0 |      0 |            0 |
+----------------------------+--------------------+------------+------------+---------+------+-----+--------+--------+--------------+


