low power content address memori base cluster spars network hooman jarollahi vincent gripon naoya onizawa warren gross depart electr comput engin mcgill univers montreal quebec electron depart bretagn brest franc email telecom abstract low power content address memori cam introduc employ mechan associ input tag correspond address output data propos architectur base develop cluster spars network binari weight con nection averag will elimin parallel comparison perform search dynam energi consumpt propos design lower compar convent low power cam design input tag propos architectur comput possibl locat match tag perform comparison locat singl valid match cmos technolog simul purpos energi consumpt search delay propos design convent nand architectur higher number transistor introduct content address memori cam type mem ori access content explicit address order access content memori search data word compar store entri parallel find match store entri associ tag comparison process search data word appli input cam match data word aug transact ieee tem sys vlsi integr scale larg effici perform power design cam type hybrid liao chang feb intern ieee isscc paper technic digest confer circuit state solid memori address content effici energi scheme match type yeh chen wang usa scienc academi nation proceed abil comput collect emerg system physic network neural hopfield korea seoul isca system circuit symposium intern ieee network cluster spars memori associ implement architectur gross gripon onizawa jarollahi feb ita workshop applic theori code weight stant con distribut base memori associ optim jul transact ieee network neural divers learn larg network neural spars berrou gripon march journal ieee circuit state solid survey tutori architectur circuit cam memori address content sheikholeslami pagiamtzi feb journal ieee circuit state solid tabl lookup design macro tcam search bit hwang huang mar transact ieee system vlsi integr scale larg memori address content base precomput design power low hsieh ruan apr 