$date
	Tue Apr  6 01:56:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module one_bit_comparator_tb $end
$var wire 1 ! L_o $end
$var wire 1 " G_o $end
$var wire 1 # E_o $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & E_in $end
$var reg 1 ' G_in $end
$var reg 1 ( L_in $end
$scope module comparator $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & E_in $end
$var wire 1 # E_o $end
$var wire 1 ' G_in $end
$var wire 1 " G_o $end
$var wire 1 ( L_in $end
$var wire 1 ! L_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
1&
0%
0$
1#
0"
0!
$end
#10
0#
1!
1%
#20
1"
0!
0%
1$
#30
1#
0"
1%
#40
1"
0#
0%
0$
0&
1'
#50
0"
1!
1%
#60
1"
0!
0%
1$
#70
1"
1%
#80
0"
1!
0%
0$
1(
0'
#90
1%
#100
1"
0!
0%
1$
#110
1!
0"
1%
#120
