Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Nov 11 12:32:00 2022
| Host         : ferney-pc running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    75 |
|    Minimum number of control sets                        |    75 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    75 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    47 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             135 |           56 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             444 |          150 |
| Yes          | No                    | No                     |            1039 |          366 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             592 |          146 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                       Enable Signal                                       |                                      Set/Reset Signal                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk     |                                                                                           | ledRGB1_r_i_1_n_0                                                                         |                1 |              1 |         1.00 |
|  sys_clk     | serial_tx_rs232phytx_next_value_ce1                                                       | int_rst                                                                                   |                1 |              1 |         1.00 |
|  sys_clk     |                                                                                           | ledRGB1_b_i_1_n_0                                                                         |                1 |              1 |         1.00 |
|  sys_clk     |                                                                                           | ledRGB1_g_i_1_n_0                                                                         |                1 |              1 |         1.00 |
|  sys_clk     |                                                                                           | pwm__1_i_1_n_0                                                                            |                1 |              1 |         1.00 |
|  sys_clk     | VexRiscv/_zz_iBus_rsp_valid                                                               | VexRiscv/dataCache_1/reset0                                                               |                1 |              3 |         3.00 |
|  sys_clk     | uart_tx_fifo_consume[1]_i_1_n_0                                                           | int_rst                                                                                   |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                                | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[26]_0                   |                1 |              4 |         4.00 |
|  sys_clk     | uart_rx_fifo_syncfifo_re                                                                  | int_rst                                                                                   |                1 |              4 |         4.00 |
|  sys_clk     | rx_tick                                                                                   | rx_phase[31]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  sys_clk     | uart_rx_fifo_wrport_we__0                                                                 | int_rst                                                                                   |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[4]_0                              | int_rst                                                                                   |                1 |              4 |         4.00 |
|  sys_clk     |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[12]_0    |                1 |              4 |         4.00 |
|  sys_clk     | tx_tick                                                                                   | tx_phase[31]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  sys_clk     |                                                                                           | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[15]_0                              |                1 |              4 |         4.00 |
|  sys_clk     |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[14]_1[0] |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[14]_0[0] | int_rst                                                                                   |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1032                                      |                                                                                           |                1 |              5 |         5.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[1][0]                             | int_rst                                                                                   |                2 |              5 |         2.50 |
|  sys_clk     | uart_rx_fifo_level0[4]_i_1_n_0                                                            | int_rst                                                                                   |                2 |              5 |         2.50 |
|  sys_clk     |                                                                                           | VexRiscv/dataCache_1/SR[0]                                                                |                3 |              6 |         2.00 |
|  sys_clk     | tx_data1_in0                                                                              |                                                                                           |                1 |              7 |         7.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                                | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351                                |                2 |              8 |         4.00 |
|  sys_clk     | uart_tx_fifo_syncfifo_re                                                                  |                                                                                           |                2 |              8 |         4.00 |
|  sys_clk     | rx_data_rs232phyrx_next_value_ce1                                                         |                                                                                           |                2 |              8 |         4.00 |
|  sys_clk     | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_2_n_0                                    | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                    |                4 |              8 |         2.00 |
|  sys_clk     |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[15]      |                4 |              8 |         2.00 |
|  sys_clk     | uart_rx_fifo_syncfifo_re                                                                  |                                                                                           |                2 |              8 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[4]_0                              |                                                                                           |                2 |             16 |         8.00 |
|  sys_clk     | uart_rx_fifo_wrport_we__0                                                                 |                                                                                           |                2 |             16 |         8.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/count_reg_1_sn_1                                          | VexRiscv/IBusCachedPlugin_cache/int_rst_reg                                               |                5 |             20 |         4.00 |
|  sys_clk     |                                                                                           | VexRiscv/dataCache_1/reset0                                                               |               12 |             24 |         2.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                            |                                                                                           |                7 |             27 |         3.86 |
|  sys_clk     | VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[30]_i_1_n_0                            |                                                                                           |               14 |             30 |         2.14 |
|  sys_clk     | VexRiscv/dataCache_1/E[0]                                                                 |                                                                                           |                9 |             30 |         3.33 |
|  sys_clk     | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                     |                                                                                           |               12 |             30 |         2.50 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                       | VexRiscv/dataCache_1/reset0                                                               |                9 |             30 |         3.33 |
|  sys_clk     | VexRiscv/memory_DivPlugin_div_result                                                      |                                                                                           |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                    | VexRiscv/dataCache_1/reset0                                                               |               10 |             32 |         3.20 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank4_b_period0_re                                     | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_mask_reg[2]          |                7 |             32 |         4.57 |
|  sys_clk     | timer_update_value_re                                                                     | int_rst                                                                                   |               10 |             32 |         3.20 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0][0]                            | int_rst                                                                                   |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/dataCache_1/decode_to_execute_CSR_WRITE_OPCODE_reg[0]                            |                                                                                           |               23 |             32 |         1.39 |
|  sys_clk     | bus_errors                                                                                | int_rst                                                                                   |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_0[0]                                   |                                                                                           |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/CsrPlugin_hadException                                                           |                                                                                           |               12 |             32 |         2.67 |
|  sys_clk     | VexRiscv/memory_DivPlugin_rs1[31]                                                         | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                               |                8 |             32 |         4.00 |
|  sys_clk     |                                                                                           | g_counter[0]_i_1_n_0                                                                      |                8 |             32 |         4.00 |
|  sys_clk     |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[11]      |               12 |             32 |         2.67 |
|  sys_clk     |                                                                                           | b_counter[0]_i_1_n_0                                                                      |                8 |             32 |         4.00 |
|  sys_clk     |                                                                                           | rx_phase[31]_i_1_n_0                                                                      |                9 |             32 |         3.56 |
|  sys_clk     |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[11]_1    |               12 |             32 |         2.67 |
|  sys_clk     |                                                                                           | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                     |               15 |             32 |         2.13 |
|  sys_clk     |                                                                                           | tx_phase[31]_i_1_n_0                                                                      |                9 |             32 |         3.56 |
|  sys_clk     |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[11]_0    |               11 |             32 |         2.91 |
|  sys_clk     |                                                                                           | counter[0]_i_1_n_0                                                                        |                8 |             32 |         4.00 |
|  sys_clk     |                                                                                           | r_counter[0]_i_1_n_0                                                                      |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr      |                                                                                           |               17 |             32 |         1.88 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank1_width0_re                                        | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_2                                       |               10 |             32 |         3.20 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank4_r_period0_re                                     | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_7                                       |                6 |             32 |         5.33 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank4_r_width0_re                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_8                                       |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank4_g_width0_re                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_6                                       |                5 |             32 |         6.40 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank4_g_period0_re                                     | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_5                                       |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                      | int_rst                                                                                   |                6 |             32 |         5.33 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank1_period0_re                                       | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_3                                       |                6 |             32 |         5.33 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/interface7_bank_bus_dat_r[31]_i_1_0[0]                    | int_rst                                                                                   |                5 |             32 |         6.40 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank4_b_width0_re                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_4                                       |                7 |             32 |         4.57 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready    |                                                                                           |               18 |             64 |         3.56 |
|  sys_clk     | VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_ready                                             |                                                                                           |               22 |             70 |         3.18 |
|  sys_clk     |                                                                                           | int_rst                                                                                   |               24 |             70 |         2.92 |
|  sys_clk     | VexRiscv/dataCache_1_io_mem_cmd_ready                                                     |                                                                                           |               19 |             70 |         3.68 |
|  sys_clk     |                                                                                           |                                                                                           |               56 |            135 |         2.41 |
|  sys_clk     | VexRiscv/dataCache_1/when_CsrPlugin_l922_3                                                |                                                                                           |               51 |            148 |         2.90 |
|  sys_clk     | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                                |                                                                                           |               63 |            158 |         2.51 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                               |                                                                                           |               75 |            216 |         2.88 |
+--------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+


