-- VHDL for IBM SMS ALD page 14.71.23.1
-- Title: D AR RESET
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/6/2020 8:15:11 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_23_1_D_AR_RESET is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_SYSTEM_RESET:	 in STD_LOGIC;
		MS_RESET_D_AR_1:	 in STD_LOGIC;
		MS_1311_RESET_DAR_STAR_1401:	 in STD_LOGIC;
		PS_D_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1:	 in STD_LOGIC;
		MS_RESET_D_AR_2:	 in STD_LOGIC;
		MS_RESET_D_AR_3:	 in STD_LOGIC;
		PS_SET_D_AR:	 in STD_LOGIC;
		PS_CONSOLE_CYCLE_START:	 in STD_LOGIC;
		MS_INDEX_A_AR_DOT_A_RING_2_TIME:	 in STD_LOGIC;
		MS_RESET_D_AR_3_1401:	 in STD_LOGIC;
		MS_RESET_D_AR:	 out STD_LOGIC);
end ALD_14_71_23_1_D_AR_RESET;

architecture behavioral of ALD_14_71_23_1_D_AR_RESET is 

	signal OUT_3D_G: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_2E_A: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_2F_F: STD_LOGIC;
	signal OUT_3G_G: STD_LOGIC;
	signal OUT_5H_D: STD_LOGIC;
	signal OUT_3I_G: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;

begin

	OUT_3D_G <= NOT(OUT_4F_C AND MS_SYSTEM_RESET AND MS_RESET_D_AR_1 );
	OUT_4E_C <= NOT MS_1311_RESET_DAR_STAR_1401;

	SMS_AEK_2E: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_3E,	-- Pin F
		IN2 => OUT_2F_F,	-- Pin G
		OUT1 => OUT_2E_A );

	OUT_4F_C <= NOT(PS_D_CYCLE_CTRL AND PS_LOGIC_GATE_EARLY_B );
	OUT_2F_F <= NOT PS_1ST_CLOCK_PULSE_1;
	OUT_3G_G <= NOT(MS_RESET_D_AR_2 AND MS_RESET_D_AR_3 AND OUT_5H_D );
	OUT_5H_D <= NOT(PS_SET_D_AR AND PS_CONSOLE_CYCLE_START );
	OUT_3I_G <= NOT(MS_INDEX_A_AR_DOT_A_RING_2_TIME AND MS_RESET_D_AR_3_1401 );
	OUT_DOT_3E <= OUT_3D_G OR OUT_4E_C OR OUT_3G_G OR OUT_3I_G;

	MS_RESET_D_AR <= OUT_2E_A;


end;
