onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/clk
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/reset
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/instr
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/dm_read_data
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/dm_mem_write
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/dm_mem_read
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/pc_out
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/read_data2
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/alu_result
add wave -noupdate -radix decimal -childformat {{{/cpu_testbench/dut/datapath1/registers/register_32[31]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[30]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[29]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[28]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[27]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[26]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[25]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[24]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[23]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[22]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[21]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[20]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[19]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[18]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[17]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[16]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[15]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[14]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[13]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[12]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[11]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[10]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[9]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[8]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[7]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[6]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[5]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[4]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[3]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[2]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[1]} -radix decimal} {{/cpu_testbench/dut/datapath1/registers/register_32[0]} -radix decimal}} -subitemconfig {{/cpu_testbench/dut/datapath1/registers/register_32[31]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[30]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[29]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[28]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[27]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[26]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[25]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[24]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[23]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[22]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[21]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[20]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[19]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[18]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[17]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[16]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[15]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[14]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[13]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[12]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[11]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[10]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[9]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[8]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[7]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[6]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[5]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[4]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[3]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[2]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[1]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/registers/register_32[0]} {-height 15 -radix decimal}} /cpu_testbench/dut/datapath1/registers/register_32
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/registers/ReadData1
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/registers/ReadData2
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/registers/WriteData
add wave -noupdate -radix unsigned /cpu_testbench/dut/datapath1/registers/ReadRegister1
add wave -noupdate -radix unsigned /cpu_testbench/dut/datapath1/registers/ReadRegister2
add wave -noupdate -radix unsigned /cpu_testbench/dut/datapath1/registers/WriteRegister
add wave -noupdate /cpu_testbench/dut/datapath1/negative_flag
add wave -noupdate /cpu_testbench/dut/datapath1/zero_flag
add wave -noupdate /cpu_testbench/dut/datapath1/overflow_flag
add wave -noupdate /cpu_testbench/dut/datapath1/carryout_flag
add wave -noupdate /cpu_testbench/dut/datapath1/uncondbranch
add wave -noupdate /cpu_testbench/dut/datapath1/BrTaken
add wave -noupdate /cpu_testbench/dut/datapath1/setflag
add wave -noupdate /cpu_testbench/dut/datapath1/br2reg
add wave -noupdate -radix decimal -childformat {{{/cpu_testbench/dut/datapath1/CondAddressExt[63]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[62]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[61]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[60]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[59]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[58]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[57]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[56]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[55]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[54]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[53]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[52]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[51]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[50]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[49]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[48]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[47]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[46]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[45]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[44]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[43]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[42]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[41]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[40]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[39]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[38]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[37]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[36]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[35]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[34]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[33]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[32]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[31]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[30]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[29]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[28]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[27]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[26]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[25]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[24]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[23]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[22]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[21]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[20]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[19]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[18]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[17]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[16]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[15]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[14]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[13]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[12]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[11]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[10]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[9]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[8]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[7]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[6]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[5]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[4]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[3]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[2]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[1]} -radix decimal} {{/cpu_testbench/dut/datapath1/CondAddressExt[0]} -radix decimal}} -subitemconfig {{/cpu_testbench/dut/datapath1/CondAddressExt[63]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[62]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[61]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[60]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[59]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[58]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[57]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[56]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[55]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[54]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[53]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[52]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[51]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[50]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[49]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[48]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[47]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[46]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[45]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[44]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[43]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[42]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[41]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[40]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[39]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[38]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[37]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[36]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[35]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[34]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[33]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[32]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[31]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[30]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[29]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[28]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[27]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[26]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[25]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[24]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[23]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[22]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[21]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[20]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[19]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[18]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[17]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[16]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[15]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[14]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[13]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[12]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[11]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[10]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[9]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[8]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[7]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[6]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[5]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[4]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[3]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[2]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[1]} {-height 15 -radix decimal} {/cpu_testbench/dut/datapath1/CondAddressExt[0]} {-height 15 -radix decimal}} /cpu_testbench/dut/datapath1/CondAddressExt
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/BRAddressExt
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/se_out
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/shift_out
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/pc_mux2_in
add wave -noupdate -radix decimal /cpu_testbench/dut/datapath1/pc_in
add wave -noupdate /cpu_testbench/dut/dp_writedata
add wave -noupdate /cpu_testbench/dut/datapath1/memtoreg_mux/i0
add wave -noupdate /cpu_testbench/dut/datapath1/memtoreg_mux/i1
add wave -noupdate /cpu_testbench/dut/datapath1/memtoreg_mux/i2
add wave -noupdate /cpu_testbench/dut/datapath1/memtoreg_mux/i3
add wave -noupdate /cpu_testbench/dut/datapath1/memtoreg_mux/sel
add wave -noupdate /cpu_testbench/dut/datapath1/memtoreg_mux/out
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {4036188 ps} 0} {{Cursor 2} {1601546 ps} 0}
quietly wave cursor active 2
configure wave -namecolwidth 184
configure wave -valuecolwidth 99
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {1592356 ps} {1616118 ps}
