# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDMI IP TEST.gen/sources_1/ip/VTC/sim/VTC.vhd" \

# Do not sort compile order
nosort
