
Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Sat Apr 12 18:40:09 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 85.000000 MHz ;
            1752 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.732ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.053ns  (34.0% logic, 66.0% route), 7 logic levels.

 Constraint Details:

     10.053ns physical path delay SLICE_13 to ram_side_wr_en_port_MGIOL meets
     11.765ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 11.785ns) by 1.732ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C18A.CLK to     R19C18A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.433     R19C18A.Q1 to     R18C18D.B1 delay_counter[8]
CTOF_DEL    ---     0.495     R18C18D.B1 to     R18C18D.F1 SLICE_61
ROUTE         1     0.436     R18C18D.F1 to     R18C18D.C0 present_state_srsts_0_a5_4_0_a2_0_0_o2_4[23]
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_61
ROUTE         2     1.172     R18C18D.F0 to     R18C19C.C1 N_37
CTOF_DEL    ---     0.495     R18C19C.C1 to     R18C19C.F1 SLICE_41
ROUTE        13     1.033     R18C19C.F1 to     R18C21C.D1 N_39
CTOF_DEL    ---     0.495     R18C21C.D1 to     R18C21C.F1 SLICE_44
ROUTE         7     0.808     R18C21C.F1 to     R16C21C.C1 N_41
CTOF_DEL    ---     0.495     R16C21C.C1 to     R16C21C.F1 SLICE_20
ROUTE         2     0.652     R16C21C.F1 to     R18C21B.D0 N_79
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 SLICE_43
ROUTE         1     1.097     R18C21B.F0 to  IOL_B21C.OPOS N_490_i (to clk_c)
                  --------
                   10.053   (34.0% logic, 66.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C18A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B21C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.738ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.047ns  (34.1% logic, 65.9% route), 7 logic levels.

 Constraint Details:

     10.047ns physical path delay SLICE_15 to ram_side_wr_en_port_MGIOL meets
     11.765ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 11.785ns) by 1.738ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C17C.CLK to     R19C17C.Q1 SLICE_15 (from clk_c)
ROUTE         3     1.427     R19C17C.Q1 to     R18C18D.A1 delay_counter[4]
CTOF_DEL    ---     0.495     R18C18D.A1 to     R18C18D.F1 SLICE_61
ROUTE         1     0.436     R18C18D.F1 to     R18C18D.C0 present_state_srsts_0_a5_4_0_a2_0_0_o2_4[23]
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_61
ROUTE         2     1.172     R18C18D.F0 to     R18C19C.C1 N_37
CTOF_DEL    ---     0.495     R18C19C.C1 to     R18C19C.F1 SLICE_41
ROUTE        13     1.033     R18C19C.F1 to     R18C21C.D1 N_39
CTOF_DEL    ---     0.495     R18C21C.D1 to     R18C21C.F1 SLICE_44
ROUTE         7     0.808     R18C21C.F1 to     R16C21C.C1 N_41
CTOF_DEL    ---     0.495     R16C21C.C1 to     R16C21C.F1 SLICE_20
ROUTE         2     0.652     R16C21C.F1 to     R18C21B.D0 N_79
CTOF_DEL    ---     0.495     R18C21B.D0 to     R18C21B.F0 SLICE_43
ROUTE         1     1.097     R18C21B.F0 to  IOL_B21C.OPOS N_490_i (to clk_c)
                  --------
                   10.047   (34.1% logic, 65.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C17C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_B21C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)
                   FF                        refresh_counter[13]

   Delay:               9.484ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      9.484ns physical path delay SLICE_13 to SLICE_2 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 2.007ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C18A.CLK to     R19C18A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.433     R19C18A.Q1 to     R18C18D.B1 delay_counter[8]
CTOF_DEL    ---     0.495     R18C18D.B1 to     R18C18D.F1 SLICE_61
ROUTE         1     0.436     R18C18D.F1 to     R18C18D.C0 present_state_srsts_0_a5_4_0_a2_0_0_o2_4[23]
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_61
ROUTE         2     1.172     R18C18D.F0 to     R18C19C.C1 N_37
CTOF_DEL    ---     0.495     R18C19C.C1 to     R18C19C.F1 SLICE_41
ROUTE        13     1.033     R18C19C.F1 to     R17C20C.D1 N_39
CTOF_DEL    ---     0.495     R17C20C.D1 to     R17C20C.F1 SLICE_47
ROUTE         2     0.445     R17C20C.F1 to     R17C20C.C0 N_160
CTOF_DEL    ---     0.495     R17C20C.C0 to     R17C20C.F0 SLICE_47
ROUTE         9     2.038     R17C20C.F0 to    R10C16D.LSR refresh_counter7 (to clk_c)
                  --------
                    9.484   (30.9% logic, 69.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C18A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R10C16D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)
                   FF                        refresh_counter[11]

   Delay:               9.484ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      9.484ns physical path delay SLICE_13 to SLICE_3 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 2.007ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C18A.CLK to     R19C18A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.433     R19C18A.Q1 to     R18C18D.B1 delay_counter[8]
CTOF_DEL    ---     0.495     R18C18D.B1 to     R18C18D.F1 SLICE_61
ROUTE         1     0.436     R18C18D.F1 to     R18C18D.C0 present_state_srsts_0_a5_4_0_a2_0_0_o2_4[23]
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_61
ROUTE         2     1.172     R18C18D.F0 to     R18C19C.C1 N_37
CTOF_DEL    ---     0.495     R18C19C.C1 to     R18C19C.F1 SLICE_41
ROUTE        13     1.033     R18C19C.F1 to     R17C20C.D1 N_39
CTOF_DEL    ---     0.495     R17C20C.D1 to     R17C20C.F1 SLICE_47
ROUTE         2     0.445     R17C20C.F1 to     R17C20C.C0 N_160
CTOF_DEL    ---     0.495     R17C20C.C0 to     R17C20C.F0 SLICE_47
ROUTE         9     2.038     R17C20C.F0 to    R10C16C.LSR refresh_counter7 (to clk_c)
                  --------
                    9.484   (30.9% logic, 69.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C18A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R10C16C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)
                   FF                        refresh_counter[9]

   Delay:               9.484ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      9.484ns physical path delay SLICE_13 to SLICE_4 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 2.007ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C18A.CLK to     R19C18A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.433     R19C18A.Q1 to     R18C18D.B1 delay_counter[8]
CTOF_DEL    ---     0.495     R18C18D.B1 to     R18C18D.F1 SLICE_61
ROUTE         1     0.436     R18C18D.F1 to     R18C18D.C0 present_state_srsts_0_a5_4_0_a2_0_0_o2_4[23]
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_61
ROUTE         2     1.172     R18C18D.F0 to     R18C19C.C1 N_37
CTOF_DEL    ---     0.495     R18C19C.C1 to     R18C19C.F1 SLICE_41
ROUTE        13     1.033     R18C19C.F1 to     R17C20C.D1 N_39
CTOF_DEL    ---     0.495     R17C20C.D1 to     R17C20C.F1 SLICE_47
ROUTE         2     0.445     R17C20C.F1 to     R17C20C.C0 N_160
CTOF_DEL    ---     0.495     R17C20C.C0 to     R17C20C.F0 SLICE_47
ROUTE         9     2.038     R17C20C.F0 to    R10C16B.LSR refresh_counter7 (to clk_c)
                  --------
                    9.484   (30.9% logic, 69.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C18A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R10C16B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)
                   FF                        refresh_counter[7]

   Delay:               9.484ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      9.484ns physical path delay SLICE_13 to SLICE_5 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 2.007ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C18A.CLK to     R19C18A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.433     R19C18A.Q1 to     R18C18D.B1 delay_counter[8]
CTOF_DEL    ---     0.495     R18C18D.B1 to     R18C18D.F1 SLICE_61
ROUTE         1     0.436     R18C18D.F1 to     R18C18D.C0 present_state_srsts_0_a5_4_0_a2_0_0_o2_4[23]
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_61
ROUTE         2     1.172     R18C18D.F0 to     R18C19C.C1 N_37
CTOF_DEL    ---     0.495     R18C19C.C1 to     R18C19C.F1 SLICE_41
ROUTE        13     1.033     R18C19C.F1 to     R17C20C.D1 N_39
CTOF_DEL    ---     0.495     R17C20C.D1 to     R17C20C.F1 SLICE_47
ROUTE         2     0.445     R17C20C.F1 to     R17C20C.C0 N_160
CTOF_DEL    ---     0.495     R17C20C.C0 to     R17C20C.F0 SLICE_47
ROUTE         9     2.038     R17C20C.F0 to    R10C16A.LSR refresh_counter7 (to clk_c)
                  --------
                    9.484   (30.9% logic, 69.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C18A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R10C16A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[6]  (to clk_c +)
                   FF                        refresh_counter[5]

   Delay:               9.484ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      9.484ns physical path delay SLICE_13 to SLICE_6 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 2.007ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C18A.CLK to     R19C18A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.433     R19C18A.Q1 to     R18C18D.B1 delay_counter[8]
CTOF_DEL    ---     0.495     R18C18D.B1 to     R18C18D.F1 SLICE_61
ROUTE         1     0.436     R18C18D.F1 to     R18C18D.C0 present_state_srsts_0_a5_4_0_a2_0_0_o2_4[23]
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_61
ROUTE         2     1.172     R18C18D.F0 to     R18C19C.C1 N_37
CTOF_DEL    ---     0.495     R18C19C.C1 to     R18C19C.F1 SLICE_41
ROUTE        13     1.033     R18C19C.F1 to     R17C20C.D1 N_39
CTOF_DEL    ---     0.495     R17C20C.D1 to     R17C20C.F1 SLICE_47
ROUTE         2     0.445     R17C20C.F1 to     R17C20C.C0 N_160
CTOF_DEL    ---     0.495     R17C20C.C0 to     R17C20C.F0 SLICE_47
ROUTE         9     2.038     R17C20C.F0 to    R10C15D.LSR refresh_counter7 (to clk_c)
                  --------
                    9.484   (30.9% logic, 69.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C18A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R10C15D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[4]  (to clk_c +)
                   FF                        refresh_counter[3]

   Delay:               9.484ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      9.484ns physical path delay SLICE_13 to SLICE_7 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 2.007ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C18A.CLK to     R19C18A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.433     R19C18A.Q1 to     R18C18D.B1 delay_counter[8]
CTOF_DEL    ---     0.495     R18C18D.B1 to     R18C18D.F1 SLICE_61
ROUTE         1     0.436     R18C18D.F1 to     R18C18D.C0 present_state_srsts_0_a5_4_0_a2_0_0_o2_4[23]
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_61
ROUTE         2     1.172     R18C18D.F0 to     R18C19C.C1 N_37
CTOF_DEL    ---     0.495     R18C19C.C1 to     R18C19C.F1 SLICE_41
ROUTE        13     1.033     R18C19C.F1 to     R17C20C.D1 N_39
CTOF_DEL    ---     0.495     R17C20C.D1 to     R17C20C.F1 SLICE_47
ROUTE         2     0.445     R17C20C.F1 to     R17C20C.C0 N_160
CTOF_DEL    ---     0.495     R17C20C.C0 to     R17C20C.F0 SLICE_47
ROUTE         9     2.038     R17C20C.F0 to    R10C15C.LSR refresh_counter7 (to clk_c)
                  --------
                    9.484   (30.9% logic, 69.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C18A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R10C15C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[2]  (to clk_c +)
                   FF                        refresh_counter[1]

   Delay:               9.484ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      9.484ns physical path delay SLICE_13 to SLICE_8 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 2.007ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C18A.CLK to     R19C18A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.433     R19C18A.Q1 to     R18C18D.B1 delay_counter[8]
CTOF_DEL    ---     0.495     R18C18D.B1 to     R18C18D.F1 SLICE_61
ROUTE         1     0.436     R18C18D.F1 to     R18C18D.C0 present_state_srsts_0_a5_4_0_a2_0_0_o2_4[23]
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_61
ROUTE         2     1.172     R18C18D.F0 to     R18C19C.C1 N_37
CTOF_DEL    ---     0.495     R18C19C.C1 to     R18C19C.F1 SLICE_41
ROUTE        13     1.033     R18C19C.F1 to     R17C20C.D1 N_39
CTOF_DEL    ---     0.495     R17C20C.D1 to     R17C20C.F1 SLICE_47
ROUTE         2     0.445     R17C20C.F1 to     R17C20C.C0 N_160
CTOF_DEL    ---     0.495     R17C20C.C0 to     R17C20C.F0 SLICE_47
ROUTE         9     2.038     R17C20C.F0 to    R10C15B.LSR refresh_counter7 (to clk_c)
                  --------
                    9.484   (30.9% logic, 69.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C18A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R10C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)
                   FF                        refresh_counter[13]

   Delay:               9.478ns  (30.9% logic, 69.1% route), 6 logic levels.

 Constraint Details:

      9.478ns physical path delay SLICE_15 to SLICE_2 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 2.013ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C17C.CLK to     R19C17C.Q1 SLICE_15 (from clk_c)
ROUTE         3     1.427     R19C17C.Q1 to     R18C18D.A1 delay_counter[4]
CTOF_DEL    ---     0.495     R18C18D.A1 to     R18C18D.F1 SLICE_61
ROUTE         1     0.436     R18C18D.F1 to     R18C18D.C0 present_state_srsts_0_a5_4_0_a2_0_0_o2_4[23]
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_61
ROUTE         2     1.172     R18C18D.F0 to     R18C19C.C1 N_37
CTOF_DEL    ---     0.495     R18C19C.C1 to     R18C19C.F1 SLICE_41
ROUTE        13     1.033     R18C19C.F1 to     R17C20C.D1 N_39
CTOF_DEL    ---     0.495     R17C20C.D1 to     R17C20C.F1 SLICE_47
ROUTE         2     0.445     R17C20C.F1 to     R17C20C.C0 N_160
CTOF_DEL    ---     0.495     R17C20C.C0 to     R17C20C.F0 SLICE_47
ROUTE         9     2.038     R17C20C.F0 to    R10C16D.LSR refresh_counter7 (to clk_c)
                  --------
                    9.478   (30.9% logic, 69.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C17C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R10C16D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

Report:   99.671MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 85.000000 MHz ;    |   85.000 MHz|   99.671 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 85.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1752 paths, 1 nets, and 544 connections (56.14% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Sat Apr 12 18:40:09 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 85.000000 MHz ;
            1752 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[15]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[15]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17A.CLK to     R10C17A.Q0 SLICE_1 (from clk_c)
ROUTE         2     0.132     R10C17A.Q0 to     R10C17A.A0 refresh_counter[15]
CTOF_DEL    ---     0.101     R10C17A.A0 to     R10C17A.F0 SLICE_1
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 un2_refresh_counter[15] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R10C17A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R10C17A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18D.CLK to     R19C18D.Q0 SLICE_10 (from clk_c)
ROUTE         3     0.132     R19C18D.Q0 to     R19C18D.A0 delay_counter[13]
CTOF_DEL    ---     0.101     R19C18D.A0 to     R19C18D.F0 SLICE_10
ROUTE         1     0.000     R19C18D.F0 to    R19C18D.DI0 un2_delay_counter_1[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[12]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18C.CLK to     R19C18C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132     R19C18C.Q1 to     R19C18C.A1 delay_counter[12]
CTOF_DEL    ---     0.101     R19C18C.A1 to     R19C18C.F1 SLICE_11
ROUTE         1     0.000     R19C18C.F1 to    R19C18C.DI1 un2_delay_counter_1[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[11]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18C.CLK to     R19C18C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132     R19C18C.Q0 to     R19C18C.A0 delay_counter[11]
CTOF_DEL    ---     0.101     R19C18C.A0 to     R19C18C.F0 SLICE_11
ROUTE         1     0.000     R19C18C.F0 to    R19C18C.DI0 un2_delay_counter_1[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[9]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18B.CLK to     R19C18B.Q0 SLICE_12 (from clk_c)
ROUTE         3     0.132     R19C18B.Q0 to     R19C18B.A0 delay_counter[9]
CTOF_DEL    ---     0.101     R19C18B.A0 to     R19C18B.F0 SLICE_12
ROUTE         1     0.000     R19C18B.F0 to    R19C18B.DI0 un2_delay_counter_1[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18B.CLK to     R19C18B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132     R19C18B.Q1 to     R19C18B.A1 delay_counter[10]
CTOF_DEL    ---     0.101     R19C18B.A1 to     R19C18B.F1 SLICE_12
ROUTE         1     0.000     R19C18B.F1 to    R19C18B.DI1 un2_delay_counter_1[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18A.CLK to     R19C18A.Q0 SLICE_13 (from clk_c)
ROUTE         3     0.132     R19C18A.Q0 to     R19C18A.A0 delay_counter[7]
CTOF_DEL    ---     0.101     R19C18A.A0 to     R19C18A.F0 SLICE_13
ROUTE         1     0.000     R19C18A.F0 to    R19C18A.DI0 un2_delay_counter_1[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C18A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17D.CLK to     R19C17D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R19C17D.Q1 to     R19C17D.A1 delay_counter[6]
CTOF_DEL    ---     0.101     R19C17D.A1 to     R19C17D.F1 SLICE_14
ROUTE         1     0.000     R19C17D.F1 to    R19C17D.DI1 un2_delay_counter_1[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C17D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C17D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[5]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17D.CLK to     R19C17D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132     R19C17D.Q0 to     R19C17D.A0 delay_counter[5]
CTOF_DEL    ---     0.101     R19C17D.A0 to     R19C17D.F0 SLICE_14
ROUTE         1     0.000     R19C17D.F0 to    R19C17D.DI0 un2_delay_counter_1[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C17D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C17D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[4]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17C.CLK to     R19C17C.Q1 SLICE_15 (from clk_c)
ROUTE         3     0.132     R19C17C.Q1 to     R19C17C.A1 delay_counter[4]
CTOF_DEL    ---     0.101     R19C17C.A1 to     R19C17C.F1 SLICE_15
ROUTE         1     0.000     R19C17C.F1 to    R19C17C.DI1 un2_delay_counter_1[4] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C17C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R19C17C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 85.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 85.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1752 paths, 1 nets, and 544 connections (56.14% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

