// Seed: 2508247071
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input wand id_7,
    output uwire id_8
);
  assign id_6 = -1'b0 - 'b0;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    output tri   id_2,
    output wand  id_3,
    input  tri0  id_4,
    output tri   id_5
);
  always id_1 <= #id_4 id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_4,
      id_0,
      id_3,
      id_3,
      id_4,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
