// Seed: 2592960335
module module_0;
  tri0 id_1 = 1, id_2, id_3;
  supply0 id_4 = (id_3);
  assign id_2 = 1'h0;
  tri1 id_5;
  wire id_6;
  wire id_7;
  assign module_1.id_4 = 0;
  tri0 id_8 = 1;
  assign id_4 = id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri id_3,
    output supply1 id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    output wor id_8,
    input supply1 id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    output supply1 id_13,
    input wor id_14,
    input tri id_15,
    input tri0 id_16
);
  assign id_8 = 1;
  module_0 modCall_1 ();
  tri1 id_18 = id_12;
endmodule
