$date
	Wed Mar 21 19:14:57 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clock3 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 " clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#6
1"
1!
#12
0"
0!
#18
1"
1!
#24
0"
0!
#30
1"
1!
#36
0"
0!
#42
1"
1!
#48
0"
0!
#54
1"
1!
#60
0"
0!
#66
1"
1!
#72
0"
0!
#78
1"
1!
#84
0"
0!
#90
1"
1!
#96
0"
0!
#102
1"
1!
#108
0"
0!
#114
1"
1!
#120
0"
0!
