Urukul (EEM0) starting at RTIO channel 0x000000
Urukul (EEM2) starting at RTIO channel 0x000007
Urukul (EEM4) starting at RTIO channel 0x00000e
Urukul (EEM6) starting at RTIO channel 0x000015
Urukul (EEM8) starting at RTIO channel 0x00001c
Urukul (EEM10) starting at RTIO channel 0x000023
USER LED at RTIO channel 0x000029
USER LED at RTIO channel 0x00002a
/opt/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 238: hostname: command not found
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Feb  2 21:43:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl
# source "top_route.tcl"
## create_project -force -name top -part xc7z030-ffg676-3
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
## add_files {top.v}
## set_property library work [get_files {top.v}]
## read_xdc top.xdc
## synth_design -top top -part xc7z030-ffg676-3
Command: synth_design -top top -part xc7z030-ffg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'[0m
[32mINFO: [Device 21-403] Loading part xc7z030ffg676-3[0m
[32mINFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.[0m
[32mINFO: [Synth 8-7078] Launching helper process for spawning children vivado processes[0m
[32mINFO: [Synth 8-7075] Helper process launched with PID 61[0m
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2102.129 ; gain = 413.855 ; free physical = 7736 ; free virtual = 28564
---------------------------------------------------------------------------------
[32mINFO: [Synth 8-6157] synthesizing module 'top' from library 'work' [/build/build/top.v:2][0m
[32mINFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/build/build/top.v:58962][0m
[32mINFO: [Synth 8-3876] $readmem data file 'latency_compensation.init' is read successfully [/build/build/top.v:60373][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom.init' is read successfully [/build/build/top.v:60929][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_1.init' is read successfully [/build/build/top.v:60941][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_2.init' is read successfully [/build/build/top.v:60953][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_3.init' is read successfully [/build/build/top.v:60965][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_4.init' is read successfully [/build/build/top.v:60977][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_5.init' is read successfully [/build/build/top.v:60989][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_6.init' is read successfully [/build/build/top.v:61001][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_7.init' is read successfully [/build/build/top.v:61013][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_8.init' is read successfully [/build/build/top.v:61025][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_9.init' is read successfully [/build/build/top.v:61037][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_10.init' is read successfully [/build/build/top.v:61049][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_11.init' is read successfully [/build/build/top.v:61061][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_12.init' is read successfully [/build/build/top.v:61073][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_13.init' is read successfully [/build/build/top.v:61085][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_14.init' is read successfully [/build/build/top.v:61097][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_15.init' is read successfully [/build/build/top.v:61109][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_16.init' is read successfully [/build/build/top.v:61121][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_17.init' is read successfully [/build/build/top.v:61133][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_18.init' is read successfully [/build/build/top.v:61145][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_19.init' is read successfully [/build/build/top.v:61157][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_20.init' is read successfully [/build/build/top.v:61169][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_21.init' is read successfully [/build/build/top.v:61181][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_22.init' is read successfully [/build/build/top.v:61193][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_23.init' is read successfully [/build/build/top.v:61205][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_24.init' is read successfully [/build/build/top.v:61217][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_25.init' is read successfully [/build/build/top.v:61229][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_26.init' is read successfully [/build/build/top.v:61241][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_27.init' is read successfully [/build/build/top.v:61253][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_28.init' is read successfully [/build/build/top.v:61265][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_29.init' is read successfully [/build/build/top.v:61277][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_30.init' is read successfully [/build/build/top.v:61289][0m
[32mINFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_31.init' is read successfully [/build/build/top.v:61301][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:23831][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:24236][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:55575][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:55810][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:56571][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:56598][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:56760][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:56804][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:56834][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:56880][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:56937][0m
[32mINFO: [Synth 8-155] case statement is not full and has no default [/build/build/top.v:57129][0m
[32mINFO: [Synth 8-6157] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2323][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2323][0m
[32mINFO: [Synth 8-6157] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:123980][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:123980][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIGP0ARLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:58481][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIGP0AWLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:58491][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIGP1ARLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:58508][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIGP1AWLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:58518][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIHP0ARLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:58535][0m
[33mWARNING: [Synth 8-689] width (3) of port connection 'SAXIHP0ARSIZE' does not match port width (2) of module 'PS7' [/build/build/top.v:58539][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'SAXIHP1AWLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:58574][0m
[33mWARNING: [Synth 8-689] width (3) of port connection 'SAXIHP1AWSIZE' does not match port width (2) of module 'PS7' [/build/build/top.v:58578][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'MAXIGP0ARLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:58792][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'MAXIGP0AWLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:58802][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'MAXIGP1ARLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:58821][0m
[33mWARNING: [Synth 8-689] width (8) of port connection 'MAXIGP1AWLEN' does not match port width (4) of module 'PS7' [/build/build/top.v:58831][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76323][0m
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
[32mINFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76323][0m
[32mINFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75979][0m
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
[32mINFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75979][0m
[33mWARNING: [Synth 8-7071] port 'ODIV2' of module 'IBUFDS_GTE2' is unconnected for instance 'IBUFDS_GTE2' [/build/build/top.v:58983][0m
[33mWARNING: [Synth 8-7023] instance 'IBUFDS_GTE2' of module 'IBUFDS_GTE2' has 5 connections declared, but only 4 given [/build/build/top.v:58983][0m
[32mINFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588][0m
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.001000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
[32mINFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588][0m
[33mWARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'CLKFBSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'CLKINSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'DO' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'DRDY' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'PSDONE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'DADDR' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'DCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'DEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'DI' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'DWE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'PSCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'PSEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'PSINCDEC' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7071] port 'PWRDWN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-7023] instance 'MMCME2_ADV' of module 'MMCME2_ADV' has 33 connections declared, but only 11 given [/build/build/top.v:59011][0m
[33mWARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/build/build/top.v:59045][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921][0m
[33mWARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL' [/build/build/top.v:59045][0m
[33mWARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [/build/build/top.v:59045][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840][0m
[32mINFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588][0m
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
[32mINFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588][0m
[33mWARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKFBSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKINSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT1' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT2' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT3' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'PSDONE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'CLKIN2' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'PSCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'PSEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'PSINCDEC' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7071] port 'PWRDWN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV_1' [/build/build/top.v:59063][0m
[33mWARNING: [Synth 8-7023] instance 'MMCME2_ADV_1' of module 'MMCME2_ADV' has 33 connections declared, but only 14 given [/build/build/top.v:59063][0m
[32mINFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2777][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2777][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IBUFGDS__parameterized0' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76323][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'IBUFGDS__parameterized0' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76323][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934][0m
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 208.300000 - type: double 
[32mINFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934][0m
[33mWARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2' [/build/build/top.v:59110][0m
[33mWARNING: [Synth 8-7071] port 'C' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2' [/build/build/top.v:59110][0m
[33mWARNING: [Synth 8-7071] port 'CE' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2' [/build/build/top.v:59110][0m
[33mWARNING: [Synth 8-7071] port 'CINVCTRL' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2' [/build/build/top.v:59110][0m
[33mWARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2' [/build/build/top.v:59110][0m
[33mWARNING: [Synth 8-7071] port 'IDATAIN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2' [/build/build/top.v:59110][0m
[33mWARNING: [Synth 8-7071] port 'INC' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2' [/build/build/top.v:59110][0m
[33mWARNING: [Synth 8-7071] port 'LD' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2' [/build/build/top.v:59110][0m
[33mWARNING: [Synth 8-7071] port 'LDPIPEEN' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2' [/build/build/top.v:59110][0m
[33mWARNING: [Synth 8-7071] port 'REGRST' of module 'IDELAYE2' is unconnected for instance 'IDELAYE2' [/build/build/top.v:59110][0m
[33mWARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 2 given [/build/build/top.v:59110][0m
[32mINFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955][0m
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
[32mINFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955][0m
[33mWARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'Q3' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'Q4' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'BITSLIP' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'CLKB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'CLKDIVP' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'D' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'DYNCLKDIVSEL' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'DYNCLKSEL' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'OCLK' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'OCLKB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'OFB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'RST' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/build/build/top.v:59120][0m
[33mWARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 5 given [/build/build/top.v:59120][0m
[32mINFO: [Synth 8-6157] synthesizing module 'ISERDESE2__parameterized0' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955][0m
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter NUM_CE bound to: 1 - type: integer 
[32mINFO: [Synth 8-6155] done synthesizing module 'ISERDESE2__parameterized0' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:82955][0m
[33mWARNING: [Synth 8-7071] port 'O' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'Q2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'Q3' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'Q4' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'BITSLIP' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'CLKB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'CLKDIVP' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'DDLY' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'DYNCLKDIVSEL' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'DYNCLKSEL' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'OCLK' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'OCLKB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'OFB' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'RST' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/build/build/top.v:59132][0m
[33mWARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 5 given [/build/build/top.v:59132][0m
[32mINFO: [Synth 8-6157] synthesizing module 'OBUFTDS' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99831][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'OBUFTDS' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99831][0m
[32mINFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80408][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80408][0m
[32mINFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679][0m
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
[32mINFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679][0m
[33mWARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/build/build/top.v:59190][0m
[32mINFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59190][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_2' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59209][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59222][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_3' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59241][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59254][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_4' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59273][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59286][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_5' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59305][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59318][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_6' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59337][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59394][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_9' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59413][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59426][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_10' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59445][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59458][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_11' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59477][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59490][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_12' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59509][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59522][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_13' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59541][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59598][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_16' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59617][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59630][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_17' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59649][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59662][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_18' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59681][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59694][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_19' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59713][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59726][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_20' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59745][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59802][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_23' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59821][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59834][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_24' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59853][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59866][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_25' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59885][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59898][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_26' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59917][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:59930][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_27' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:59949][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:60006][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_30' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:60025][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:60038][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_31' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:60057][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:60070][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_32' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:60089][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:60102][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_33' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:60121][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:60134][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_34' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:60153][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:60210][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_37' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:60229][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:60242][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_38' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:60261][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:60274][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_39' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:60293][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:60306][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_40' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:60325][0m
[33mWARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/build/build/top.v:60338][0m
[33mWARNING: [Synth 8-7023] instance 'IOBUFDS_41' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/build/build/top.v:60357][0m
[32mINFO: [Synth 8-6157] synthesizing module 'FDPE' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43128][0m
	Parameter INIT bound to: 1'b1 
[32mINFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43128][0m
[32mINFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442][0m
[32mINFO: [Synth 8-6155] done synthesizing module 'top' from library 'work' (0#1) [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-6014] Unused sequential element sync_lhs_self_reg was removed.  [/build/build/top.v:35296][0m
[33mWARNING: [Synth 8-6014] Unused sequential element stb_reg was removed.  [/build/build/top.v:36783][0m
[33mWARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [/build/build/top.v:36784][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record320_rec_seqn_reg was removed.  [/build/build/top.v:47102][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record351_rec_seqn_reg was removed.  [/build/build/top.v:48250][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record352_rec_seqn_reg was removed.  [/build/build/top.v:48924][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record383_rec_seqn_reg was removed.  [/build/build/top.v:49044][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record384_rec_seqn_reg was removed.  [/build/build/top.v:49964][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record415_rec_seqn_reg was removed.  [/build/build/top.v:50020][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record416_rec_seqn_reg was removed.  [/build/build/top.v:51092][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record447_rec_seqn_reg was removed.  [/build/build/top.v:51116][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record449_rec_seqn_reg was removed.  [/build/build/top.v:51126][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record450_rec_seqn_reg was removed.  [/build/build/top.v:51134][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record451_rec_seqn_reg was removed.  [/build/build/top.v:51202][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record452_rec_seqn_reg was removed.  [/build/build/top.v:51210][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record453_rec_seqn_reg was removed.  [/build/build/top.v:51278][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record454_rec_seqn_reg was removed.  [/build/build/top.v:51286][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record455_rec_seqn_reg was removed.  [/build/build/top.v:51354][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record456_rec_seqn_reg was removed.  [/build/build/top.v:51362][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record457_rec_seqn_reg was removed.  [/build/build/top.v:51430][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record458_rec_seqn_reg was removed.  [/build/build/top.v:51438][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record459_rec_seqn_reg was removed.  [/build/build/top.v:51506][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record460_rec_seqn_reg was removed.  [/build/build/top.v:51514][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record461_rec_seqn_reg was removed.  [/build/build/top.v:51582][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record462_rec_seqn_reg was removed.  [/build/build/top.v:51590][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record463_rec_seqn_reg was removed.  [/build/build/top.v:51658][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record464_rec_seqn_reg was removed.  [/build/build/top.v:51666][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record465_rec_seqn_reg was removed.  [/build/build/top.v:51734][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record466_rec_seqn_reg was removed.  [/build/build/top.v:51742][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record467_rec_seqn_reg was removed.  [/build/build/top.v:51810][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record468_rec_seqn_reg was removed.  [/build/build/top.v:51818][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record469_rec_seqn_reg was removed.  [/build/build/top.v:51886][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record470_rec_seqn_reg was removed.  [/build/build/top.v:51894][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record471_rec_seqn_reg was removed.  [/build/build/top.v:51962][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record472_rec_seqn_reg was removed.  [/build/build/top.v:51970][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record473_rec_seqn_reg was removed.  [/build/build/top.v:52038][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record474_rec_seqn_reg was removed.  [/build/build/top.v:52046][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record475_rec_seqn_reg was removed.  [/build/build/top.v:52114][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record476_rec_seqn_reg was removed.  [/build/build/top.v:52122][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record477_rec_seqn_reg was removed.  [/build/build/top.v:52190][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record478_rec_seqn_reg was removed.  [/build/build/top.v:52198][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record448_rec_seqn_reg was removed.  [/build/build/top.v:52264][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_sed_record479_rec_seqn_reg was removed.  [/build/build/top.v:52272][0m
[33mWARNING: [Synth 8-6014] Unused sequential element spimaster0_config_padding_reg was removed.  [/build/build/top.v:54001][0m
[33mWARNING: [Synth 8-6014] Unused sequential element spimaster1_config_padding_reg was removed.  [/build/build/top.v:54176][0m
[33mWARNING: [Synth 8-6014] Unused sequential element spimaster2_config_padding_reg was removed.  [/build/build/top.v:54351][0m
[33mWARNING: [Synth 8-6014] Unused sequential element spimaster3_config_padding_reg was removed.  [/build/build/top.v:54526][0m
[33mWARNING: [Synth 8-6014] Unused sequential element spimaster4_config_padding_reg was removed.  [/build/build/top.v:54701][0m
[33mWARNING: [Synth 8-6014] Unused sequential element spimaster5_config_padding_reg was removed.  [/build/build/top.v:54876][0m
[33mWARNING: [Synth 8-6014] Unused sequential element ps7_wrshim_s_axi_gp0_wlast_detect_reg was removed.  [/build/build/top.v:12563][0m
[33mWARNING: [Synth 8-6014] Unused sequential element ps7_wrshim_s_axi_gp0_store_first_beat_reg was removed.  [/build/build/top.v:12564][0m
[33mWARNING: [Synth 8-6014] Unused sequential element ps7_wrshim_s_axi_gp0_burst_still_active_reg was removed.  [/build/build/top.v:12608][0m
[33mWARNING: [Synth 8-6014] Unused sequential element ps7_wrshim_s_axi_gp1_wlast_detect_reg was removed.  [/build/build/top.v:12872][0m
[33mWARNING: [Synth 8-6014] Unused sequential element ps7_wrshim_s_axi_gp1_store_first_beat_reg was removed.  [/build/build/top.v:12873][0m
[33mWARNING: [Synth 8-6014] Unused sequential element ps7_wrshim_s_axi_gp1_burst_still_active_reg was removed.  [/build/build/top.v:12917][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_dma_time_offset_source_payload_length_reg was removed.  [/build/build/top.v:23752][0m
[33mWARNING: [Synth 8-6014] Unused sequential element cri_con_re_reg was removed.  [/build/build/top.v:56580][0m
[33mWARNING: [Synth 8-6014] Unused sequential element identifier_re_reg was removed.  [/build/build/top.v:56595][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_now_re_reg was removed.  [/build/build/top.v:56698][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_analyzer_enable_re_reg was removed.  [/build/build/top.v:56793][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_analyzer_dma_base_address_re_reg was removed.  [/build/build/top.v:56797][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_analyzer_dma_last_address_re_reg was removed.  [/build/build/top.v:56801][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_core_re_reg was removed.  [/build/build/top.v:56831][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_dma_dma_re_reg was removed.  [/build/build/top.v:56870][0m
[33mWARNING: [Synth 8-6014] Unused sequential element rtio_dma_time_offset_re_reg was removed.  [/build/build/top.v:56877][0m
[33mWARNING: [Synth 8-6014] Unused sequential element mon_chan_sel_re_reg was removed.  [/build/build/top.v:56907][0m
[33mWARNING: [Synth 8-6014] Unused sequential element mon_probe_sel_re_reg was removed.  [/build/build/top.v:56911][0m
[33mWARNING: [Synth 8-6014] Unused sequential element inj_chan_sel_re_reg was removed.  [/build/build/top.v:56915][0m
[33mWARNING: [Synth 8-6014] Unused sequential element inj_override_sel_re_reg was removed.  [/build/build/top.v:56919][0m
[33mWARNING: [Synth 8-6014] Unused sequential element sys_crg_re_reg was removed.  [/build/build/top.v:56934][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_helper_reset_re_reg was removed.  [/build/build/top.v:57054][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_main_dcxo_i2c_divider_re_reg was removed.  [/build/build/top.v:57058][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_main_dcxo_i2c_address_re_reg was removed.  [/build/build/top.v:57062][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_main_dcxo_adpll_re_reg was removed.  [/build/build/top.v:57066][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_main_dcxo_bitbang_enable_re_reg was removed.  [/build/build/top.v:57070][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_main_dcxo_sda_oe_re_reg was removed.  [/build/build/top.v:57074][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_main_dcxo_sda_out_re_reg was removed.  [/build/build/top.v:57078][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_main_dcxo_scl_oe_re_reg was removed.  [/build/build/top.v:57082][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_main_dcxo_scl_out_re_reg was removed.  [/build/build/top.v:57086][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_helper_dcxo_i2c_divider_re_reg was removed.  [/build/build/top.v:57090][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_helper_dcxo_i2c_address_re_reg was removed.  [/build/build/top.v:57094][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_helper_dcxo_adpll_re_reg was removed.  [/build/build/top.v:57098][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_helper_dcxo_bitbang_enable_re_reg was removed.  [/build/build/top.v:57102][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_helper_dcxo_sda_oe_re_reg was removed.  [/build/build/top.v:57106][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_helper_dcxo_sda_out_re_reg was removed.  [/build/build/top.v:57110][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_helper_dcxo_scl_oe_re_reg was removed.  [/build/build/top.v:57114][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_helper_dcxo_scl_out_re_reg was removed.  [/build/build/top.v:57118][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_eventmanager0_re_reg was removed.  [/build/build/top.v:57122][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_eventmanager1_re_reg was removed.  [/build/build/top.v:57126][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_refclk_refclk_reset_re_reg was removed.  [/build/build/top.v:57168][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_refclk_mmcm_bypass_re_reg was removed.  [/build/build/top.v:57172][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_refclk_mmcm_reset_re_reg was removed.  [/build/build/top.v:57176][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_refclk_mmcm_daddr_re_reg was removed.  [/build/build/top.v:57180][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_refclk_mmcm_din_re_reg was removed.  [/build/build/top.v:57184][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_refclk_mmcm_dwen_re_reg was removed.  [/build/build/top.v:57188][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_refclk_mmcm_den_re_reg was removed.  [/build/build/top.v:57192][0m
[33mWARNING: [Synth 8-6014] Unused sequential element wrpll_refclk_mmcm_dclk_re_reg was removed.  [/build/build/top.v:57196][0m
[33mWARNING: [Synth 8-6014] Unused sequential element ps7_wrshim_s_axi_gp0_stall_awvalid_reg was removed.  [/build/build/top.v:12564][0m
[33mWARNING: [Synth 8-6014] Unused sequential element ps7_wrshim_s_axi_gp0_previous_cmd_done_reg was removed.  [/build/build/top.v:12606][0m
[33mWARNING: [Synth 8-6014] Unused sequential element ps7_wrshim_s_axi_gp1_stall_awvalid_reg was removed.  [/build/build/top.v:12873][0m
[32mINFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
[33mWARNING: [Synth 8-3936] Found unconnected internal register 'comb_rhs_self6_reg' and it is trimmed from '512' to '64' bits. [/build/build/top.v:24192][0m
[33mWARNING: [Synth 8-7129] Port urukul10_dds_reset_sync_in_p in module top is either unconnected or has no load[0m
[33mWARNING: [Synth 8-7129] Port urukul10_dds_reset_sync_in_n in module top is either unconnected or has no load[0m
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2784.559 ; gain = 1096.285 ; free physical = 7051 ; free virtual = 27889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2784.559 ; gain = 1096.285 ; free physical = 7076 ; free virtual = 27914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2784.559 ; gain = 1096.285 ; free physical = 7076 ; free virtual = 27914
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2784.559 ; gain = 0.000 ; free physical = 7118 ; free virtual = 27956
[32mINFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement[0m
[32mINFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds[0m
[32mINFO: [Project 1-570] Preparing netlist for logic optimization[0m

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/build/build/top.xdc]
[32mINFO: [Timing 38-2] Deriving generated clocks [/build/build/top.xdc:724][0m
[33mWARNING: [Vivado 12-3521] Clock specified in more than one group: sys_crg_mmcm_sys_1 [/build/build/top.xdc:724][0m
Finished Parsing XDC File [/build/build/top.xdc]
[32mINFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/build/build/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].[0m
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3002.184 ; gain = 0.000 ; free physical = 7194 ; free virtual = 28033
[32mINFO: [Project 1-111] Unisim Transformation Summary:[0m
  A total of 74 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instance 
  IBUFGDS => IBUFDS: 2 instances
  IOBUFDS => IOBUFDS (IBUFDS, OBUFTDS): 42 instances
  OBUFDS => OBUFDS: 5 instances
  OBUFTDS => OBUFTDS: 24 instances

grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
grep: /etc/os-release: No such file or directory
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'ddmtd1_state_reg' using encoding 'one-hot' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'ddmtd0_state_reg' using encoding 'one-hot' in module 'top'[0m
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
*
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
[32mINFO: [Synth 8-3354] encoded FSM with state register 'syscrg_state_reg' using encoding 'one-hot' in module 'top'[0m
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3026.195 ; gain = 1337.922 ; free physical = 2469 ; free virtual = 23319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   3 Input   62 Bit       Adders := 8     
	   2 Input   61 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 95    
	   4 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 110   
	   3 Input    7 Bit       Adders := 1     
	   4 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 16    
+---XORs : 
	   2 Input      3 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	              672 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              117 Bit    Registers := 32    
	               64 Bit    Registers := 8     
	               62 Bit    Registers := 4     
	               61 Bit    Registers := 34    
	               32 Bit    Registers := 738   
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               16 Bit    Registers := 16    
	               14 Bit    Registers := 472   
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 123   
	                7 Bit    Registers := 81    
	                6 Bit    Registers := 580   
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 588   
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 2930  
+---RAMs : 
	              32K Bit	(128 X 257 bit)          RAMs := 1     
	              14K Bit	(128 X 117 bit)          RAMs := 32    
	              128 Bit	(4 X 32 bit)          RAMs := 6     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  672 Bit        Muxes := 2     
	  78 Input  672 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 4     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1452  
	   4 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 20    
	   5 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1050  
	  45 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 71    
	  12 Input    8 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 5     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 19    
	   8 Input    7 Bit        Muxes := 30    
	  12 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1147  
	   2 Input    5 Bit        Muxes := 42    
	   5 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 172   
	   4 Input    4 Bit        Muxes := 4     
	  12 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2117  
	   5 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 51    
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 4368  
	   4 Input    1 Bit        Muxes := 43    
	  32 Input    1 Bit        Muxes := 96    
	   5 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 42    
	   6 Input    1 Bit        Muxes := 66    
	  45 Input    1 Bit        Muxes := 32    
	  12 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
[33mWARNING: [Synth 8-7129] Port urukul10_dds_reset_sync_in_p in module top is either unconnected or has no load[0m
[33mWARNING: [Synth 8-7129] Port urukul10_dds_reset_sync_in_n in module top is either unconnected or has no load[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_counter_status_reg[0]' (FDRE) to 'rtio_counter_status_reg[1]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[0]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[1]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[32]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[1]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_counter_status_reg[1]' (FDRE) to 'rtio_counter_status_reg[2]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[1]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[2]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[33]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[2]'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\rtio_counter_status_reg[2] )[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[2]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[3]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[34]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[3]'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\rtio_core_cri_i_status_reg[3] )[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[3]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[4]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[35]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[4]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[4]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[5]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[36]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[5]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[5]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[6]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[37]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[6]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[6]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[7]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[38]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[7]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[7]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[8]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[39]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[8]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_dma_cri_master_error_address_status_reg[8]' (FDRE) to 'rtio_dma_cri_master_error_address_status_reg[15]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[8]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[9]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[40]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[9]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_dma_cri_master_error_address_status_reg[9]' (FDRE) to 'rtio_dma_cri_master_error_address_status_reg[15]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[9]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[10]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[41]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[10]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_dma_cri_master_error_address_status_reg[10]' (FDRE) to 'rtio_dma_cri_master_error_address_status_reg[15]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[10]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[11]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[42]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[11]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_dma_cri_master_error_address_status_reg[11]' (FDRE) to 'rtio_dma_cri_master_error_address_status_reg[15]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[11]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[12]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[43]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[12]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_dma_cri_master_error_address_status_reg[12]' (FDRE) to 'rtio_dma_cri_master_error_address_status_reg[15]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[12]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[13]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[44]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[13]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_dma_cri_master_error_address_status_reg[13]' (FDRE) to 'rtio_dma_cri_master_error_address_status_reg[15]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[13]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[14]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[45]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[14]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_dma_cri_master_error_address_status_reg[14]' (FDRE) to 'rtio_dma_cri_master_error_address_status_reg[15]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[14]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[15]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[46]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[15]'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\rtio_dma_cri_master_error_address_status_reg[15] )[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[15]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[16]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[47]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[16]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[16]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[17]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[48]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[17]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[17]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[18]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[49]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[18]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[18]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[19]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[50]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[19]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[19]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[20]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[51]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[20]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[20]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[21]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[52]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[21]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[21]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[22]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[53]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[22]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[22]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[23]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[54]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[23]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[23]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[24]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[55]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[24]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[24]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[25]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[56]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[25]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[25]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[57]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[26]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[27]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[58]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[27]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[27]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[28]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[59]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[28]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[28]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[29]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[60]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[29]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[29]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[30]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[61]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[30]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[30]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[31]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[62]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[31]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_core_cri_i_timestamp_reg[31]' (FDRE) to 'rtio_core_cri_i_timestamp_reg[63]'[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\rtio_core_cri_i_timestamp_reg[63] )[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[176]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[177]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[178]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[179]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[180]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[181]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[182]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[183]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[184]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[185]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[186]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[187]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[188]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[189]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[190]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[191]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[168]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[169]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[170]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[171]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[172]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[173]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[174]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[175]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[96]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[97]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[98]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[26]'[0m
[32mINFO: [Synth 8-3886] merging instance 'rtio_analyzer_message_encoder_source_payload_data_reg[26]' (FD) to 'rtio_analyzer_message_encoder_source_payload_data_reg[27]'[0m
[32mINFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
[32mINFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\rtio_analyzer_message_encoder_source_payload_data_reg[31] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface3_bank_bus_dat_r_reg[4] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface1_bank_bus_dat_r_reg[31] )[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (\rtio_dma_cri_master_error_w_reg[1] )[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self29" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self28" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self27" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self25" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self24" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self23" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self22" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self21" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self20" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self19" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self18" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self17" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self16" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self14" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self13" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self12" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self8" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "i2cmastermachine1_next_value_ce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Synth 8-5544] ROM "sync_f_self0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)[0m
[32mINFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record1_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record35_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record67_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record103_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record135_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record167_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record223_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record255_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record287_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record319_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record351_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record383_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record415_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record447_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_record479_rec_replace_occured_reg)[0m
[32mINFO: [Synth 8-3333] propagating constant 0 across sequential element (rtio_core_sed_replace_occured_r31_reg)[0m
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 3038.121 ; gain = 1349.848 ; free physical = 783 ; free virtual = 21743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top__GCB7   | storage_reg    | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_1_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_2_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_3_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_4_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_5_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_6_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_7_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_8_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_9_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_10_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_11_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_12_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_13_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_14_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_15_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_16_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_17_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_18_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_19_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_20_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_21_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_22_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_23_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_24_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_25_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_26_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_27_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_28_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_29_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_30_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_31_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB10  | storage_38_reg | 128 x 257(READ_FIRST)  | W |   | 128 x 257(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------+-----------+----------------------+-------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------+-----------+----------------------+-------------+
|top__GCB13  | storage_35_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|top         | storage_32_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|top         | storage_33_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|top         | storage_34_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|top         | storage_36_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|top         | storage_37_reg | Implied   | 4 x 32               | RAM32M x 6  | 
+------------+----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
sys_crg_mmcm_sys_1 in more then one group at line 724 of file /build/build/top.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 3038.121 ; gain = 1349.848 ; free physical = 2794 ; free virtual = 23846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (1752.0/oG. 23.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 3267.301 ; gain = 1579.027 ; free physical = 2569 ; free virtual = 23619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top__GCB10  | storage_38_reg | 128 x 257(READ_FIRST)  | W |   | 128 x 257(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|top__GCB7   | storage_6_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_9_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_22_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_23_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_31_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_reg    | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_1_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_2_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_3_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_4_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_5_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_7_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_8_reg  | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_10_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_11_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_12_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_13_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_14_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_15_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_16_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_17_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_18_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_19_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_20_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_21_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_24_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_25_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_26_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_27_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_28_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_29_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top__GCB7   | storage_30_reg | 128 x 117(READ_FIRST)  | W |   | 128 x 117(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+----------------+-----------+----------------------+-------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------+-----------+----------------------+-------------+
|top         | storage_32_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|top         | storage_33_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|top         | storage_34_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|top         | storage_36_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|top         | storage_37_reg | Implied   | 4 x 32               | RAM32M x 6  | 
|top__GCB13  | storage_35_reg | Implied   | 4 x 32               | RAM32M x 6  | 
+------------+----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
[32mINFO: [Synth 8-7052] The timing for the instance i_4/storage_38_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_4/storage_38_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_4/storage_38_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_4/storage_38_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_4/memadr_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_6_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_6_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_9_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_9_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_22_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_22_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_23_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_23_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_31_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_31_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_5_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_5_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_7_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_7_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_8_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_8_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_11_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_11_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_12_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_12_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_13_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_13_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_14_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_14_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_15_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_15_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_16_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_16_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_17_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_17_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_18_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_18_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_19_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_19_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_20_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_20_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_21_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_21_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_24_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_24_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_25_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_25_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_26_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_26_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_27_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_27_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_28_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_28_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_29_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_29_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_30_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance i_10/storage_30_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 3279.227 ; gain = 1590.953 ; free physical = 773 ; free virtual = 21832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
[32mINFO: [Synth 8-7052] The timing for the instance storage_38_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_38_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_38_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_38_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance memadr_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_6_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_6_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_9_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_9_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_22_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_22_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_23_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_23_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_31_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_31_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_5_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_5_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_7_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_7_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_8_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Synth 8-7052] The timing for the instance storage_8_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.[0m
[32mINFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:13259][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:35294][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:35294][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:35294][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:35294][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:35294][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:35294][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:16579][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:23749][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36524][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:51115][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36307][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:51091][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:49971][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:48931][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:45939][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:44899][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:2][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:45971][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:44963][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36307][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:51091][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:49963][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:48923][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:47101][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36309][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36309][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36309][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36309][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36309][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36309][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36526][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36526][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36526][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36526][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36526][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:36526][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:43016][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:41976][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:43016][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:41976][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:43016][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:41976][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:43032][0m
[33mWARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:42008][0m
[33mWARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/build/build/top.v:43032][0m
[32mINFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.[0m
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 3350.383 ; gain = 1662.109 ; free physical = 678 ; free virtual = 21807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 3350.383 ; gain = 1662.109 ; free physical = 678 ; free virtual = 21807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:15 . Memory (MB): peak = 3350.383 ; gain = 1662.109 ; free physical = 679 ; free virtual = 21809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:15 . Memory (MB): peak = 3350.383 ; gain = 1662.109 ; free physical = 679 ; free virtual = 21809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 3350.383 ; gain = 1662.109 ; free physical = 680 ; free virtual = 21810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 3350.383 ; gain = 1662.109 ; free physical = 680 ; free virtual = 21810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | rtio_core_sed_record176_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record286_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record413_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record446_rec_payload_data_reg[31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record412_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record176_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record184_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record191_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record183_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record270_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record286_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record446_rec_seqn_reg[13]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record446_rec_seqn_reg[12]                | 4      | 13    | NO           | YES                | YES               | 13     | 0       | 
|top         | rtio_core_sed_record319_rec_seqn_reg[13]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record319_rec_seqn_reg[12]                | 4      | 13    | NO           | YES                | YES               | 13     | 0       | 
|top         | rtio_core_sed_record303_rec_seqn_reg[13]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record303_rec_seqn_reg[12]                | 4      | 13    | NO           | YES                | YES               | 13     | 0       | 
|top         | rtio_core_sed_record413_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record412_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record257_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record273_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record31_payload_data2_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record0_payload_data2_reg[31]             | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record417_rec_payload_data_reg[31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record304_rec_seqn_reg[13]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record304_rec_seqn_reg[12]                | 4      | 13    | NO           | YES                | YES               | 13     | 0       | 
|top         | rtio_core_sed_record288_rec_seqn_reg[13]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record288_rec_seqn_reg[12]                | 4      | 13    | NO           | YES                | YES               | 13     | 0       | 
|top         | rtio_core_sed_record386_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record417_rec_seqn_reg[13]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record417_rec_seqn_reg[12]                | 4      | 13    | NO           | YES                | YES               | 13     | 0       | 
|top         | rtio_core_sed_record387_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record168_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record160_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record288_rec_payload_data_reg[31]        | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|top         | rtio_core_sed_record184_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record160_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record168_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record175_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record167_rec_seqn_reg[13]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record0_payload_channel2_reg[5]           | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record448_rec_replace_occured_reg         | 5      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top         | rtio_core_sed_record448_rec_nondata_replace_occured_reg | 5      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top         | rtio_core_sed_record387_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record417_rec_replace_occured_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record386_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record257_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record304_rec_replace_occured_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record184_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record184_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record288_rec_nondata_replace_occured_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record160_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record168_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record304_rec_payload_data_reg[31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record273_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record387_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record386_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record319_rec_payload_data_reg[31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record303_rec_payload_data_reg[31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record257_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record160_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record168_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record175_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record167_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record270_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record191_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record183_rec_payload_data_reg[31]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | rtio_core_sed_record387_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record386_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record417_rec_payload_address_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record304_rec_payload_address_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record288_rec_payload_address_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record167_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record175_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record303_rec_payload_address_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record183_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record191_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record319_rec_payload_address_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record446_rec_replace_occured_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record446_rec_nondata_replace_occured_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record413_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record270_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record286_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record446_rec_payload_address_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record413_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record413_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record412_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record412_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record412_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record270_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record286_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record270_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record286_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record168_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record160_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record184_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record176_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record387_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record273_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record176_rec_replace_occured_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record288_rec_replace_occured_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record417_rec_nondata_replace_occured_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record257_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record273_rec_payload_address_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record386_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record257_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record273_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record304_rec_nondata_replace_occured_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record176_rec_nondata_replace_occured_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record0_payload_address2_reg              | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record31_payload_address2_reg             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record31_payload_channel2_reg[5]          | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record184_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record176_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record304_rec_payload_channel_reg[5]      | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record168_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record160_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record288_rec_payload_channel_reg[5]      | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record191_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record183_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record175_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record167_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record273_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record257_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record387_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record386_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record417_rec_payload_channel_reg[5]      | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record319_rec_payload_channel_reg[5]      | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record303_rec_payload_channel_reg[5]      | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record412_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record286_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record270_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record304_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record288_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record417_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record386_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record387_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record413_rec_payload_channel_reg[5]      | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record413_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record270_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record286_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record446_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record446_rec_payload_channel_reg[5]      | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | rtio_core_sed_record412_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record167_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record175_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record303_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record183_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record191_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record319_rec_payload_fine_ts_reg[2]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record257_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record273_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record184_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record176_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record168_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record160_rec_payload_fine_ts_reg[2]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record31_payload_fine_ts1_reg[2]          | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record0_payload_fine_ts1_reg[2]           | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | rtio_core_sed_record304_rec_valid_reg                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record288_rec_valid_reg                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record417_rec_valid_reg                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record0_valid1_reg                        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | rtio_core_sed_record31_valid1_reg                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |    57|
|2     |BUFG        |     7|
|3     |BUFGMUX     |     1|
|4     |CARRY4      |  1037|
|5     |IBUFDS_GTE2 |     1|
|6     |IDELAYCTRL  |     1|
|7     |IDELAYE2    |     1|
|8     |ISERDESE2   |     2|
|10    |LUT1        |   184|
|11    |LUT2        |  1382|
|12    |LUT3        |  9225|
|13    |LUT4        |  9482|
|14    |LUT5        | 22709|
|15    |LUT6        | 11874|
|16    |MMCME2_ADV  |     2|
|17    |MUXF7       |  5116|
|18    |MUXF8       |     9|
|19    |OSERDESE2   |    30|
|20    |PS7         |     1|
|21    |RAM32M      |    30|
|22    |RAM32X1D    |    12|
|23    |RAMB18E1    |     1|
|24    |RAMB36E1    |    68|
|25    |SRL16E      |  1147|
|26    |FDPE        |     8|
|27    |FDRE        | 41838|
|28    |FDSE        |   108|
|29    |IBUF        |     2|
|30    |IBUFDS      |     1|
|31    |IBUFGDS     |     2|
|32    |IOBUF       |     2|
|33    |IOBUFDS     |    42|
|34    |OBUF        |     2|
|35    |OBUFDS      |     5|
|36    |OBUFT       |     2|
|37    |OBUFTDS     |    24|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 3350.383 ; gain = 1662.109 ; free physical = 680 ; free virtual = 21810
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43083 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:36 ; elapsed = 00:02:10 . Memory (MB): peak = 3354.297 ; gain = 1436.477 ; free physical = 6825 ; free virtual = 27954
Synthesis Optimization Complete : Time (s): cpu = 00:02:50 ; elapsed = 00:02:21 . Memory (MB): peak = 3354.297 ; gain = 1666.023 ; free physical = 6842 ; free virtual = 27948
[32mINFO: [Project 1-571] Translating synthesized netlist[0m
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3354.297 ; gain = 0.000 ; free physical = 6842 ; free virtual = 27949
[32mINFO: [Netlist 29-17] Analyzing 6355 Unisim elements for replacement[0m
[32mINFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds[0m
[33mWARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.[0m
[32mINFO: [Project 1-570] Preparing netlist for logic optimization[0m
Parsing XDC File [/build/build/top.xdc]
[32mINFO: [Timing 38-35] Done setting XDC timing constraints. [/build/build/top.xdc:724][0m
[32mINFO: [Timing 38-2] Deriving generated clocks [/build/build/top.xdc:724][0m
[33mWARNING: [Vivado 12-3521] Clock specified in more than one group: sys_crg_mmcm_sys_1 [/build/build/top.xdc:724][0m
Finished Parsing XDC File [/build/build/top.xdc]
[32mINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).[0m
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6455 ; free virtual = 27561
[32mINFO: [Project 1-111] Unisim Transformation Summary:[0m
  A total of 118 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instance 
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IOBUFDS => IOBUFDS (IBUFDS, OBUFTDS): 42 instances
  OBUFDS => OBUFDS: 5 instances
  OBUFTDS => OBUFTDS: 24 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 30 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances

Synth Design complete | Checksum: e379376a
[32mINFO: [Common 17-83] Releasing license: Synthesis[0m
389 Infos, 388 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:15 ; elapsed = 00:02:42 . Memory (MB): peak = 3840.414 ; gain = 2152.148 ; free physical = 6455 ; free virtual = 27561
[32mINFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8641.308; main = 2956.656; forked = 6732.613[0m
[32mINFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22263.867; main = 3840.418; forked = 19229.660[0m
## report_timing_summary -file top_timing_synth.rpt
[32mINFO: [Timing 38-35] Done setting XDC timing constraints.[0m
[32mINFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.[0m
[32mINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs[0m
## report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
## report_utilization -file top_utilization_synth.rpt
## opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'[0m
Running DRC as a precondition to command opt_design

Starting DRC Task
[32mINFO: [DRC 23-27] Running DRC with 8 threads[0m
[32mINFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings[0m
[32mINFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.[0m

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6448 ; free virtual = 27555

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 294f8b424

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6448 ; free virtual = 27555

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 294f8b424

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6445 ; free virtual = 27551

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 294f8b424

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6445 ; free virtual = 27551
Phase 1 Initialization | Checksum: 294f8b424

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6445 ; free virtual = 27551

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 294f8b424

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6445 ; free virtual = 27551

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 294f8b424

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6445 ; free virtual = 27551
Phase 2 Timer Update And Timing Data Collection | Checksum: 294f8b424

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6445 ; free virtual = 27551

Phase 3 Retarget
[32mINFO: [Opt 31-1851] Number of loadless carry chains removed were: 0[0m
[32mINFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0[0m
[32mINFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 34 pins[0m
[32mINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).[0m
[32mINFO: [Opt 31-49] Retargeted 0 cell(s).[0m
Phase 3 Retarget | Checksum: 1abb26f99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6445 ; free virtual = 27551
Retarget | Checksum: 1abb26f99
[32mINFO: [Opt 31-389] Phase Retarget created 26 cells and removed 27 cells[0m
[32mINFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. [0m

Phase 4 Constant propagation
[32mINFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).[0m
Phase 4 Constant propagation | Checksum: 1d8c37f84

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6445 ; free virtual = 27552
Constant propagation | Checksum: 1d8c37f84
[32mINFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 2 cells[0m
[32mINFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. [0m

Phase 5 Sweep
[32mINFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8[0m
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6445 ; free virtual = 27552
Phase 5 Sweep | Checksum: 25eb6fde0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3840.414 ; gain = 0.000 ; free physical = 6446 ; free virtual = 27552
Sweep | Checksum: 25eb6fde0
[32mINFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells[0m
[32mINFO: [Opt 31-1021] In phase Sweep, 5680 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. [0m

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 23f00d5a3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3872.430 ; gain = 32.016 ; free physical = 6446 ; free virtual = 27553
BUFG optimization | Checksum: 23f00d5a3
[32mINFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.[0m

Phase 7 Shift Register Optimization
[32mINFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs[0m
Phase 7 Shift Register Optimization | Checksum: 23f00d5a3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3872.430 ; gain = 32.016 ; free physical = 6446 ; free virtual = 27553
Shift Register Optimization | Checksum: 23f00d5a3
[32mINFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells[0m

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 25eb6fde0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3872.430 ; gain = 32.016 ; free physical = 6446 ; free virtual = 27553
Post Processing Netlist | Checksum: 25eb6fde0
[32mINFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells[0m
[32mINFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. [0m

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2f3b3e301

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3872.430 ; gain = 32.016 ; free physical = 6447 ; free virtual = 27553

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3872.430 ; gain = 0.000 ; free physical = 6447 ; free virtual = 27553
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2f3b3e301

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3872.430 ; gain = 32.016 ; free physical = 6447 ; free virtual = 27554
Phase 9 Finalization | Checksum: 2f3b3e301

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3872.430 ; gain = 32.016 ; free physical = 6447 ; free virtual = 27554
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              26  |              27  |                                              5  |
|  Constant propagation         |               1  |               2  |                                             24  |
|  Sweep                        |               0  |               1  |                                           5680  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2f3b3e301

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3872.430 ; gain = 32.016 ; free physical = 6448 ; free virtual = 27555

Starting Power Optimization Task
[32mINFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.[0m
[33mWARNING: [Power 33-198] PS7 POWER property is not specified on the PS7 instance. Power reported will not be accurate.[0m
[32mINFO: [Timing 38-35] Done setting XDC timing constraints.[0m
[32mINFO: [Pwropt 34-9] Applying IDT optimizations ...[0m
[32mINFO: [Pwropt 34-10] Applying ODC optimizations ...[0m
Running Vector-less Activity Propagation...
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
[32mINFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 69 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.[0m
[32mINFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports[0m
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 138
Ending PowerOpt Patch Enables Task | Checksum: 2f3b3e301

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6484 ; free virtual = 27590
Ending Power Optimization Task | Checksum: 2f3b3e301

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4067.461 ; gain = 195.031 ; free physical = 6484 ; free virtual = 27590

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2f3b3e301

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6484 ; free virtual = 27590

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6483 ; free virtual = 27589
Ending Netlist Obfuscation Task | Checksum: 2f3b3e301

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6483 ; free virtual = 27589
[32mINFO: [Common 17-83] Releasing license: Implementation[0m
29 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 4067.461 ; gain = 227.047 ; free physical = 6483 ; free virtual = 27589
## place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'[0m
[32mINFO: [Common 17-83] Releasing license: Implementation[0m
[32mINFO: [DRC 23-27] Running DRC with 8 threads[0m
[32mINFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors[0m
[32mINFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.[0m
Running DRC as a precondition to command place_design
[32mINFO: [DRC 23-27] Running DRC with 8 threads[0m
[32mINFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings[0m
[32mINFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.[0m
[32mINFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs[0m

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6463 ; free virtual = 27570
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 24a91013a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6463 ; free virtual = 27570
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6463 ; free virtual = 27570

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[32mINFO: [Timing 38-35] Done setting XDC timing constraints.[0m
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1911080c5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6459 ; free virtual = 27565

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22b89c968

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6374 ; free virtual = 27480

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22b89c968

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6374 ; free virtual = 27480
Phase 1 Placer Initialization | Checksum: 22b89c968

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6374 ; free virtual = 27480

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24b9d6ae5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6345 ; free virtual = 27451

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20a635213

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6342 ; free virtual = 27449

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20a635213

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6342 ; free virtual = 27449

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1ec12d850

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6344 ; free virtual = 27451

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 122b6a450

Time (s): cpu = 00:01:01 ; elapsed = 00:00:22 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6345 ; free virtual = 27451

Phase 2.5.2 Physical Synthesis In Placer
[32mINFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1057 LUT instances to create LUTNM shape[0m
[32mINFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0[0m
[32mINFO: [Physopt 32-1138] End 1 Pass. Optimized 511 nets or LUTs. Breaked 0 LUT, combined 511 existing LUTs and moved 0 existing LUT[0m
[32mINFO: [Physopt 32-65] No nets found for high-fanout optimization.[0m
[32mINFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.[0m
[32mINFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell[0m
[32mINFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.[0m
[32mINFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.[0m
[32mINFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.[0m
[32mINFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.[0m
[32mINFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.[0m
[32mINFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication[0m
[32mINFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell[0m
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6345 ; free virtual = 27452

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            511  |                   511  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            511  |                   511  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 18f59485e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6345 ; free virtual = 27451
Phase 2.5 Global Place Phase2 | Checksum: 1718a87cb

Time (s): cpu = 00:01:11 ; elapsed = 00:00:26 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6345 ; free virtual = 27452
Phase 2 Global Placement | Checksum: 1718a87cb

Time (s): cpu = 00:01:11 ; elapsed = 00:00:26 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6345 ; free virtual = 27452

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2169b684d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:27 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6345 ; free virtual = 27452

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1eb7de2b7

Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6345 ; free virtual = 27452

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b6c6ef16

Time (s): cpu = 00:01:21 ; elapsed = 00:00:30 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6345 ; free virtual = 27452

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2a37cdbae

Time (s): cpu = 00:01:21 ; elapsed = 00:00:30 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6345 ; free virtual = 27452

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2586bc879

Time (s): cpu = 00:01:32 ; elapsed = 00:00:39 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6348 ; free virtual = 27455

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 211311c17

Time (s): cpu = 00:01:33 ; elapsed = 00:00:40 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6348 ; free virtual = 27455

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1274d6915

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6348 ; free virtual = 27455
Phase 3 Detail Placement | Checksum: 1274d6915

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6348 ; free virtual = 27455

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
[32mINFO: [Timing 38-35] Done setting XDC timing constraints.[0m

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22be22c1f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
[32mINFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs[0m
[32mINFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.045 | TNS=0.000 |[0m
Phase 1 Physical Synthesis Initialization | Checksum: 245976b9d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6355 ; free virtual = 27461
[32mINFO: [Place 46-33] Processed net rtio_core_cmd_reset, BUFG insertion was skipped due to placement/routing conflicts.[0m
[32mINFO: [Place 46-33] Processed net sys_rst, BUFG insertion was skipped due to placement/routing conflicts.[0m
[32mINFO: [Place 46-33] Processed net rio_phy_rst, BUFG insertion was skipped due to placement/routing conflicts.[0m
[32mINFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.[0m
Ending Physical Synthesis Task | Checksum: 20e68c680

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6355 ; free virtual = 27462
Phase 4.1.1.1 BUFG Insertion | Checksum: 22be22c1f

Time (s): cpu = 00:01:49 ; elapsed = 00:00:45 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6355 ; free virtual = 27462

Phase 4.1.1.2 Post Placement Timing Optimization
[32mINFO: [Place 30-746] Post Placement Timing Summary WNS=1.045. For the most accurate timing information please run report_timing.[0m
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 191517f72

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6355 ; free virtual = 27462

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6355 ; free virtual = 27462
Phase 4.1 Post Commit Optimization | Checksum: 191517f72

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6355 ; free virtual = 27462

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 191517f72

Time (s): cpu = 00:01:51 ; elapsed = 00:00:45 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6356 ; free virtual = 27462

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
[32mINFO: [Place 30-612] Post-Placement Estimated Congestion [0m
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 191517f72

Time (s): cpu = 00:01:51 ; elapsed = 00:00:46 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6356 ; free virtual = 27462
Phase 4.3 Placer Reporting | Checksum: 191517f72

Time (s): cpu = 00:01:51 ; elapsed = 00:00:46 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6356 ; free virtual = 27462

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6356 ; free virtual = 27462

Time (s): cpu = 00:01:52 ; elapsed = 00:00:46 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6356 ; free virtual = 27462
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 178402bf4

Time (s): cpu = 00:01:52 ; elapsed = 00:00:46 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6356 ; free virtual = 27462
Ending Placer Task | Checksum: 14c34913b

Time (s): cpu = 00:01:52 ; elapsed = 00:00:46 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6356 ; free virtual = 27462
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:56 ; elapsed = 00:00:47 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6356 ; free virtual = 27462
## report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
## report_utilization -file top_utilization_place.rpt
## report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6356 ; free virtual = 27462
## report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6356 ; free virtual = 27463
## report_clock_utilization -file top_clock_utilization.rpt
## route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'[0m


Starting Routing Task
[32mINFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs[0m

Phase 1 Build RT Design
Checksum: PlaceDB: 6770ec3 ConstDB: 0 ShapeSum: bcc6eef2 RouteDB: 88f69386
Post Restoration Checksum: NetGraph: e28a6508 | NumContArr: b3c59492 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 31ba1eed4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6354 ; free virtual = 27461

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 31ba1eed4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6354 ; free virtual = 27461

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 31ba1eed4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6354 ; free virtual = 27461
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23c59fa87

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6342 ; free virtual = 27449
[32mINFO: [Route 35-416] Intermediate Timing Summary | WNS=0.996  | TNS=0.000  | WHS=-1.303 | THS=-1363.121|[0m


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00288968 %
  Global Horizontal Routing Utilization  = 0.00172031 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 67134
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 67091
  Number of Partially Routed Nets     = 43
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23e5c726d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6342 ; free virtual = 27449

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 23e5c726d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6342 ; free virtual = 27449

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 21538f05b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6342 ; free virtual = 27449
Phase 4 Initial Routing | Checksum: 21538f05b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6342 ; free virtual = 27449
[32mINFO: [Route 35-580] Design has 13 pins with tight setup and hold constraints.[0m

The top 5 pins with tight setup and hold constraints:

+=====================+=======================+=================================+
| Launch Setup Clock  | Launch Hold Clock     | Pin                             |
+=====================+=======================+=================================+
| sys_crg_mmcm_clk208 | sys_crg_mmcm_clk208_1 | sys_crg_ic_reset_reg/D          |
| sys_crg_mmcm_clk208 | sys_crg_mmcm_clk208_1 | sys_crg_reset_counter_reg[3]/D  |
| sys_crg_mmcm_clk208 | sys_crg_mmcm_clk208_1 | sys_crg_reset_counter_reg[3]/CE |
| sys_crg_mmcm_clk208 | sys_crg_mmcm_clk208_1 | sys_crg_reset_counter_reg[2]/CE |
| sys_crg_mmcm_clk208 | sys_crg_mmcm_clk208_1 | sys_crg_reset_counter_reg[1]/CE |
+---------------------+-----------------------+---------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7973
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
[32mINFO: [Route 35-416] Intermediate Timing Summary | WNS=0.113  | TNS=0.000  | WHS=N/A    | THS=N/A    |[0m

Phase 5.1 Global Iteration 0 | Checksum: 2e85a7baa

Time (s): cpu = 00:01:32 ; elapsed = 00:00:40 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27450
Phase 5 Rip-up And Reroute | Checksum: 2e85a7baa

Time (s): cpu = 00:01:32 ; elapsed = 00:00:40 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27450

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2e85a7baa

Time (s): cpu = 00:01:32 ; elapsed = 00:00:40 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27450

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2e85a7baa

Time (s): cpu = 00:01:32 ; elapsed = 00:00:40 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27450
Phase 6 Delay and Skew Optimization | Checksum: 2e85a7baa

Time (s): cpu = 00:01:32 ; elapsed = 00:00:40 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27450

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
[32mINFO: [Route 35-416] Intermediate Timing Summary | WNS=0.277  | TNS=0.000  | WHS=0.018  | THS=0.000  |[0m

Phase 7.1 Hold Fix Iter | Checksum: 2357abc89

Time (s): cpu = 00:01:37 ; elapsed = 00:00:41 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27450
Phase 7 Post Hold Fix | Checksum: 2357abc89

Time (s): cpu = 00:01:37 ; elapsed = 00:00:41 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27450

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.5596 %
  Global Horizontal Routing Utilization  = 20.4565 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2357abc89

Time (s): cpu = 00:01:38 ; elapsed = 00:00:41 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27450

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2357abc89

Time (s): cpu = 00:01:38 ; elapsed = 00:00:41 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27450

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 27ef88918

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27451

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 27ef88918

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27451

Phase 12 Post Router Timing
[32mINFO: [Route 35-57] Estimated Timing Summary | WNS=0.277  | TNS=0.000  | WHS=0.018  | THS=0.000  |[0m

[32mINFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.[0m
Phase 12 Post Router Timing | Checksum: 27ef88918

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27451
Total Elapsed time in route_design: 43.39 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1972f931b

Time (s): cpu = 00:01:42 ; elapsed = 00:00:44 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27451
[32mINFO: [Route 35-16] Router Completed Successfully[0m
Ending Routing Task | Checksum: 1972f931b

Time (s): cpu = 00:01:42 ; elapsed = 00:00:44 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27451

Routing Is Done.
[32mINFO: [Common 17-83] Releasing license: Implementation[0m
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6343 ; free virtual = 27451
## phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'[0m
[32mINFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode [0m

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6344 ; free virtual = 27451
[32mINFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.278 | TNS= 0.000 | [0m
[32mINFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.[0m
[32mINFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.[0m
[32mINFO: [Common 17-83] Releasing license: Implementation[0m
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
## report_timing_summary -no_header -no_detailed_paths
[32mINFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.[0m
[32mINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs[0m
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (212)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (583)
5. checking no_input_delay (15)
6. checking no_output_delay (71)
7. checking multiple_clock (37)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (212)
--------------------------
 There are 204 register/latch pins with no clock driven by root clock pin: ddmtd_helper_clk_p (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sma_clkin_p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: wrpll_refclk_mmcm_dclk_storage_full_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (583)
--------------------------------------------------
 There are 583 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (37)
-------------------------------
 There are 37 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.278        0.000                      0                67607        0.019        0.000                      0                67603        0.464        0.000                       0                 43371  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
cdr_clk_clean_fabric_p   {0.000 4.000}        8.000           125.000         
  sys_crg_mmcm_clk208    {0.000 2.400}        4.800           208.333         
  sys_crg_mmcm_fb_clk    {0.000 4.000}        8.000           125.000         
  sys_crg_mmcm_sys       {0.000 4.000}        8.000           125.000         
  sys_crg_mmcm_sys4x     {0.000 1.000}        2.000           500.000         
clk125_gtp_p             {0.000 4.000}        8.000           125.000         
  sys_crg_mmcm_clk208_1  {0.000 2.400}        4.800           208.333         
  sys_crg_mmcm_fb_clk_1  {0.000 4.000}        8.000           125.000         
  sys_crg_mmcm_sys4x_1   {0.000 1.000}        2.000           500.000         
  sys_crg_mmcm_sys_1     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cdr_clk_clean_fabric_p                                                                                                                                                     2.000        0.000                       0                     2  
  sys_crg_mmcm_clk208          1.716        0.000                      0                   13        1.306        0.000                      0                   13        0.464        0.000                       0                    10  
  sys_crg_mmcm_fb_clk                                                                                                                                                      7.063        0.000                       0                     2  
  sys_crg_mmcm_sys             0.278        0.000                      0                67537        0.019        0.000                      0                67537        3.326        0.000                       0                 43298  
  sys_crg_mmcm_sys4x                                                                                                                                                       0.650        0.000                       0                    32  
clk125_gtp_p                   5.714        0.000                      0                   53        0.179        0.000                      0                   53        2.000        0.000                       0                    27  
  sys_crg_mmcm_clk208_1        1.716        0.000                      0                   13        1.306        0.000                      0                   13        0.464        0.000                       0                    10  
  sys_crg_mmcm_fb_clk_1                                                                                                                                                    7.063        0.000                       0                     2  
  sys_crg_mmcm_sys4x_1                                                                                                                                                     0.650        0.000                       0                    32  
  sys_crg_mmcm_sys_1           0.278        0.000                      0                67537        0.019        0.000                      0                67537        3.326        0.000                       0                 43298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       sys_crg_mmcm_clk208          5.128        0.000                      0                    1                                                                        
sys_crg_mmcm_clk208_1  sys_crg_mmcm_clk208          0.309        0.000                      0                   13        0.614        0.000                      0                   13  
                       sys_crg_mmcm_sys             5.124        0.000                      0                    1                                                                        
                       sys_crg_mmcm_clk208_1        4.946        0.000                      0                    1                                                                        
sys_crg_mmcm_clk208    sys_crg_mmcm_clk208_1        1.601        0.000                      0                   13        0.348        0.000                      0                   13  
                       sys_crg_mmcm_sys_1           4.942        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                     1.885        0.000                      0                    2                                                                        


## write_checkpoint -force top_route.dcp
[32mINFO: [Timing 38-480] Writing timing data to binary archive.[0m
Write ShapeDB Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6309 ; free virtual = 27435
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6226 ; free virtual = 27418
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6226 ; free virtual = 27418
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6218 ; free virtual = 27422
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6202 ; free virtual = 27419
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6202 ; free virtual = 27420
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6202 ; free virtual = 27420
[32mINFO: [Common 17-1381] The checkpoint '/build/build/top_route.dcp' has been generated.[0m
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4067.461 ; gain = 0.000 ; free physical = 6148 ; free virtual = 27323
## report_route_status -file top_route_status.rpt
## report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
[32mINFO: [IP_Flow 19-234] Refreshing IP repositories[0m
[32mINFO: [IP_Flow 19-1704] No user IP repositories specified[0m
[32mINFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.[0m
[32mINFO: [DRC 23-27] Running DRC with 8 threads[0m
[32mINFO: [Vivado_Tcl 2-168] The results of DRC are in file /build/build/top_drc.rpt.[0m
report_drc completed successfully
## report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
[32mINFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.[0m
[32mINFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs[0m
## report_power -file top_power.rpt
Command: report_power -file top_power.rpt
[33mWARNING: [Power 33-198] PS7 POWER property is not specified on the PS7 instance. Power reported will not be accurate.[0m
Running Vector-less Activity Propagation...
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
[33mWARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX. Out of range![0m
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation
0 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4191.633 ; gain = 64.035 ; free physical = 6104 ; free virtual = 27280
# source "top_bitstream.tcl"
## set_property BITSTREAM.GENERAL.COMPRESS True [current_design]
## write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
[32mINFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'[0m
Running DRC as a precondition to command write_bitstream
[32mINFO: [IP_Flow 19-1839] IP Catalog is up to date.[0m
[32mINFO: [DRC 23-27] Running DRC with 8 threads[0m
[32mINFO: [Vivado 12-3199] DRC finished with 0 Errors[0m
[32mINFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.[0m
[32mINFO: [Designutils 20-2272] Running write_bitstream with 8 threads.[0m
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 18945120 bits.
Writing bitstream ./top.bit...
[32mINFO: [Vivado 12-1842] Bitgen Completed Successfully.[0m
[32mINFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.[0m
[32mINFO: [Common 17-83] Releasing license: Implementation[0m
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 4580.246 ; gain = 388.613 ; free physical = 5656 ; free virtual = 26836
## quit
[32mINFO: [Common 17-206] Exiting Vivado at Sun Feb  2 21:48:50 2025...[0m
[0m