module LFSR (
    input  wire       clk,
    input  wire       rst,
    output reg  [3:0] out
);
    always @(posedge clk) begin
        if (rst) begin
            out <= 4'b0;
        end else begin
            out <= {out[2:0], ~(out[3] ^ out[2])};
        end
    end
endmodule