#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu May 31 14:18:27 2018
# Process ID: 3368
# Current directory: C:/Users/Blean/CO_LAB/Lab_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14288 C:\Users\Blean\CO_LAB\Lab_6\Lab_6.xpr
# Log file: C:/Users/Blean/CO_LAB/Lab_6/vivado.log
# Journal file: C:/Users/Blean/CO_LAB/Lab_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Blean/CO_LAB/Lab_6/Lab_6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 711.195 ; gain = 45.254
update_compile_order -fileset sources_1
remove_files  {C:/Users/Blean/CO_LAB/Lab_1/Lab_1.srcs/sources_1/new/IFU.v C:/Users/Blean/CO_LAB/Lab_5/Lab_5.srcs/sources_1/new/Control.v C:/Users/Blean/CO_LAB/Lab_2/Lab_2.srcs/sources_1/new/RegFile.v C:/Users/Blean/CO_LAB/Lab_3/Lab_3.srcs/sources_1/new/ALU.v C:/Users/Blean/CO_LAB/Lab_4/Lab_4.srcs/sources_1/new/DataMem.v}
update_compile_order -fileset sources_1
remove_files  C:/Users/Blean/CO_LAB/Lab_5/Lab_5.srcs/sim_1/new/ALUct.v
add_files -norecurse {C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALUct.v C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALU.v C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/Control.v C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/DataMem.v C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/CPU.v C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/IFU.v C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/RegFile.v}
WARNING: [filemgmt 56-12] File 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/CPU.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALUct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 356a1b3276eb44bf93a1356488af28af --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ALUct
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav/xsim.dir/Top_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.566 ; gain = 1.160
INFO: [Common 17-206] Exiting Webtalk at Thu May 31 15:03:49 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 772.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_behav -key {Behavioral:sim_1:Functional:Top} -tclbatch {Top.tcl} -view {C:/Users/Blean/CO_LAB/Lab_6/Top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/Blean/CO_LAB/Lab_6/Top_behav.wcfg
source Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File inst.data referenced on C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/IFU.v at line 35 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 776.844 ; gain = 3.922
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALUct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 356a1b3276eb44bf93a1356488af28af --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ALUct
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 790.266 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALUct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 356a1b3276eb44bf93a1356488af28af --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ALUct
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 796.270 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALUct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 356a1b3276eb44bf93a1356488af28af --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ALUct
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 796.270 ; gain = 0.000
save_wave_config {C:/Users/Blean/CO_LAB/Lab_6/Top_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALUct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 356a1b3276eb44bf93a1356488af28af --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ALUct
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 812.125 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALUct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 356a1b3276eb44bf93a1356488af28af --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ALUct
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 812.340 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALUct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 356a1b3276eb44bf93a1356488af28af --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ALUct
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 812.340 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALUct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 356a1b3276eb44bf93a1356488af28af --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ALUct
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 812.340 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/ALUct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Blean/CO_LAB/Lab_6/Lab_6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 356a1b3276eb44bf93a1356488af28af --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ALUct
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 812.340 ; gain = 0.000
save_wave_config {C:/Users/Blean/CO_LAB/Lab_6/Top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 31 16:43:02 2018...
