
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.27

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_in[31] (input port clocked by core_clock)
Endpoint: valid_input (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.15    0.00    0.00    0.20 ^ data_in[31] (in)
                                         data_in[31] (net)
                  0.00    0.00    0.20 ^ input24/A (BUF_X1)
     1    1.78    0.01    0.02    0.22 ^ input24/Z (BUF_X1)
                                         net24 (net)
                  0.01    0.00    0.22 ^ _082_/A3 (NOR4_X1)
     2    2.65    0.01    0.01    0.23 v _082_/ZN (NOR4_X1)
                                         _025_ (net)
                  0.01    0.00    0.23 v _084_/A4 (NAND4_X1)
     1    1.36    0.01    0.02    0.25 ^ _084_/ZN (NAND4_X1)
                                         net32 (net)
                  0.01    0.00    0.25 ^ output32/A (BUF_X1)
     1    0.27    0.00    0.02    0.27 ^ output32/Z (BUF_X1)
                                         valid_input (net)
                  0.00    0.00    0.27 ^ valid_input (out)
                                  0.27   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: data_in[26] (input port clocked by core_clock)
Endpoint: zero_count[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.06    0.00    0.00    0.20 v data_in[26] (in)
                                         data_in[26] (net)
                  0.00    0.00    0.20 v input18/A (BUF_X1)
     4    8.61    0.01    0.03    0.23 v input18/Z (BUF_X1)
                                         net18 (net)
                  0.01    0.00    0.23 v _081_/A4 (NOR4_X2)
     3    6.02    0.05    0.09    0.33 ^ _081_/ZN (NOR4_X2)
                                         _024_ (net)
                  0.05    0.00    0.33 ^ _135_/B2 (OAI21_X1)
     1    1.83    0.02    0.03    0.35 v _135_/ZN (OAI21_X1)
                                         _007_ (net)
                  0.02    0.00    0.35 v _136_/A2 (NAND2_X1)
     1    2.09    0.01    0.02    0.38 ^ _136_/ZN (NAND2_X1)
                                         _008_ (net)
                  0.01    0.00    0.38 ^ _137_/B1 (AOI21_X1)
     1    1.00    0.01    0.01    0.39 v _137_/ZN (AOI21_X1)
                                         _009_ (net)
                  0.01    0.00    0.39 v _138_/A4 (OR4_X1)
     1    1.71    0.02    0.12    0.50 v _138_/ZN (OR4_X1)
                                         net35 (net)
                  0.02    0.00    0.50 v output35/A (BUF_X1)
     1    0.54    0.00    0.03    0.53 v output35/Z (BUF_X1)
                                         zero_count[2] (net)
                  0.00    0.00    0.53 v zero_count[2] (out)
                                  0.53   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: data_in[26] (input port clocked by core_clock)
Endpoint: zero_count[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.06    0.00    0.00    0.20 v data_in[26] (in)
                                         data_in[26] (net)
                  0.00    0.00    0.20 v input18/A (BUF_X1)
     4    8.61    0.01    0.03    0.23 v input18/Z (BUF_X1)
                                         net18 (net)
                  0.01    0.00    0.23 v _081_/A4 (NOR4_X2)
     3    6.02    0.05    0.09    0.33 ^ _081_/ZN (NOR4_X2)
                                         _024_ (net)
                  0.05    0.00    0.33 ^ _135_/B2 (OAI21_X1)
     1    1.83    0.02    0.03    0.35 v _135_/ZN (OAI21_X1)
                                         _007_ (net)
                  0.02    0.00    0.35 v _136_/A2 (NAND2_X1)
     1    2.09    0.01    0.02    0.38 ^ _136_/ZN (NAND2_X1)
                                         _008_ (net)
                  0.01    0.00    0.38 ^ _137_/B1 (AOI21_X1)
     1    1.00    0.01    0.01    0.39 v _137_/ZN (AOI21_X1)
                                         _009_ (net)
                  0.01    0.00    0.39 v _138_/A4 (OR4_X1)
     1    1.71    0.02    0.12    0.50 v _138_/ZN (OR4_X1)
                                         net35 (net)
                  0.02    0.00    0.50 v output35/A (BUF_X1)
     1    0.54    0.00    0.03    0.53 v output35/Z (BUF_X1)
                                         zero_count[2] (net)
                  0.00    0.00    0.53 v zero_count[2] (out)
                                  0.53   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14222678542137146

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7164

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.222405910491943

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6897

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.5330

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.2670

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
50.093809

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.98e-05   2.24e-05   2.61e-06   4.48e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.98e-05   2.24e-05   2.61e-06   4.48e-05 100.0%
                          44.2%      50.0%       5.8%
