{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679366057523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679366057530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 21:34:17 2023 " "Processing started: Mon Mar 20 21:34:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679366057530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366057530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5Edited -c Lab5Edited " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5Edited -c Lab5Edited" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366057530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679366057991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679366057991 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(22) " "Verilog HDL warning at HexDriver.sv(22): extended using \"x\" or \"z\"" {  } { { "../385 2.2 Files/HexDriver.sv" "" { Text "C:/Users/achal/Desktop/385 2.2 Files/HexDriver.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679366065321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/desktop/385 2.2 files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/desktop/385 2.2 files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../385 2.2 Files/HexDriver.sv" "" { Text "C:/Users/achal/Desktop/385 2.2 Files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "../../Downloads/lab 5.1/slc3_testtop.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "../../Downloads/lab 5.1/slc3_sramtop.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679366065328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "../../Downloads/lab 5.1/slc3_sramtop.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679366065328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "../../Downloads/lab 5.1/slc3_sramtop.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/achal/downloads/lab 5.1/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "../../Downloads/lab 5.1/SLC3_2.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben slc3.sv(46) " "Verilog HDL Declaration information at slc3.sv(46): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "../../Downloads/lab 5.1/slc3.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679366065333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "../../Downloads/lab 5.1/slc3.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "../../Downloads/lab 5.1/REGs.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/REGs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/muxes.sv 7 7 " "Found 7 design units, including 7 entities, in source file /users/achal/downloads/lab 5.1/muxes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX " "Found entity 1: PCMUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065341 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDR1MUX " "Found entity 2: ADDR1MUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065341 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADDR2MUX " "Found entity 3: ADDR2MUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065341 ""} { "Info" "ISGN_ENTITY_NAME" "4 MIOMUX " "Found entity 4: MIOMUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065341 ""} { "Info" "ISGN_ENTITY_NAME" "5 DRMUX " "Found entity 5: DRMUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065341 ""} { "Info" "ISGN_ENTITY_NAME" "6 SR1MUX " "Found entity 6: SR1MUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065341 ""} { "Info" "ISGN_ENTITY_NAME" "7 SR2MUX " "Found entity 7: SR2MUX" {  } { { "../../Downloads/lab 5.1/MUXes.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/MUXes.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "../../Downloads/lab 5.1/memory_contents.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/memory_contents.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "../../Downloads/lab 5.1/Mem2IO.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "../../Downloads/lab 5.1/ISDU.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "../../Downloads/lab 5.1/Instantiateram.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065353 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" testbench.sv(705) " "Verilog HDL syntax error at testbench.sv(705) near text: \"endmodule\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../Downloads/lab 5.1/testbench.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/testbench.sv" 705 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1679366065357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/achal/downloads/lab 5.1/testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "../../Downloads/lab 5.1/test_memory.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/achal/downloads/lab 5.1/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../../Downloads/lab 5.1/synchronizers.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065361 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "../../Downloads/lab 5.1/synchronizers.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065361 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "../../Downloads/lab 5.1/synchronizers.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/achal/Desktop/Lab 5.1/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Downloads/lab 5.1/ALU.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "../../Downloads/lab 5.1/REG_FILE.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/REG_FILE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/achal/downloads/lab 5.1/ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/achal/downloads/lab 5.1/ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN " "Found entity 1: BEN" {  } { { "../../Downloads/lab 5.1/BEN.sv" "" { Text "C:/Users/achal/Downloads/lab 5.1/BEN.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679366065373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065373 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/achal/Desktop/Lab 5.1/output_files/Lab5Edited.map.smsg " "Generated suppressed messages file C:/Users/achal/Desktop/Lab 5.1/output_files/Lab5Edited.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065401 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679366065446 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 20 21:34:25 2023 " "Processing ended: Mon Mar 20 21:34:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679366065446 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679366065446 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679366065446 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679366065446 ""}
