// Seed: 1788758925
module module_0 (
    output uwire id_0,
    output wand  id_1
);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    output wor id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    input wand id_6
);
  supply1 id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign id_8 = -1 && -1'h0 || 1;
  initial begin : LABEL_0
    $signed(87);
    ;
    id_1 <= id_3;
  end
endmodule
module module_2 #(
    parameter id_2 = 32'd3
) (
    input supply0 id_0,
    input tri id_1,
    input wand _id_2,
    input uwire id_3,
    input uwire id_4,
    input wand id_5,
    input supply0 id_6,
    output supply0 id_7,
    input tri0 id_8
);
  wire [id_2 : -1 'd0] id_10;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
