<stg><name>Swish</name>


<trans_list>

<trans id="235" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="12" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_Silu_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:3 %store_ln52 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln52 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc:0 %i_3 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:1 %i_4 = add i12 %i_3, i12 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:2 %icmp_ln52 = icmp_eq  i12 %i_3, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln52 = br i1 %icmp_ln52, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:31 %store_ln52 = store i12 %i_4, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32">
<![CDATA[
for.inc.split:3 %muxLogicFIFOCE_to_z2_strm_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_z2_strm_read"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split:4 %z2_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z2_strm

]]></Node>
<StgValue><ssdm name="z2_strm_read"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z2_strm_read, i32 31

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:9 %xor_ln55 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln55"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="32">
<![CDATA[
for.inc.split:10 %trunc_ln55 = trunc i32 %z2_strm_read

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
for.inc.split:11 %xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln55, i31 %trunc_ln55

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:12 %bitcast_ln55_1 = bitcast i32 %xor_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln55_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:13 %muxLogicI0_to_tmp = muxlogic i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="9" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="69" st_id="3" stage="8" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="70" st_id="4" stage="7" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="71" st_id="5" stage="6" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="72" st_id="6" stage="5" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="73" st_id="7" stage="4" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="74" st_id="8" stage="3" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="75" st_id="9" stage="2" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="76" st_id="10" stage="1" lat="9">
<core>FExp_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:15 %muxLogicI0_to_conv1 = muxlogic i32 %tmp

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_conv1"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:16 %conv1 = fpext i32 %tmp

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:17 %muxLogicI0_to_add = muxlogic i64 %conv1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:18 %muxLogicI1_to_add = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="5" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %add = dadd i64 %conv1, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="82" st_id="12" stage="4" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %add = dadd i64 %conv1, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="83" st_id="13" stage="3" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %add = dadd i64 %conv1, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="84" st_id="14" stage="2" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %add = dadd i64 %conv1, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="85" st_id="15" stage="1" lat="5">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %add = dadd i64 %conv1, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:20 %muxLogicI0_to_div = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_div"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:21 %muxLogicI1_to_div = muxlogic i64 %add

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_div"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="30" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="89" st_id="16" stage="29" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="90" st_id="17" stage="28" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="91" st_id="18" stage="27" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="92" st_id="19" stage="26" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="93" st_id="20" stage="25" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="94" st_id="21" stage="24" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="95" st_id="22" stage="23" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="96" st_id="23" stage="22" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="97" st_id="24" stage="21" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="98" st_id="25" stage="20" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="99" st_id="26" stage="19" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="100" st_id="27" stage="18" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="101" st_id="28" stage="17" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="102" st_id="29" stage="16" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="103" st_id="30" stage="15" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="104" st_id="31" stage="14" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="105" st_id="32" stage="13" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="106" st_id="33" stage="12" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="107" st_id="34" stage="11" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="108" st_id="35" stage="10" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="109" st_id="36" stage="9" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="110" st_id="37" stage="8" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="111" st_id="38" stage="7" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="112" st_id="39" stage="6" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="113" st_id="40" stage="5" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="114" st_id="41" stage="4" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="115" st_id="42" stage="3" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="116" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:5 %vec_el = bitcast i32 %z2_strm_read

]]></Node>
<StgValue><ssdm name="vec_el"/></StgValue>
</operation>

<operation id="117" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:6 %muxLogicI0_to_conv = muxlogic i32 %vec_el

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_conv"/></StgValue>
</operation>

<operation id="118" st_id="43" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:7 %conv = fpext i32 %vec_el

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="119" st_id="43" stage="2" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="120" st_id="44" stage="1" lat="30">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="121" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:23 %muxLogicI0_to_mul = muxlogic i64 %conv

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul"/></StgValue>
</operation>

<operation id="122" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:24 %muxLogicI1_to_mul = muxlogic i64 %div

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul"/></StgValue>
</operation>

<operation id="123" st_id="44" stage="4" lat="4">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %mul = dmul i64 %conv, i64 %div

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="124" st_id="45" stage="3" lat="4">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %mul = dmul i64 %conv, i64 %div

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="125" st_id="46" stage="2" lat="4">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %mul = dmul i64 %conv, i64 %div

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="136" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.end:0 %ret_ln57 = ret

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="126" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="127" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="128" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="129" st_id="47" stage="1" lat="4">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %mul = dmul i64 %conv, i64 %div

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="130" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:26 %muxLogicI0_to_conv2 = muxlogic i64 %mul

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_conv2"/></StgValue>
</operation>

<operation id="131" st_id="47" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:27 %conv2 = fptrunc i64 %mul

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="132" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:28 %bitcast_ln55 = bitcast i32 %conv2

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="133" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split:29 %muxLogicFIFOData_to_write_ln55 = muxlogic i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln55"/></StgValue>
</operation>

<operation id="134" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:30 %write_ln55 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z2_Silu_strm, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="write_ln55"/></StgValue>
</operation>

<operation id="135" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:32 %br_ln52 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
