// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5 (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;

reg  signed [15:0] data_3_V_read_7_reg_1963;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] data_2_V_read_7_reg_1972;
reg  signed [15:0] data_1_V_read_7_reg_1982;
reg  signed [15:0] data_0_V_read_7_reg_1994;
wire   [15:0] add_ln703_68_fu_328_p2;
reg   [15:0] add_ln703_68_reg_2004;
wire   [15:0] add_ln703_75_fu_377_p2;
reg   [15:0] add_ln703_75_reg_2009;
wire   [15:0] add_ln703_82_fu_449_p2;
reg   [15:0] add_ln703_82_reg_2014;
reg   [14:0] trunc_ln708_20_reg_2019;
wire   [15:0] add_ln703_89_fu_512_p2;
reg   [15:0] add_ln703_89_reg_2024;
wire   [15:0] add_ln703_96_fu_576_p2;
reg   [15:0] add_ln703_96_reg_2029;
wire   [15:0] add_ln703_103_fu_712_p2;
reg   [15:0] add_ln703_103_reg_2034;
wire   [15:0] add_ln703_110_fu_788_p2;
reg   [15:0] add_ln703_110_reg_2039;
reg   [9:0] trunc_ln708_43_reg_2044;
wire   [15:0] add_ln703_117_fu_858_p2;
reg   [15:0] add_ln703_117_reg_2049;
wire    ap_block_pp0_stage0;
wire  signed [15:0] sext_ln1118_12_fu_224_p0;
wire  signed [15:0] shl_ln_fu_228_p1;
wire   [21:0] shl_ln_fu_228_p3;
wire  signed [22:0] sext_ln1118_13_fu_236_p1;
wire  signed [15:0] shl_ln1118_s_fu_246_p1;
wire   [19:0] shl_ln1118_s_fu_246_p3;
wire   [22:0] sub_ln1118_fu_240_p2;
wire  signed [22:0] sext_ln1118_14_fu_254_p1;
wire   [22:0] sub_ln1118_1_fu_258_p2;
wire   [14:0] trunc_ln708_3_fu_264_p4;
wire  signed [15:0] sext_ln1118_15_fu_278_p0;
wire  signed [23:0] mul_ln1118_4_fu_1725_p2;
wire  signed [15:0] sext_ln1118_17_fu_295_p0;
wire  signed [15:0] sext_ln1118_18_fu_299_p0;
wire  signed [23:0] mul_ln1118_5_fu_1732_p2;
wire  signed [15:0] sext_ln708_fu_274_p1;
wire   [15:0] trunc_ln708_4_fu_286_p4;
wire   [15:0] trunc_ln708_5_fu_307_p4;
wire   [15:0] add_ln703_67_fu_322_p2;
wire   [15:0] add_ln703_66_fu_316_p2;
wire  signed [22:0] mul_ln1118_10_fu_1739_p2;
wire   [14:0] trunc_ln708_10_fu_334_p4;
wire  signed [23:0] mul_ln1118_11_fu_1746_p2;
wire  signed [23:0] mul_ln1118_12_fu_1753_p2;
wire  signed [15:0] sext_ln708_2_fu_343_p1;
wire   [15:0] trunc_ln708_11_fu_347_p4;
wire   [15:0] trunc_ln708_12_fu_356_p4;
wire   [15:0] add_ln703_74_fu_371_p2;
wire   [15:0] add_ln703_73_fu_365_p2;
wire  signed [22:0] mul_ln1118_14_fu_1760_p2;
wire   [14:0] trunc_ln708_15_fu_383_p4;
wire  signed [15:0] shl_ln1118_6_fu_396_p1;
wire   [20:0] shl_ln1118_6_fu_396_p3;
wire  signed [21:0] sext_ln1118_27_fu_404_p1;
wire   [21:0] sub_ln1118_6_fu_408_p2;
wire   [13:0] trunc_ln708_16_fu_414_p4;
wire  signed [23:0] mul_ln1118_15_fu_1767_p2;
wire  signed [15:0] sext_ln708_4_fu_392_p1;
wire  signed [15:0] sext_ln708_5_fu_424_p1;
wire   [15:0] trunc_ln708_17_fu_428_p4;
wire   [15:0] add_ln703_81_fu_443_p2;
wire   [15:0] add_ln703_80_fu_437_p2;
wire  signed [15:0] trunc_ln708_18_fu_455_p1;
wire   [7:0] trunc_ln708_18_fu_455_p4;
wire  signed [22:0] mul_ln1118_17_fu_1774_p2;
wire  signed [23:0] mul_ln1118_18_fu_1781_p2;
wire  signed [23:0] mul_ln1118_19_fu_1788_p2;
wire   [15:0] trunc_ln708_21_fu_478_p4;
wire   [15:0] trunc_ln708_22_fu_487_p4;
wire  signed [9:0] sext_ln1118_29_fu_465_p1;
wire   [9:0] add_ln703_88_fu_502_p2;
wire  signed [15:0] sext_ln703_fu_508_p1;
wire   [15:0] add_ln703_87_fu_496_p2;
wire  signed [23:0] mul_ln1118_21_fu_1795_p2;
wire  signed [22:0] mul_ln1118_22_fu_1802_p2;
wire   [14:0] trunc_ln708_28_fu_527_p4;
wire  signed [15:0] mul_ln1118_23_fu_540_p0;
wire   [20:0] mul_ln1118_23_fu_540_p2;
wire   [12:0] tmp_230_fu_546_p4;
wire   [15:0] trunc_ln708_27_fu_518_p4;
wire  signed [15:0] sext_ln708_11_fu_536_p1;
wire  signed [13:0] sext_ln703_3_fu_556_p1;
wire   [13:0] add_ln703_95_fu_566_p2;
wire  signed [15:0] sext_ln703_4_fu_572_p1;
wire   [15:0] add_ln703_94_fu_560_p2;
wire  signed [15:0] shl_ln1118_16_fu_582_p1;
wire   [20:0] shl_ln1118_16_fu_582_p3;
wire  signed [15:0] shl_ln1118_17_fu_594_p1;
wire   [17:0] shl_ln1118_17_fu_594_p3;
wire  signed [21:0] sext_ln1118_39_fu_602_p1;
wire  signed [21:0] sext_ln1118_38_fu_590_p1;
wire   [21:0] sub_ln1118_14_fu_606_p2;
wire   [13:0] trunc_ln708_31_fu_612_p4;
wire  signed [15:0] shl_ln1118_18_fu_626_p1;
wire   [22:0] shl_ln1118_18_fu_626_p3;
wire  signed [23:0] sext_ln1118_40_fu_634_p1;
wire  signed [15:0] shl_ln1118_19_fu_644_p1;
wire   [18:0] shl_ln1118_19_fu_644_p3;
wire   [23:0] sub_ln1118_15_fu_638_p2;
wire  signed [23:0] sext_ln1118_41_fu_652_p1;
wire   [23:0] sub_ln1118_16_fu_656_p2;
wire  signed [15:0] shl_ln1118_20_fu_672_p1;
wire   [22:0] shl_ln1118_20_fu_672_p3;
wire  signed [23:0] sext_ln1118_42_fu_680_p1;
wire  signed [23:0] sext_ln1118_17_fu_295_p1;
wire   [23:0] sub_ln1118_17_fu_684_p2;
wire  signed [15:0] sext_ln708_13_fu_622_p1;
wire   [15:0] trunc_ln708_32_fu_662_p4;
wire   [15:0] trunc_ln708_33_fu_690_p4;
wire   [15:0] add_ln703_102_fu_706_p2;
wire   [15:0] add_ln703_101_fu_700_p2;
wire  signed [15:0] shl_ln1118_21_fu_718_p1;
wire  signed [18:0] shl_ln1118_21_fu_718_p3;
wire  signed [21:0] sext_ln1118_43_fu_726_p1;
wire   [21:0] add_ln1118_2_fu_734_p2;
wire   [13:0] trunc_ln708_38_fu_740_p4;
wire  signed [23:0] mul_ln1118_29_fu_1809_p2;
wire  signed [22:0] mul_ln1118_30_fu_1816_p2;
wire   [14:0] trunc_ln708_40_fu_763_p4;
wire  signed [15:0] sext_ln708_16_fu_750_p1;
wire   [15:0] trunc_ln708_39_fu_754_p4;
wire  signed [15:0] sext_ln708_17_fu_772_p1;
wire   [15:0] add_ln703_109_fu_782_p2;
wire   [15:0] add_ln703_108_fu_776_p2;
wire  signed [15:0] trunc_ln708_43_fu_794_p1;
wire  signed [15:0] shl_ln1118_22_fu_804_p1;
wire   [23:0] shl_ln1118_22_fu_804_p3;
wire  signed [23:0] sext_ln1118_44_fu_730_p1;
wire   [23:0] sub_ln1118_18_fu_812_p2;
wire  signed [23:0] mul_ln1118_34_fu_1823_p2;
wire  signed [23:0] mul_ln1118_35_fu_1830_p2;
wire   [15:0] trunc_ln708_45_fu_818_p4;
wire   [15:0] trunc_ln708_46_fu_828_p4;
wire   [15:0] trunc_ln708_47_fu_837_p4;
wire   [15:0] add_ln703_116_fu_852_p2;
wire   [15:0] add_ln703_115_fu_846_p2;
wire  signed [23:0] mul_ln1118_fu_1837_p2;
wire  signed [23:0] mul_ln1118_1_fu_1844_p2;
wire  signed [23:0] mul_ln1118_2_fu_1851_p2;
wire  signed [23:0] mul_ln1118_3_fu_1858_p2;
wire   [15:0] trunc_ln_fu_870_p4;
wire   [15:0] trunc_ln708_s_fu_891_p4;
wire   [15:0] trunc_ln708_1_fu_906_p4;
wire   [15:0] trunc_ln708_2_fu_924_p4;
wire   [15:0] add_ln703_64_fu_939_p2;
wire   [15:0] add_ln703_fu_933_p2;
wire   [15:0] add_ln703_65_fu_945_p2;
wire  signed [22:0] mul_ln1118_6_fu_1865_p2;
wire   [14:0] trunc_ln708_6_fu_956_p4;
wire  signed [23:0] mul_ln1118_7_fu_1872_p2;
wire  signed [23:0] mul_ln1118_8_fu_1879_p2;
wire  signed [23:0] mul_ln1118_9_fu_1886_p2;
wire  signed [15:0] sext_ln708_1_fu_965_p1;
wire   [15:0] trunc_ln708_7_fu_969_p4;
wire   [15:0] trunc_ln708_8_fu_978_p4;
wire   [15:0] trunc_ln708_9_fu_987_p4;
wire   [15:0] add_ln703_71_fu_1002_p2;
wire   [15:0] add_ln703_70_fu_996_p2;
wire   [15:0] add_ln703_72_fu_1008_p2;
wire  signed [18:0] shl_ln1118_1_fu_1019_p3;
wire   [16:0] shl_ln1118_2_fu_1038_p3;
wire  signed [19:0] sext_ln1118_23_fu_1045_p1;
wire  signed [19:0] sext_ln1118_22_fu_1034_p1;
wire   [19:0] sub_ln1118_2_fu_1049_p2;
wire   [11:0] tmp_fu_1055_p4;
wire   [17:0] shl_ln1118_3_fu_1069_p3;
wire  signed [18:0] sext_ln1118_24_fu_1076_p1;
wire   [18:0] sub_ln1118_3_fu_1080_p2;
wire  signed [18:0] sext_ln1118_4_fu_885_p1;
wire   [18:0] sub_ln1118_4_fu_1086_p2;
wire  signed [10:0] tmp_228_fu_1092_p4;
wire   [21:0] shl_ln1118_4_fu_1110_p3;
wire   [19:0] shl_ln1118_5_fu_1121_p3;
wire  signed [22:0] sext_ln1118_26_fu_1128_p1;
wire  signed [22:0] sext_ln1118_25_fu_1117_p1;
wire   [22:0] sub_ln1118_5_fu_1132_p2;
wire   [14:0] trunc_ln708_13_fu_1138_p4;
wire  signed [23:0] mul_ln1118_13_fu_1893_p2;
wire  signed [12:0] sext_ln1118_45_fu_1065_p1;
wire  signed [12:0] sext_ln1118_47_fu_1106_p1;
wire   [12:0] add_ln703_77_fu_1161_p2;
wire  signed [15:0] sext_ln708_3_fu_1148_p1;
wire   [15:0] trunc_ln708_14_fu_1152_p4;
wire   [15:0] add_ln703_78_fu_1171_p2;
wire  signed [15:0] sext_ln703_1_fu_1167_p1;
wire   [15:0] add_ln703_79_fu_1177_p2;
wire   [20:0] shl_ln1118_7_fu_1188_p3;
wire  signed [21:0] sext_ln1118_28_fu_1195_p1;
wire   [21:0] sub_ln1118_7_fu_1199_p2;
wire  signed [21:0] sext_ln1118_21_fu_1030_p1;
wire   [21:0] sub_ln1118_8_fu_1205_p2;
wire   [13:0] tmp_229_fu_1211_p4;
wire  signed [21:0] mul_ln1118_16_fu_1900_p2;
wire   [13:0] trunc_ln708_19_fu_1225_p4;
wire  signed [14:0] sext_ln708_6_fu_1221_p1;
wire  signed [14:0] sext_ln1118_46_fu_1102_p1;
wire   [14:0] add_ln703_84_fu_1241_p2;
wire  signed [15:0] sext_ln708_7_fu_1234_p1;
wire  signed [15:0] sext_ln708_8_fu_1238_p1;
wire   [15:0] add_ln703_85_fu_1251_p2;
wire  signed [15:0] sext_ln703_2_fu_1247_p1;
wire   [15:0] add_ln703_86_fu_1257_p2;
wire   [22:0] shl_ln1118_8_fu_1268_p3;
wire  signed [23:0] sext_ln1118_20_fu_1026_p1;
wire  signed [23:0] sext_ln1118_30_fu_1275_p1;
wire   [23:0] sub_ln1118_9_fu_1279_p2;
wire   [18:0] shl_ln1118_9_fu_1295_p3;
wire  signed [19:0] sext_ln1118_31_fu_1302_p1;
wire   [19:0] sub_ln1118_10_fu_1306_p2;
wire  signed [19:0] sext_ln1118_5_fu_888_p1;
wire   [19:0] sub_ln1118_11_fu_1312_p2;
wire   [11:0] trunc_ln708_24_fu_1318_p4;
wire   [18:0] shl_ln1118_10_fu_1332_p3;
wire   [16:0] shl_ln1118_11_fu_1343_p3;
wire  signed [19:0] sext_ln1118_33_fu_1350_p1;
wire  signed [19:0] sext_ln1118_32_fu_1339_p1;
wire   [19:0] sub_ln1118_12_fu_1354_p2;
wire   [11:0] trunc_ln708_25_fu_1360_p4;
wire  signed [23:0] mul_ln1118_20_fu_1907_p2;
wire   [15:0] trunc_ln708_23_fu_1285_p4;
wire  signed [15:0] sext_ln708_9_fu_1328_p1;
wire  signed [15:0] sext_ln708_10_fu_1370_p1;
wire   [15:0] trunc_ln708_26_fu_1374_p4;
wire   [15:0] add_ln703_92_fu_1389_p2;
wire   [15:0] add_ln703_91_fu_1383_p2;
wire   [15:0] add_ln703_93_fu_1395_p2;
wire  signed [23:0] mul_ln1118_24_fu_1914_p2;
wire   [19:0] shl_ln1118_12_fu_1415_p3;
wire   [16:0] shl_ln1118_13_fu_1426_p3;
wire  signed [20:0] sext_ln1118_34_fu_1422_p1;
wire  signed [20:0] sext_ln1118_35_fu_1433_p1;
wire   [20:0] sub_ln1118_13_fu_1437_p2;
wire   [12:0] trunc_ln708_30_fu_1443_p4;
wire  signed [15:0] mul_ln1118_25_fu_1457_p0;
wire   [20:0] mul_ln1118_25_fu_1457_p2;
wire   [12:0] tmp_231_fu_1463_p4;
wire   [20:0] shl_ln1118_14_fu_1477_p3;
wire   [18:0] shl_ln1118_15_fu_1488_p3;
wire  signed [21:0] sext_ln1118_37_fu_1495_p1;
wire  signed [21:0] sext_ln1118_36_fu_1484_p1;
wire   [21:0] add_ln1118_fu_1499_p2;
wire   [13:0] tmp_232_fu_1505_p4;
wire   [15:0] trunc_ln708_29_fu_1406_p4;
wire  signed [15:0] sext_ln708_12_fu_1453_p1;
wire  signed [14:0] sext_ln1118_48_fu_1473_p1;
wire  signed [14:0] sext_ln1118_49_fu_1515_p1;
wire   [14:0] add_ln703_99_fu_1525_p2;
wire  signed [15:0] sext_ln703_5_fu_1531_p1;
wire   [15:0] add_ln703_98_fu_1519_p2;
wire   [15:0] add_ln703_100_fu_1535_p2;
wire  signed [23:0] sext_ln1118_fu_864_p1;
wire   [23:0] add_ln1118_1_fu_1546_p2;
wire  signed [22:0] mul_ln1118_26_fu_1921_p2;
wire   [14:0] trunc_ln708_35_fu_1562_p4;
wire  signed [23:0] mul_ln1118_27_fu_1928_p2;
wire  signed [22:0] mul_ln1118_28_fu_1935_p2;
wire   [14:0] trunc_ln708_37_fu_1584_p4;
wire   [15:0] trunc_ln708_34_fu_1552_p4;
wire  signed [15:0] sext_ln708_14_fu_1571_p1;
wire   [15:0] trunc_ln708_36_fu_1575_p4;
wire  signed [15:0] sext_ln708_15_fu_1593_p1;
wire   [15:0] add_ln703_106_fu_1603_p2;
wire   [15:0] add_ln703_105_fu_1597_p2;
wire   [15:0] add_ln703_107_fu_1609_p2;
wire  signed [23:0] mul_ln1118_31_fu_1942_p2;
wire  signed [22:0] mul_ln1118_32_fu_1949_p2;
wire   [14:0] trunc_ln708_42_fu_1629_p4;
wire  signed [23:0] mul_ln1118_33_fu_1956_p2;
wire   [15:0] trunc_ln708_41_fu_1620_p4;
wire  signed [15:0] sext_ln708_18_fu_1638_p1;
wire  signed [15:0] sext_ln708_19_fu_1642_p1;
wire   [15:0] trunc_ln708_44_fu_1645_p4;
wire   [15:0] add_ln703_113_fu_1660_p2;
wire   [15:0] add_ln703_112_fu_1654_p2;
wire   [15:0] add_ln703_114_fu_1666_p2;
wire   [15:0] add_ln703_69_fu_951_p2;
wire   [15:0] acc_1_V_fu_1014_p2;
wire   [15:0] acc_2_V_fu_1183_p2;
wire   [15:0] acc_3_V_fu_1263_p2;
wire   [15:0] acc_4_V_fu_1401_p2;
wire   [15:0] acc_5_V_fu_1541_p2;
wire   [15:0] acc_6_V_fu_1615_p2;
wire   [15:0] acc_7_V_fu_1672_p2;
wire  signed [15:0] mul_ln1118_4_fu_1725_p0;
wire  signed [23:0] sext_ln1118_15_fu_278_p1;
wire  signed [8:0] mul_ln1118_4_fu_1725_p1;
wire  signed [15:0] mul_ln1118_5_fu_1732_p0;
wire   [8:0] mul_ln1118_5_fu_1732_p1;
wire  signed [15:0] mul_ln1118_10_fu_1739_p0;
wire  signed [22:0] sext_ln1118_12_fu_224_p1;
wire   [6:0] mul_ln1118_10_fu_1739_p1;
wire  signed [15:0] mul_ln1118_11_fu_1746_p0;
wire  signed [8:0] mul_ln1118_11_fu_1746_p1;
wire  signed [15:0] mul_ln1118_12_fu_1753_p0;
wire   [8:0] mul_ln1118_12_fu_1753_p1;
wire  signed [15:0] mul_ln1118_14_fu_1760_p0;
wire   [6:0] mul_ln1118_14_fu_1760_p1;
wire  signed [15:0] mul_ln1118_15_fu_1767_p0;
wire   [8:0] mul_ln1118_15_fu_1767_p1;
wire  signed [15:0] mul_ln1118_17_fu_1774_p0;
wire   [6:0] mul_ln1118_17_fu_1774_p1;
wire  signed [15:0] mul_ln1118_18_fu_1781_p0;
wire  signed [9:0] mul_ln1118_18_fu_1781_p1;
wire  signed [15:0] mul_ln1118_19_fu_1788_p0;
wire   [9:0] mul_ln1118_19_fu_1788_p1;
wire   [7:0] mul_ln1118_21_fu_1795_p1;
wire   [6:0] mul_ln1118_22_fu_1802_p1;
wire  signed [15:0] mul_ln1118_29_fu_1809_p0;
wire  signed [7:0] mul_ln1118_29_fu_1809_p1;
wire  signed [6:0] mul_ln1118_30_fu_1816_p1;
wire  signed [15:0] mul_ln1118_34_fu_1823_p0;
wire   [7:0] mul_ln1118_34_fu_1823_p1;
wire  signed [15:0] mul_ln1118_35_fu_1830_p0;
wire  signed [7:0] mul_ln1118_35_fu_1830_p1;
wire  signed [15:0] mul_ln1118_fu_1837_p0;
wire  signed [7:0] mul_ln1118_fu_1837_p1;
wire  signed [15:0] mul_ln1118_1_fu_1844_p0;
wire  signed [23:0] sext_ln1118_2_fu_879_p1;
wire  signed [7:0] mul_ln1118_1_fu_1844_p1;
wire  signed [15:0] mul_ln1118_2_fu_1851_p0;
wire  signed [23:0] sext_ln1118_6_fu_900_p1;
wire   [7:0] mul_ln1118_2_fu_1851_p1;
wire  signed [15:0] mul_ln1118_3_fu_1858_p0;
wire  signed [23:0] sext_ln1118_8_fu_915_p1;
wire   [7:0] mul_ln1118_3_fu_1858_p1;
wire   [6:0] mul_ln1118_6_fu_1865_p1;
wire  signed [15:0] mul_ln1118_7_fu_1872_p0;
wire   [7:0] mul_ln1118_7_fu_1872_p1;
wire  signed [15:0] mul_ln1118_8_fu_1879_p0;
wire   [9:0] mul_ln1118_8_fu_1879_p1;
wire  signed [15:0] mul_ln1118_9_fu_1886_p0;
wire   [7:0] mul_ln1118_9_fu_1886_p1;
wire  signed [15:0] mul_ln1118_13_fu_1893_p0;
wire   [8:0] mul_ln1118_13_fu_1893_p1;
wire   [5:0] mul_ln1118_16_fu_1900_p1;
wire  signed [15:0] mul_ln1118_20_fu_1907_p0;
wire   [7:0] mul_ln1118_20_fu_1907_p1;
wire  signed [15:0] mul_ln1118_24_fu_1914_p0;
wire  signed [8:0] mul_ln1118_24_fu_1914_p1;
wire  signed [15:0] mul_ln1118_26_fu_1921_p0;
wire  signed [22:0] sext_ln1118_3_fu_882_p1;
wire   [6:0] mul_ln1118_26_fu_1921_p1;
wire  signed [15:0] mul_ln1118_27_fu_1928_p0;
wire  signed [9:0] mul_ln1118_27_fu_1928_p1;
wire   [6:0] mul_ln1118_28_fu_1935_p1;
wire  signed [15:0] mul_ln1118_31_fu_1942_p0;
wire  signed [8:0] mul_ln1118_31_fu_1942_p1;
wire  signed [15:0] mul_ln1118_32_fu_1949_p0;
wire   [6:0] mul_ln1118_32_fu_1949_p1;
wire  signed [15:0] mul_ln1118_33_fu_1956_p0;
wire  signed [8:0] mul_ln1118_33_fu_1956_p1;
reg    ap_ce_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
reg   [15:0] ap_return_5_int_reg;
reg   [15:0] ap_return_6_int_reg;
reg   [15:0] ap_return_7_int_reg;

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1488(
    .din0(mul_ln1118_4_fu_1725_p0),
    .din1(mul_ln1118_4_fu_1725_p1),
    .dout(mul_ln1118_4_fu_1725_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1489(
    .din0(mul_ln1118_5_fu_1732_p0),
    .din1(mul_ln1118_5_fu_1732_p1),
    .dout(mul_ln1118_5_fu_1732_p2)
);

myproject_mul_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_0_U1490(
    .din0(mul_ln1118_10_fu_1739_p0),
    .din1(mul_ln1118_10_fu_1739_p1),
    .dout(mul_ln1118_10_fu_1739_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1491(
    .din0(mul_ln1118_11_fu_1746_p0),
    .din1(mul_ln1118_11_fu_1746_p1),
    .dout(mul_ln1118_11_fu_1746_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1492(
    .din0(mul_ln1118_12_fu_1753_p0),
    .din1(mul_ln1118_12_fu_1753_p1),
    .dout(mul_ln1118_12_fu_1753_p2)
);

myproject_mul_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_0_U1493(
    .din0(mul_ln1118_14_fu_1760_p0),
    .din1(mul_ln1118_14_fu_1760_p1),
    .dout(mul_ln1118_14_fu_1760_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1494(
    .din0(mul_ln1118_15_fu_1767_p0),
    .din1(mul_ln1118_15_fu_1767_p1),
    .dout(mul_ln1118_15_fu_1767_p2)
);

myproject_mul_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_0_U1495(
    .din0(mul_ln1118_17_fu_1774_p0),
    .din1(mul_ln1118_17_fu_1774_p1),
    .dout(mul_ln1118_17_fu_1774_p2)
);

myproject_mul_mul_16s_10s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_10s_24_1_0_U1496(
    .din0(mul_ln1118_18_fu_1781_p0),
    .din1(mul_ln1118_18_fu_1781_p1),
    .dout(mul_ln1118_18_fu_1781_p2)
);

myproject_mul_mul_16s_10ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_10ns_24_1_0_U1497(
    .din0(mul_ln1118_19_fu_1788_p0),
    .din1(mul_ln1118_19_fu_1788_p1),
    .dout(mul_ln1118_19_fu_1788_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1498(
    .din0(data_4_V_read),
    .din1(mul_ln1118_21_fu_1795_p1),
    .dout(mul_ln1118_21_fu_1795_p2)
);

myproject_mul_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_0_U1499(
    .din0(data_5_V_read),
    .din1(mul_ln1118_22_fu_1802_p1),
    .dout(mul_ln1118_22_fu_1802_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1500(
    .din0(mul_ln1118_29_fu_1809_p0),
    .din1(mul_ln1118_29_fu_1809_p1),
    .dout(mul_ln1118_29_fu_1809_p2)
);

myproject_mul_mul_16s_7s_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7s_23_1_0_U1501(
    .din0(data_6_V_read),
    .din1(mul_ln1118_30_fu_1816_p1),
    .dout(mul_ln1118_30_fu_1816_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1502(
    .din0(mul_ln1118_34_fu_1823_p0),
    .din1(mul_ln1118_34_fu_1823_p1),
    .dout(mul_ln1118_34_fu_1823_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1503(
    .din0(mul_ln1118_35_fu_1830_p0),
    .din1(mul_ln1118_35_fu_1830_p1),
    .dout(mul_ln1118_35_fu_1830_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1504(
    .din0(mul_ln1118_fu_1837_p0),
    .din1(mul_ln1118_fu_1837_p1),
    .dout(mul_ln1118_fu_1837_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1505(
    .din0(mul_ln1118_1_fu_1844_p0),
    .din1(mul_ln1118_1_fu_1844_p1),
    .dout(mul_ln1118_1_fu_1844_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1506(
    .din0(mul_ln1118_2_fu_1851_p0),
    .din1(mul_ln1118_2_fu_1851_p1),
    .dout(mul_ln1118_2_fu_1851_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1507(
    .din0(mul_ln1118_3_fu_1858_p0),
    .din1(mul_ln1118_3_fu_1858_p1),
    .dout(mul_ln1118_3_fu_1858_p2)
);

myproject_mul_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_0_U1508(
    .din0(data_0_V_read_7_reg_1994),
    .din1(mul_ln1118_6_fu_1865_p1),
    .dout(mul_ln1118_6_fu_1865_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1509(
    .din0(mul_ln1118_7_fu_1872_p0),
    .din1(mul_ln1118_7_fu_1872_p1),
    .dout(mul_ln1118_7_fu_1872_p2)
);

myproject_mul_mul_16s_10ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_10ns_24_1_0_U1510(
    .din0(mul_ln1118_8_fu_1879_p0),
    .din1(mul_ln1118_8_fu_1879_p1),
    .dout(mul_ln1118_8_fu_1879_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1511(
    .din0(mul_ln1118_9_fu_1886_p0),
    .din1(mul_ln1118_9_fu_1886_p1),
    .dout(mul_ln1118_9_fu_1886_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1512(
    .din0(mul_ln1118_13_fu_1893_p0),
    .din1(mul_ln1118_13_fu_1893_p1),
    .dout(mul_ln1118_13_fu_1893_p2)
);

myproject_mul_mul_16s_6ns_22_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_16s_6ns_22_1_0_U1513(
    .din0(data_3_V_read_7_reg_1963),
    .din1(mul_ln1118_16_fu_1900_p1),
    .dout(mul_ln1118_16_fu_1900_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1514(
    .din0(mul_ln1118_20_fu_1907_p0),
    .din1(mul_ln1118_20_fu_1907_p1),
    .dout(mul_ln1118_20_fu_1907_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1515(
    .din0(mul_ln1118_24_fu_1914_p0),
    .din1(mul_ln1118_24_fu_1914_p1),
    .dout(mul_ln1118_24_fu_1914_p2)
);

myproject_mul_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_0_U1516(
    .din0(mul_ln1118_26_fu_1921_p0),
    .din1(mul_ln1118_26_fu_1921_p1),
    .dout(mul_ln1118_26_fu_1921_p2)
);

myproject_mul_mul_16s_10s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_10s_24_1_0_U1517(
    .din0(mul_ln1118_27_fu_1928_p0),
    .din1(mul_ln1118_27_fu_1928_p1),
    .dout(mul_ln1118_27_fu_1928_p2)
);

myproject_mul_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_0_U1518(
    .din0(data_3_V_read_7_reg_1963),
    .din1(mul_ln1118_28_fu_1935_p1),
    .dout(mul_ln1118_28_fu_1935_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1519(
    .din0(mul_ln1118_31_fu_1942_p0),
    .din1(mul_ln1118_31_fu_1942_p1),
    .dout(mul_ln1118_31_fu_1942_p2)
);

myproject_mul_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_0_U1520(
    .din0(mul_ln1118_32_fu_1949_p0),
    .din1(mul_ln1118_32_fu_1949_p1),
    .dout(mul_ln1118_32_fu_1949_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1521(
    .din0(mul_ln1118_33_fu_1956_p0),
    .din1(mul_ln1118_33_fu_1956_p1),
    .dout(mul_ln1118_33_fu_1956_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        add_ln703_103_reg_2034 <= add_ln703_103_fu_712_p2;
        add_ln703_110_reg_2039 <= add_ln703_110_fu_788_p2;
        add_ln703_117_reg_2049 <= add_ln703_117_fu_858_p2;
        add_ln703_68_reg_2004 <= add_ln703_68_fu_328_p2;
        add_ln703_75_reg_2009 <= add_ln703_75_fu_377_p2;
        add_ln703_82_reg_2014 <= add_ln703_82_fu_449_p2;
        add_ln703_89_reg_2024 <= add_ln703_89_fu_512_p2;
        add_ln703_96_reg_2029 <= add_ln703_96_fu_576_p2;
        data_0_V_read_7_reg_1994 <= data_0_V_read;
        data_1_V_read_7_reg_1982 <= data_1_V_read;
        data_2_V_read_7_reg_1972 <= data_2_V_read;
        data_3_V_read_7_reg_1963 <= data_3_V_read;
        trunc_ln708_20_reg_2019 <= {{mul_ln1118_17_fu_1774_p2[22:8]}};
        trunc_ln708_43_reg_2044 <= {{trunc_ln708_43_fu_794_p1[15:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= add_ln703_69_fu_951_p2;
        ap_return_1_int_reg <= acc_1_V_fu_1014_p2;
        ap_return_2_int_reg <= acc_2_V_fu_1183_p2;
        ap_return_3_int_reg <= acc_3_V_fu_1263_p2;
        ap_return_4_int_reg <= acc_4_V_fu_1401_p2;
        ap_return_5_int_reg <= acc_5_V_fu_1541_p2;
        ap_return_6_int_reg <= acc_6_V_fu_1615_p2;
        ap_return_7_int_reg <= acc_7_V_fu_1672_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = add_ln703_69_fu_951_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = acc_1_V_fu_1014_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = acc_2_V_fu_1183_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = acc_3_V_fu_1263_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = acc_4_V_fu_1401_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = acc_5_V_fu_1541_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = acc_6_V_fu_1615_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = acc_7_V_fu_1672_p2;
    end
end

assign acc_1_V_fu_1014_p2 = (add_ln703_75_reg_2009 + add_ln703_72_fu_1008_p2);

assign acc_2_V_fu_1183_p2 = (add_ln703_82_reg_2014 + add_ln703_79_fu_1177_p2);

assign acc_3_V_fu_1263_p2 = (add_ln703_89_reg_2024 + add_ln703_86_fu_1257_p2);

assign acc_4_V_fu_1401_p2 = (add_ln703_96_reg_2029 + add_ln703_93_fu_1395_p2);

assign acc_5_V_fu_1541_p2 = (add_ln703_103_reg_2034 + add_ln703_100_fu_1535_p2);

assign acc_6_V_fu_1615_p2 = (add_ln703_110_reg_2039 + add_ln703_107_fu_1609_p2);

assign acc_7_V_fu_1672_p2 = (add_ln703_117_reg_2049 + add_ln703_114_fu_1666_p2);

assign add_ln1118_1_fu_1546_p2 = ($signed(sext_ln1118_30_fu_1275_p1) + $signed(sext_ln1118_fu_864_p1));

assign add_ln1118_2_fu_734_p2 = ($signed(sext_ln1118_43_fu_726_p1) + $signed(sext_ln1118_38_fu_590_p1));

assign add_ln1118_fu_1499_p2 = ($signed(sext_ln1118_37_fu_1495_p1) + $signed(sext_ln1118_36_fu_1484_p1));

assign add_ln703_100_fu_1535_p2 = ($signed(sext_ln703_5_fu_1531_p1) + $signed(add_ln703_98_fu_1519_p2));

assign add_ln703_101_fu_700_p2 = ($signed(sext_ln708_13_fu_622_p1) + $signed(trunc_ln708_32_fu_662_p4));

assign add_ln703_102_fu_706_p2 = ($signed(trunc_ln708_33_fu_690_p4) + $signed(16'd65512));

assign add_ln703_103_fu_712_p2 = (add_ln703_102_fu_706_p2 + add_ln703_101_fu_700_p2);

assign add_ln703_105_fu_1597_p2 = ($signed(trunc_ln708_34_fu_1552_p4) + $signed(sext_ln708_14_fu_1571_p1));

assign add_ln703_106_fu_1603_p2 = ($signed(trunc_ln708_36_fu_1575_p4) + $signed(sext_ln708_15_fu_1593_p1));

assign add_ln703_107_fu_1609_p2 = (add_ln703_106_fu_1603_p2 + add_ln703_105_fu_1597_p2);

assign add_ln703_108_fu_776_p2 = ($signed(sext_ln708_16_fu_750_p1) + $signed(trunc_ln708_39_fu_754_p4));

assign add_ln703_109_fu_782_p2 = ($signed(sext_ln708_17_fu_772_p1) + $signed(16'd65533));

assign add_ln703_110_fu_788_p2 = (add_ln703_109_fu_782_p2 + add_ln703_108_fu_776_p2);

assign add_ln703_112_fu_1654_p2 = ($signed(trunc_ln708_41_fu_1620_p4) + $signed(sext_ln708_18_fu_1638_p1));

assign add_ln703_113_fu_1660_p2 = ($signed(sext_ln708_19_fu_1642_p1) + $signed(trunc_ln708_44_fu_1645_p4));

assign add_ln703_114_fu_1666_p2 = (add_ln703_113_fu_1660_p2 + add_ln703_112_fu_1654_p2);

assign add_ln703_115_fu_846_p2 = (trunc_ln708_45_fu_818_p4 + trunc_ln708_46_fu_828_p4);

assign add_ln703_116_fu_852_p2 = ($signed(trunc_ln708_47_fu_837_p4) + $signed(16'd65501));

assign add_ln703_117_fu_858_p2 = (add_ln703_116_fu_852_p2 + add_ln703_115_fu_846_p2);

assign add_ln703_64_fu_939_p2 = (trunc_ln708_1_fu_906_p4 + trunc_ln708_2_fu_924_p4);

assign add_ln703_65_fu_945_p2 = (add_ln703_64_fu_939_p2 + add_ln703_fu_933_p2);

assign add_ln703_66_fu_316_p2 = ($signed(sext_ln708_fu_274_p1) + $signed(trunc_ln708_4_fu_286_p4));

assign add_ln703_67_fu_322_p2 = ($signed(trunc_ln708_5_fu_307_p4) + $signed(16'd65491));

assign add_ln703_68_fu_328_p2 = (add_ln703_67_fu_322_p2 + add_ln703_66_fu_316_p2);

assign add_ln703_69_fu_951_p2 = (add_ln703_68_reg_2004 + add_ln703_65_fu_945_p2);

assign add_ln703_70_fu_996_p2 = ($signed(sext_ln708_1_fu_965_p1) + $signed(trunc_ln708_7_fu_969_p4));

assign add_ln703_71_fu_1002_p2 = (trunc_ln708_8_fu_978_p4 + trunc_ln708_9_fu_987_p4);

assign add_ln703_72_fu_1008_p2 = (add_ln703_71_fu_1002_p2 + add_ln703_70_fu_996_p2);

assign add_ln703_73_fu_365_p2 = ($signed(sext_ln708_2_fu_343_p1) + $signed(trunc_ln708_11_fu_347_p4));

assign add_ln703_74_fu_371_p2 = (trunc_ln708_12_fu_356_p4 + 16'd59);

assign add_ln703_75_fu_377_p2 = (add_ln703_74_fu_371_p2 + add_ln703_73_fu_365_p2);

assign add_ln703_77_fu_1161_p2 = ($signed(sext_ln1118_45_fu_1065_p1) + $signed(sext_ln1118_47_fu_1106_p1));

assign add_ln703_78_fu_1171_p2 = ($signed(sext_ln708_3_fu_1148_p1) + $signed(trunc_ln708_14_fu_1152_p4));

assign add_ln703_79_fu_1177_p2 = ($signed(add_ln703_78_fu_1171_p2) + $signed(sext_ln703_1_fu_1167_p1));

assign add_ln703_80_fu_437_p2 = ($signed(sext_ln708_4_fu_392_p1) + $signed(sext_ln708_5_fu_424_p1));

assign add_ln703_81_fu_443_p2 = ($signed(trunc_ln708_17_fu_428_p4) + $signed(16'd65420));

assign add_ln703_82_fu_449_p2 = (add_ln703_81_fu_443_p2 + add_ln703_80_fu_437_p2);

assign add_ln703_84_fu_1241_p2 = ($signed(sext_ln708_6_fu_1221_p1) + $signed(sext_ln1118_46_fu_1102_p1));

assign add_ln703_85_fu_1251_p2 = ($signed(sext_ln708_7_fu_1234_p1) + $signed(sext_ln708_8_fu_1238_p1));

assign add_ln703_86_fu_1257_p2 = ($signed(add_ln703_85_fu_1251_p2) + $signed(sext_ln703_2_fu_1247_p1));

assign add_ln703_87_fu_496_p2 = (trunc_ln708_21_fu_478_p4 + trunc_ln708_22_fu_487_p4);

assign add_ln703_88_fu_502_p2 = ($signed(sext_ln1118_29_fu_465_p1) + $signed(10'd801));

assign add_ln703_89_fu_512_p2 = ($signed(sext_ln703_fu_508_p1) + $signed(add_ln703_87_fu_496_p2));

assign add_ln703_91_fu_1383_p2 = ($signed(trunc_ln708_23_fu_1285_p4) + $signed(sext_ln708_9_fu_1328_p1));

assign add_ln703_92_fu_1389_p2 = ($signed(sext_ln708_10_fu_1370_p1) + $signed(trunc_ln708_26_fu_1374_p4));

assign add_ln703_93_fu_1395_p2 = (add_ln703_92_fu_1389_p2 + add_ln703_91_fu_1383_p2);

assign add_ln703_94_fu_560_p2 = ($signed(trunc_ln708_27_fu_518_p4) + $signed(sext_ln708_11_fu_536_p1));

assign add_ln703_95_fu_566_p2 = ($signed(sext_ln703_3_fu_556_p1) + $signed(14'd16238));

assign add_ln703_96_fu_576_p2 = ($signed(sext_ln703_4_fu_572_p1) + $signed(add_ln703_94_fu_560_p2));

assign add_ln703_98_fu_1519_p2 = ($signed(trunc_ln708_29_fu_1406_p4) + $signed(sext_ln708_12_fu_1453_p1));

assign add_ln703_99_fu_1525_p2 = ($signed(sext_ln1118_48_fu_1473_p1) + $signed(sext_ln1118_49_fu_1515_p1));

assign add_ln703_fu_933_p2 = (trunc_ln_fu_870_p4 + trunc_ln708_s_fu_891_p4);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign mul_ln1118_10_fu_1739_p0 = sext_ln1118_12_fu_224_p1;

assign mul_ln1118_10_fu_1739_p1 = 23'd42;

assign mul_ln1118_11_fu_1746_p0 = sext_ln1118_15_fu_278_p1;

assign mul_ln1118_11_fu_1746_p1 = 24'd16777074;

assign mul_ln1118_12_fu_1753_p0 = sext_ln1118_17_fu_295_p1;

assign mul_ln1118_12_fu_1753_p1 = 24'd194;

assign mul_ln1118_13_fu_1893_p0 = sext_ln1118_8_fu_915_p1;

assign mul_ln1118_13_fu_1893_p1 = 24'd153;

assign mul_ln1118_14_fu_1760_p0 = sext_ln1118_12_fu_224_p1;

assign mul_ln1118_14_fu_1760_p1 = 23'd58;

assign mul_ln1118_15_fu_1767_p0 = sext_ln1118_17_fu_295_p1;

assign mul_ln1118_15_fu_1767_p1 = 24'd198;

assign mul_ln1118_16_fu_1900_p1 = 22'd23;

assign mul_ln1118_17_fu_1774_p0 = sext_ln1118_12_fu_224_p1;

assign mul_ln1118_17_fu_1774_p1 = 23'd61;

assign mul_ln1118_18_fu_1781_p0 = sext_ln1118_15_fu_278_p1;

assign mul_ln1118_18_fu_1781_p1 = 24'd16776841;

assign mul_ln1118_19_fu_1788_p0 = sext_ln1118_17_fu_295_p1;

assign mul_ln1118_19_fu_1788_p1 = 24'd278;

assign mul_ln1118_1_fu_1844_p0 = sext_ln1118_2_fu_879_p1;

assign mul_ln1118_1_fu_1844_p1 = 24'd16777132;

assign mul_ln1118_20_fu_1907_p0 = sext_ln1118_8_fu_915_p1;

assign mul_ln1118_20_fu_1907_p1 = 24'd101;

assign mul_ln1118_21_fu_1795_p1 = 24'd83;

assign mul_ln1118_22_fu_1802_p1 = 23'd35;

assign mul_ln1118_23_fu_540_p0 = sext_ln1118_18_fu_299_p0;

assign mul_ln1118_23_fu_540_p2 = ($signed(mul_ln1118_23_fu_540_p0) * $signed('hD));

assign mul_ln1118_24_fu_1914_p0 = sext_ln1118_fu_864_p1;

assign mul_ln1118_24_fu_1914_p1 = 24'd16777079;

assign mul_ln1118_25_fu_1457_p0 = data_2_V_read_7_reg_1972;

assign mul_ln1118_25_fu_1457_p2 = ($signed(mul_ln1118_25_fu_1457_p0) * $signed(-'hB));

assign mul_ln1118_26_fu_1921_p0 = sext_ln1118_3_fu_882_p1;

assign mul_ln1118_26_fu_1921_p1 = 23'd59;

assign mul_ln1118_27_fu_1928_p0 = sext_ln1118_6_fu_900_p1;

assign mul_ln1118_27_fu_1928_p1 = 24'd16776770;

assign mul_ln1118_28_fu_1935_p1 = 23'd61;

assign mul_ln1118_29_fu_1809_p0 = sext_ln1118_15_fu_278_p1;

assign mul_ln1118_29_fu_1809_p1 = 24'd16777128;

assign mul_ln1118_2_fu_1851_p0 = sext_ln1118_6_fu_900_p1;

assign mul_ln1118_2_fu_1851_p1 = 24'd79;

assign mul_ln1118_30_fu_1816_p1 = 23'd8388569;

assign mul_ln1118_31_fu_1942_p0 = sext_ln1118_fu_864_p1;

assign mul_ln1118_31_fu_1942_p1 = 24'd16777048;

assign mul_ln1118_32_fu_1949_p0 = sext_ln1118_3_fu_882_p1;

assign mul_ln1118_32_fu_1949_p1 = 23'd41;

assign mul_ln1118_33_fu_1956_p0 = sext_ln1118_8_fu_915_p1;

assign mul_ln1118_33_fu_1956_p1 = 24'd16777000;

assign mul_ln1118_34_fu_1823_p0 = sext_ln1118_15_fu_278_p1;

assign mul_ln1118_34_fu_1823_p1 = 24'd101;

assign mul_ln1118_35_fu_1830_p0 = sext_ln1118_17_fu_295_p1;

assign mul_ln1118_35_fu_1830_p1 = 24'd16777149;

assign mul_ln1118_3_fu_1858_p0 = sext_ln1118_8_fu_915_p1;

assign mul_ln1118_3_fu_1858_p1 = 24'd78;

assign mul_ln1118_4_fu_1725_p0 = sext_ln1118_15_fu_278_p1;

assign mul_ln1118_4_fu_1725_p1 = 24'd16777029;

assign mul_ln1118_5_fu_1732_p0 = sext_ln1118_17_fu_295_p1;

assign mul_ln1118_5_fu_1732_p1 = 24'd181;

assign mul_ln1118_6_fu_1865_p1 = 23'd37;

assign mul_ln1118_7_fu_1872_p0 = sext_ln1118_2_fu_879_p1;

assign mul_ln1118_7_fu_1872_p1 = 24'd109;

assign mul_ln1118_8_fu_1879_p0 = sext_ln1118_6_fu_900_p1;

assign mul_ln1118_8_fu_1879_p1 = 24'd292;

assign mul_ln1118_9_fu_1886_p0 = sext_ln1118_8_fu_915_p1;

assign mul_ln1118_9_fu_1886_p1 = 24'd85;

assign mul_ln1118_fu_1837_p0 = sext_ln1118_fu_864_p1;

assign mul_ln1118_fu_1837_p1 = 24'd16777139;

assign sext_ln1118_12_fu_224_p0 = data_4_V_read;

assign sext_ln1118_12_fu_224_p1 = sext_ln1118_12_fu_224_p0;

assign sext_ln1118_13_fu_236_p1 = $signed(shl_ln_fu_228_p3);

assign sext_ln1118_14_fu_254_p1 = $signed(shl_ln1118_s_fu_246_p3);

assign sext_ln1118_15_fu_278_p0 = data_5_V_read;

assign sext_ln1118_15_fu_278_p1 = sext_ln1118_15_fu_278_p0;

assign sext_ln1118_17_fu_295_p0 = data_6_V_read;

assign sext_ln1118_17_fu_295_p1 = sext_ln1118_17_fu_295_p0;

assign sext_ln1118_18_fu_299_p0 = data_6_V_read;

assign sext_ln1118_20_fu_1026_p1 = shl_ln1118_1_fu_1019_p3;

assign sext_ln1118_21_fu_1030_p1 = shl_ln1118_1_fu_1019_p3;

assign sext_ln1118_22_fu_1034_p1 = shl_ln1118_1_fu_1019_p3;

assign sext_ln1118_23_fu_1045_p1 = $signed(shl_ln1118_2_fu_1038_p3);

assign sext_ln1118_24_fu_1076_p1 = $signed(shl_ln1118_3_fu_1069_p3);

assign sext_ln1118_25_fu_1117_p1 = $signed(shl_ln1118_4_fu_1110_p3);

assign sext_ln1118_26_fu_1128_p1 = $signed(shl_ln1118_5_fu_1121_p3);

assign sext_ln1118_27_fu_404_p1 = $signed(shl_ln1118_6_fu_396_p3);

assign sext_ln1118_28_fu_1195_p1 = $signed(shl_ln1118_7_fu_1188_p3);

assign sext_ln1118_29_fu_465_p1 = $signed(trunc_ln708_18_fu_455_p4);

assign sext_ln1118_2_fu_879_p1 = data_1_V_read_7_reg_1982;

assign sext_ln1118_30_fu_1275_p1 = $signed(shl_ln1118_8_fu_1268_p3);

assign sext_ln1118_31_fu_1302_p1 = $signed(shl_ln1118_9_fu_1295_p3);

assign sext_ln1118_32_fu_1339_p1 = $signed(shl_ln1118_10_fu_1332_p3);

assign sext_ln1118_33_fu_1350_p1 = $signed(shl_ln1118_11_fu_1343_p3);

assign sext_ln1118_34_fu_1422_p1 = $signed(shl_ln1118_12_fu_1415_p3);

assign sext_ln1118_35_fu_1433_p1 = $signed(shl_ln1118_13_fu_1426_p3);

assign sext_ln1118_36_fu_1484_p1 = $signed(shl_ln1118_14_fu_1477_p3);

assign sext_ln1118_37_fu_1495_p1 = $signed(shl_ln1118_15_fu_1488_p3);

assign sext_ln1118_38_fu_590_p1 = $signed(shl_ln1118_16_fu_582_p3);

assign sext_ln1118_39_fu_602_p1 = $signed(shl_ln1118_17_fu_594_p3);

assign sext_ln1118_3_fu_882_p1 = data_1_V_read_7_reg_1982;

assign sext_ln1118_40_fu_634_p1 = $signed(shl_ln1118_18_fu_626_p3);

assign sext_ln1118_41_fu_652_p1 = $signed(shl_ln1118_19_fu_644_p3);

assign sext_ln1118_42_fu_680_p1 = $signed(shl_ln1118_20_fu_672_p3);

assign sext_ln1118_43_fu_726_p1 = shl_ln1118_21_fu_718_p3;

assign sext_ln1118_44_fu_730_p1 = shl_ln1118_21_fu_718_p3;

assign sext_ln1118_45_fu_1065_p1 = $signed(tmp_fu_1055_p4);

assign sext_ln1118_46_fu_1102_p1 = tmp_228_fu_1092_p4;

assign sext_ln1118_47_fu_1106_p1 = tmp_228_fu_1092_p4;

assign sext_ln1118_48_fu_1473_p1 = $signed(tmp_231_fu_1463_p4);

assign sext_ln1118_49_fu_1515_p1 = $signed(tmp_232_fu_1505_p4);

assign sext_ln1118_4_fu_885_p1 = data_1_V_read_7_reg_1982;

assign sext_ln1118_5_fu_888_p1 = data_1_V_read_7_reg_1982;

assign sext_ln1118_6_fu_900_p1 = data_2_V_read_7_reg_1972;

assign sext_ln1118_8_fu_915_p1 = data_3_V_read_7_reg_1963;

assign sext_ln1118_fu_864_p1 = data_0_V_read_7_reg_1994;

assign sext_ln703_1_fu_1167_p1 = $signed(add_ln703_77_fu_1161_p2);

assign sext_ln703_2_fu_1247_p1 = $signed(add_ln703_84_fu_1241_p2);

assign sext_ln703_3_fu_556_p1 = $signed(tmp_230_fu_546_p4);

assign sext_ln703_4_fu_572_p1 = $signed(add_ln703_95_fu_566_p2);

assign sext_ln703_5_fu_1531_p1 = $signed(add_ln703_99_fu_1525_p2);

assign sext_ln703_fu_508_p1 = $signed(add_ln703_88_fu_502_p2);

assign sext_ln708_10_fu_1370_p1 = $signed(trunc_ln708_25_fu_1360_p4);

assign sext_ln708_11_fu_536_p1 = $signed(trunc_ln708_28_fu_527_p4);

assign sext_ln708_12_fu_1453_p1 = $signed(trunc_ln708_30_fu_1443_p4);

assign sext_ln708_13_fu_622_p1 = $signed(trunc_ln708_31_fu_612_p4);

assign sext_ln708_14_fu_1571_p1 = $signed(trunc_ln708_35_fu_1562_p4);

assign sext_ln708_15_fu_1593_p1 = $signed(trunc_ln708_37_fu_1584_p4);

assign sext_ln708_16_fu_750_p1 = $signed(trunc_ln708_38_fu_740_p4);

assign sext_ln708_17_fu_772_p1 = $signed(trunc_ln708_40_fu_763_p4);

assign sext_ln708_18_fu_1638_p1 = $signed(trunc_ln708_42_fu_1629_p4);

assign sext_ln708_19_fu_1642_p1 = $signed(trunc_ln708_43_reg_2044);

assign sext_ln708_1_fu_965_p1 = $signed(trunc_ln708_6_fu_956_p4);

assign sext_ln708_2_fu_343_p1 = $signed(trunc_ln708_10_fu_334_p4);

assign sext_ln708_3_fu_1148_p1 = $signed(trunc_ln708_13_fu_1138_p4);

assign sext_ln708_4_fu_392_p1 = $signed(trunc_ln708_15_fu_383_p4);

assign sext_ln708_5_fu_424_p1 = $signed(trunc_ln708_16_fu_414_p4);

assign sext_ln708_6_fu_1221_p1 = $signed(tmp_229_fu_1211_p4);

assign sext_ln708_7_fu_1234_p1 = $signed(trunc_ln708_19_fu_1225_p4);

assign sext_ln708_8_fu_1238_p1 = $signed(trunc_ln708_20_reg_2019);

assign sext_ln708_9_fu_1328_p1 = $signed(trunc_ln708_24_fu_1318_p4);

assign sext_ln708_fu_274_p1 = $signed(trunc_ln708_3_fu_264_p4);

assign shl_ln1118_10_fu_1332_p3 = {{data_2_V_read_7_reg_1972}, {3'd0}};

assign shl_ln1118_11_fu_1343_p3 = {{data_2_V_read_7_reg_1972}, {1'd0}};

assign shl_ln1118_12_fu_1415_p3 = {{data_1_V_read_7_reg_1982}, {4'd0}};

assign shl_ln1118_13_fu_1426_p3 = {{data_1_V_read_7_reg_1982}, {1'd0}};

assign shl_ln1118_14_fu_1477_p3 = {{data_3_V_read_7_reg_1963}, {5'd0}};

assign shl_ln1118_15_fu_1488_p3 = {{data_3_V_read_7_reg_1963}, {3'd0}};

assign shl_ln1118_16_fu_582_p1 = data_4_V_read;

assign shl_ln1118_16_fu_582_p3 = {{shl_ln1118_16_fu_582_p1}, {5'd0}};

assign shl_ln1118_17_fu_594_p1 = data_4_V_read;

assign shl_ln1118_17_fu_594_p3 = {{shl_ln1118_17_fu_594_p1}, {2'd0}};

assign shl_ln1118_18_fu_626_p1 = data_5_V_read;

assign shl_ln1118_18_fu_626_p3 = {{shl_ln1118_18_fu_626_p1}, {7'd0}};

assign shl_ln1118_19_fu_644_p1 = data_5_V_read;

assign shl_ln1118_19_fu_644_p3 = {{shl_ln1118_19_fu_644_p1}, {3'd0}};

assign shl_ln1118_1_fu_1019_p3 = {{data_0_V_read_7_reg_1994}, {3'd0}};

assign shl_ln1118_20_fu_672_p1 = data_6_V_read;

assign shl_ln1118_20_fu_672_p3 = {{shl_ln1118_20_fu_672_p1}, {7'd0}};

assign shl_ln1118_21_fu_718_p1 = data_4_V_read;

assign shl_ln1118_21_fu_718_p3 = {{shl_ln1118_21_fu_718_p1}, {3'd0}};

assign shl_ln1118_22_fu_804_p1 = data_4_V_read;

assign shl_ln1118_22_fu_804_p3 = {{shl_ln1118_22_fu_804_p1}, {8'd0}};

assign shl_ln1118_2_fu_1038_p3 = {{data_0_V_read_7_reg_1994}, {1'd0}};

assign shl_ln1118_3_fu_1069_p3 = {{data_1_V_read_7_reg_1982}, {2'd0}};

assign shl_ln1118_4_fu_1110_p3 = {{data_2_V_read_7_reg_1972}, {6'd0}};

assign shl_ln1118_5_fu_1121_p3 = {{data_2_V_read_7_reg_1972}, {4'd0}};

assign shl_ln1118_6_fu_396_p1 = data_5_V_read;

assign shl_ln1118_6_fu_396_p3 = {{shl_ln1118_6_fu_396_p1}, {5'd0}};

assign shl_ln1118_7_fu_1188_p3 = {{data_0_V_read_7_reg_1994}, {5'd0}};

assign shl_ln1118_8_fu_1268_p3 = {{data_0_V_read_7_reg_1994}, {7'd0}};

assign shl_ln1118_9_fu_1295_p3 = {{data_1_V_read_7_reg_1982}, {3'd0}};

assign shl_ln1118_s_fu_246_p1 = data_4_V_read;

assign shl_ln1118_s_fu_246_p3 = {{shl_ln1118_s_fu_246_p1}, {4'd0}};

assign shl_ln_fu_228_p1 = data_4_V_read;

assign shl_ln_fu_228_p3 = {{shl_ln_fu_228_p1}, {6'd0}};

assign sub_ln1118_10_fu_1306_p2 = ($signed(20'd0) - $signed(sext_ln1118_31_fu_1302_p1));

assign sub_ln1118_11_fu_1312_p2 = ($signed(sub_ln1118_10_fu_1306_p2) - $signed(sext_ln1118_5_fu_888_p1));

assign sub_ln1118_12_fu_1354_p2 = ($signed(sext_ln1118_33_fu_1350_p1) - $signed(sext_ln1118_32_fu_1339_p1));

assign sub_ln1118_13_fu_1437_p2 = ($signed(sext_ln1118_34_fu_1422_p1) - $signed(sext_ln1118_35_fu_1433_p1));

assign sub_ln1118_14_fu_606_p2 = ($signed(sext_ln1118_39_fu_602_p1) - $signed(sext_ln1118_38_fu_590_p1));

assign sub_ln1118_15_fu_638_p2 = ($signed(24'd0) - $signed(sext_ln1118_40_fu_634_p1));

assign sub_ln1118_16_fu_656_p2 = ($signed(sub_ln1118_15_fu_638_p2) - $signed(sext_ln1118_41_fu_652_p1));

assign sub_ln1118_17_fu_684_p2 = ($signed(sext_ln1118_42_fu_680_p1) - $signed(sext_ln1118_17_fu_295_p1));

assign sub_ln1118_18_fu_812_p2 = ($signed(shl_ln1118_22_fu_804_p3) - $signed(sext_ln1118_44_fu_730_p1));

assign sub_ln1118_1_fu_258_p2 = ($signed(sub_ln1118_fu_240_p2) - $signed(sext_ln1118_14_fu_254_p1));

assign sub_ln1118_2_fu_1049_p2 = ($signed(sext_ln1118_23_fu_1045_p1) - $signed(sext_ln1118_22_fu_1034_p1));

assign sub_ln1118_3_fu_1080_p2 = ($signed(19'd0) - $signed(sext_ln1118_24_fu_1076_p1));

assign sub_ln1118_4_fu_1086_p2 = ($signed(sub_ln1118_3_fu_1080_p2) - $signed(sext_ln1118_4_fu_885_p1));

assign sub_ln1118_5_fu_1132_p2 = ($signed(sext_ln1118_26_fu_1128_p1) - $signed(sext_ln1118_25_fu_1117_p1));

assign sub_ln1118_6_fu_408_p2 = ($signed(22'd0) - $signed(sext_ln1118_27_fu_404_p1));

assign sub_ln1118_7_fu_1199_p2 = ($signed(22'd0) - $signed(sext_ln1118_28_fu_1195_p1));

assign sub_ln1118_8_fu_1205_p2 = ($signed(sub_ln1118_7_fu_1199_p2) - $signed(sext_ln1118_21_fu_1030_p1));

assign sub_ln1118_9_fu_1279_p2 = ($signed(sext_ln1118_20_fu_1026_p1) - $signed(sext_ln1118_30_fu_1275_p1));

assign sub_ln1118_fu_240_p2 = ($signed(23'd0) - $signed(sext_ln1118_13_fu_236_p1));

assign tmp_228_fu_1092_p4 = {{sub_ln1118_4_fu_1086_p2[18:8]}};

assign tmp_229_fu_1211_p4 = {{sub_ln1118_8_fu_1205_p2[21:8]}};

assign tmp_230_fu_546_p4 = {{mul_ln1118_23_fu_540_p2[20:8]}};

assign tmp_231_fu_1463_p4 = {{mul_ln1118_25_fu_1457_p2[20:8]}};

assign tmp_232_fu_1505_p4 = {{add_ln1118_fu_1499_p2[21:8]}};

assign tmp_fu_1055_p4 = {{sub_ln1118_2_fu_1049_p2[19:8]}};

assign trunc_ln708_10_fu_334_p4 = {{mul_ln1118_10_fu_1739_p2[22:8]}};

assign trunc_ln708_11_fu_347_p4 = {{mul_ln1118_11_fu_1746_p2[23:8]}};

assign trunc_ln708_12_fu_356_p4 = {{mul_ln1118_12_fu_1753_p2[23:8]}};

assign trunc_ln708_13_fu_1138_p4 = {{sub_ln1118_5_fu_1132_p2[22:8]}};

assign trunc_ln708_14_fu_1152_p4 = {{mul_ln1118_13_fu_1893_p2[23:8]}};

assign trunc_ln708_15_fu_383_p4 = {{mul_ln1118_14_fu_1760_p2[22:8]}};

assign trunc_ln708_16_fu_414_p4 = {{sub_ln1118_6_fu_408_p2[21:8]}};

assign trunc_ln708_17_fu_428_p4 = {{mul_ln1118_15_fu_1767_p2[23:8]}};

assign trunc_ln708_18_fu_455_p1 = data_2_V_read;

assign trunc_ln708_18_fu_455_p4 = {{trunc_ln708_18_fu_455_p1[15:8]}};

assign trunc_ln708_19_fu_1225_p4 = {{mul_ln1118_16_fu_1900_p2[21:8]}};

assign trunc_ln708_1_fu_906_p4 = {{mul_ln1118_2_fu_1851_p2[23:8]}};

assign trunc_ln708_21_fu_478_p4 = {{mul_ln1118_18_fu_1781_p2[23:8]}};

assign trunc_ln708_22_fu_487_p4 = {{mul_ln1118_19_fu_1788_p2[23:8]}};

assign trunc_ln708_23_fu_1285_p4 = {{sub_ln1118_9_fu_1279_p2[23:8]}};

assign trunc_ln708_24_fu_1318_p4 = {{sub_ln1118_11_fu_1312_p2[19:8]}};

assign trunc_ln708_25_fu_1360_p4 = {{sub_ln1118_12_fu_1354_p2[19:8]}};

assign trunc_ln708_26_fu_1374_p4 = {{mul_ln1118_20_fu_1907_p2[23:8]}};

assign trunc_ln708_27_fu_518_p4 = {{mul_ln1118_21_fu_1795_p2[23:8]}};

assign trunc_ln708_28_fu_527_p4 = {{mul_ln1118_22_fu_1802_p2[22:8]}};

assign trunc_ln708_29_fu_1406_p4 = {{mul_ln1118_24_fu_1914_p2[23:8]}};

assign trunc_ln708_2_fu_924_p4 = {{mul_ln1118_3_fu_1858_p2[23:8]}};

assign trunc_ln708_30_fu_1443_p4 = {{sub_ln1118_13_fu_1437_p2[20:8]}};

assign trunc_ln708_31_fu_612_p4 = {{sub_ln1118_14_fu_606_p2[21:8]}};

assign trunc_ln708_32_fu_662_p4 = {{sub_ln1118_16_fu_656_p2[23:8]}};

assign trunc_ln708_33_fu_690_p4 = {{sub_ln1118_17_fu_684_p2[23:8]}};

assign trunc_ln708_34_fu_1552_p4 = {{add_ln1118_1_fu_1546_p2[23:8]}};

assign trunc_ln708_35_fu_1562_p4 = {{mul_ln1118_26_fu_1921_p2[22:8]}};

assign trunc_ln708_36_fu_1575_p4 = {{mul_ln1118_27_fu_1928_p2[23:8]}};

assign trunc_ln708_37_fu_1584_p4 = {{mul_ln1118_28_fu_1935_p2[22:8]}};

assign trunc_ln708_38_fu_740_p4 = {{add_ln1118_2_fu_734_p2[21:8]}};

assign trunc_ln708_39_fu_754_p4 = {{mul_ln1118_29_fu_1809_p2[23:8]}};

assign trunc_ln708_3_fu_264_p4 = {{sub_ln1118_1_fu_258_p2[22:8]}};

assign trunc_ln708_40_fu_763_p4 = {{mul_ln1118_30_fu_1816_p2[22:8]}};

assign trunc_ln708_41_fu_1620_p4 = {{mul_ln1118_31_fu_1942_p2[23:8]}};

assign trunc_ln708_42_fu_1629_p4 = {{mul_ln1118_32_fu_1949_p2[22:8]}};

assign trunc_ln708_43_fu_794_p1 = data_2_V_read;

assign trunc_ln708_44_fu_1645_p4 = {{mul_ln1118_33_fu_1956_p2[23:8]}};

assign trunc_ln708_45_fu_818_p4 = {{sub_ln1118_18_fu_812_p2[23:8]}};

assign trunc_ln708_46_fu_828_p4 = {{mul_ln1118_34_fu_1823_p2[23:8]}};

assign trunc_ln708_47_fu_837_p4 = {{mul_ln1118_35_fu_1830_p2[23:8]}};

assign trunc_ln708_4_fu_286_p4 = {{mul_ln1118_4_fu_1725_p2[23:8]}};

assign trunc_ln708_5_fu_307_p4 = {{mul_ln1118_5_fu_1732_p2[23:8]}};

assign trunc_ln708_6_fu_956_p4 = {{mul_ln1118_6_fu_1865_p2[22:8]}};

assign trunc_ln708_7_fu_969_p4 = {{mul_ln1118_7_fu_1872_p2[23:8]}};

assign trunc_ln708_8_fu_978_p4 = {{mul_ln1118_8_fu_1879_p2[23:8]}};

assign trunc_ln708_9_fu_987_p4 = {{mul_ln1118_9_fu_1886_p2[23:8]}};

assign trunc_ln708_s_fu_891_p4 = {{mul_ln1118_1_fu_1844_p2[23:8]}};

assign trunc_ln_fu_870_p4 = {{mul_ln1118_fu_1837_p2[23:8]}};

endmodule //dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5
