<!doctype html>
<html>
<head>
<title>CR (R5_ETM_1) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___r5_etm_1.html")>R5_ETM_1 Module</a> &gt; CR (R5_ETM_1) Register</p><h1>CR (R5_ETM_1) Register</h1>
<h2>CR (R5_ETM_1) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>CR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000000</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FEBFD000 (CORESIGHT_R5_ETM_1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000421</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Main Control Register</td></tr>
</table>
<p></p>
<h2>CR (R5_ETM_1) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>Core_select</td><td class="center">27:25</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>If an ETM is shared between multiple CPUs, selects which CPU to trace. For the maximum value permitted, see bits[14:12] of the System Configuration Register. To guarantee that the ETM is correctly synchronized to the new CPU, you must update these bits as follows: 1. Set bit[10], ETM programming, and bit[0], ETM power down, to 1. 2. Change the core select bits. 3. Clear bit[0], ETM power down, to 0. 4. Perform other programming required as normal.</td></tr>
<tr valign=top><td>Port_size_3</td><td class="center">21</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Use this bit in conjunction with bits[6:4].</td></tr>
<tr valign=top><td>Data_only</td><td class="center">20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>0: Instruction trace enabled.<br/>1: Instruction trace disabled. Data-only tracing is possible in this mode.</td></tr>
<tr valign=top><td>Filter</td><td class="center">19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Use this bit in conjunction with bit[1], the MonitorCPRT bit.</td></tr>
<tr valign=top><td>Suppress_data</td><td class="center">18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Use this bit with bit[7] to suppress data.</td></tr>
<tr valign=top><td>Port_mode_1_0</td><td class="center">17:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>These bits are used, in conjunction with bit[13], to set the trace port clocking mode. ETM-R5 supports only dynamic mode, corresponding to the value b000, but you can write other values to these bits, and a read of the register returns the value written. Writing another value to these bits has no effect on the ETM. Bit[11] of the System Configuration Register indicates if these bits are set to select a supported clocking mode.</td></tr>
<tr valign=top><td>Context_ID_size</td><td class="center">15:14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>The possible values of this field are:<br/>00: No Context ID tracing.<br/>01: Context ID bits[7:0] traced.<br/>10: Context ID bits[15:0] traced.<br/>11: Context ID bits[31:0] traced.<br/>Note: Only the number of bytes specified are traced even if the new value is larger than this.</td></tr>
<tr valign=top><td>Port_mode_2</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>See the description of bits[17:16].</td></tr>
<tr valign=top><td>Cycle_accurate</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Set this bit to 1 if you want the trace to include a precise cycle count of executed instructions. This is achieved by adding extra information into the trace, giving cycle counts even when TraceEnable is inactive.</td></tr>
<tr valign=top><td>Programming</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>When set to 1, the ETM is being programmed.</td></tr>
<tr valign=top><td>Debug_request</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>If you set this bit to 1, when the trigger event occurs, the DBGRQ output is asserted until DBGACK is observed. This enables the Arm processor to be forced into Debug state.</td></tr>
<tr valign=top><td>Branch_output</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Set this bit to 1 if you want the ETM to output all branch addresses, even if the branch is because of a direct branch instruction. Setting this bit to 1 enables reconstruction of the program flow without having access to the memory image of the code being executed.</td></tr>
<tr valign=top><td>Port_size_2_0</td><td class="center"> 6:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>Use this field with bit[21] to specify the port size. The port size determines how many external pins are available to output the trace information on ATDATA[31:0]. ETM-R5 supports only the 32-bit port size, corresponding to a Port size[2:0] value of b0100, but you can write other values to these bits, and a read of the register returns the value written. Writing another value to these bits has no effect on the ETM. Bit[10] of the System Configuration Register indicates if these bits are set to select an unsupported port size.</td></tr>
<tr valign=top><td>Data_access</td><td class="center"> 3:2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This field configures the data tracing mode. The possible values are:<br/>00: No data tracing.<br/>01: Trace only the data portion of the access.<br/>10: Trace only the address portion of the access.<br/>11: Trace both the address and the data of the access.</td></tr>
<tr valign=top><td>MonitorCPRT</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This field controls whether CPRTs are traced. This bit is used with bit[19].<br/>0: CPRTs not traced.<br/>1: CPRTs traced.</td></tr>
<tr valign=top><td>Power_down</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>A pin controlled by this bit enables the ETM power to be controlled externally. The sense of this bit is inverted, and drives the ETMPWRUP signal. This bit must be cleared by the trace software tools at the beginning of a debug session. When this bit is set to 1, ETM tracing is disabled and accesses to any registers other than this register and the Lock Access Register are ignored.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>