--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\HanWei\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 204717 paths analyzed, 2508 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.992ns.
--------------------------------------------------------------------------------
Slack:                  8.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_198 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.932ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.717 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y21.B4       net (fanout=11)       1.250   move/placehold<181>1
    SLICE_X7Y21.CLK      Tas                   0.373   M_position_q[200]
                                                       move/placehold<198>3
                                                       M_position_q_198
    -------------------------------------------------  ---------------------------
    Total                                     11.932ns (2.065ns logic, 9.867ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  8.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_181 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.907ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.722 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_181
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X7Y15.A1       net (fanout=5)        2.030   move/placehold<180>11
    SLICE_X7Y15.A        Tilo                  0.259   M_position_q[189]
                                                       move/placehold<181>1_1
    SLICE_X7Y19.B1       net (fanout=9)        0.989   move/placehold<181>11
    SLICE_X7Y19.CLK      Tas                   0.373   M_position_q[182]
                                                       move/placehold<181>4
                                                       M_position_q_181
    -------------------------------------------------  ---------------------------
    Total                                     11.907ns (2.069ns logic, 9.838ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  8.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_319 (FF)
  Destination:          M_position_q_198 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.846ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.717 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_319 to M_position_q_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_319
    SLICE_X12Y40.D4      net (fanout=5)        1.217   M_position_q[319]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y21.B4       net (fanout=11)       1.250   move/placehold<181>1
    SLICE_X7Y21.CLK      Tas                   0.373   M_position_q[200]
                                                       move/placehold<198>3
                                                       M_position_q_198
    -------------------------------------------------  ---------------------------
    Total                                     11.846ns (2.065ns logic, 9.781ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  8.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_319 (FF)
  Destination:          M_position_q_181 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.821ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.722 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_319 to M_position_q_181
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_319
    SLICE_X12Y40.D4      net (fanout=5)        1.217   M_position_q[319]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X7Y15.A1       net (fanout=5)        2.030   move/placehold<180>11
    SLICE_X7Y15.A        Tilo                  0.259   M_position_q[189]
                                                       move/placehold<181>1_1
    SLICE_X7Y19.B1       net (fanout=9)        0.989   move/placehold<181>11
    SLICE_X7Y19.CLK      Tas                   0.373   M_position_q[182]
                                                       move/placehold<181>4
                                                       M_position_q_181
    -------------------------------------------------  ---------------------------
    Total                                     11.821ns (2.069ns logic, 9.752ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  8.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_182 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.744ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.722 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_182
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X7Y15.A1       net (fanout=5)        2.030   move/placehold<180>11
    SLICE_X7Y15.A        Tilo                  0.259   M_position_q[189]
                                                       move/placehold<181>1_1
    SLICE_X7Y19.C3       net (fanout=9)        0.826   move/placehold<181>11
    SLICE_X7Y19.CLK      Tas                   0.373   M_position_q[182]
                                                       move/placehold<182>4
                                                       M_position_q_182
    -------------------------------------------------  ---------------------------
    Total                                     11.744ns (2.069ns logic, 9.675ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  8.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_180 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.722 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_180
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y19.A1       net (fanout=11)       1.023   move/placehold<181>1
    SLICE_X7Y19.CLK      Tas                   0.373   M_position_q[182]
                                                       move/placehold<180>
                                                       M_position_q_180
    -------------------------------------------------  ---------------------------
    Total                                     11.705ns (2.065ns logic, 9.640ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  8.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_199 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.695ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.717 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_199
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y21.C4       net (fanout=11)       1.013   move/placehold<181>1
    SLICE_X7Y21.CLK      Tas                   0.373   M_position_q[200]
                                                       move/placehold<199>
                                                       M_position_q_199
    -------------------------------------------------  ---------------------------
    Total                                     11.695ns (2.065ns logic, 9.630ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  8.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_184 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.680ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.725 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X7Y15.A1       net (fanout=5)        2.030   move/placehold<180>11
    SLICE_X7Y15.A        Tilo                  0.259   M_position_q[189]
                                                       move/placehold<181>1_1
    SLICE_X6Y17.C1       net (fanout=9)        0.786   move/placehold<181>11
    SLICE_X6Y17.CLK      Tas                   0.349   M_position_q[184]
                                                       move/placehold<184>4
                                                       M_position_q_184
    -------------------------------------------------  ---------------------------
    Total                                     11.680ns (2.045ns logic, 9.635ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  8.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_319 (FF)
  Destination:          M_position_q_182 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.658ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.722 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_319 to M_position_q_182
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_319
    SLICE_X12Y40.D4      net (fanout=5)        1.217   M_position_q[319]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X7Y15.A1       net (fanout=5)        2.030   move/placehold<180>11
    SLICE_X7Y15.A        Tilo                  0.259   M_position_q[189]
                                                       move/placehold<181>1_1
    SLICE_X7Y19.C3       net (fanout=9)        0.826   move/placehold<181>11
    SLICE_X7Y19.CLK      Tas                   0.373   M_position_q[182]
                                                       move/placehold<182>4
                                                       M_position_q_182
    -------------------------------------------------  ---------------------------
    Total                                     11.658ns (2.069ns logic, 9.589ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  8.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_195 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.656ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.726 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_195
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X5Y17.C1       net (fanout=11)       0.974   move/placehold<181>1
    SLICE_X5Y17.CLK      Tas                   0.373   M_position_q[196]
                                                       move/placehold<195>4
                                                       M_position_q_195
    -------------------------------------------------  ---------------------------
    Total                                     11.656ns (2.065ns logic, 9.591ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  8.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_319 (FF)
  Destination:          M_position_q_180 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.619ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.722 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_319 to M_position_q_180
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_319
    SLICE_X12Y40.D4      net (fanout=5)        1.217   M_position_q[319]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y19.A1       net (fanout=11)       1.023   move/placehold<181>1
    SLICE_X7Y19.CLK      Tas                   0.373   M_position_q[182]
                                                       move/placehold<180>
                                                       M_position_q_180
    -------------------------------------------------  ---------------------------
    Total                                     11.619ns (2.065ns logic, 9.554ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  8.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_319 (FF)
  Destination:          M_position_q_199 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.609ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.717 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_319 to M_position_q_199
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_319
    SLICE_X12Y40.D4      net (fanout=5)        1.217   M_position_q[319]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y21.C4       net (fanout=11)       1.013   move/placehold<181>1
    SLICE_X7Y21.CLK      Tas                   0.373   M_position_q[200]
                                                       move/placehold<199>
                                                       M_position_q_199
    -------------------------------------------------  ---------------------------
    Total                                     11.609ns (2.065ns logic, 9.544ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  8.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_197 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.605ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.717 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_197
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y21.A5       net (fanout=11)       0.923   move/placehold<181>1
    SLICE_X7Y21.CLK      Tas                   0.373   M_position_q[200]
                                                       move/placehold<197>4
                                                       M_position_q_197
    -------------------------------------------------  ---------------------------
    Total                                     11.605ns (2.065ns logic, 9.540ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  8.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_319 (FF)
  Destination:          M_position_q_184 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.594ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.725 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_319 to M_position_q_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_319
    SLICE_X12Y40.D4      net (fanout=5)        1.217   M_position_q[319]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X7Y15.A1       net (fanout=5)        2.030   move/placehold<180>11
    SLICE_X7Y15.A        Tilo                  0.259   M_position_q[189]
                                                       move/placehold<181>1_1
    SLICE_X6Y17.C1       net (fanout=9)        0.786   move/placehold<181>11
    SLICE_X6Y17.CLK      Tas                   0.349   M_position_q[184]
                                                       move/placehold<184>4
                                                       M_position_q_184
    -------------------------------------------------  ---------------------------
    Total                                     11.594ns (2.045ns logic, 9.549ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  8.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_192 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.648ns (Levels of Logic = 6)
  Clock Path Skew:      0.046ns (0.788 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_192
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X4Y15.D1       net (fanout=11)       1.000   move/placehold<181>1
    SLICE_X4Y15.CLK      Tas                   0.339   M_position_q[192]
                                                       move/placehold<192>4
                                                       M_position_q_192
    -------------------------------------------------  ---------------------------
    Total                                     11.648ns (2.031ns logic, 9.617ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  8.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_319 (FF)
  Destination:          M_position_q_195 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.570ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.726 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_319 to M_position_q_195
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_319
    SLICE_X12Y40.D4      net (fanout=5)        1.217   M_position_q[319]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X5Y17.C1       net (fanout=11)       0.974   move/placehold<181>1
    SLICE_X5Y17.CLK      Tas                   0.373   M_position_q[196]
                                                       move/placehold<195>4
                                                       M_position_q_195
    -------------------------------------------------  ---------------------------
    Total                                     11.570ns (2.065ns logic, 9.505ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  8.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_309 (FF)
  Destination:          M_position_q_198 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.555ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.717 - 0.744)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_309 to M_position_q_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   M_position_q[309]
                                                       M_position_q_309
    SLICE_X11Y36.B3      net (fanout=6)        1.891   M_position_q[309]
    SLICE_X11Y36.B       Tilo                  0.259   move/out1341
                                                       move/out133
    SLICE_X11Y29.C6      net (fanout=4)        0.854   move/out132
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y21.B4       net (fanout=11)       1.250   move/placehold<181>1
    SLICE_X7Y21.CLK      Tas                   0.373   M_position_q[200]
                                                       move/placehold<198>3
                                                       M_position_q_198
    -------------------------------------------------  ---------------------------
    Total                                     11.555ns (2.165ns logic, 9.390ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  8.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_309 (FF)
  Destination:          M_position_q_181 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.530ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.722 - 0.744)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_309 to M_position_q_181
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   M_position_q[309]
                                                       M_position_q_309
    SLICE_X11Y36.B3      net (fanout=6)        1.891   M_position_q[309]
    SLICE_X11Y36.B       Tilo                  0.259   move/out1341
                                                       move/out133
    SLICE_X11Y29.C6      net (fanout=4)        0.854   move/out132
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X7Y15.A1       net (fanout=5)        2.030   move/placehold<180>11
    SLICE_X7Y15.A        Tilo                  0.259   M_position_q[189]
                                                       move/placehold<181>1_1
    SLICE_X7Y19.B1       net (fanout=9)        0.989   move/placehold<181>11
    SLICE_X7Y19.CLK      Tas                   0.373   M_position_q[182]
                                                       move/placehold<181>4
                                                       M_position_q_181
    -------------------------------------------------  ---------------------------
    Total                                     11.530ns (2.169ns logic, 9.361ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  8.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_319 (FF)
  Destination:          M_position_q_197 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.519ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.717 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_319 to M_position_q_197
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_319
    SLICE_X12Y40.D4      net (fanout=5)        1.217   M_position_q[319]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y21.A5       net (fanout=11)       0.923   move/placehold<181>1
    SLICE_X7Y21.CLK      Tas                   0.373   M_position_q[200]
                                                       move/placehold<197>4
                                                       M_position_q_197
    -------------------------------------------------  ---------------------------
    Total                                     11.519ns (2.065ns logic, 9.454ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  8.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_319 (FF)
  Destination:          M_position_q_192 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.562ns (Levels of Logic = 6)
  Clock Path Skew:      0.046ns (0.788 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_319 to M_position_q_192
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_319
    SLICE_X12Y40.D4      net (fanout=5)        1.217   M_position_q[319]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X4Y15.D1       net (fanout=11)       1.000   move/placehold<181>1
    SLICE_X4Y15.CLK      Tas                   0.339   M_position_q[192]
                                                       move/placehold<192>4
                                                       M_position_q_192
    -------------------------------------------------  ---------------------------
    Total                                     11.562ns (2.031ns logic, 9.531ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  8.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_302 (FF)
  Destination:          M_position_q_198 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.525ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.717 - 0.705)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_302 to M_position_q_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   M_position_q[303]
                                                       M_position_q_302
    SLICE_X12Y40.D2      net (fanout=5)        0.801   M_position_q[302]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y21.B4       net (fanout=11)       1.250   move/placehold<181>1
    SLICE_X7Y21.CLK      Tas                   0.373   M_position_q[200]
                                                       move/placehold<198>3
                                                       M_position_q_198
    -------------------------------------------------  ---------------------------
    Total                                     11.525ns (2.160ns logic, 9.365ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  8.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_194 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.488ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.726 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_194
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X5Y17.B4       net (fanout=11)       0.806   move/placehold<181>1
    SLICE_X5Y17.CLK      Tas                   0.373   M_position_q[196]
                                                       move/placehold<194>4
                                                       M_position_q_194
    -------------------------------------------------  ---------------------------
    Total                                     11.488ns (2.065ns logic, 9.423ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  8.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_186 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.487ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.726 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_186
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X7Y15.A1       net (fanout=5)        2.030   move/placehold<180>11
    SLICE_X7Y15.A        Tilo                  0.259   M_position_q[189]
                                                       move/placehold<181>1_1
    SLICE_X7Y16.C3       net (fanout=9)        0.569   move/placehold<181>11
    SLICE_X7Y16.CLK      Tas                   0.373   M_position_q[186]
                                                       move/placehold<186>4
                                                       M_position_q_186
    -------------------------------------------------  ---------------------------
    Total                                     11.487ns (2.069ns logic, 9.418ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  8.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_193 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.473ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.726 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_193
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X5Y17.A2       net (fanout=11)       0.791   move/placehold<181>1
    SLICE_X5Y17.CLK      Tas                   0.373   M_position_q[196]
                                                       move/placehold<193>4
                                                       M_position_q_193
    -------------------------------------------------  ---------------------------
    Total                                     11.473ns (2.065ns logic, 9.408ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  8.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_302 (FF)
  Destination:          M_position_q_181 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.500ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (0.722 - 0.705)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_302 to M_position_q_181
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   M_position_q[303]
                                                       M_position_q_302
    SLICE_X12Y40.D2      net (fanout=5)        0.801   M_position_q[302]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X7Y15.A1       net (fanout=5)        2.030   move/placehold<180>11
    SLICE_X7Y15.A        Tilo                  0.259   M_position_q[189]
                                                       move/placehold<181>1_1
    SLICE_X7Y19.B1       net (fanout=9)        0.989   move/placehold<181>11
    SLICE_X7Y19.CLK      Tas                   0.373   M_position_q[182]
                                                       move/placehold<181>4
                                                       M_position_q_181
    -------------------------------------------------  ---------------------------
    Total                                     11.500ns (2.164ns logic, 9.336ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  8.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_312 (FF)
  Destination:          M_position_q_198 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.417ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.717 - 0.752)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_312 to M_position_q_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.CQ       Tcko                  0.476   M_position_q[313]
                                                       M_position_q_312
    SLICE_X11Y36.C2      net (fanout=5)        1.745   M_position_q[312]
    SLICE_X11Y36.C       Tilo                  0.259   move/out1341
                                                       move/out132
    SLICE_X11Y29.C5      net (fanout=4)        0.911   move/out131
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y21.B4       net (fanout=11)       1.250   move/placehold<181>1
    SLICE_X7Y21.CLK      Tas                   0.373   M_position_q[200]
                                                       move/placehold<198>3
                                                       M_position_q_198
    -------------------------------------------------  ---------------------------
    Total                                     11.417ns (2.116ns logic, 9.301ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  8.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_187 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.496ns (Levels of Logic = 6)
  Clock Path Skew:      0.045ns (0.787 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_187
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X7Y15.A1       net (fanout=5)        2.030   move/placehold<180>11
    SLICE_X7Y15.A        Tilo                  0.259   M_position_q[189]
                                                       move/placehold<181>1_1
    SLICE_X7Y15.B4       net (fanout=9)        0.578   move/placehold<181>11
    SLICE_X7Y15.CLK      Tas                   0.373   M_position_q[189]
                                                       move/placehold<187>4
                                                       M_position_q_187
    -------------------------------------------------  ---------------------------
    Total                                     11.496ns (2.069ns logic, 9.427ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  8.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_313 (FF)
  Destination:          M_position_q_198 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.414ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.717 - 0.752)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_313 to M_position_q_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   M_position_q[313]
                                                       M_position_q_313
    SLICE_X11Y36.C1      net (fanout=6)        1.742   M_position_q[313]
    SLICE_X11Y36.C       Tilo                  0.259   move/out1341
                                                       move/out132
    SLICE_X11Y29.C5      net (fanout=4)        0.911   move/out131
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y21.B4       net (fanout=11)       1.250   move/placehold<181>1
    SLICE_X7Y21.CLK      Tas                   0.373   M_position_q[200]
                                                       move/placehold<198>3
                                                       M_position_q_198
    -------------------------------------------------  ---------------------------
    Total                                     11.414ns (2.116ns logic, 9.298ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  8.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_300 (FF)
  Destination:          M_position_q_198 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.410ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.717 - 0.735)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_300 to M_position_q_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.CQ       Tcko                  0.430   M_position_q[301]
                                                       M_position_q_300
    SLICE_X12Y40.D5      net (fanout=5)        0.781   M_position_q[300]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X4Y15.C1       net (fanout=5)        1.798   move/placehold<180>11
    SLICE_X4Y15.C        Tilo                  0.255   M_position_q[192]
                                                       move/placehold<181>1
    SLICE_X7Y21.B4       net (fanout=11)       1.250   move/placehold<181>1
    SLICE_X7Y21.CLK      Tas                   0.373   M_position_q[200]
                                                       move/placehold<198>3
                                                       M_position_q_198
    -------------------------------------------------  ---------------------------
    Total                                     11.410ns (2.065ns logic, 9.345ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  8.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_position_q_318 (FF)
  Destination:          M_position_q_188 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.469ns (Levels of Logic = 6)
  Clock Path Skew:      0.045ns (0.787 - 0.742)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_position_q_318 to M_position_q_188
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   M_position_q[321]
                                                       M_position_q_318
    SLICE_X12Y40.D1      net (fanout=6)        1.303   M_position_q[318]
    SLICE_X12Y40.D       Tilo                  0.254   M_position_q[303]
                                                       move/out131
    SLICE_X11Y29.C4      net (fanout=4)        1.919   move/out13
    SLICE_X11Y29.C       Tilo                  0.259   move/N280
                                                       move/out134_1
    SLICE_X6Y39.D4       net (fanout=4)        1.746   move/out134
    SLICE_X6Y39.D        Tilo                  0.235   move/N238
                                                       move/placehold<180>11_SW0
    SLICE_X9Y21.B3       net (fanout=2)        1.851   move/N238
    SLICE_X9Y21.B        Tilo                  0.259   move/placehold<198>1
                                                       move/placehold<180>11_1
    SLICE_X7Y15.A1       net (fanout=5)        2.030   move/placehold<180>11
    SLICE_X7Y15.A        Tilo                  0.259   M_position_q[189]
                                                       move/placehold<181>1_1
    SLICE_X7Y15.C2       net (fanout=9)        0.551   move/placehold<181>11
    SLICE_X7Y15.CLK      Tas                   0.373   M_position_q[189]
                                                       move/placehold<188>4
                                                       M_position_q_188
    -------------------------------------------------  ---------------------------
    Total                                     11.469ns (2.069ns logic, 9.400ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_0/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_1/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_2/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_3/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_4/CK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_5/CK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_6/CK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_7/CK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_8/CK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_9/CK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_10/CK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_11/CK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_12/CK
  Location pin: SLICE_X4Y7.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_13/CK
  Location pin: SLICE_X4Y7.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_14/CK
  Location pin: SLICE_X4Y7.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_15/CK
  Location pin: SLICE_X4Y7.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[19]/CLK
  Logical resource: M_timer_q_16/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[19]/CLK
  Logical resource: M_timer_q_17/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[19]/CLK
  Logical resource: M_timer_q_18/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[19]/CLK
  Logical resource: M_timer_q_19/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_20/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_21/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_22/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_23/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_q[24]/CLK
  Logical resource: M_timer_q_24/CK
  Location pin: SLICE_X4Y10.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_position_q[251]/CLK
  Logical resource: M_position_q_248/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_position_q[251]/CLK
  Logical resource: M_position_q_249/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_position_q[251]/CLK
  Logical resource: M_position_q_250/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_position_q[251]/CLK
  Logical resource: M_position_q_251/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.992|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 204717 paths, 0 nets, and 7290 connections

Design statistics:
   Minimum period:  11.992ns{1}   (Maximum frequency:  83.389MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 07 21:28:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 236 MB



