

================================================================
== Vivado HLS Report for 'crypto_kem_enc'
================================================================
* Date:           Tue Aug 25 19:04:01 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-------+---------+-------+---------+---------+
        |                              |                   |     Latency     |     Interval    | Pipeline|
        |           Instance           |       Module      |  min  |   max   |  min  |   max   |   Type  |
        +------------------------------+-------------------+-------+---------+-------+---------+---------+
        |grp_sha3_256_fu_142           |sha3_256           |   1660|     1660|   1660|     1660|   none  |
        |grp_randombytes_fu_151        |randombytes        |      ?|        ?|      ?|        ?|   none  |
        |grp_sample_fixed_type_fu_167  |sample_fixed_type  |      ?|        ?|      ?|        ?|   none  |
        |grp_owcpa_enc_fu_173          |owcpa_enc          |  17412|  4056732|  17412|  4056732|   none  |
        |grp_poly_S3_tobytes_fu_182    |poly_S3_tobytes    |    821|      821|    821|      821|   none  |
        +------------------------------+-------------------+-------+---------+-------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2460|  2460|         3|          -|          -|   820|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_i_i_i)
	6  / (exitcond_i_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 14 [1/1] (2.77ns)   --->   "%r_coeffs = alloca [821 x i16], align 2" [owcpa.c:48->kem.c:27]   --->   Operation 14 'alloca' 'r_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3895> <RAM>
ST_1 : Operation 15 [1/1] (2.77ns)   --->   "%m_coeffs = alloca [821 x i16], align 2" [owcpa.c:48->kem.c:27]   --->   Operation 15 'alloca' 'm_coeffs' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 16 [1/1] (2.77ns)   --->   "%rm = alloca [328 x i8], align 16" [kem.c:23]   --->   Operation 16 'alloca' 'rm' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 17 [1/1] (2.77ns)   --->   "%rm_seed = alloca [3895 x i8], align 16" [kem.c:24]   --->   Operation 17 'alloca' 'rm_seed' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3895> <RAM>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @randombytes([3895 x i8]* %rm_seed) nounwind" [kem.c:26]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1230 x i8]* %c) nounwind, !map !199"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %k) nounwind, !map !205"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1230 x i8]* %pk) nounwind, !map !209"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !213"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @crypto_kem_enc_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @randombytes([3895 x i8]* %rm_seed) nounwind" [kem.c:26]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (1.35ns)   --->   "br label %1" [sample.c:34->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i_i_i_i = phi i10 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 26 'phi' 'i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.43ns)   --->   "%exitcond_i_i_i = icmp eq i10 %i_i_i_i, -204" [sample.c:34->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 27 'icmp' 'exitcond_i_i_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 820, i64 820, i64 820) nounwind"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.74ns)   --->   "%i = add i10 %i_i_i_i, 1" [sample.c:34->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i, label %owcpa_samplemsg.exit, label %2" [sample.c:34->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i_i_i = zext i10 %i_i_i_i to i64" [sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 31 'zext' 'tmp_i_i_i' <Predicate = (!exitcond_i_i_i)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%rm_seed_addr = getelementptr [3895 x i8]* %rm_seed, i64 0, i64 %tmp_i_i_i" [sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 32 'getelementptr' 'rm_seed_addr' <Predicate = (!exitcond_i_i_i)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.77ns)   --->   "%rm_seed_load = load i8* %rm_seed_addr, align 1" [sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 33 'load' 'rm_seed_load' <Predicate = (!exitcond_i_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3895> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 820" [sample.c:37->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 34 'getelementptr' 'r_coeffs_addr' <Predicate = (exitcond_i_i_i)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.77ns)   --->   "store i16 0, i16* %r_coeffs_addr, align 2" [sample.c:37->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 35 'store' <Predicate = (exitcond_i_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3895> <RAM>

State 4 <SV = 3> <Delay = 6.81>
ST_4 : Operation 36 [1/2] (2.77ns)   --->   "%rm_seed_load = load i8* %rm_seed_addr, align 1" [sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 36 'load' 'rm_seed_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3895> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %rm_seed_load to i4" [poly.c:5->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 37 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %rm_seed_load, i32 4, i32 7)" [poly.c:11->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 38 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_194_i_i_i_i_cast = zext i4 %tmp_32 to i5" [poly.c:11->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 39 'zext' 'tmp_194_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_195_i_i_i_i_cast = zext i4 %tmp to i5" [poly.c:11->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 40 'zext' 'tmp_195_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.49ns)   --->   "%tmp_33 = add i4 %tmp_32, %tmp" [poly.c:11->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 41 'add' 'tmp_33' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.49ns)   --->   "%r = add i5 %tmp_195_i_i_i_i_cast, %tmp_194_i_i_i_i_cast" [poly.c:11->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 42 'add' 'r' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_34 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %r, i32 2, i32 4)" [poly.c:12->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 43 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_196_i_i_i_i_cast = zext i3 %tmp_34 to i4" [poly.c:12->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 44 'zext' 'tmp_196_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_117 = trunc i8 %rm_seed_load to i2" [sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 45 'trunc' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_43 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %rm_seed_load, i32 4, i32 5)" [sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 46 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.20ns)   --->   "%fold1_i_i_i_i_cast = add i2 %tmp_43, %tmp_117" [poly.c:12->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 47 'add' 'fold1_i_i_i_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_197_i_i_i_i_cast = zext i2 %fold1_i_i_i_i_cast to i4" [poly.c:12->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 48 'zext' 'tmp_197_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.34ns)   --->   "%r_4 = add i4 %tmp_197_i_i_i_i_cast, %tmp_196_i_i_i_i_cast" [poly.c:12->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 49 'add' 'r_4' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_35 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_4, i32 2, i32 3)" [poly.c:13->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 50 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_198_i_i_i_i_cast = zext i2 %tmp_35 to i3" [poly.c:13->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 51 'zext' 'tmp_198_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_44 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_33, i32 2, i32 3)" [poly.c:13->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 52 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.20ns)   --->   "%fold2_i_i_i_i_cast = add i2 %fold1_i_i_i_i_cast, %tmp_44" [poly.c:13->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 53 'add' 'fold2_i_i_i_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_199_i_i_i_i_cast = zext i2 %fold2_i_i_i_i_cast to i3" [poly.c:13->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 54 'zext' 'tmp_199_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.20ns)   --->   "%r_5 = add i3 %tmp_199_i_i_i_i_cast, %tmp_198_i_i_i_i_cast" [poly.c:13->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 55 'add' 'r_5' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.93>
ST_5 : Operation 56 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_5" [poly.c:15->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 56 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 57 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_i_i_i_i)   --->   "%c_12_cast = select i1 %tmp_118, i3 -1, i3 0" [poly.c:16->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 58 'select' 'c_12_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_i_i_i_i)   --->   "%tmp_200_i_i_i_i = and i3 %r_5, %c_12_cast" [poly.c:18->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 59 'and' 'tmp_200_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_i_i_i_i)   --->   "%tmp_200_i_i_i_i_cast = zext i3 %tmp_200_i_i_i_i to i16" [poly.c:18->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 60 'zext' 'tmp_200_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_i_i_i_i)   --->   "%not_tmp_9_i_i_i_i = xor i1 %tmp_118, true" [poly.c:16->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 61 'xor' 'not_tmp_9_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_i_i_i_i)   --->   "%tmp_201_i_i_i_i_cast = select i1 %not_tmp_9_i_i_i_i, i3 -1, i3 0" [poly.c:18->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 62 'select' 'tmp_201_i_i_i_i_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_i_i_i_i)   --->   "%tmp_202_i_i_i_i = and i3 %t, %tmp_201_i_i_i_i_cast" [poly.c:18->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 63 'and' 'tmp_202_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_i_i_i_i)   --->   "%tmp_202_i_i_i_i_cast = sext i3 %tmp_202_i_i_i_i to i16" [poly.c:18->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 64 'sext' 'tmp_202_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_203_i_i_i_i = xor i16 %tmp_200_i_i_i_i_cast, %tmp_202_i_i_i_i_cast" [poly.c:18->sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 65 'xor' 'tmp_203_i_i_i_i' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_i_i_i" [sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 66 'getelementptr' 'r_coeffs_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.77ns)   --->   "store i16 %tmp_203_i_i_i_i, i16* %r_coeffs_addr_10, align 2" [sample.c:35->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 67 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3895> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [sample.c:34->sample.c:25->owcpa.c:50->kem.c:27]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.35>
ST_6 : Operation 69 [2/2] (0.00ns)   --->   "call fastcc void @sample_fixed_type([821 x i16]* %m_coeffs, [3895 x i8]* %rm_seed) nounwind" [sample.c:26->owcpa.c:50->kem.c:27]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 70 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i10 0, [821 x i16]* %r_coeffs) nounwind" [owcpa.c:52->kem.c:27]   --->   Operation 70 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 71 [1/2] (0.00ns)   --->   "call fastcc void @sample_fixed_type([821 x i16]* %m_coeffs, [3895 x i8]* %rm_seed) nounwind" [sample.c:26->owcpa.c:50->kem.c:27]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i10 0, [821 x i16]* %r_coeffs) nounwind" [owcpa.c:52->kem.c:27]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 1.35>
ST_8 : Operation 73 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i10 164, [821 x i16]* %m_coeffs) nounwind" [owcpa.c:53->kem.c:27]   --->   Operation 73 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i10 164, [821 x i16]* %m_coeffs) nounwind" [owcpa.c:53->kem.c:27]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (0.00ns)   --->   "call fastcc void @sha3_256([32 x i8]* %k, [328 x i8]* %rm) nounwind" [kem.c:29]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @sha3_256([32 x i8]* %k, [328 x i8]* %rm) nounwind" [kem.c:29]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 77 [2/2] (0.00ns)   --->   "call fastcc void @owcpa_enc([1230 x i8]* %c, [328 x i8]* %rm, [1230 x i8]* %pk) nounwind" [kem.c:31]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @owcpa_enc([1230 x i8]* %c, [328 x i8]* %rm, [1230 x i8]* %pk) nounwind" [kem.c:31]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "ret i32 0" [kem.c:33]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ k]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_Key]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_reseed_counter]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_coeffs             (alloca           ) [ 00111111000000]
m_coeffs             (alloca           ) [ 00111111110000]
rm                   (alloca           ) [ 00111111111111]
rm_seed              (alloca           ) [ 00111111000000]
StgValue_19          (specbitsmap      ) [ 00000000000000]
StgValue_20          (specbitsmap      ) [ 00000000000000]
StgValue_21          (specbitsmap      ) [ 00000000000000]
StgValue_22          (specbitsmap      ) [ 00000000000000]
StgValue_23          (spectopmodule    ) [ 00000000000000]
StgValue_24          (call             ) [ 00000000000000]
StgValue_25          (br               ) [ 00111100000000]
i_i_i_i              (phi              ) [ 00010000000000]
exitcond_i_i_i       (icmp             ) [ 00011100000000]
empty                (speclooptripcount) [ 00000000000000]
i                    (add              ) [ 00111100000000]
StgValue_30          (br               ) [ 00000000000000]
tmp_i_i_i            (zext             ) [ 00001100000000]
rm_seed_addr         (getelementptr    ) [ 00001000000000]
r_coeffs_addr        (getelementptr    ) [ 00000000000000]
StgValue_35          (store            ) [ 00000000000000]
rm_seed_load         (load             ) [ 00000000000000]
tmp                  (trunc            ) [ 00000000000000]
tmp_32               (partselect       ) [ 00000000000000]
tmp_194_i_i_i_i_cast (zext             ) [ 00000000000000]
tmp_195_i_i_i_i_cast (zext             ) [ 00000000000000]
tmp_33               (add              ) [ 00000000000000]
r                    (add              ) [ 00000000000000]
tmp_34               (partselect       ) [ 00000000000000]
tmp_196_i_i_i_i_cast (zext             ) [ 00000000000000]
tmp_117              (trunc            ) [ 00000000000000]
tmp_43               (partselect       ) [ 00000000000000]
fold1_i_i_i_i_cast   (add              ) [ 00000000000000]
tmp_197_i_i_i_i_cast (zext             ) [ 00000000000000]
r_4                  (add              ) [ 00000000000000]
tmp_35               (partselect       ) [ 00000000000000]
tmp_198_i_i_i_i_cast (zext             ) [ 00000000000000]
tmp_44               (partselect       ) [ 00000000000000]
fold2_i_i_i_i_cast   (add              ) [ 00000000000000]
tmp_199_i_i_i_i_cast (zext             ) [ 00000000000000]
r_5                  (add              ) [ 00000100000000]
t                    (add              ) [ 00000000000000]
tmp_118              (bitselect        ) [ 00000000000000]
c_12_cast            (select           ) [ 00000000000000]
tmp_200_i_i_i_i      (and              ) [ 00000000000000]
tmp_200_i_i_i_i_cast (zext             ) [ 00000000000000]
not_tmp_9_i_i_i_i    (xor              ) [ 00000000000000]
tmp_201_i_i_i_i_cast (select           ) [ 00000000000000]
tmp_202_i_i_i_i      (and              ) [ 00000000000000]
tmp_202_i_i_i_i_cast (sext             ) [ 00000000000000]
tmp_203_i_i_i_i      (xor              ) [ 00000000000000]
r_coeffs_addr_10     (getelementptr    ) [ 00000000000000]
StgValue_67          (store            ) [ 00000000000000]
StgValue_68          (br               ) [ 00111100000000]
StgValue_71          (call             ) [ 00000000000000]
StgValue_72          (call             ) [ 00000000000000]
StgValue_74          (call             ) [ 00000000000000]
StgValue_76          (call             ) [ 00000000000000]
StgValue_78          (call             ) [ 00000000000000]
StgValue_79          (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DRBG_ctx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sbox">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Rcon">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DRBG_ctx_Key">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_Key"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DRBG_ctx_reseed_counter">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_reseed_counter"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="randombytes"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_kem_enc_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_fixed_type"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_tobytes"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha3_256"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="owcpa_enc"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="r_coeffs_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_coeffs/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="m_coeffs_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_coeffs/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="rm_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rm/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rm_seed_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rm_seed/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="rm_seed_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rm_seed_addr/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rm_seed_load/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="r_coeffs_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/3 StgValue_67/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="r_coeffs_addr_10_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="2"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_10/5 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_i_i_i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="1"/>
<pin id="133" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_i_i_i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="10" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i_i/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_sha3_256_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="3" bw="64" slack="0"/>
<pin id="147" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_75/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_randombytes_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="0" index="3" bw="8" slack="0"/>
<pin id="156" dir="0" index="4" bw="8" slack="0"/>
<pin id="157" dir="0" index="5" bw="8" slack="0"/>
<pin id="158" dir="0" index="6" bw="32" slack="0"/>
<pin id="159" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_sample_fixed_type_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_69/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_owcpa_enc_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="3" bw="8" slack="0"/>
<pin id="178" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_77/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_poly_S3_tobytes_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_70/6 StgValue_73/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="exitcond_i_i_i_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i_i/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_i_i_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_32_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="0" index="3" bw="4" slack="0"/>
<pin id="217" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_194_i_i_i_i_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_194_i_i_i_i_cast/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_195_i_i_i_i_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_195_i_i_i_i_cast/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_33_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="r_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_34_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="0" index="3" bw="4" slack="0"/>
<pin id="247" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_196_i_i_i_i_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_196_i_i_i_i_cast/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_117_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_117/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_43_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="0" index="3" bw="4" slack="0"/>
<pin id="265" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="fold1_i_i_i_i_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold1_i_i_i_i_cast/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_197_i_i_i_i_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_197_i_i_i_i_cast/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="r_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_4/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_35_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="0" index="3" bw="3" slack="0"/>
<pin id="291" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_198_i_i_i_i_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_i_i_i_i_cast/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_44_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="0" index="3" bw="3" slack="0"/>
<pin id="305" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="fold2_i_i_i_i_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="2" slack="0"/>
<pin id="313" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold2_i_i_i_i_cast/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_199_i_i_i_i_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_199_i_i_i_i_cast/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="r_5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_5/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="t_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="1"/>
<pin id="329" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_118_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="0" index="2" bw="3" slack="0"/>
<pin id="335" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_118/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="c_12_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_12_cast/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_200_i_i_i_i_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="1"/>
<pin id="349" dir="0" index="1" bw="3" slack="0"/>
<pin id="350" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_200_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_200_i_i_i_i_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_200_i_i_i_i_cast/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="not_tmp_9_i_i_i_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_9_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_201_i_i_i_i_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_201_i_i_i_i_cast/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_202_i_i_i_i_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_202_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_202_i_i_i_i_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_202_i_i_i_i_cast/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_203_i_i_i_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="3" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_203_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="390" class="1005" name="i_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_i_i_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="2"/>
<pin id="397" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="400" class="1005" name="rm_seed_addr_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="1"/>
<pin id="402" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="rm_seed_addr "/>
</bind>
</comp>

<comp id="405" class="1005" name="r_5_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="1"/>
<pin id="407" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="124" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="148"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="94" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="151" pin=4"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="151" pin=5"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="151" pin=6"/></net>

<net id="172"><net_src comp="72" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="80" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="76" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="135" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="135" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="135" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="211"><net_src comp="104" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="104" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="212" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="208" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="212" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="208" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="226" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="222" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="242" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="104" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="104" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="274"><net_src comp="260" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="256" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="252" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="299"><net_src comp="286" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="230" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="314"><net_src comp="270" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="300" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="296" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="68" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="339" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="331" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="70" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="326" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="362" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="352" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="380" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="393"><net_src comp="197" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="398"><net_src comp="203" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="403"><net_src comp="98" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="408"><net_src comp="320" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="347" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {12 13 }
	Port: k | {10 11 }
	Port: DRBG_ctx_V | {1 2 }
	Port: DRBG_ctx_Key | {1 2 }
	Port: DRBG_ctx_reseed_counter | {1 2 }
 - Input state : 
	Port: crypto_kem_enc : pk | {12 13 }
	Port: crypto_kem_enc : DRBG_ctx_V | {1 2 }
	Port: crypto_kem_enc : sbox | {1 2 }
	Port: crypto_kem_enc : Rcon | {1 2 }
	Port: crypto_kem_enc : DRBG_ctx_Key | {1 2 }
	Port: crypto_kem_enc : DRBG_ctx_reseed_counter | {1 2 }
	Port: crypto_kem_enc : KeccakF_RoundConstan | {10 11 }
  - Chain level:
	State 1
		StgValue_18 : 1
	State 2
	State 3
		exitcond_i_i_i : 1
		i : 1
		StgValue_30 : 2
		tmp_i_i_i : 1
		rm_seed_addr : 2
		rm_seed_load : 3
		StgValue_35 : 1
	State 4
		tmp : 1
		tmp_32 : 1
		tmp_194_i_i_i_i_cast : 2
		tmp_195_i_i_i_i_cast : 2
		tmp_33 : 2
		r : 3
		tmp_34 : 4
		tmp_196_i_i_i_i_cast : 5
		tmp_117 : 1
		tmp_43 : 1
		fold1_i_i_i_i_cast : 2
		tmp_197_i_i_i_i_cast : 3
		r_4 : 6
		tmp_35 : 7
		tmp_198_i_i_i_i_cast : 8
		tmp_44 : 3
		fold2_i_i_i_i_cast : 4
		tmp_199_i_i_i_i_cast : 5
		r_5 : 9
	State 5
		tmp_118 : 1
		c_12_cast : 2
		tmp_200_i_i_i_i : 3
		tmp_200_i_i_i_i_cast : 3
		not_tmp_9_i_i_i_i : 2
		tmp_201_i_i_i_i_cast : 2
		tmp_202_i_i_i_i : 3
		tmp_202_i_i_i_i_cast : 3
		tmp_203_i_i_i_i : 4
		StgValue_67 : 4
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |      grp_sha3_256_fu_142     |    6    |    0    |  44.662 |  10816  |  34066  |
|          |    grp_randombytes_fu_151    |    6    |    0    | 113.786 |   2211  |   3882  |
|   call   | grp_sample_fixed_type_fu_167 |    2    |    0    | 20.5712 |   1566  |   1966  |
|          |     grp_owcpa_enc_fu_173     |    3    |    2    | 36.2938 |   694   |   1510  |
|          |  grp_poly_S3_tobytes_fu_182  |    0    |    0    |  3.3105 |   126   |   253   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |           i_fu_197           |    0    |    0    |    0    |    0    |    17   |
|          |         tmp_33_fu_230        |    0    |    0    |    0    |    0    |    13   |
|          |           r_fu_236           |    0    |    0    |    0    |    0    |    13   |
|    add   |   fold1_i_i_i_i_cast_fu_270  |    0    |    0    |    0    |    0    |    10   |
|          |          r_4_fu_280          |    0    |    0    |    0    |    0    |    12   |
|          |   fold2_i_i_i_i_cast_fu_310  |    0    |    0    |    0    |    0    |    10   |
|          |          r_5_fu_320          |    0    |    0    |    0    |    0    |    10   |
|          |           t_fu_326           |    0    |    0    |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   icmp   |     exitcond_i_i_i_fu_191    |    0    |    0    |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|    and   |    tmp_200_i_i_i_i_fu_347    |    0    |    0    |    0    |    0    |    3    |
|          |    tmp_202_i_i_i_i_fu_370    |    0    |    0    |    0    |    0    |    3    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|    xor   |   not_tmp_9_i_i_i_i_fu_356   |    0    |    0    |    0    |    0    |    2    |
|          |    tmp_203_i_i_i_i_fu_380    |    0    |    0    |    0    |    0    |    3    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|  select  |       c_12_cast_fu_339       |    0    |    0    |    0    |    0    |    2    |
|          |  tmp_201_i_i_i_i_cast_fu_362 |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |       tmp_i_i_i_fu_203       |    0    |    0    |    0    |    0    |    0    |
|          |  tmp_194_i_i_i_i_cast_fu_222 |    0    |    0    |    0    |    0    |    0    |
|          |  tmp_195_i_i_i_i_cast_fu_226 |    0    |    0    |    0    |    0    |    0    |
|   zext   |  tmp_196_i_i_i_i_cast_fu_252 |    0    |    0    |    0    |    0    |    0    |
|          |  tmp_197_i_i_i_i_cast_fu_276 |    0    |    0    |    0    |    0    |    0    |
|          |  tmp_198_i_i_i_i_cast_fu_296 |    0    |    0    |    0    |    0    |    0    |
|          |  tmp_199_i_i_i_i_cast_fu_316 |    0    |    0    |    0    |    0    |    0    |
|          |  tmp_200_i_i_i_i_cast_fu_352 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          tmp_fu_208          |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_117_fu_256        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_32_fu_212        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_34_fu_242        |    0    |    0    |    0    |    0    |    0    |
|partselect|         tmp_43_fu_260        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_35_fu_286        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_44_fu_300        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
| bitselect|        tmp_118_fu_331        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   sext   |  tmp_202_i_i_i_i_cast_fu_376 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    17   |    2    | 218.623 |  15413  |  41802  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|KeccakF_RoundConstan|    2   |    0   |    0   |
|        Rcon        |    0   |    8   |    2   |
|      m_coeffs      |    1   |    0   |    0   |
|      r_coeffs      |    1   |    0   |    0   |
|         rm         |    1   |    0   |    0   |
|       rm_seed      |    2   |    0   |    0   |
|        sbox        |    2   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |    9   |    8   |    2   |
+--------------------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   i_i_i_i_reg_131  |   10   |
|      i_reg_390     |   10   |
|     r_5_reg_405    |    3   |
|rm_seed_addr_reg_400|   12   |
|  tmp_i_i_i_reg_395 |   64   |
+--------------------+--------+
|        Total       |   99   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_104     |  p0  |   2  |  12  |   24   ||    9    |
|      grp_access_fu_117     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_117     |  p1  |   2  |  16  |   32   ||    9    |
| grp_poly_S3_tobytes_fu_182 |  p2  |   2  |   9  |   18   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   94   ||   5.4   ||    27   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   17   |    2   |   218  |  15413 |  41802 |
|   Memory  |    9   |    -   |    -   |    8   |    2   |
|Multiplexer|    -   |    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |    -   |   99   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   26   |    2   |   224  |  15520 |  41831 |
+-----------+--------+--------+--------+--------+--------+
