# compile verilog/system verilog design source files
sv xil_defaultlib "$ARHACC_PATH/hw/low_level/xpu/xpu.srcs/sources_1/new/PARAMETERS_HW_HASH.vh" "$ARHACC_PATH/hw/low_level/xpu/xpu.srcs/sources_1/imports/new/PARAMETERS.vh" "$ARHACC_PATH/hw/low_level/xpu/xpu.srcs/sources_1/imports/new/DEFINES.vh" --include "$ARHACC_PATH/hw/low_level/xpu/xpu.srcs/" \
"./sources_1/imports/new/2_accelerator.sv" \
"sources_1/imports/new/3_array.sv" \
"sources_1/imports/new/3_controller.sv" \
"sources_1/imports/new/4_cells.sv" \
"sources_1/imports/new/4_connectorSection.sv" \
"sources_1/imports/new/4_dataSection.sv" \
"sources_1/imports/new/4_programSection.sv" \
"sources_1/imports/new/4_scanRed.sv" \
"sources_1/imports/new/5_cDecode.sv" \
"sources_1/imports/new/5_cExecUnit.sv" \
"sources_1/imports/new/5_cMemory.sv" \
"sources_1/imports/new/6_aDecode.sv" \
"sources_1/imports/new/6_elemCell.sv" \
"sources_1/imports/new/6_propAutom.sv" \
"sources_1/imports/new/7_aControl.sv" \
"sources_1/imports/new/7_aMemory.sv" \
"sources_1/imports/new/7_aRALU.sv" \
"sources_1/imports/new/7_bwnet_bw_bits_selector.sv" \
"sources_1/imports/new/7_scanCell.sv" \
"sources_1/imports/new/adder.sv" \
"sources_1/imports/new/array_accumulator_block.sv" \
"sources_1/imports/new/array_addr_reg_block.sv" \
"sources_1/imports/new/barrel_shifter_right_generic.sv" \
"sources_1/imports/new/bitwise_operator.sv" \
"sources_1/imports/new/ctrl_accumulator_block.sv" \
"sources_1/imports/new/ctrl_addr_reg_block.sv" \
"sources_1/imports/new/data_transfer_engine.sv" \
"sources_1/imports/new/decoder.sv" \
"sources_1/imports/new/delay_register.sv" \
"sources_1/imports/new/demux_generic.sv" \
"sources_1/imports/new/distribute_net_generic.sv" \
"sources_1/imports/new/distribute_net_generic_cell.sv" \
"sources_1/imports/new/distribute_net_generic_internal.sv" \
"sources_1/new/endianness_fixer.sv" \
"sources_1/imports/new/fifo.sv" \
"sources_1/imports/new/global_IO_shift_register.sv" \
"sources_1/imports/new/global_data_shift_register.sv" \
"sources_1/imports/new/multicell.sv" \
"sources_1/imports/new/mux_generic.sv" \
"sources_1/imports/new/network_bw_neutral_element_calculator.sv" \
"sources_1/imports/new/network_cell.sv" \
"sources_1/imports/new/network_cell_control_signal_generator_type0.sv" \
"sources_1/imports/new/network_cell_control_signal_generator_type1.sv" \
"sources_1/imports/new/network_cell_control_signal_generator_type2.sv" \
"sources_1/imports/new/network_cell_control_signal_generator_type3.sv" \
"sources_1/imports/new/network_cell_control_signal_generator_type4.sv" \
"sources_1/imports/new/network_cell_type0.sv" \
"sources_1/imports/new/network_cell_type1.sv" \
"sources_1/imports/new/network_cell_type2.sv" \
"sources_1/imports/new/network_cell_type3.sv" \
"sources_1/imports/new/network_cell_type4.sv" \
"sources_1/imports/new/network_cell_wrapper.sv" \
"sources_1/imports/new/network_generic.sv" \
"sources_1/imports/new/or_prefix.sv" \
"sources_1/imports/new/shifter_bar_generator.sv" \
"sources_1/imports/new/xpu.sv" \
"sources_1/imports/new/xpu_interrupt_controller.sv" \
"sources_1/imports/new/xpu_io.sv" \
"sources_1/imports/new/xpu_io_controller.sv" \
"sources_1/imports/new/partial_multicell.sv" \
"sources_1/imports/new/rotate_and_shifter.sv" \
"sources_1/new/serial_2_parallel_generic.sv" \
"sources_1/new/network_scan_or_1b.sv" \
"sim_1/imports/new/simulator_axi.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
