
build/main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000019ec  08000000  0c000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  10000000  10000000  00030000  2**0
                  ALLOC
  2 .ram_code     00000000  10000800  10000800  00021138  2**0
                  CONTENTS
  3 PSRAM_DATA    00000000  10000800  10000800  00021138  2**0
                  CONTENTS
  4 PSRAM_BSS     00000000  10000800  10000800  00021138  2**0
                  CONTENTS
  5 .data         00001138  20000000  0c0019ec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  20001138  0c002b24  00021138  2**2
                  ALLOC
  7 .no_init      00000014  2000ffc0  2000ffc0  0002ffc0  2**2
                  ALLOC
  8 DSRAM2_DATA   00000000  30000000  30000000  00021138  2**0
                  CONTENTS
  9 DSRAM2_BSS    00000000  30000000  30000000  00021138  2**0
                  CONTENTS
 10 .debug_aranges 00000120  00000000  00000000  00021138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   00001f8b  00000000  00000000  00021258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000007ba  00000000  00000000  000231e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   0000208b  00000000  00000000  0002399d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_frame  000003b0  00000000  00000000  00025a28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00075a86  00000000  00000000  00025dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loc    0000069c  00000000  00000000  0009b85e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000000d0  00000000  00000000  0009befa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .build_attributes 000001a4  00000000  00000000  0009bfca  2**0
                  CONTENTS, READONLY
 19 .debug_macro  00018a3d  00000000  00000000  0009c16e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	45 10 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     E...............
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)
 8000206:	4780      	blx	r0
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)
 800020c:	42ac      	cmp	r4, r5
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
 8000210:	6821      	ldr	r1, [r4, #0]
 8000212:	6862      	ldr	r2, [r4, #4]
 8000214:	68a3      	ldr	r3, [r4, #8]
 8000216:	3b04      	subs	r3, #4
 8000218:	bfa2      	ittt	ge
 800021a:	58c8      	ldrge	r0, [r1, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>
 8000220:	340c      	adds	r4, #12
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)
 8000228:	42a3      	cmp	r3, r4
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
 800022c:	6819      	ldr	r1, [r3, #0]
 800022e:	685a      	ldr	r2, [r3, #4]
 8000230:	2000      	movs	r0, #0
 8000232:	3a04      	subs	r2, #4
 8000234:	bfa4      	itt	ge
 8000236:	5088      	strge	r0, [r1, r2]
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>
 800023a:	3308      	adds	r3, #8
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
 8000240:	4780      	blx	r0
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c0019ec 	.word	0x0c0019ec
 800024c:	20000000 	.word	0x20000000
 8000250:	00001138 	.word	0x00001138
 8000254:	0c002b24 	.word	0x0c002b24
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c0019ec 	.word	0x0c0019ec
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c0019ec 	.word	0x0c0019ec
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	20001138 	.word	0x20001138
 800027c:	0000001c 	.word	0x0000001c
 8000280:	30000000 	.word	0x30000000
 8000284:	00000000 	.word	0x00000000
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
 8000290:	10000800 	.word	0x10000800
 8000294:	08001595 	.word	0x08001595
 8000298:	08000248 	.word	0x08000248
 800029c:	08000278 	.word	0x08000278
 80002a0:	08000278 	.word	0x08000278
 80002a4:	08000290 	.word	0x08000290
 80002a8:	080019a1 	.word	0x080019a1
 80002ac:	080010d1 	.word	0x080010d1

080002b0 <BusFault_Handler>:
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	4603      	mov	r3, r0
 80002bc:	6039      	str	r1, [r7, #0]
 80002be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	db0a      	blt.n	80002de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c8:	683b      	ldr	r3, [r7, #0]
 80002ca:	b2da      	uxtb	r2, r3
 80002cc:	490c      	ldr	r1, [pc, #48]	; (8000300 <__NVIC_SetPriority+0x4c>)
 80002ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002d2:	0092      	lsls	r2, r2, #2
 80002d4:	b2d2      	uxtb	r2, r2
 80002d6:	440b      	add	r3, r1
 80002d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002dc:	e00a      	b.n	80002f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002de:	683b      	ldr	r3, [r7, #0]
 80002e0:	b2da      	uxtb	r2, r3
 80002e2:	4908      	ldr	r1, [pc, #32]	; (8000304 <__NVIC_SetPriority+0x50>)
 80002e4:	79fb      	ldrb	r3, [r7, #7]
 80002e6:	f003 030f 	and.w	r3, r3, #15
 80002ea:	3b04      	subs	r3, #4
 80002ec:	0092      	lsls	r2, r2, #2
 80002ee:	b2d2      	uxtb	r2, r2
 80002f0:	440b      	add	r3, r1
 80002f2:	761a      	strb	r2, [r3, #24]
}
 80002f4:	bf00      	nop
 80002f6:	370c      	adds	r7, #12
 80002f8:	46bd      	mov	sp, r7
 80002fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fe:	4770      	bx	lr
 8000300:	e000e100 	.word	0xe000e100
 8000304:	e000ed00 	.word	0xe000ed00

08000308 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	3b01      	subs	r3, #1
 8000314:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000318:	d301      	bcc.n	800031e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800031a:	2301      	movs	r3, #1
 800031c:	e00f      	b.n	800033e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800031e:	4a0a      	ldr	r2, [pc, #40]	; (8000348 <SysTick_Config+0x40>)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	3b01      	subs	r3, #1
 8000324:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000326:	213f      	movs	r1, #63	; 0x3f
 8000328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800032c:	f7ff ffc2 	bl	80002b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000330:	4b05      	ldr	r3, [pc, #20]	; (8000348 <SysTick_Config+0x40>)
 8000332:	2200      	movs	r2, #0
 8000334:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000336:	4b04      	ldr	r3, [pc, #16]	; (8000348 <SysTick_Config+0x40>)
 8000338:	2207      	movs	r2, #7
 800033a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800033c:	2300      	movs	r3, #0
}
 800033e:	4618      	mov	r0, r3
 8000340:	3708      	adds	r7, #8
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	e000e010 	.word	0xe000e010

0800034c <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
 8000354:	460b      	mov	r3, r1
 8000356:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 8000358:	78fb      	ldrb	r3, [r7, #3]
 800035a:	2201      	movs	r2, #1
 800035c:	409a      	lsls	r2, r3
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	605a      	str	r2, [r3, #4]
}
 8000362:	bf00      	nop
 8000364:	370c      	adds	r7, #12
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr

0800036e <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800036e:	b480      	push	{r7}
 8000370:	b083      	sub	sp, #12
 8000372:	af00      	add	r7, sp, #0
 8000374:	6078      	str	r0, [r7, #4]
 8000376:	460b      	mov	r3, r1
 8000378:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 800037a:	78fb      	ldrb	r3, [r7, #3]
 800037c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000380:	409a      	lsls	r2, r3
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	605a      	str	r2, [r3, #4]
}
 8000386:	bf00      	nop
 8000388:	370c      	adds	r7, #12
 800038a:	46bd      	mov	sp, r7
 800038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000390:	4770      	bx	lr

08000392 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8000392:	b480      	push	{r7}
 8000394:	b083      	sub	sp, #12
 8000396:	af00      	add	r7, sp, #0
 8000398:	6078      	str	r0, [r7, #4]
 800039a:	460b      	mov	r3, r1
 800039c:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80003a2:	78fb      	ldrb	r3, [r7, #3]
 80003a4:	fa22 f303 	lsr.w	r3, r2, r3
 80003a8:	f003 0301 	and.w	r3, r3, #1
}
 80003ac:	4618      	mov	r0, r3
 80003ae:	370c      	adds	r7, #12
 80003b0:	46bd      	mov	sp, r7
 80003b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b6:	4770      	bx	lr

080003b8 <DecimalToArrayFunction>:
//Interrupt handler


// DECIMAL TO ARRAY CODE TAKEN FROM STACK OVERFLOW https://stackoverflow.com/questions/515612/convert-an-integer-number-into-an-array
void DecimalToArrayFunction(int recordedTimeArray[], uint32_t timeBuffer)
{  
 80003b8:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80003bc:	b089      	sub	sp, #36	; 0x24
 80003be:	af00      	add	r7, sp, #0
 80003c0:	6078      	str	r0, [r7, #4]
 80003c2:	6039      	str	r1, [r7, #0]
        int c = 0; /* digit position */
 80003c4:	2300      	movs	r3, #0
 80003c6:	617b      	str	r3, [r7, #20]
        int n = timeBuffer;
 80003c8:	683b      	ldr	r3, [r7, #0]
 80003ca:	61bb      	str	r3, [r7, #24]
        //recordedTimeArray[]={999,999,999,999,999,999,999,999,999,999};              
        while (n != 0)
 80003cc:	e00a      	b.n	80003e4 <DecimalToArrayFunction+0x2c>
        {
            n /= 10;
 80003ce:	69bb      	ldr	r3, [r7, #24]
 80003d0:	4a3d      	ldr	r2, [pc, #244]	; (80004c8 <DecimalToArrayFunction+0x110>)
 80003d2:	fb82 1203 	smull	r1, r2, r2, r3
 80003d6:	1092      	asrs	r2, r2, #2
 80003d8:	17db      	asrs	r3, r3, #31
 80003da:	1ad3      	subs	r3, r2, r3
 80003dc:	61bb      	str	r3, [r7, #24]
            c++;
 80003de:	697b      	ldr	r3, [r7, #20]
 80003e0:	3301      	adds	r3, #1
 80003e2:	617b      	str	r3, [r7, #20]
        while (n != 0)
 80003e4:	69bb      	ldr	r3, [r7, #24]
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d1f1      	bne.n	80003ce <DecimalToArrayFunction+0x16>
        }
       
        int numberArray[c];
 80003ea:	6979      	ldr	r1, [r7, #20]
 80003ec:	466b      	mov	r3, sp
 80003ee:	4618      	mov	r0, r3
 80003f0:	1e4b      	subs	r3, r1, #1
 80003f2:	60fb      	str	r3, [r7, #12]
 80003f4:	460a      	mov	r2, r1
 80003f6:	2300      	movs	r3, #0
 80003f8:	4690      	mov	r8, r2
 80003fa:	4699      	mov	r9, r3
 80003fc:	f04f 0200 	mov.w	r2, #0
 8000400:	f04f 0300 	mov.w	r3, #0
 8000404:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8000408:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800040c:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8000410:	460a      	mov	r2, r1
 8000412:	2300      	movs	r3, #0
 8000414:	4614      	mov	r4, r2
 8000416:	461d      	mov	r5, r3
 8000418:	f04f 0200 	mov.w	r2, #0
 800041c:	f04f 0300 	mov.w	r3, #0
 8000420:	016b      	lsls	r3, r5, #5
 8000422:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000426:	0162      	lsls	r2, r4, #5
 8000428:	460b      	mov	r3, r1
 800042a:	009b      	lsls	r3, r3, #2
 800042c:	3307      	adds	r3, #7
 800042e:	08db      	lsrs	r3, r3, #3
 8000430:	00db      	lsls	r3, r3, #3
 8000432:	ebad 0d03 	sub.w	sp, sp, r3
 8000436:	466b      	mov	r3, sp
 8000438:	3303      	adds	r3, #3
 800043a:	089b      	lsrs	r3, r3, #2
 800043c:	009b      	lsls	r3, r3, #2
 800043e:	60bb      	str	r3, [r7, #8]
       
        c = 0;    
 8000440:	2300      	movs	r3, #0
 8000442:	617b      	str	r3, [r7, #20]
        n = timeBuffer;
 8000444:	683b      	ldr	r3, [r7, #0]
 8000446:	61bb      	str	r3, [r7, #24]
       
        /* extract each digit */
        while (n != 0)
 8000448:	e01a      	b.n	8000480 <DecimalToArrayFunction+0xc8>
        {
            numberArray[c] = n % 10;
 800044a:	69b9      	ldr	r1, [r7, #24]
 800044c:	4b1e      	ldr	r3, [pc, #120]	; (80004c8 <DecimalToArrayFunction+0x110>)
 800044e:	fb83 2301 	smull	r2, r3, r3, r1
 8000452:	109a      	asrs	r2, r3, #2
 8000454:	17cb      	asrs	r3, r1, #31
 8000456:	1ad2      	subs	r2, r2, r3
 8000458:	4613      	mov	r3, r2
 800045a:	009b      	lsls	r3, r3, #2
 800045c:	4413      	add	r3, r2
 800045e:	005b      	lsls	r3, r3, #1
 8000460:	1aca      	subs	r2, r1, r3
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	6979      	ldr	r1, [r7, #20]
 8000466:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            n /= 10;
 800046a:	69bb      	ldr	r3, [r7, #24]
 800046c:	4a16      	ldr	r2, [pc, #88]	; (80004c8 <DecimalToArrayFunction+0x110>)
 800046e:	fb82 1203 	smull	r1, r2, r2, r3
 8000472:	1092      	asrs	r2, r2, #2
 8000474:	17db      	asrs	r3, r3, #31
 8000476:	1ad3      	subs	r3, r2, r3
 8000478:	61bb      	str	r3, [r7, #24]
            c++;
 800047a:	697b      	ldr	r3, [r7, #20]
 800047c:	3301      	adds	r3, #1
 800047e:	617b      	str	r3, [r7, #20]
        while (n != 0)
 8000480:	69bb      	ldr	r3, [r7, #24]
 8000482:	2b00      	cmp	r3, #0
 8000484:	d1e1      	bne.n	800044a <DecimalToArrayFunction+0x92>
        }
        int intracounter=0;
 8000486:	2300      	movs	r3, #0
 8000488:	61fb      	str	r3, [r7, #28]
        for (int i=c-1;i>=0;i--){            
 800048a:	697b      	ldr	r3, [r7, #20]
 800048c:	3b01      	subs	r3, #1
 800048e:	613b      	str	r3, [r7, #16]
 8000490:	e00e      	b.n	80004b0 <DecimalToArrayFunction+0xf8>
            //printf("%d \n",numberArray[i]);
                recordedTimeArray[intracounter]=numberArray[i];
 8000492:	69fb      	ldr	r3, [r7, #28]
 8000494:	009b      	lsls	r3, r3, #2
 8000496:	687a      	ldr	r2, [r7, #4]
 8000498:	4413      	add	r3, r2
 800049a:	68ba      	ldr	r2, [r7, #8]
 800049c:	6939      	ldr	r1, [r7, #16]
 800049e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80004a2:	601a      	str	r2, [r3, #0]
                intracounter++;
 80004a4:	69fb      	ldr	r3, [r7, #28]
 80004a6:	3301      	adds	r3, #1
 80004a8:	61fb      	str	r3, [r7, #28]
        for (int i=c-1;i>=0;i--){            
 80004aa:	693b      	ldr	r3, [r7, #16]
 80004ac:	3b01      	subs	r3, #1
 80004ae:	613b      	str	r3, [r7, #16]
 80004b0:	693b      	ldr	r3, [r7, #16]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	daed      	bge.n	8000492 <DecimalToArrayFunction+0xda>
        }
        intracounter=0;
 80004b6:	2300      	movs	r3, #0
 80004b8:	61fb      	str	r3, [r7, #28]
 80004ba:	4685      	mov	sp, r0

}
 80004bc:	bf00      	nop
 80004be:	3724      	adds	r7, #36	; 0x24
 80004c0:	46bd      	mov	sp, r7
 80004c2:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 80004c6:	4770      	bx	lr
 80004c8:	66666667 	.word	0x66666667

080004cc <ArrayToMorse>:
void ArrayToMorse(int ArrayInput[], int ArrayOutput[]){
 80004cc:	b480      	push	{r7}
 80004ce:	b087      	sub	sp, #28
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
 80004d4:	6039      	str	r1, [r7, #0]
    bool encodingFlag = false;
 80004d6:	2300      	movs	r3, #0
 80004d8:	75fb      	strb	r3, [r7, #23]
    int counterIndex=0;
 80004da:	2300      	movs	r3, #0
 80004dc:	613b      	str	r3, [r7, #16]
    int outputCounterIndex=0;
 80004de:	2300      	movs	r3, #0
 80004e0:	60fb      	str	r3, [r7, #12]
    while (!encodingFlag){
 80004e2:	bf00      	nop
 80004e4:	f000 bd9f 	b.w	8001026 <ArrayToMorse+0xb5a>
       
        switch (ArrayInput[counterIndex])
 80004e8:	693b      	ldr	r3, [r7, #16]
 80004ea:	009b      	lsls	r3, r3, #2
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	4413      	add	r3, r2
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	2b0c      	cmp	r3, #12
 80004f4:	f200 8597 	bhi.w	8001026 <ArrayToMorse+0xb5a>
 80004f8:	a201      	add	r2, pc, #4	; (adr r2, 8000500 <ArrayToMorse+0x34>)
 80004fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004fe:	bf00      	nop
 8000500:	08000535 	.word	0x08000535
 8000504:	080006a7 	.word	0x080006a7
 8000508:	080007f5 	.word	0x080007f5
 800050c:	0800091d 	.word	0x0800091d
 8000510:	08000a21 	.word	0x08000a21
 8000514:	08000b01 	.word	0x08000b01
 8000518:	08000bbd 	.word	0x08000bbd
 800051c:	08000c9d 	.word	0x08000c9d
 8000520:	08000da1 	.word	0x08000da1
 8000524:	08000ec9 	.word	0x08000ec9
 8000528:	08001027 	.word	0x08001027
 800052c:	08001027 	.word	0x08001027
 8000530:	08001015 	.word	0x08001015
        {
            case 0:
                 ArrayOutput[outputCounterIndex]=1;
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	009b      	lsls	r3, r3, #2
 8000538:	683a      	ldr	r2, [r7, #0]
 800053a:	4413      	add	r3, r2
 800053c:	2201      	movs	r2, #1
 800053e:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	3301      	adds	r3, #1
 8000544:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	009b      	lsls	r3, r3, #2
 800054a:	683a      	ldr	r2, [r7, #0]
 800054c:	4413      	add	r3, r2
 800054e:	2201      	movs	r2, #1
 8000550:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	3301      	adds	r3, #1
 8000556:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	009b      	lsls	r3, r3, #2
 800055c:	683a      	ldr	r2, [r7, #0]
 800055e:	4413      	add	r3, r2
 8000560:	2201      	movs	r2, #1
 8000562:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	3301      	adds	r3, #1
 8000568:	60fb      	str	r3, [r7, #12]
                 
                 
                 ArrayOutput[outputCounterIndex]=0;
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	009b      	lsls	r3, r3, #2
 800056e:	683a      	ldr	r2, [r7, #0]
 8000570:	4413      	add	r3, r2
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	3301      	adds	r3, #1
 800057a:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	683a      	ldr	r2, [r7, #0]
 8000582:	4413      	add	r3, r2
 8000584:	2201      	movs	r2, #1
 8000586:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	3301      	adds	r3, #1
 800058c:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	009b      	lsls	r3, r3, #2
 8000592:	683a      	ldr	r2, [r7, #0]
 8000594:	4413      	add	r3, r2
 8000596:	2201      	movs	r2, #1
 8000598:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	3301      	adds	r3, #1
 800059e:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	009b      	lsls	r3, r3, #2
 80005a4:	683a      	ldr	r2, [r7, #0]
 80005a6:	4413      	add	r3, r2
 80005a8:	2201      	movs	r2, #1
 80005aa:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	3301      	adds	r3, #1
 80005b0:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	009b      	lsls	r3, r3, #2
 80005b6:	683a      	ldr	r2, [r7, #0]
 80005b8:	4413      	add	r3, r2
 80005ba:	2200      	movs	r2, #0
 80005bc:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	3301      	adds	r3, #1
 80005c2:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	009b      	lsls	r3, r3, #2
 80005c8:	683a      	ldr	r2, [r7, #0]
 80005ca:	4413      	add	r3, r2
 80005cc:	2201      	movs	r2, #1
 80005ce:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	3301      	adds	r3, #1
 80005d4:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	009b      	lsls	r3, r3, #2
 80005da:	683a      	ldr	r2, [r7, #0]
 80005dc:	4413      	add	r3, r2
 80005de:	2201      	movs	r2, #1
 80005e0:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	3301      	adds	r3, #1
 80005e6:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	009b      	lsls	r3, r3, #2
 80005ec:	683a      	ldr	r2, [r7, #0]
 80005ee:	4413      	add	r3, r2
 80005f0:	2201      	movs	r2, #1
 80005f2:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	3301      	adds	r3, #1
 80005f8:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	009b      	lsls	r3, r3, #2
 80005fe:	683a      	ldr	r2, [r7, #0]
 8000600:	4413      	add	r3, r2
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	3301      	adds	r3, #1
 800060a:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	683a      	ldr	r2, [r7, #0]
 8000612:	4413      	add	r3, r2
 8000614:	2201      	movs	r2, #1
 8000616:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	3301      	adds	r3, #1
 800061c:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	009b      	lsls	r3, r3, #2
 8000622:	683a      	ldr	r2, [r7, #0]
 8000624:	4413      	add	r3, r2
 8000626:	2201      	movs	r2, #1
 8000628:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	3301      	adds	r3, #1
 800062e:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	009b      	lsls	r3, r3, #2
 8000634:	683a      	ldr	r2, [r7, #0]
 8000636:	4413      	add	r3, r2
 8000638:	2201      	movs	r2, #1
 800063a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	3301      	adds	r3, #1
 8000640:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	683a      	ldr	r2, [r7, #0]
 8000648:	4413      	add	r3, r2
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	3301      	adds	r3, #1
 8000652:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	009b      	lsls	r3, r3, #2
 8000658:	683a      	ldr	r2, [r7, #0]
 800065a:	4413      	add	r3, r2
 800065c:	2201      	movs	r2, #1
 800065e:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	3301      	adds	r3, #1
 8000664:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	683a      	ldr	r2, [r7, #0]
 800066c:	4413      	add	r3, r2
 800066e:	2201      	movs	r2, #1
 8000670:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	3301      	adds	r3, #1
 8000676:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	683a      	ldr	r2, [r7, #0]
 800067e:	4413      	add	r3, r2
 8000680:	2201      	movs	r2, #1
 8000682:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	3301      	adds	r3, #1
 8000688:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	009b      	lsls	r3, r3, #2
 800068e:	683a      	ldr	r2, [r7, #0]
 8000690:	4413      	add	r3, r2
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	3301      	adds	r3, #1
 800069a:	60fb      	str	r3, [r7, #12]
                 
                 counterIndex++;
 800069c:	693b      	ldr	r3, [r7, #16]
 800069e:	3301      	adds	r3, #1
 80006a0:	613b      	str	r3, [r7, #16]
                break;
 80006a2:	f000 bcc0 	b.w	8001026 <ArrayToMorse+0xb5a>
            case 1:
                 ArrayOutput[outputCounterIndex]=1;
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	683a      	ldr	r2, [r7, #0]
 80006ac:	4413      	add	r3, r2
 80006ae:	2201      	movs	r2, #1
 80006b0:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	3301      	adds	r3, #1
 80006b6:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	683a      	ldr	r2, [r7, #0]
 80006be:	4413      	add	r3, r2
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	3301      	adds	r3, #1
 80006c8:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	683a      	ldr	r2, [r7, #0]
 80006d0:	4413      	add	r3, r2
 80006d2:	2201      	movs	r2, #1
 80006d4:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	3301      	adds	r3, #1
 80006da:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	683a      	ldr	r2, [r7, #0]
 80006e2:	4413      	add	r3, r2
 80006e4:	2201      	movs	r2, #1
 80006e6:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	3301      	adds	r3, #1
 80006ec:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	683a      	ldr	r2, [r7, #0]
 80006f4:	4413      	add	r3, r2
 80006f6:	2201      	movs	r2, #1
 80006f8:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	3301      	adds	r3, #1
 80006fe:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	009b      	lsls	r3, r3, #2
 8000704:	683a      	ldr	r2, [r7, #0]
 8000706:	4413      	add	r3, r2
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	3301      	adds	r3, #1
 8000710:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	4413      	add	r3, r2
 800071a:	2201      	movs	r2, #1
 800071c:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	3301      	adds	r3, #1
 8000722:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	009b      	lsls	r3, r3, #2
 8000728:	683a      	ldr	r2, [r7, #0]
 800072a:	4413      	add	r3, r2
 800072c:	2201      	movs	r2, #1
 800072e:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	3301      	adds	r3, #1
 8000734:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	683a      	ldr	r2, [r7, #0]
 800073c:	4413      	add	r3, r2
 800073e:	2201      	movs	r2, #1
 8000740:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	3301      	adds	r3, #1
 8000746:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	009b      	lsls	r3, r3, #2
 800074c:	683a      	ldr	r2, [r7, #0]
 800074e:	4413      	add	r3, r2
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	3301      	adds	r3, #1
 8000758:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	009b      	lsls	r3, r3, #2
 800075e:	683a      	ldr	r2, [r7, #0]
 8000760:	4413      	add	r3, r2
 8000762:	2201      	movs	r2, #1
 8000764:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	3301      	adds	r3, #1
 800076a:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	009b      	lsls	r3, r3, #2
 8000770:	683a      	ldr	r2, [r7, #0]
 8000772:	4413      	add	r3, r2
 8000774:	2201      	movs	r2, #1
 8000776:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	3301      	adds	r3, #1
 800077c:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	009b      	lsls	r3, r3, #2
 8000782:	683a      	ldr	r2, [r7, #0]
 8000784:	4413      	add	r3, r2
 8000786:	2201      	movs	r2, #1
 8000788:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	3301      	adds	r3, #1
 800078e:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	4413      	add	r3, r2
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	3301      	adds	r3, #1
 80007a0:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	683a      	ldr	r2, [r7, #0]
 80007a8:	4413      	add	r3, r2
 80007aa:	2201      	movs	r2, #1
 80007ac:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	3301      	adds	r3, #1
 80007b2:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	683a      	ldr	r2, [r7, #0]
 80007ba:	4413      	add	r3, r2
 80007bc:	2201      	movs	r2, #1
 80007be:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	3301      	adds	r3, #1
 80007c4:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	683a      	ldr	r2, [r7, #0]
 80007cc:	4413      	add	r3, r2
 80007ce:	2201      	movs	r2, #1
 80007d0:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	3301      	adds	r3, #1
 80007d6:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	683a      	ldr	r2, [r7, #0]
 80007de:	4413      	add	r3, r2
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	3301      	adds	r3, #1
 80007e8:	60fb      	str	r3, [r7, #12]
                 counterIndex++;
 80007ea:	693b      	ldr	r3, [r7, #16]
 80007ec:	3301      	adds	r3, #1
 80007ee:	613b      	str	r3, [r7, #16]
                break;
 80007f0:	f000 bc19 	b.w	8001026 <ArrayToMorse+0xb5a>
            case 2:
                 ArrayOutput[outputCounterIndex]=1;
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	009b      	lsls	r3, r3, #2
 80007f8:	683a      	ldr	r2, [r7, #0]
 80007fa:	4413      	add	r3, r2
 80007fc:	2201      	movs	r2, #1
 80007fe:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	3301      	adds	r3, #1
 8000804:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	009b      	lsls	r3, r3, #2
 800080a:	683a      	ldr	r2, [r7, #0]
 800080c:	4413      	add	r3, r2
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	3301      	adds	r3, #1
 8000816:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	009b      	lsls	r3, r3, #2
 800081c:	683a      	ldr	r2, [r7, #0]
 800081e:	4413      	add	r3, r2
 8000820:	2201      	movs	r2, #1
 8000822:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	3301      	adds	r3, #1
 8000828:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	683a      	ldr	r2, [r7, #0]
 8000830:	4413      	add	r3, r2
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	3301      	adds	r3, #1
 800083a:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	683a      	ldr	r2, [r7, #0]
 8000842:	4413      	add	r3, r2
 8000844:	2201      	movs	r2, #1
 8000846:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3301      	adds	r3, #1
 800084c:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	683a      	ldr	r2, [r7, #0]
 8000854:	4413      	add	r3, r2
 8000856:	2201      	movs	r2, #1
 8000858:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	3301      	adds	r3, #1
 800085e:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	683a      	ldr	r2, [r7, #0]
 8000866:	4413      	add	r3, r2
 8000868:	2201      	movs	r2, #1
 800086a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	3301      	adds	r3, #1
 8000870:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	683a      	ldr	r2, [r7, #0]
 8000878:	4413      	add	r3, r2
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	3301      	adds	r3, #1
 8000882:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	683a      	ldr	r2, [r7, #0]
 800088a:	4413      	add	r3, r2
 800088c:	2201      	movs	r2, #1
 800088e:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	3301      	adds	r3, #1
 8000894:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	683a      	ldr	r2, [r7, #0]
 800089c:	4413      	add	r3, r2
 800089e:	2201      	movs	r2, #1
 80008a0:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	3301      	adds	r3, #1
 80008a6:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	683a      	ldr	r2, [r7, #0]
 80008ae:	4413      	add	r3, r2
 80008b0:	2201      	movs	r2, #1
 80008b2:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	3301      	adds	r3, #1
 80008b8:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	683a      	ldr	r2, [r7, #0]
 80008c0:	4413      	add	r3, r2
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	3301      	adds	r3, #1
 80008ca:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	683a      	ldr	r2, [r7, #0]
 80008d2:	4413      	add	r3, r2
 80008d4:	2201      	movs	r2, #1
 80008d6:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	3301      	adds	r3, #1
 80008dc:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	683a      	ldr	r2, [r7, #0]
 80008e4:	4413      	add	r3, r2
 80008e6:	2201      	movs	r2, #1
 80008e8:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	3301      	adds	r3, #1
 80008ee:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	009b      	lsls	r3, r3, #2
 80008f4:	683a      	ldr	r2, [r7, #0]
 80008f6:	4413      	add	r3, r2
 80008f8:	2201      	movs	r2, #1
 80008fa:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	3301      	adds	r3, #1
 8000900:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	683a      	ldr	r2, [r7, #0]
 8000908:	4413      	add	r3, r2
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	3301      	adds	r3, #1
 8000912:	60fb      	str	r3, [r7, #12]
                 
                 counterIndex++;
 8000914:	693b      	ldr	r3, [r7, #16]
 8000916:	3301      	adds	r3, #1
 8000918:	613b      	str	r3, [r7, #16]
                break;
 800091a:	e384      	b.n	8001026 <ArrayToMorse+0xb5a>
            case 3:
                 ArrayOutput[outputCounterIndex]=1;
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	009b      	lsls	r3, r3, #2
 8000920:	683a      	ldr	r2, [r7, #0]
 8000922:	4413      	add	r3, r2
 8000924:	2201      	movs	r2, #1
 8000926:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	3301      	adds	r3, #1
 800092c:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	683a      	ldr	r2, [r7, #0]
 8000934:	4413      	add	r3, r2
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	3301      	adds	r3, #1
 800093e:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	683a      	ldr	r2, [r7, #0]
 8000946:	4413      	add	r3, r2
 8000948:	2201      	movs	r2, #1
 800094a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	3301      	adds	r3, #1
 8000950:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	009b      	lsls	r3, r3, #2
 8000956:	683a      	ldr	r2, [r7, #0]
 8000958:	4413      	add	r3, r2
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	3301      	adds	r3, #1
 8000962:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	683a      	ldr	r2, [r7, #0]
 800096a:	4413      	add	r3, r2
 800096c:	2201      	movs	r2, #1
 800096e:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	3301      	adds	r3, #1
 8000974:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	009b      	lsls	r3, r3, #2
 800097a:	683a      	ldr	r2, [r7, #0]
 800097c:	4413      	add	r3, r2
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	3301      	adds	r3, #1
 8000986:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	683a      	ldr	r2, [r7, #0]
 800098e:	4413      	add	r3, r2
 8000990:	2201      	movs	r2, #1
 8000992:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	3301      	adds	r3, #1
 8000998:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	009b      	lsls	r3, r3, #2
 800099e:	683a      	ldr	r2, [r7, #0]
 80009a0:	4413      	add	r3, r2
 80009a2:	2201      	movs	r2, #1
 80009a4:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	3301      	adds	r3, #1
 80009aa:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	683a      	ldr	r2, [r7, #0]
 80009b2:	4413      	add	r3, r2
 80009b4:	2201      	movs	r2, #1
 80009b6:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	3301      	adds	r3, #1
 80009bc:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	683a      	ldr	r2, [r7, #0]
 80009c4:	4413      	add	r3, r2
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	3301      	adds	r3, #1
 80009ce:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	683a      	ldr	r2, [r7, #0]
 80009d6:	4413      	add	r3, r2
 80009d8:	2201      	movs	r2, #1
 80009da:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	3301      	adds	r3, #1
 80009e0:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	683a      	ldr	r2, [r7, #0]
 80009e8:	4413      	add	r3, r2
 80009ea:	2201      	movs	r2, #1
 80009ec:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	3301      	adds	r3, #1
 80009f2:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	683a      	ldr	r2, [r7, #0]
 80009fa:	4413      	add	r3, r2
 80009fc:	2201      	movs	r2, #1
 80009fe:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	3301      	adds	r3, #1
 8000a04:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	009b      	lsls	r3, r3, #2
 8000a0a:	683a      	ldr	r2, [r7, #0]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	2200      	movs	r2, #0
 8000a10:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	3301      	adds	r3, #1
 8000a16:	60fb      	str	r3, [r7, #12]
                 
                 
                counterIndex++;
 8000a18:	693b      	ldr	r3, [r7, #16]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	613b      	str	r3, [r7, #16]
                break;
 8000a1e:	e302      	b.n	8001026 <ArrayToMorse+0xb5a>
            case 4:
                 ArrayOutput[outputCounterIndex]=1;
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	683a      	ldr	r2, [r7, #0]
 8000a26:	4413      	add	r3, r2
 8000a28:	2201      	movs	r2, #1
 8000a2a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	3301      	adds	r3, #1
 8000a30:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	683a      	ldr	r2, [r7, #0]
 8000a38:	4413      	add	r3, r2
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3301      	adds	r3, #1
 8000a42:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	009b      	lsls	r3, r3, #2
 8000a48:	683a      	ldr	r2, [r7, #0]
 8000a4a:	4413      	add	r3, r2
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	3301      	adds	r3, #1
 8000a54:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	009b      	lsls	r3, r3, #2
 8000a5a:	683a      	ldr	r2, [r7, #0]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	3301      	adds	r3, #1
 8000a66:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	683a      	ldr	r2, [r7, #0]
 8000a6e:	4413      	add	r3, r2
 8000a70:	2201      	movs	r2, #1
 8000a72:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	3301      	adds	r3, #1
 8000a78:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	683a      	ldr	r2, [r7, #0]
 8000a80:	4413      	add	r3, r2
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	683a      	ldr	r2, [r7, #0]
 8000a92:	4413      	add	r3, r2
 8000a94:	2201      	movs	r2, #1
 8000a96:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	683a      	ldr	r2, [r7, #0]
 8000aa4:	4413      	add	r3, r2
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	3301      	adds	r3, #1
 8000aae:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	009b      	lsls	r3, r3, #2
 8000ab4:	683a      	ldr	r2, [r7, #0]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	2201      	movs	r2, #1
 8000aba:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	683a      	ldr	r2, [r7, #0]
 8000ac8:	4413      	add	r3, r2
 8000aca:	2201      	movs	r2, #1
 8000acc:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	683a      	ldr	r2, [r7, #0]
 8000ada:	4413      	add	r3, r2
 8000adc:	2201      	movs	r2, #1
 8000ade:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	683a      	ldr	r2, [r7, #0]
 8000aec:	4413      	add	r3, r2
 8000aee:	2200      	movs	r2, #0
 8000af0:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	3301      	adds	r3, #1
 8000af6:	60fb      	str	r3, [r7, #12]
                 
                counterIndex++;
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	3301      	adds	r3, #1
 8000afc:	613b      	str	r3, [r7, #16]
                break;
 8000afe:	e292      	b.n	8001026 <ArrayToMorse+0xb5a>
            case 5:
                ArrayOutput[outputCounterIndex]=1;
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	683a      	ldr	r2, [r7, #0]
 8000b06:	4413      	add	r3, r2
 8000b08:	2201      	movs	r2, #1
 8000b0a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	683a      	ldr	r2, [r7, #0]
 8000b18:	4413      	add	r3, r2
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	3301      	adds	r3, #1
 8000b22:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	683a      	ldr	r2, [r7, #0]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	3301      	adds	r3, #1
 8000b34:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	683a      	ldr	r2, [r7, #0]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	3301      	adds	r3, #1
 8000b46:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	683a      	ldr	r2, [r7, #0]
 8000b4e:	4413      	add	r3, r2
 8000b50:	2201      	movs	r2, #1
 8000b52:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	3301      	adds	r3, #1
 8000b58:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	683a      	ldr	r2, [r7, #0]
 8000b60:	4413      	add	r3, r2
 8000b62:	2200      	movs	r2, #0
 8000b64:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	3301      	adds	r3, #1
 8000b6a:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	683a      	ldr	r2, [r7, #0]
 8000b72:	4413      	add	r3, r2
 8000b74:	2201      	movs	r2, #1
 8000b76:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	683a      	ldr	r2, [r7, #0]
 8000b84:	4413      	add	r3, r2
 8000b86:	2200      	movs	r2, #0
 8000b88:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	683a      	ldr	r2, [r7, #0]
 8000b96:	4413      	add	r3, r2
 8000b98:	2201      	movs	r2, #1
 8000b9a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	683a      	ldr	r2, [r7, #0]
 8000ba8:	4413      	add	r3, r2
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	60fb      	str	r3, [r7, #12]
                 
                 counterIndex++;
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	3301      	adds	r3, #1
 8000bb8:	613b      	str	r3, [r7, #16]
                break;
 8000bba:	e234      	b.n	8001026 <ArrayToMorse+0xb5a>
            case 6:
                 ArrayOutput[outputCounterIndex]=1;
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	683a      	ldr	r2, [r7, #0]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	683a      	ldr	r2, [r7, #0]
 8000bd4:	4413      	add	r3, r2
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	683a      	ldr	r2, [r7, #0]
 8000be6:	4413      	add	r3, r2
 8000be8:	2201      	movs	r2, #1
 8000bea:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	683a      	ldr	r2, [r7, #0]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	3301      	adds	r3, #1
 8000c02:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	683a      	ldr	r2, [r7, #0]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	3301      	adds	r3, #1
 8000c14:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	683a      	ldr	r2, [r7, #0]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	3301      	adds	r3, #1
 8000c26:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	009b      	lsls	r3, r3, #2
 8000c2c:	683a      	ldr	r2, [r7, #0]
 8000c2e:	4413      	add	r3, r2
 8000c30:	2201      	movs	r2, #1
 8000c32:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	3301      	adds	r3, #1
 8000c38:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	683a      	ldr	r2, [r7, #0]
 8000c40:	4413      	add	r3, r2
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	009b      	lsls	r3, r3, #2
 8000c50:	683a      	ldr	r2, [r7, #0]
 8000c52:	4413      	add	r3, r2
 8000c54:	2201      	movs	r2, #1
 8000c56:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	009b      	lsls	r3, r3, #2
 8000c62:	683a      	ldr	r2, [r7, #0]
 8000c64:	4413      	add	r3, r2
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	009b      	lsls	r3, r3, #2
 8000c74:	683a      	ldr	r2, [r7, #0]
 8000c76:	4413      	add	r3, r2
 8000c78:	2201      	movs	r2, #1
 8000c7a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	009b      	lsls	r3, r3, #2
 8000c86:	683a      	ldr	r2, [r7, #0]
 8000c88:	4413      	add	r3, r2
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	3301      	adds	r3, #1
 8000c92:	60fb      	str	r3, [r7, #12]
                 
                counterIndex++;
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	3301      	adds	r3, #1
 8000c98:	613b      	str	r3, [r7, #16]
                break;
 8000c9a:	e1c4      	b.n	8001026 <ArrayToMorse+0xb5a>
            case 7:
                 ArrayOutput[outputCounterIndex]=1;
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	683a      	ldr	r2, [r7, #0]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	3301      	adds	r3, #1
 8000cac:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	683a      	ldr	r2, [r7, #0]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	683a      	ldr	r2, [r7, #0]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	2201      	movs	r2, #1
 8000cca:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	60fb      	str	r3, [r7, #12]
               
                 ArrayOutput[outputCounterIndex]=0;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	683a      	ldr	r2, [r7, #0]
 8000cd8:	4413      	add	r3, r2
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	60fb      	str	r3, [r7, #12]
               
                 ArrayOutput[outputCounterIndex]=1;
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	683a      	ldr	r2, [r7, #0]
 8000cea:	4413      	add	r3, r2
 8000cec:	2201      	movs	r2, #1
 8000cee:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	683a      	ldr	r2, [r7, #0]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	2201      	movs	r2, #1
 8000d00:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	3301      	adds	r3, #1
 8000d06:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	683a      	ldr	r2, [r7, #0]
 8000d0e:	4413      	add	r3, r2
 8000d10:	2201      	movs	r2, #1
 8000d12:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	3301      	adds	r3, #1
 8000d18:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	683a      	ldr	r2, [r7, #0]
 8000d20:	4413      	add	r3, r2
 8000d22:	2200      	movs	r2, #0
 8000d24:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	683a      	ldr	r2, [r7, #0]
 8000d32:	4413      	add	r3, r2
 8000d34:	2201      	movs	r2, #1
 8000d36:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	683a      	ldr	r2, [r7, #0]
 8000d44:	4413      	add	r3, r2
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	683a      	ldr	r2, [r7, #0]
 8000d56:	4413      	add	r3, r2
 8000d58:	2201      	movs	r2, #1
 8000d5a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	683a      	ldr	r2, [r7, #0]
 8000d68:	4413      	add	r3, r2
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	3301      	adds	r3, #1
 8000d72:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	683a      	ldr	r2, [r7, #0]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	3301      	adds	r3, #1
 8000d84:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	683a      	ldr	r2, [r7, #0]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	3301      	adds	r3, #1
 8000d96:	60fb      	str	r3, [r7, #12]
                counterIndex++;
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	613b      	str	r3, [r7, #16]
                break;
 8000d9e:	e142      	b.n	8001026 <ArrayToMorse+0xb5a>
            case 8:
                 ArrayOutput[outputCounterIndex]=1;
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	683a      	ldr	r2, [r7, #0]
 8000da6:	4413      	add	r3, r2
 8000da8:	2201      	movs	r2, #1
 8000daa:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	3301      	adds	r3, #1
 8000db0:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	683a      	ldr	r2, [r7, #0]
 8000db8:	4413      	add	r3, r2
 8000dba:	2201      	movs	r2, #1
 8000dbc:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	683a      	ldr	r2, [r7, #0]
 8000dca:	4413      	add	r3, r2
 8000dcc:	2201      	movs	r2, #1
 8000dce:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	60fb      	str	r3, [r7, #12]
               
                 ArrayOutput[outputCounterIndex]=0;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	683a      	ldr	r2, [r7, #0]
 8000ddc:	4413      	add	r3, r2
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	3301      	adds	r3, #1
 8000de6:	60fb      	str	r3, [r7, #12]
               
                 ArrayOutput[outputCounterIndex]=1;
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	683a      	ldr	r2, [r7, #0]
 8000dee:	4413      	add	r3, r2
 8000df0:	2201      	movs	r2, #1
 8000df2:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	3301      	adds	r3, #1
 8000df8:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	683a      	ldr	r2, [r7, #0]
 8000e00:	4413      	add	r3, r2
 8000e02:	2201      	movs	r2, #1
 8000e04:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	009b      	lsls	r3, r3, #2
 8000e10:	683a      	ldr	r2, [r7, #0]
 8000e12:	4413      	add	r3, r2
 8000e14:	2201      	movs	r2, #1
 8000e16:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	683a      	ldr	r2, [r7, #0]
 8000e24:	4413      	add	r3, r2
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	683a      	ldr	r2, [r7, #0]
 8000e36:	4413      	add	r3, r2
 8000e38:	2201      	movs	r2, #1
 8000e3a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	683a      	ldr	r2, [r7, #0]
 8000e48:	4413      	add	r3, r2
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	3301      	adds	r3, #1
 8000e52:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	009b      	lsls	r3, r3, #2
 8000e58:	683a      	ldr	r2, [r7, #0]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	3301      	adds	r3, #1
 8000e64:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	683a      	ldr	r2, [r7, #0]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	3301      	adds	r3, #1
 8000e76:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	683a      	ldr	r2, [r7, #0]
 8000e7e:	4413      	add	r3, r2
 8000e80:	2201      	movs	r2, #1
 8000e82:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	3301      	adds	r3, #1
 8000e88:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	683a      	ldr	r2, [r7, #0]
 8000e90:	4413      	add	r3, r2
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	3301      	adds	r3, #1
 8000e9a:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	683a      	ldr	r2, [r7, #0]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	683a      	ldr	r2, [r7, #0]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	60fb      	str	r3, [r7, #12]
                 
                counterIndex++;
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	613b      	str	r3, [r7, #16]
                break;
 8000ec6:	e0ae      	b.n	8001026 <ArrayToMorse+0xb5a>
            case 9:
                 ArrayOutput[outputCounterIndex]=1;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	683a      	ldr	r2, [r7, #0]
 8000ece:	4413      	add	r3, r2
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	683a      	ldr	r2, [r7, #0]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	683a      	ldr	r2, [r7, #0]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	3301      	adds	r3, #1
 8000efc:	60fb      	str	r3, [r7, #12]
               
                 ArrayOutput[outputCounterIndex]=0;
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	683a      	ldr	r2, [r7, #0]
 8000f04:	4413      	add	r3, r2
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	60fb      	str	r3, [r7, #12]
               
                 ArrayOutput[outputCounterIndex]=1;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	683a      	ldr	r2, [r7, #0]
 8000f16:	4413      	add	r3, r2
 8000f18:	2201      	movs	r2, #1
 8000f1a:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	683a      	ldr	r2, [r7, #0]
 8000f28:	4413      	add	r3, r2
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	3301      	adds	r3, #1
 8000f32:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	683a      	ldr	r2, [r7, #0]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	3301      	adds	r3, #1
 8000f44:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	683a      	ldr	r2, [r7, #0]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	3301      	adds	r3, #1
 8000f56:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	683a      	ldr	r2, [r7, #0]
 8000f5e:	4413      	add	r3, r2
 8000f60:	2201      	movs	r2, #1
 8000f62:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	3301      	adds	r3, #1
 8000f68:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	683a      	ldr	r2, [r7, #0]
 8000f70:	4413      	add	r3, r2
 8000f72:	2201      	movs	r2, #1
 8000f74:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	683a      	ldr	r2, [r7, #0]
 8000f82:	4413      	add	r3, r2
 8000f84:	2201      	movs	r2, #1
 8000f86:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	683a      	ldr	r2, [r7, #0]
 8000f94:	4413      	add	r3, r2
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	683a      	ldr	r2, [r7, #0]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	2201      	movs	r2, #1
 8000faa:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	3301      	adds	r3, #1
 8000fb0:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	4413      	add	r3, r2
 8000fba:	2201      	movs	r2, #1
 8000fbc:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	60fb      	str	r3, [r7, #12]
                 ArrayOutput[outputCounterIndex]=1;
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	683a      	ldr	r2, [r7, #0]
 8000fca:	4413      	add	r3, r2
 8000fcc:	2201      	movs	r2, #1
 8000fce:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	683a      	ldr	r2, [r7, #0]
 8000fdc:	4413      	add	r3, r2
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=1;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	683a      	ldr	r2, [r7, #0]
 8000fee:	4413      	add	r3, r2
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	60fb      	str	r3, [r7, #12]
                 
                 ArrayOutput[outputCounterIndex]=0;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	683a      	ldr	r2, [r7, #0]
 8001000:	4413      	add	r3, r2
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
                 outputCounterIndex++;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	3301      	adds	r3, #1
 800100a:	60fb      	str	r3, [r7, #12]
                counterIndex++;
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	3301      	adds	r3, #1
 8001010:	613b      	str	r3, [r7, #16]
                break;
 8001012:	e008      	b.n	8001026 <ArrayToMorse+0xb5a>
               
            case 12:
                ArrayOutput[outputCounterIndex]=3;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	683a      	ldr	r2, [r7, #0]
 800101a:	4413      	add	r3, r2
 800101c:	2203      	movs	r2, #3
 800101e:	601a      	str	r2, [r3, #0]
                //ArrayInput[1,2,3,4,5,6,7,8,9,10]=999,999,999,999,999,999,999,999,999,999;
                encodingFlag=true;
 8001020:	2301      	movs	r3, #1
 8001022:	75fb      	strb	r3, [r7, #23]
                break;
 8001024:	bf00      	nop
    while (!encodingFlag){
 8001026:	7dfb      	ldrb	r3, [r7, #23]
 8001028:	f083 0301 	eor.w	r3, r3, #1
 800102c:	b2db      	uxtb	r3, r3
 800102e:	2b00      	cmp	r3, #0
 8001030:	f47f aa5a 	bne.w	80004e8 <ArrayToMorse+0x1c>
        }
       
       
    }
   
}
 8001034:	bf00      	nop
 8001036:	bf00      	nop
 8001038:	371c      	adds	r7, #28
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <SysTick_Handler>:
void SysTick_Handler(void)  {    
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  //XMC_GPIO_ToggleOutput(LED1);                          
  counterTMS++;      
 8001048:	4b1b      	ldr	r3, [pc, #108]	; (80010b8 <SysTick_Handler+0x74>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	3301      	adds	r3, #1
 800104e:	4a1a      	ldr	r2, [pc, #104]	; (80010b8 <SysTick_Handler+0x74>)
 8001050:	6013      	str	r3, [r2, #0]
    if(counterTMS%100==0){
 8001052:	4b19      	ldr	r3, [pc, #100]	; (80010b8 <SysTick_Handler+0x74>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	4b19      	ldr	r3, [pc, #100]	; (80010bc <SysTick_Handler+0x78>)
 8001058:	fba3 1302 	umull	r1, r3, r3, r2
 800105c:	095b      	lsrs	r3, r3, #5
 800105e:	2164      	movs	r1, #100	; 0x64
 8001060:	fb01 f303 	mul.w	r3, r1, r3
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	d121      	bne.n	80010ae <SysTick_Handler+0x6a>
        if (btnOPressedFlag){
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <SysTick_Handler+0x7c>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d00c      	beq.n	800108c <SysTick_Handler+0x48>
            if (numberCounter==0){
 8001072:	4b14      	ldr	r3, [pc, #80]	; (80010c4 <SysTick_Handler+0x80>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d103      	bne.n	8001082 <SysTick_Handler+0x3e>
                numberCounter=1;
 800107a:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <SysTick_Handler+0x80>)
 800107c:	2201      	movs	r2, #1
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	e004      	b.n	800108c <SysTick_Handler+0x48>
            }else {
                numberCounter++;
 8001082:	4b10      	ldr	r3, [pc, #64]	; (80010c4 <SysTick_Handler+0x80>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	3301      	adds	r3, #1
 8001088:	4a0e      	ldr	r2, [pc, #56]	; (80010c4 <SysTick_Handler+0x80>)
 800108a:	6013      	str	r3, [r2, #0]
            }
            
        }
        
        if (btnTPressedFlag){
 800108c:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <SysTick_Handler+0x84>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d00c      	beq.n	80010ae <SysTick_Handler+0x6a>
            if (letterCounter==0){
 8001094:	4b0d      	ldr	r3, [pc, #52]	; (80010cc <SysTick_Handler+0x88>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d103      	bne.n	80010a4 <SysTick_Handler+0x60>
                letterCounter=1;}
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <SysTick_Handler+0x88>)
 800109e:	2201      	movs	r2, #1
 80010a0:	601a      	str	r2, [r3, #0]
            else {    
            letterCounter++;}
        }
    }
}
 80010a2:	e004      	b.n	80010ae <SysTick_Handler+0x6a>
            letterCounter++;}
 80010a4:	4b09      	ldr	r3, [pc, #36]	; (80010cc <SysTick_Handler+0x88>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	3301      	adds	r3, #1
 80010aa:	4a08      	ldr	r2, [pc, #32]	; (80010cc <SysTick_Handler+0x88>)
 80010ac:	6013      	str	r3, [r2, #0]
}
 80010ae:	bf00      	nop
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	20001138 	.word	0x20001138
 80010bc:	51eb851f 	.word	0x51eb851f
 80010c0:	20001144 	.word	0x20001144
 80010c4:	20001140 	.word	0x20001140
 80010c8:	20001145 	.word	0x20001145
 80010cc:	2000113c 	.word	0x2000113c

080010d0 <main>:
                            0,0,0,
                            1,
                            3};
                           
                           
int main (void)  {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0
  //7 0,0,0,0,0,0,0,
  //3 0,0,0,

// GPIO CONFIG
  XMC_GPIO_CONFIG_t config;
  config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL;
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	733b      	strb	r3, [r7, #12]
  config.output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH;
 80010da:	2301      	movs	r3, #1
 80010dc:	613b      	str	r3, [r7, #16]
  config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_MEDIUM;
 80010de:	2304      	movs	r3, #4
 80010e0:	753b      	strb	r3, [r7, #20]
  XMC_GPIO_Init(LED1, &config);
 80010e2:	f107 030c 	add.w	r3, r7, #12
 80010e6:	461a      	mov	r2, r3
 80010e8:	2101      	movs	r1, #1
 80010ea:	486d      	ldr	r0, [pc, #436]	; (80012a0 <main+0x1d0>)
 80010ec:	f000 f956 	bl	800139c <XMC_GPIO_Init>
  config.output_level = XMC_GPIO_OUTPUT_LEVEL_LOW;
 80010f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010f4:	613b      	str	r3, [r7, #16]
  XMC_GPIO_Init(LED2, &config);
 80010f6:	f107 030c 	add.w	r3, r7, #12
 80010fa:	461a      	mov	r2, r3
 80010fc:	2100      	movs	r1, #0
 80010fe:	4868      	ldr	r0, [pc, #416]	; (80012a0 <main+0x1d0>)
 8001100:	f000 f94c 	bl	800139c <XMC_GPIO_Init>
 
    const XMC_GPIO_CONFIG_t in_config = \
 8001104:	2300      	movs	r3, #0
 8001106:	703b      	strb	r3, [r7, #0]
 8001108:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	2300      	movs	r3, #0
 8001110:	723b      	strb	r3, [r7, #8]
      {.mode=XMC_GPIO_MODE_INPUT_TRISTATE,\
       .output_level=XMC_GPIO_OUTPUT_LEVEL_LOW,\
       .output_strength=XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE};
  XMC_GPIO_Init(GPIO_BUTTON1,  &in_config);
 8001112:	463b      	mov	r3, r7
 8001114:	461a      	mov	r2, r3
 8001116:	210e      	movs	r1, #14
 8001118:	4861      	ldr	r0, [pc, #388]	; (80012a0 <main+0x1d0>)
 800111a:	f000 f93f 	bl	800139c <XMC_GPIO_Init>
  XMC_GPIO_Init(GPIO_BUTTON2,  &in_config);
 800111e:	463b      	mov	r3, r7
 8001120:	461a      	mov	r2, r3
 8001122:	210f      	movs	r1, #15
 8001124:	485e      	ldr	r0, [pc, #376]	; (80012a0 <main+0x1d0>)
 8001126:	f000 f939 	bl	800139c <XMC_GPIO_Init>


  returnCode = SysTick_Config(SystemCoreClock / 1000);      /* Configure SysTick to generate an interrupt every 100 milliseconds */
 800112a:	4b5e      	ldr	r3, [pc, #376]	; (80012a4 <main+0x1d4>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a5e      	ldr	r2, [pc, #376]	; (80012a8 <main+0x1d8>)
 8001130:	fba2 2303 	umull	r2, r3, r2, r3
 8001134:	099b      	lsrs	r3, r3, #6
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff f8e6 	bl	8000308 <SysTick_Config>
 800113c:	61b8      	str	r0, [r7, #24]
 
  if (returnCode != 0)  {                                   /* Check return code for errors */
    // Error Handling
  }
  XMC_GPIO_SetOutputLow(LED1);
 800113e:	2101      	movs	r1, #1
 8001140:	4857      	ldr	r0, [pc, #348]	; (80012a0 <main+0x1d0>)
 8001142:	f7ff f914 	bl	800036e <XMC_GPIO_SetOutputLow>
 
  for(;;){
     
   // The mechanism for the button locking is utilized through the flags btnTPressedFlag and btnOPressedFlag  
     
    if(XMC_GPIO_GetInput(GPIO_BUTTON1) == 0) {
 8001146:	210e      	movs	r1, #14
 8001148:	4855      	ldr	r0, [pc, #340]	; (80012a0 <main+0x1d0>)
 800114a:	f7ff f922 	bl	8000392 <XMC_GPIO_GetInput>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d109      	bne.n	8001168 <main+0x98>
            if (!btnTPressedFlag){
 8001154:	4b55      	ldr	r3, [pc, #340]	; (80012ac <main+0x1dc>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	f083 0301 	eor.w	r3, r3, #1
 800115c:	b2db      	uxtb	r3, r3
 800115e:	2b00      	cmp	r3, #0
 8001160:	d002      	beq.n	8001168 <main+0x98>
                    btnOPressedFlag=true;
 8001162:	4b53      	ldr	r3, [pc, #332]	; (80012b0 <main+0x1e0>)
 8001164:	2201      	movs	r2, #1
 8001166:	701a      	strb	r2, [r3, #0]
                                }
                                                }
    if(XMC_GPIO_GetInput(GPIO_BUTTON2) == 0) {
 8001168:	210f      	movs	r1, #15
 800116a:	484d      	ldr	r0, [pc, #308]	; (80012a0 <main+0x1d0>)
 800116c:	f7ff f911 	bl	8000392 <XMC_GPIO_GetInput>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d113      	bne.n	800119e <main+0xce>
                                             if(!btnOPressedFlag){
 8001176:	4b4e      	ldr	r3, [pc, #312]	; (80012b0 <main+0x1e0>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	f083 0301 	eor.w	r3, r3, #1
 800117e:	b2db      	uxtb	r3, r3
 8001180:	2b00      	cmp	r3, #0
 8001182:	d00c      	beq.n	800119e <main+0xce>
                                                 btnTPressedFlag=true;
 8001184:	4b49      	ldr	r3, [pc, #292]	; (80012ac <main+0x1dc>)
 8001186:	2201      	movs	r2, #1
 8001188:	701a      	strb	r2, [r3, #0]
                                                 DecimalToArrayFunction(recordedTimeArray,timeBuffer);
 800118a:	4b4a      	ldr	r3, [pc, #296]	; (80012b4 <main+0x1e4>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4619      	mov	r1, r3
 8001190:	4849      	ldr	r0, [pc, #292]	; (80012b8 <main+0x1e8>)
 8001192:	f7ff f911 	bl	80003b8 <DecimalToArrayFunction>
                                                 ArrayToMorse(recordedTimeArray,morseNumber);
 8001196:	4949      	ldr	r1, [pc, #292]	; (80012bc <main+0x1ec>)
 8001198:	4847      	ldr	r0, [pc, #284]	; (80012b8 <main+0x1e8>)
 800119a:	f7ff f997 	bl	80004cc <ArrayToMorse>
                                                                }
                                            }  
   
   // Btn 1 Functionality
   //
   if (btnTPressedFlag){
 800119e:	4b43      	ldr	r3, [pc, #268]	; (80012ac <main+0x1dc>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d03e      	beq.n	8001224 <main+0x154>

    switch (morseNumber[numberCounter])
 80011a6:	4b46      	ldr	r3, [pc, #280]	; (80012c0 <main+0x1f0>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a44      	ldr	r2, [pc, #272]	; (80012bc <main+0x1ec>)
 80011ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b0:	2b03      	cmp	r3, #3
 80011b2:	d00f      	beq.n	80011d4 <main+0x104>
 80011b4:	2b03      	cmp	r3, #3
 80011b6:	dc36      	bgt.n	8001226 <main+0x156>
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d006      	beq.n	80011ca <main+0xfa>
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d132      	bne.n	8001226 <main+0x156>
        {
            case 1:
            XMC_GPIO_SetOutputHigh(LED1);
 80011c0:	2101      	movs	r1, #1
 80011c2:	4837      	ldr	r0, [pc, #220]	; (80012a0 <main+0x1d0>)
 80011c4:	f7ff f8c2 	bl	800034c <XMC_GPIO_SetOutputHigh>
            break;
 80011c8:	e02d      	b.n	8001226 <main+0x156>
            case 0:
            XMC_GPIO_SetOutputLow(LED1);
 80011ca:	2101      	movs	r1, #1
 80011cc:	4834      	ldr	r0, [pc, #208]	; (80012a0 <main+0x1d0>)
 80011ce:	f7ff f8ce 	bl	800036e <XMC_GPIO_SetOutputLow>
            break;
 80011d2:	e028      	b.n	8001226 <main+0x156>
            case 3:  
            numberCounter=0;            
 80011d4:	4b3a      	ldr	r3, [pc, #232]	; (80012c0 <main+0x1f0>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
            counterTMS=0;
 80011da:	4b3a      	ldr	r3, [pc, #232]	; (80012c4 <main+0x1f4>)
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
            btnTPressedFlag=false;
 80011e0:	4b32      	ldr	r3, [pc, #200]	; (80012ac <main+0x1dc>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]
            timeBufferFlag=true;
 80011e6:	4b38      	ldr	r3, [pc, #224]	; (80012c8 <main+0x1f8>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	701a      	strb	r2, [r3, #0]
            for (int i=0;i<=9;i++){
 80011ec:	2300      	movs	r3, #0
 80011ee:	61fb      	str	r3, [r7, #28]
 80011f0:	e010      	b.n	8001214 <main+0x144>
                if(i==0){recordedTimeArray[i]=0;}else{
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d105      	bne.n	8001204 <main+0x134>
 80011f8:	4a2f      	ldr	r2, [pc, #188]	; (80012b8 <main+0x1e8>)
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	2100      	movs	r1, #0
 80011fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001202:	e004      	b.n	800120e <main+0x13e>
            recordedTimeArray[i]=12;}
 8001204:	4a2c      	ldr	r2, [pc, #176]	; (80012b8 <main+0x1e8>)
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	210c      	movs	r1, #12
 800120a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            for (int i=0;i<=9;i++){
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	3301      	adds	r3, #1
 8001212:	61fb      	str	r3, [r7, #28]
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	2b09      	cmp	r3, #9
 8001218:	ddeb      	ble.n	80011f2 <main+0x122>
                
            }
            XMC_GPIO_SetOutputLow(LED1);
 800121a:	2101      	movs	r1, #1
 800121c:	4820      	ldr	r0, [pc, #128]	; (80012a0 <main+0x1d0>)
 800121e:	f7ff f8a6 	bl	800036e <XMC_GPIO_SetOutputLow>
            break;
 8001222:	e000      	b.n	8001226 <main+0x156>
        }
   }
 8001224:	bf00      	nop
   
   if (btnOPressedFlag){
 8001226:	4b22      	ldr	r3, [pc, #136]	; (80012b0 <main+0x1e0>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d036      	beq.n	800129c <main+0x1cc>
       if (timeBufferFlag){
 800122e:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <main+0x1f8>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d009      	beq.n	800124a <main+0x17a>
       timeBuffer = counterTMS;
 8001236:	4b23      	ldr	r3, [pc, #140]	; (80012c4 <main+0x1f4>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a1e      	ldr	r2, [pc, #120]	; (80012b4 <main+0x1e4>)
 800123c:	6013      	str	r3, [r2, #0]
       counterTMS=0;
 800123e:	4b21      	ldr	r3, [pc, #132]	; (80012c4 <main+0x1f4>)
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
       timeBufferFlag=false;    
 8001244:	4b20      	ldr	r3, [pc, #128]	; (80012c8 <main+0x1f8>)
 8001246:	2200      	movs	r2, #0
 8001248:	701a      	strb	r2, [r3, #0]
                            }
        switch (signalArray[letterCounter])
 800124a:	4b20      	ldr	r3, [pc, #128]	; (80012cc <main+0x1fc>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a20      	ldr	r2, [pc, #128]	; (80012d0 <main+0x200>)
 8001250:	5cd3      	ldrb	r3, [r2, r3]
 8001252:	2b03      	cmp	r3, #3
 8001254:	d011      	beq.n	800127a <main+0x1aa>
 8001256:	2b03      	cmp	r3, #3
 8001258:	f73f af75 	bgt.w	8001146 <main+0x76>
 800125c:	2b00      	cmp	r3, #0
 800125e:	d007      	beq.n	8001270 <main+0x1a0>
 8001260:	2b01      	cmp	r3, #1
 8001262:	f47f af70 	bne.w	8001146 <main+0x76>
        {
            case 1:
            XMC_GPIO_SetOutputHigh(LED1);
 8001266:	2101      	movs	r1, #1
 8001268:	480d      	ldr	r0, [pc, #52]	; (80012a0 <main+0x1d0>)
 800126a:	f7ff f86f 	bl	800034c <XMC_GPIO_SetOutputHigh>
            break;
 800126e:	e016      	b.n	800129e <main+0x1ce>
            case 0:
            XMC_GPIO_SetOutputLow(LED1);
 8001270:	2101      	movs	r1, #1
 8001272:	480b      	ldr	r0, [pc, #44]	; (80012a0 <main+0x1d0>)
 8001274:	f7ff f87b 	bl	800036e <XMC_GPIO_SetOutputLow>
            break;
 8001278:	e011      	b.n	800129e <main+0x1ce>
            case 3:
        //        
            letterCounter=0;            
 800127a:	4b14      	ldr	r3, [pc, #80]	; (80012cc <main+0x1fc>)
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
            counterTMS=0;
 8001280:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <main+0x1f4>)
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
            btnOPressedFlag=false;
 8001286:	4b0a      	ldr	r3, [pc, #40]	; (80012b0 <main+0x1e0>)
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
            timeBufferFlag=true;
 800128c:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <main+0x1f8>)
 800128e:	2201      	movs	r2, #1
 8001290:	701a      	strb	r2, [r3, #0]
            XMC_GPIO_SetOutputLow(LED1);
 8001292:	2101      	movs	r1, #1
 8001294:	4802      	ldr	r0, [pc, #8]	; (80012a0 <main+0x1d0>)
 8001296:	f7ff f86a 	bl	800036e <XMC_GPIO_SetOutputLow>
            break;
 800129a:	e000      	b.n	800129e <main+0x1ce>
        }
   }//else {XMC_GPIO_SetOutputLow(LED1);}
 800129c:	bf00      	nop
    if(XMC_GPIO_GetInput(GPIO_BUTTON1) == 0) {
 800129e:	e752      	b.n	8001146 <main+0x76>
 80012a0:	48028100 	.word	0x48028100
 80012a4:	2000ffc0 	.word	0x2000ffc0
 80012a8:	10624dd3 	.word	0x10624dd3
 80012ac:	20001145 	.word	0x20001145
 80012b0:	20001144 	.word	0x20001144
 80012b4:	20001148 	.word	0x20001148
 80012b8:	20000000 	.word	0x20000000
 80012bc:	20000028 	.word	0x20000028
 80012c0:	20001140 	.word	0x20001140
 80012c4:	20001138 	.word	0x20001138
 80012c8:	20000ca8 	.word	0x20000ca8
 80012cc:	2000113c 	.word	0x2000113c
 80012d0:	20000cac 	.word	0x20000cac

080012d4 <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	460b      	mov	r3, r1
 80012de:	70fb      	strb	r3, [r7, #3]
 80012e0:	4613      	mov	r3, r2
 80012e2:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 80012e4:	78fb      	ldrb	r3, [r7, #3]
 80012e6:	089b      	lsrs	r3, r3, #2
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	461a      	mov	r2, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3204      	adds	r2, #4
 80012f0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80012f4:	78fb      	ldrb	r3, [r7, #3]
 80012f6:	f003 0303 	and.w	r3, r3, #3
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	21f8      	movs	r1, #248	; 0xf8
 80012fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001302:	43db      	mvns	r3, r3
 8001304:	78f9      	ldrb	r1, [r7, #3]
 8001306:	0889      	lsrs	r1, r1, #2
 8001308:	b2c9      	uxtb	r1, r1
 800130a:	4608      	mov	r0, r1
 800130c:	ea02 0103 	and.w	r1, r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	1d02      	adds	r2, r0, #4
 8001314:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8001318:	78fb      	ldrb	r3, [r7, #3]
 800131a:	089b      	lsrs	r3, r3, #2
 800131c:	b2db      	uxtb	r3, r3
 800131e:	461a      	mov	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	3204      	adds	r2, #4
 8001324:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001328:	78b9      	ldrb	r1, [r7, #2]
 800132a:	78fb      	ldrb	r3, [r7, #3]
 800132c:	f003 0303 	and.w	r3, r3, #3
 8001330:	00db      	lsls	r3, r3, #3
 8001332:	fa01 f303 	lsl.w	r3, r1, r3
 8001336:	78f9      	ldrb	r1, [r7, #3]
 8001338:	0889      	lsrs	r1, r1, #2
 800133a:	b2c9      	uxtb	r1, r1
 800133c:	4608      	mov	r0, r1
 800133e:	ea42 0103 	orr.w	r1, r2, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	1d02      	adds	r2, r0, #4
 8001346:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <XMC_GPIO_SetHardwareControl>:

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	460b      	mov	r3, r1
 8001360:	70fb      	strb	r3, [r7, #3]
 8001362:	4613      	mov	r3, r2
 8001364:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800136a:	78fb      	ldrb	r3, [r7, #3]
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	2103      	movs	r1, #3
 8001370:	fa01 f303 	lsl.w	r3, r1, r3
 8001374:	43db      	mvns	r3, r3
 8001376:	401a      	ands	r2, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001380:	78b9      	ldrb	r1, [r7, #2]
 8001382:	78fb      	ldrb	r3, [r7, #3]
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	fa01 f303 	lsl.w	r3, r1, r3
 800138a:	431a      	orrs	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	460b      	mov	r3, r1
 80013a6:	607a      	str	r2, [r7, #4]
 80013a8:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 80013aa:	7afb      	ldrb	r3, [r7, #11]
 80013ac:	089b      	lsrs	r3, r3, #2
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	461a      	mov	r2, r3
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	3204      	adds	r2, #4
 80013b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80013ba:	7afb      	ldrb	r3, [r7, #11]
 80013bc:	f003 0303 	and.w	r3, r3, #3
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	21f8      	movs	r1, #248	; 0xf8
 80013c4:	fa01 f303 	lsl.w	r3, r1, r3
 80013c8:	43db      	mvns	r3, r3
 80013ca:	7af9      	ldrb	r1, [r7, #11]
 80013cc:	0889      	lsrs	r1, r1, #2
 80013ce:	b2c9      	uxtb	r1, r1
 80013d0:	4608      	mov	r0, r1
 80013d2:	ea02 0103 	and.w	r1, r2, r3
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1d02      	adds	r2, r0, #4
 80013da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80013e2:	7afb      	ldrb	r3, [r7, #11]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	2103      	movs	r1, #3
 80013e8:	fa01 f303 	lsl.w	r3, r1, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	401a      	ands	r2, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	4a38      	ldr	r2, [pc, #224]	; (80014d8 <XMC_GPIO_Init+0x13c>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d003      	beq.n	8001404 <XMC_GPIO_Init+0x68>
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	4a37      	ldr	r2, [pc, #220]	; (80014dc <XMC_GPIO_Init+0x140>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d10a      	bne.n	800141a <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001408:	7afb      	ldrb	r3, [r7, #11]
 800140a:	2101      	movs	r1, #1
 800140c:	fa01 f303 	lsl.w	r3, r1, r3
 8001410:	43db      	mvns	r3, r3
 8001412:	401a      	ands	r2, r3
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	661a      	str	r2, [r3, #96]	; 0x60
 8001418:	e03c      	b.n	8001494 <XMC_GPIO_Init+0xf8>
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685a      	ldr	r2, [r3, #4]
 800141e:	7afb      	ldrb	r3, [r7, #11]
 8001420:	409a      	lsls	r2, r3
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	605a      	str	r2, [r3, #4]

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8001426:	7afb      	ldrb	r3, [r7, #11]
 8001428:	08db      	lsrs	r3, r3, #3
 800142a:	b2db      	uxtb	r3, r3
 800142c:	461a      	mov	r2, r3
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	3210      	adds	r2, #16
 8001432:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001436:	7afb      	ldrb	r3, [r7, #11]
 8001438:	f003 0307 	and.w	r3, r3, #7
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	2107      	movs	r1, #7
 8001440:	fa01 f303 	lsl.w	r3, r1, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	7af9      	ldrb	r1, [r7, #11]
 8001448:	08c9      	lsrs	r1, r1, #3
 800144a:	b2c9      	uxtb	r1, r1
 800144c:	4608      	mov	r0, r1
 800144e:	ea02 0103 	and.w	r1, r2, r3
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	f100 0210 	add.w	r2, r0, #16
 8001458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 800145c:	7afb      	ldrb	r3, [r7, #11]
 800145e:	08db      	lsrs	r3, r3, #3
 8001460:	b2db      	uxtb	r3, r3
 8001462:	461a      	mov	r2, r3
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	3210      	adds	r2, #16
 8001468:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	7a1b      	ldrb	r3, [r3, #8]
 8001470:	4619      	mov	r1, r3
 8001472:	7afb      	ldrb	r3, [r7, #11]
 8001474:	f003 0307 	and.w	r3, r3, #7
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	fa01 f303 	lsl.w	r3, r1, r3
 800147e:	7af9      	ldrb	r1, [r7, #11]
 8001480:	08c9      	lsrs	r1, r1, #3
 8001482:	b2c9      	uxtb	r1, r1
 8001484:	4608      	mov	r0, r1
 8001486:	ea42 0103 	orr.w	r1, r2, r3
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	f100 0210 	add.w	r2, r0, #16
 8001490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8001494:	7afb      	ldrb	r3, [r7, #11]
 8001496:	089b      	lsrs	r3, r3, #2
 8001498:	b2db      	uxtb	r3, r3
 800149a:	461a      	mov	r2, r3
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	3204      	adds	r2, #4
 80014a0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4619      	mov	r1, r3
 80014aa:	7afb      	ldrb	r3, [r7, #11]
 80014ac:	f003 0303 	and.w	r3, r3, #3
 80014b0:	00db      	lsls	r3, r3, #3
 80014b2:	fa01 f303 	lsl.w	r3, r1, r3
 80014b6:	7af9      	ldrb	r1, [r7, #11]
 80014b8:	0889      	lsrs	r1, r1, #2
 80014ba:	b2c9      	uxtb	r1, r1
 80014bc:	4608      	mov	r0, r1
 80014be:	ea42 0103 	orr.w	r1, r2, r3
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	1d02      	adds	r2, r0, #4
 80014c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80014ca:	bf00      	nop
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	48028e00 	.word	0x48028e00
 80014dc:	48028f00 	.word	0x48028f00

080014e0 <XMC_GPIO_SetOutputStrength>:

void XMC_GPIO_SetOutputStrength(XMC_GPIO_PORT_t *const port, const uint8_t pin, XMC_GPIO_OUTPUT_STRENGTH_t strength)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	460b      	mov	r3, r1
 80014ea:	70fb      	strb	r3, [r7, #3]
 80014ec:	4613      	mov	r3, r2
 80014ee:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid output strength", XMC_GPIO_CHECK_OUTPUT_STRENGTH(strength));

  port->PDR[pin >> 3U] &= (uint32_t)~((uint32_t)PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 80014f0:	78fb      	ldrb	r3, [r7, #3]
 80014f2:	08db      	lsrs	r3, r3, #3
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	461a      	mov	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3210      	adds	r2, #16
 80014fc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001500:	78fb      	ldrb	r3, [r7, #3]
 8001502:	f003 0307 	and.w	r3, r3, #7
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	2107      	movs	r1, #7
 800150a:	fa01 f303 	lsl.w	r3, r1, r3
 800150e:	43db      	mvns	r3, r3
 8001510:	78f9      	ldrb	r1, [r7, #3]
 8001512:	08c9      	lsrs	r1, r1, #3
 8001514:	b2c9      	uxtb	r1, r1
 8001516:	4608      	mov	r0, r1
 8001518:	ea02 0103 	and.w	r1, r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f100 0210 	add.w	r2, r0, #16
 8001522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->PDR[pin >> 3U] |= (uint32_t)strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8001526:	78fb      	ldrb	r3, [r7, #3]
 8001528:	08db      	lsrs	r3, r3, #3
 800152a:	b2db      	uxtb	r3, r3
 800152c:	461a      	mov	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	3210      	adds	r2, #16
 8001532:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001536:	78b9      	ldrb	r1, [r7, #2]
 8001538:	78fb      	ldrb	r3, [r7, #3]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	fa01 f303 	lsl.w	r3, r1, r3
 8001544:	78f9      	ldrb	r1, [r7, #3]
 8001546:	08c9      	lsrs	r1, r1, #3
 8001548:	b2c9      	uxtb	r1, r1
 800154a:	4608      	mov	r0, r1
 800154c:	ea42 0103 	orr.w	r1, r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f100 0210 	add.w	r2, r0, #16
 8001556:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <delay>:

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
static void delay(uint32_t cycles)
{
 8001566:	b480      	push	{r7}
 8001568:	b085      	sub	sp, #20
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 800156e:	2300      	movs	r3, #0
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	e003      	b.n	800157c <delay+0x16>
  {
    __NOP();
 8001574:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	3301      	adds	r3, #1
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	429a      	cmp	r2, r3
 8001582:	d8f7      	bhi.n	8001574 <delay+0xe>
  }
}
 8001584:	bf00      	nop
 8001586:	bf00      	nop
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
	...

08001594 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8001594:	b598      	push	{r3, r4, r7, lr}
 8001596:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 8001598:	4a06      	ldr	r2, [pc, #24]	; (80015b4 <SystemInit+0x20>)
 800159a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800159e:	4614      	mov	r4, r2
 80015a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 80015a6:	f000 f807 	bl	80015b8 <SystemCoreSetup>
  SystemCoreClockSetup(); 
 80015aa:	f000 f83f 	bl	800162c <SystemCoreClockSetup>
}
 80015ae:	bf00      	nop
 80015b0:	bd98      	pop	{r3, r4, r7, pc}
 80015b2:	bf00      	nop
 80015b4:	2000ffc4 	.word	0x2000ffc4

080015b8 <SystemCoreSetup>:

__WEAK void SystemCoreSetup(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015be:	b672      	cpsid	i
}
 80015c0:	bf00      	nop
  uint32_t temp;
	
  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 80015c2:	4b17      	ldr	r3, [pc, #92]	; (8001620 <SystemCoreSetup+0x68>)
 80015c4:	4a17      	ldr	r2, [pc, #92]	; (8001624 <SystemCoreSetup+0x6c>)
 80015c6:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80015c8:	f3bf 8f4f 	dsb	sy
}
 80015cc:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80015ce:	b662      	cpsie	i
}
 80015d0:	bf00      	nop
  __DSB();
  __enable_irq();
    
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80015d2:	4b13      	ldr	r3, [pc, #76]	; (8001620 <SystemCoreSetup+0x68>)
 80015d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015d8:	4a11      	ldr	r2, [pc, #68]	; (8001620 <SystemCoreSetup+0x68>)
 80015da:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015de:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
                 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 80015e2:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <SystemCoreSetup+0x68>)
 80015e4:	695b      	ldr	r3, [r3, #20]
 80015e6:	4a0e      	ldr	r2, [pc, #56]	; (8001620 <SystemCoreSetup+0x68>)
 80015e8:	f023 0308 	bic.w	r3, r3, #8
 80015ec:	6153      	str	r3, [r2, #20]

  temp = FLASH0->FCON;
 80015ee:	4b0e      	ldr	r3, [pc, #56]	; (8001628 <SystemCoreSetup+0x70>)
 80015f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015f4:	695b      	ldr	r3, [r3, #20]
 80015f6:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f023 030f 	bic.w	r3, r3, #15
 80015fe:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f043 0303 	orr.w	r3, r3, #3
 8001606:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8001608:	4b07      	ldr	r3, [pc, #28]	; (8001628 <SystemCoreSetup+0x70>)
 800160a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800160e:	461a      	mov	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6153      	str	r3, [r2, #20]
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	e000ed00 	.word	0xe000ed00
 8001624:	08000000 	.word	0x08000000
 8001628:	58001000 	.word	0x58001000

0800162c <SystemCoreClockSetup>:

__WEAK void SystemCoreClockSetup(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
#else
  /* Automatic calibration uses the fSTDBY */

  /* Enable HIB domain */
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8001630:	4b75      	ldr	r3, [pc, #468]	; (8001808 <SystemCoreClockSetup+0x1dc>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0301 	and.w	r3, r3, #1
 8001638:	2b00      	cmp	r3, #0
 800163a:	d10c      	bne.n	8001656 <SystemCoreClockSetup+0x2a>
  {
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 800163c:	4b72      	ldr	r3, [pc, #456]	; (8001808 <SystemCoreClockSetup+0x1dc>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	4a71      	ldr	r2, [pc, #452]	; (8001808 <SystemCoreClockSetup+0x1dc>)
 8001642:	f043 0301 	orr.w	r3, r3, #1
 8001646:	6053      	str	r3, [r2, #4]

    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8001648:	bf00      	nop
 800164a:	4b6f      	ldr	r3, [pc, #444]	; (8001808 <SystemCoreClockSetup+0x1dc>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	2b00      	cmp	r3, #0
 8001654:	d0f9      	beq.n	800164a <SystemCoreClockSetup+0x1e>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8001656:	4b6d      	ldr	r3, [pc, #436]	; (800180c <SystemCoreClockSetup+0x1e0>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800165e:	2b00      	cmp	r3, #0
 8001660:	d009      	beq.n	8001676 <SystemCoreClockSetup+0x4a>
  {
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 8001662:	4b6a      	ldr	r3, [pc, #424]	; (800180c <SystemCoreClockSetup+0x1e0>)
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	4a69      	ldr	r2, [pc, #420]	; (800180c <SystemCoreClockSetup+0x1e0>)
 8001668:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800166c:	6093      	str	r3, [r2, #8]
    delay(DELAY_CNT_150US_50MHZ);
 800166e:	f641 504c 	movw	r0, #7500	; 0x1d4c
 8001672:	f7ff ff78 	bl	8001566 <delay>
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;

#endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */

  /* Enable automatic calibration of internal fast oscillator */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 8001676:	4b66      	ldr	r3, [pc, #408]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	4a65      	ldr	r2, [pc, #404]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 800167c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001680:	6053      	str	r3, [r2, #4]
#endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */

  delay(DELAY_CNT_50US_50MHZ);
 8001682:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8001686:	f7ff ff6e 	bl	8001566 <delay>

#if ENABLE_PLL

  /* enable PLL */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800168a:	4b61      	ldr	r3, [pc, #388]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	4a60      	ldr	r2, [pc, #384]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 8001690:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001694:	f023 0302 	bic.w	r3, r3, #2
 8001698:	6053      	str	r3, [r2, #4]

#if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
  /* enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 800169a:	4b5e      	ldr	r3, [pc, #376]	; (8001814 <SystemCoreClockSetup+0x1e8>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d029      	beq.n	80016fa <SystemCoreClockSetup+0xce>
  {
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 80016a6:	4b5b      	ldr	r3, [pc, #364]	; (8001814 <SystemCoreClockSetup+0x1e8>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	4a5a      	ldr	r2, [pc, #360]	; (8001814 <SystemCoreClockSetup+0x1e8>)
 80016ac:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80016b0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80016b4:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 80016b6:	f000 f927 	bl	8001908 <OSCHP_GetFrequency>
 80016ba:	4603      	mov	r3, r0
 80016bc:	4a56      	ldr	r2, [pc, #344]	; (8001818 <SystemCoreClockSetup+0x1ec>)
 80016be:	fba2 2303 	umull	r2, r3, r2, r3
 80016c2:	0d1b      	lsrs	r3, r3, #20
 80016c4:	3b01      	subs	r3, #1
 80016c6:	041a      	lsls	r2, r3, #16
 80016c8:	4b52      	ldr	r3, [pc, #328]	; (8001814 <SystemCoreClockSetup+0x1e8>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	4951      	ldr	r1, [pc, #324]	; (8001814 <SystemCoreClockSetup+0x1e8>)
 80016ce:	4313      	orrs	r3, r2
 80016d0:	604b      	str	r3, [r1, #4]

    /* select OSC_HP clock as PLL input */
    SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 80016d2:	4b4f      	ldr	r3, [pc, #316]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	4a4e      	ldr	r2, [pc, #312]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80016d8:	f023 0301 	bic.w	r3, r3, #1
 80016dc:	60d3      	str	r3, [r2, #12]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 80016de:	4b4c      	ldr	r3, [pc, #304]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	4a4b      	ldr	r2, [pc, #300]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80016e4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80016e8:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 80016ea:	bf00      	nop
 80016ec:	4b48      	ldr	r3, [pc, #288]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80016f4:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80016f8:	d1f8      	bne.n	80016ec <SystemCoreClockSetup+0xc0>
  /* select backup clock as PLL input */
  SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
#endif

  /* Go to bypass the Main PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 80016fa:	4b45      	ldr	r3, [pc, #276]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	4a44      	ldr	r2, [pc, #272]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 8001700:	f043 0301 	orr.w	r3, r3, #1
 8001704:	6053      	str	r3, [r2, #4]

  /* disconnect Oscillator from PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8001706:	4b42      	ldr	r3, [pc, #264]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	4a41      	ldr	r2, [pc, #260]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 800170c:	f043 0310 	orr.w	r3, r3, #16
 8001710:	6053      	str	r3, [r2, #4]

  /* Setup divider settings for main PLL */
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8001712:	4b3f      	ldr	r3, [pc, #252]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 8001714:	4a41      	ldr	r2, [pc, #260]	; (800181c <SystemCoreClockSetup+0x1f0>)
 8001716:	609a      	str	r2, [r3, #8]
                      (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
                      (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8001718:	4b3d      	ldr	r3, [pc, #244]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	4a3c      	ldr	r2, [pc, #240]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 800171e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001722:	6053      	str	r3, [r2, #4]

  /* connect Oscillator to PLL */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8001724:	4b3a      	ldr	r3, [pc, #232]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	4a39      	ldr	r2, [pc, #228]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 800172a:	f023 0310 	bic.w	r3, r3, #16
 800172e:	6053      	str	r3, [r2, #4]

  /* restart PLL Lock detection */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8001730:	4b37      	ldr	r3, [pc, #220]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	4a36      	ldr	r2, [pc, #216]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 8001736:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800173a:	6053      	str	r3, [r2, #4]

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 800173c:	bf00      	nop
 800173e:	4b34      	ldr	r3, [pc, #208]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0304 	and.w	r3, r3, #4
 8001746:	2b00      	cmp	r3, #0
 8001748:	d0f9      	beq.n	800173e <SystemCoreClockSetup+0x112>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800174a:	4b31      	ldr	r3, [pc, #196]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	4a30      	ldr	r2, [pc, #192]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 8001750:	f023 0301 	bic.w	r3, r3, #1
 8001754:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8001756:	bf00      	nop
 8001758:	4b2d      	ldr	r3, [pc, #180]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	2b00      	cmp	r3, #0
 8001762:	d1f9      	bne.n	8001758 <SystemCoreClockSetup+0x12c>
  }
#endif /* ENABLE_PLL */

#if (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL)
  /* Switch system clock to PLL */
  SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 8001764:	4b2e      	ldr	r3, [pc, #184]	; (8001820 <SystemCoreClockSetup+0x1f4>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	4a2d      	ldr	r2, [pc, #180]	; (8001820 <SystemCoreClockSetup+0x1f4>)
 800176a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800176e:	60d3      	str	r3, [r2, #12]
  /* Switch system clock to backup clock */
  SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk;
#endif

  /* Before scaling to final frequency we need to setup the clock dividers */
  SCU_CLK->PBCLKCR = PBCLKDIV;
 8001770:	4b2b      	ldr	r3, [pc, #172]	; (8001820 <SystemCoreClockSetup+0x1f4>)
 8001772:	2200      	movs	r2, #0
 8001774:	615a      	str	r2, [r3, #20]
  SCU_CLK->CPUCLKCR = CPUCLKDIV;
 8001776:	4b2a      	ldr	r3, [pc, #168]	; (8001820 <SystemCoreClockSetup+0x1f4>)
 8001778:	2200      	movs	r2, #0
 800177a:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = CCUCLKDIV;
 800177c:	4b28      	ldr	r3, [pc, #160]	; (8001820 <SystemCoreClockSetup+0x1f4>)
 800177e:	2200      	movs	r2, #0
 8001780:	621a      	str	r2, [r3, #32]
  SCU_CLK->WDTCLKCR = WDTCLKDIV;
 8001782:	4b27      	ldr	r3, [pc, #156]	; (8001820 <SystemCoreClockSetup+0x1f4>)
 8001784:	2200      	movs	r2, #0
 8001786:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_CLK->EBUCLKCR = EBUCLKDIV;
 8001788:	4b25      	ldr	r3, [pc, #148]	; (8001820 <SystemCoreClockSetup+0x1f4>)
 800178a:	2200      	movs	r2, #0
 800178c:	61da      	str	r2, [r3, #28]
  SCU_CLK->USBCLKCR = USBCLKDIV;
 800178e:	4b24      	ldr	r3, [pc, #144]	; (8001820 <SystemCoreClockSetup+0x1f4>)
 8001790:	2203      	movs	r2, #3
 8001792:	619a      	str	r2, [r3, #24]

#if ENABLE_PLL
  /* PLL frequency stepping...*/
  /* Reset OSCDISCDIS */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8001794:	4b1e      	ldr	r3, [pc, #120]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	4a1d      	ldr	r2, [pc, #116]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 800179a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800179e:	6053      	str	r3, [r2, #4]

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80017a0:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80017a2:	4a20      	ldr	r2, [pc, #128]	; (8001824 <SystemCoreClockSetup+0x1f8>)
 80017a4:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_60MHZ);
 80017a6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80017aa:	f7ff fedc 	bl	8001566 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80017ae:	bf00      	nop
 80017b0:	4b17      	ldr	r3, [pc, #92]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d0f9      	beq.n	80017b0 <SystemCoreClockSetup+0x184>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80017bc:	4b14      	ldr	r3, [pc, #80]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80017be:	4a1a      	ldr	r2, [pc, #104]	; (8001828 <SystemCoreClockSetup+0x1fc>)
 80017c0:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_90MHZ);
 80017c2:	f241 1094 	movw	r0, #4500	; 0x1194
 80017c6:	f7ff fece 	bl	8001566 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80017ca:	bf00      	nop
 80017cc:	4b10      	ldr	r3, [pc, #64]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0304 	and.w	r3, r3, #4
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d0f9      	beq.n	80017cc <SystemCoreClockSetup+0x1a0>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80017d8:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80017da:	4a14      	ldr	r2, [pc, #80]	; (800182c <SystemCoreClockSetup+0x200>)
 80017dc:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_120MHZ);
 80017de:	f241 7070 	movw	r0, #6000	; 0x1770
 80017e2:	f7ff fec0 	bl	8001566 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80017e6:	bf00      	nop
 80017e8:	4b09      	ldr	r3, [pc, #36]	; (8001810 <SystemCoreClockSetup+0x1e4>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0304 	and.w	r3, r3, #4
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0f9      	beq.n	80017e8 <SystemCoreClockSetup+0x1bc>
  {
    /* wait for PLL Lock */
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 80017f4:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <SystemCoreClockSetup+0x204>)
 80017f6:	2205      	movs	r2, #5
 80017f8:	60da      	str	r2, [r3, #12]
    /* wait for PLL Lock */
  }
#endif /* (USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Msk) */

  /* Enable selected clocks */
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 80017fa:	4b09      	ldr	r3, [pc, #36]	; (8001820 <SystemCoreClockSetup+0x1f4>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	605a      	str	r2, [r3, #4]
  PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
#endif

#endif  /* ENABLE_EXTCLK == 1  */

  SystemCoreClockUpdate();
 8001800:	f000 f818 	bl	8001834 <SystemCoreClockUpdate>
}
 8001804:	bf00      	nop
 8001806:	bd80      	pop	{r7, pc}
 8001808:	50004200 	.word	0x50004200
 800180c:	50004400 	.word	0x50004400
 8001810:	50004710 	.word	0x50004710
 8001814:	50004700 	.word	0x50004700
 8001818:	6b5fca6b 	.word	0x6b5fca6b
 800181c:	01134f00 	.word	0x01134f00
 8001820:	50004600 	.word	0x50004600
 8001824:	01074f00 	.word	0x01074f00
 8001828:	01044f00 	.word	0x01044f00
 800182c:	01034f00 	.word	0x01034f00
 8001830:	50004160 	.word	0x50004160

08001834 <SystemCoreClockUpdate>:

__WEAK void SystemCoreClockUpdate(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 800183a:	4b2f      	ldr	r3, [pc, #188]	; (80018f8 <SystemCoreClockUpdate+0xc4>)
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d03e      	beq.n	80018c4 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 8001846:	4b2d      	ldr	r3, [pc, #180]	; (80018fc <SystemCoreClockUpdate+0xc8>)
 8001848:	68db      	ldr	r3, [r3, #12]
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	2b00      	cmp	r3, #0
 8001850:	d002      	beq.n	8001858 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 8001852:	4b2b      	ldr	r3, [pc, #172]	; (8001900 <SystemCoreClockUpdate+0xcc>)
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	e002      	b.n	800185e <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8001858:	f000 f856 	bl	8001908 <OSCHP_GetFrequency>
 800185c:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 800185e:	4b27      	ldr	r3, [pc, #156]	; (80018fc <SystemCoreClockUpdate+0xc8>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0304 	and.w	r3, r3, #4
 8001866:	2b00      	cmp	r3, #0
 8001868:	d020      	beq.n	80018ac <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 800186a:	4b24      	ldr	r3, [pc, #144]	; (80018fc <SystemCoreClockUpdate+0xc8>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	0e1b      	lsrs	r3, r3, #24
 8001870:	f003 030f 	and.w	r3, r3, #15
 8001874:	3301      	adds	r3, #1
 8001876:	607b      	str	r3, [r7, #4]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8001878:	4b20      	ldr	r3, [pc, #128]	; (80018fc <SystemCoreClockUpdate+0xc8>)
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	0a1b      	lsrs	r3, r3, #8
 800187e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001882:	3301      	adds	r3, #1
 8001884:	603b      	str	r3, [r7, #0]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8001886:	4b1d      	ldr	r3, [pc, #116]	; (80018fc <SystemCoreClockUpdate+0xc8>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	0c1b      	lsrs	r3, r3, #16
 800188c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001890:	3301      	adds	r3, #1
 8001892:	60bb      	str	r3, [r7, #8]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68ba      	ldr	r2, [r7, #8]
 8001898:	fb02 f303 	mul.w	r3, r2, r3
 800189c:	68fa      	ldr	r2, [r7, #12]
 800189e:	fbb2 f2f3 	udiv	r2, r2, r3
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	fb02 f303 	mul.w	r3, r2, r3
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	e00d      	b.n	80018c8 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 80018ac:	4b13      	ldr	r3, [pc, #76]	; (80018fc <SystemCoreClockUpdate+0xc8>)
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80018b4:	3301      	adds	r3, #1
 80018b6:	60bb      	str	r3, [r7, #8]
      
      temp = (temp / kdiv);
 80018b8:	68fa      	ldr	r2, [r7, #12]
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	e001      	b.n	80018c8 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 80018c4:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <SystemCoreClockUpdate+0xcc>)
 80018c6:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 80018c8:	4b0b      	ldr	r3, [pc, #44]	; (80018f8 <SystemCoreClockUpdate+0xc4>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	3301      	adds	r3, #1
 80018d0:	68fa      	ldr	r2, [r7, #12]
 80018d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d6:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 80018d8:	4b07      	ldr	r3, [pc, #28]	; (80018f8 <SystemCoreClockUpdate+0xc4>)
 80018da:	691b      	ldr	r3, [r3, #16]
 80018dc:	f003 0301 	and.w	r3, r3, #1
 80018e0:	3301      	adds	r3, #1
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e8:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 80018ea:	4a06      	ldr	r2, [pc, #24]	; (8001904 <SystemCoreClockUpdate+0xd0>)
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6013      	str	r3, [r2, #0]
}
 80018f0:	bf00      	nop
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	50004600 	.word	0x50004600
 80018fc:	50004710 	.word	0x50004710
 8001900:	016e3600 	.word	0x016e3600
 8001904:	2000ffc0 	.word	0x2000ffc0

08001908 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
 800190c:	4b02      	ldr	r3, [pc, #8]	; (8001918 <OSCHP_GetFrequency+0x10>)
}
 800190e:	4618      	mov	r0, r3
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	00b71b00 	.word	0x00b71b00

0800191c <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8001924:	4b14      	ldr	r3, [pc, #80]	; (8001978 <_sbrk+0x5c>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d102      	bne.n	8001932 <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 800192c:	4b12      	ldr	r3, [pc, #72]	; (8001978 <_sbrk+0x5c>)
 800192e:	4a13      	ldr	r2, [pc, #76]	; (800197c <_sbrk+0x60>)
 8001930:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 8001932:	4b11      	ldr	r3, [pc, #68]	; (8001978 <_sbrk+0x5c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	3303      	adds	r3, #3
 800193c:	f023 0303 	bic.w	r3, r3, #3
 8001940:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8001942:	4b0d      	ldr	r3, [pc, #52]	; (8001978 <_sbrk+0x5c>)
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4413      	add	r3, r2
 800194a:	4a0d      	ldr	r2, [pc, #52]	; (8001980 <_sbrk+0x64>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d207      	bcs.n	8001960 <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 8001950:	4b09      	ldr	r3, [pc, #36]	; (8001978 <_sbrk+0x5c>)
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4413      	add	r3, r2
 8001958:	4a07      	ldr	r2, [pc, #28]	; (8001978 <_sbrk+0x5c>)
 800195a:	6013      	str	r3, [r2, #0]
    return (base);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	e006      	b.n	800196e <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 8001960:	f000 f818 	bl	8001994 <__errno>
 8001964:	4603      	mov	r3, r0
 8001966:	220c      	movs	r2, #12
 8001968:	601a      	str	r2, [r3, #0]
    return ((caddr_t)-1);
 800196a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 800196e:	4618      	mov	r0, r3
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20001150 	.word	0x20001150
 800197c:	20001158 	.word	0x20001158
 8001980:	2000ffc0 	.word	0x2000ffc0

08001984 <_init>:

/* Init */
void _init(void)
{}
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
	...

08001994 <__errno>:
 8001994:	4b01      	ldr	r3, [pc, #4]	; (800199c <__errno+0x8>)
 8001996:	6818      	ldr	r0, [r3, #0]
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	20000d0c 	.word	0x20000d0c

080019a0 <__libc_init_array>:
 80019a0:	b570      	push	{r4, r5, r6, lr}
 80019a2:	4e0d      	ldr	r6, [pc, #52]	; (80019d8 <__libc_init_array+0x38>)
 80019a4:	4d0d      	ldr	r5, [pc, #52]	; (80019dc <__libc_init_array+0x3c>)
 80019a6:	1b76      	subs	r6, r6, r5
 80019a8:	10b6      	asrs	r6, r6, #2
 80019aa:	d006      	beq.n	80019ba <__libc_init_array+0x1a>
 80019ac:	2400      	movs	r4, #0
 80019ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80019b2:	3401      	adds	r4, #1
 80019b4:	4798      	blx	r3
 80019b6:	42a6      	cmp	r6, r4
 80019b8:	d1f9      	bne.n	80019ae <__libc_init_array+0xe>
 80019ba:	4e09      	ldr	r6, [pc, #36]	; (80019e0 <__libc_init_array+0x40>)
 80019bc:	4d09      	ldr	r5, [pc, #36]	; (80019e4 <__libc_init_array+0x44>)
 80019be:	1b76      	subs	r6, r6, r5
 80019c0:	f7ff ffe0 	bl	8001984 <_init>
 80019c4:	10b6      	asrs	r6, r6, #2
 80019c6:	d006      	beq.n	80019d6 <__libc_init_array+0x36>
 80019c8:	2400      	movs	r4, #0
 80019ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80019ce:	3401      	adds	r4, #1
 80019d0:	4798      	blx	r3
 80019d2:	42a6      	cmp	r6, r4
 80019d4:	d1f9      	bne.n	80019ca <__libc_init_array+0x2a>
 80019d6:	bd70      	pop	{r4, r5, r6, pc}
 80019d8:	20001138 	.word	0x20001138
 80019dc:	20001138 	.word	0x20001138
 80019e0:	20001138 	.word	0x20001138
 80019e4:	20001138 	.word	0x20001138

080019e8 <_global_impure_ptr>:
 80019e8:	20000d10                                ... 
