# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project 1BitProcessor_rtl
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 22:26:47 on Nov 25,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 1049
add wave -position insertpoint sim:/OneBitProcessor_tb/dut2/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut2/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# Test 1.5.7 passed.
# Test 1.5.8 passed.
# Test 1.5.9 passed.
# Test 1.5.10 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.13 passed.
# Test 1.5.14 passed.
# Test 1.5.15 passed
# Test 1.5.16 passed.
# Test 1.5.17 passed
# Test 1.5.18 passed.
# Test 1.5.19 passed
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 22:30:50 on Nov 25,2022, Elapsed time: 0:04:03
# Errors: 15, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 22:30:50 on Nov 25,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 1049
add wave -position insertpoint sim:/OneBitProcessor_tb/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/binrep
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# Test 1.5.7 passed.
# Test 1.5.8 passed.
# Test 1.5.9 passed.
# Test 1.5.10 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.13 passed.
# Test 1.5.14 passed.
# Test 1.5.15 passed
# Test 1.5.16 passed.
# Test 1.5.17 passed
# Test 1.5.18 passed.
# Test 1.5.19 passed
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 22:33:42 on Nov 25,2022, Elapsed time: 0:02:52
# Errors: 58, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 22:33:42 on Nov 25,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 1050
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# 0000001001
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# Test 1.5.7 passed.
# Test 1.5.8 passed.
# Test 1.5.9 passed.
# Test 1.5.10 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.13 passed.
# Test 1.5.14 passed.
# Test 1.5.15 passed
# Test 1.5.16 passed.
# Test 1.5.17 passed
# Test 1.5.18 passed.
# Test 1.5.19 passed
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 22:33:59 on Nov 25,2022, Elapsed time: 0:00:17
# Errors: 47, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 22:33:59 on Nov 25,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 1050
add wave -position insertpoint sim:/OneBitProcessor_tb/dut2/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut2/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# 0000001001
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# Test 1.5.7 passed.
# Test 1.5.8 passed.
# Test 1.5.9 passed.
# Test 1.5.10 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.13 passed.
# Test 1.5.14 passed.
# Test 1.5.15 passed
# Test 1.5.16 passed.
# Test 1.5.17 passed
# Test 1.5.18 passed.
# Test 1.5.19 passed
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 22:37:45 on Nov 25,2022, Elapsed time: 0:03:46
# Errors: 63, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 22:37:45 on Nov 25,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 1050
add wave -position insertpoint sim:/OneBitProcessor_tb/dut2/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut2/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# 0000001010
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# Test 1.5.7 passed.
# Test 1.5.8 passed.
# Test 1.5.9 passed.
# Test 1.5.10 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.13 passed.
# Test 1.5.14 passed.
# Test 1.5.15 passed
# Test 1.5.16 passed.
# Test 1.5.17 passed
# Test 1.5.18 passed.
# Test 1.5.19 passed
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 22:42:17 on Nov 25,2022, Elapsed time: 0:04:32
# Errors: 76, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 22:42:17 on Nov 25,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 1050
add wave -position insertpoint sim:/OneBitProcessor_tb/dut2/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut2/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# Test 1.5.7 passed.
# Test 1.5.8 passed.
# Test 1.5.9 passed.
# Test 1.5.10 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.13 passed.
# Test 1.5.14 passed.
# Test 1.5.15 passed
# Test 1.5.16 passed.
# Test 1.5.17 passed
# Test 1.5.18 passed.
# Test 1.5.19 passed
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 22:47:11 on Nov 25,2022, Elapsed time: 0:04:54
# Errors: 72, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 22:47:11 on Nov 25,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 1050
add wave -position insertpoint sim:/OneBitProcessor_tb/dut1/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut1/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# Test 1.5.7 passed.
# Test 1.5.8 passed.
# Test 1.5.9 passed.
# Test 1.5.10 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.13 passed.
# Test 1.5.14 passed.
# Test 1.5.15 passed
# Test 1.5.16 passed.
# Test 1.5.17 passed
# Test 1.5.18 passed.
# Test 1.5.19 passed
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 22:49:42 on Nov 25,2022, Elapsed time: 0:02:31
# Errors: 293, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 22:49:42 on Nov 25,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 1050
add wave -position insertpoint sim:/OneBitProcessor_tb/dut2/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut2/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# Test 1.5.7 passed.
# Test 1.5.8 passed.
# Test 1.5.9 passed.
# Test 1.5.10 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.13 passed.
# Test 1.5.14 passed.
# Test 1.5.15 passed
# Test 1.5.16 passed.
# Test 1.5.17 passed
# Test 1.5.18 passed.
# Test 1.5.19 passed
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 22:52:59 on Nov 25,2022, Elapsed time: 0:03:17
# Errors: 189, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 22:52:59 on Nov 25,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 1050
add wave -position insertpoint sim:/OneBitProcessor_tb/dut2/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut2/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# Test 2.5 passed
# Test 2.5 passed
# Test passed
# Test passed
# Test passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# Test 1.5.7 passed.
# Test 1.5.8 passed.
# Test 1.5.9 passed.
# Test 1.5.10 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.11 passed.
# Test 1.5.12 passed.
# Test 1.5.13 passed.
# Test 1.5.14 passed.
# Test 1.5.15 passed
# Test 1.5.16 passed.
# Test 1.5.17 passed
# Test 1.5.18 passed.
# Test 1.5.19 passed
# End time: 22:58:58 on Nov 25,2022, Elapsed time: 0:05:59
# Errors: 743, Warnings: 1
