Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 15 19:33:41 2022
| Host         : APP-28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./Reports/timing.rpt
| Design       : divider
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (66)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Controller/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Controller/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Controller/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Controller/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Controller/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Controller/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (66)
--------------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.733      -23.467                     32                  242        0.135        0.000                      0                  242        1.350        0.000                       0                   109  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_test  {0.000 1.850}        3.700           270.270         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_test           -0.733      -23.467                     32                  242        0.135        0.000                      0                  242        1.350        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_test
  To Clock:  clk_test

Setup :           32  Failing Endpoints,  Worst Slack       -0.733ns,  Total Violation      -23.467ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 Datapath/out_divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_test  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            Datapath/out_dividend_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_test  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk_test
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk_test rise@3.700ns - clk_test rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.796ns (44.335%)  route 2.255ns (55.665%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 5.779 - 3.700 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_test rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, unplaced)       0.584     2.402    Datapath/CLK
                         FDRE                                         r  Datapath/out_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.858 f  Datapath/out_divisor_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.631    Datapath/Q[0]
                         LUT4 (Prop_lut4_I1_O)        0.321     3.952 r  Datapath/dvsr_less_than_dvnd_carry_i_4/O
                         net (fo=1, unplaced)         0.000     3.952    Datapath/dvsr_less_than_dvnd_carry_i_4_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553     4.505 r  Datapath/dvsr_less_than_dvnd_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.514    Datapath/dvsr_less_than_dvnd_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.628 r  Datapath/dvsr_less_than_dvnd_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.628    Datapath/dvsr_less_than_dvnd_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.742 r  Datapath/dvsr_less_than_dvnd_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.742    Datapath/dvsr_less_than_dvnd_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.856 r  Datapath/dvsr_less_than_dvnd_carry__2/CO[3]
                         net (fo=2, unplaced)         0.929     5.785    Datapath/dvsr_less_than_dvnd
                         LUT5 (Prop_lut5_I2_O)        0.124     5.909 r  Datapath/out_dividend[31]_i_1/O
                         net (fo=32, unplaced)        0.544     6.453    Datapath/out_dividend[31]_i_1_n_0
                         FDRE                                         r  Datapath/out_dividend_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_test rise edge)
                                                      3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
                         IBUF (Prop_ibuf_I_O)         0.789     4.489 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.249    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     5.340 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, unplaced)       0.439     5.779    Datapath/CLK
                         FDRE                                         r  Datapath/out_dividend_reg[0]/C
                         clock pessimism              0.178     5.957    
                         clock uncertainty           -0.035     5.922    
                         FDRE (Setup_fdre_C_CE)      -0.202     5.720    Datapath/out_dividend_reg[0]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                 -0.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Datapath/out_dividend_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_test  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            Datapath/out_dividend_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_test  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk_test
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_test rise@0.000ns - clk_test rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.721%)  route 0.136ns (35.279%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_test rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, unplaced)       0.114     0.629    Datapath/CLK
                         FDRE                                         r  Datapath/out_dividend_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  Datapath/out_dividend_reg[11]/Q
                         net (fo=4, unplaced)         0.136     0.906    Datapath/out_dividend_reg[31]_0[11]
                         LUT5 (Prop_lut5_I4_O)        0.045     0.951 r  Datapath/out_dividend[11]_i_6/O
                         net (fo=1, unplaced)         0.000     0.951    Controller/out_dividend_reg[11][3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.014 r  Controller/out_dividend_reg[11]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.014    Datapath/out_dividend_reg[31]_1[11]
                         FDRE                                         r  Datapath/out_dividend_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_test rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, unplaced)       0.259     0.983    Datapath/CLK
                         FDRE                                         r  Datapath/out_dividend_reg[11]/C
                         clock pessimism             -0.209     0.774    
                         FDRE (Hold_fdre_C_D)         0.105     0.879    Datapath/out_dividend_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_test
Waveform(ns):       { 0.000 1.850 }
Period(ns):         3.700
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.700       1.545                clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.850       1.350                Controller/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.850       1.350                Controller/FSM_onehot_state_reg[0]/C



