// Seed: 3609714174
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  assign {id_4, 1} = 1;
  type_4(
      1, id_3, 1
  ); type_5(
      1 == id_4 & id_1, id_1
  );
endmodule
