"use strict";(self.webpackChunknagvbt=self.webpackChunknagvbt||[]).push([[95032],{3905:(e,t,n)=>{n.d(t,{Zo:()=>d,kt:()=>g});var i=n(67294);function a(e,t,n){return t in e?Object.defineProperty(e,t,{value:n,enumerable:!0,configurable:!0,writable:!0}):e[t]=n,e}function r(e,t){var n=Object.keys(e);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);t&&(i=i.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),n.push.apply(n,i)}return n}function o(e){for(var t=1;t<arguments.length;t++){var n=null!=arguments[t]?arguments[t]:{};t%2?r(Object(n),!0).forEach((function(t){a(e,t,n[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(n)):r(Object(n)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(n,t))}))}return e}function s(e,t){if(null==e)return{};var n,i,a=function(e,t){if(null==e)return{};var n,i,a={},r=Object.keys(e);for(i=0;i<r.length;i++)n=r[i],t.indexOf(n)>=0||(a[n]=e[n]);return a}(e,t);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);for(i=0;i<r.length;i++)n=r[i],t.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(e,n)&&(a[n]=e[n])}return a}var l=i.createContext({}),c=function(e){var t=i.useContext(l),n=t;return e&&(n="function"==typeof e?e(t):o(o({},t),e)),n},d=function(e){var t=c(e.components);return i.createElement(l.Provider,{value:t},e.children)},m="mdxType",p={inlineCode:"code",wrapper:function(e){var t=e.children;return i.createElement(i.Fragment,{},t)}},u=i.forwardRef((function(e,t){var n=e.components,a=e.mdxType,r=e.originalType,l=e.parentName,d=s(e,["components","mdxType","originalType","parentName"]),m=c(n),u=a,g=m["".concat(l,".").concat(u)]||m[u]||p[u]||r;return n?i.createElement(g,o(o({ref:t},d),{},{components:n})):i.createElement(g,o({ref:t},d))}));function g(e,t){var n=arguments,a=t&&t.mdxType;if("string"==typeof e||a){var r=n.length,o=new Array(r);o[0]=u;var s={};for(var l in t)hasOwnProperty.call(t,l)&&(s[l]=t[l]);s.originalType=e,s[m]="string"==typeof e?e:a,o[1]=s;for(var c=2;c<r;c++)o[c]=n[c];return i.createElement.apply(null,o)}return i.createElement.apply(null,n)}u.displayName="MDXCreateElement"},61344:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>l,contentTitle:()=>o,default:()=>p,frontMatter:()=>r,metadata:()=>s,toc:()=>c});var i=n(87462),a=(n(67294),n(3905));const r={sidebar_position:2},o="M.Tech - Embedded Systems",s={unversionedId:"Others/Education/mtech-embedded",id:"Others/Education/mtech-embedded",title:"M.Tech - Embedded Systems",description:"Master of Technology in Embedded Systems",source:"@site/docs/Others/Education/mtech-embedded.md",sourceDirName:"Others/Education",slug:"/Others/Education/mtech-embedded",permalink:"/docs/Others/Education/mtech-embedded",draft:!1,tags:[],version:"current",sidebarPosition:2,frontMatter:{sidebar_position:2},sidebar:"tutorialSidebar",previous:{title:"M.Tech - ML & DL",permalink:"/docs/Others/Education/mtech-mdl"},next:{title:"M.B.A - Entrepreneurship",permalink:"/docs/Others/Education/mba"}},l={},c=[{value:"Semester I",id:"semester-i",level:2},{value:"DIGITAL SYSTEM DESIGN WITH FPGAs",id:"digital-system-design-with-fpgas",level:3},{value:"Text Books",id:"text-books",level:3},{value:"Reference Books",id:"reference-books",level:3},{value:"SYSTEM DESIGN WITH EMBEDDED LINUX",id:"system-design-with-embedded-linux",level:3},{value:"Text Books",id:"text-books-1",level:3},{value:"Reference Books:",id:"reference-books-1",level:3},{value:"WIRELESS SENSOR NETWORKS",id:"wireless-sensor-networks",level:3},{value:"Text Books",id:"text-books-2",level:3},{value:"Reference Books:",id:"reference-books-2",level:3},{value:"ADVANCED COMPUTER ARCHITECTURE",id:"advanced-computer-architecture",level:3},{value:"Text Books",id:"text-books-3",level:3},{value:"Reference Books:",id:"reference-books-3",level:3},{value:"DIGITAL SYSTEM DESIGN WITH FPGAs LAB",id:"digital-system-design-with-fpgas-lab",level:3},{value:"SYSTEM DESIGN WITH EMBEDDED LINUX LAB",id:"system-design-with-embedded-linux-lab",level:3},{value:"RESEARCH METHODOLOGY AND IPR",id:"research-methodology-and-ipr",level:3},{value:"Text Books",id:"text-books-4",level:3},{value:"Reference Books:",id:"reference-books-4",level:3},{value:"Semester II",id:"semester-ii",level:2},{value:"ARM MICROCONTROLLERS",id:"arm-microcontrollers",level:3},{value:"Text Books",id:"text-books-5",level:3},{value:"Reference Books:",id:"reference-books-5",level:3},{value:"DIGITAL CONTROL SYSTEMS",id:"digital-control-systems",level:3},{value:"Text Books",id:"text-books-6",level:3},{value:"Reference Books:",id:"reference-books-6",level:3},{value:"IOT ARCHITECTURES AND SYSTEM DESIGN",id:"iot-architectures-and-system-design",level:3},{value:"Text Books",id:"text-books-7",level:3},{value:"Reference Books:",id:"reference-books-7",level:3},{value:"HARDWARE AND SOFTWARE CO-DESIGN",id:"hardware-and-software-co-design",level:3},{value:"Text Books",id:"text-books-8",level:3},{value:"Reference Books:",id:"reference-books-8",level:3},{value:"ARM MICROCONTROLLERS LAB",id:"arm-microcontrollers-lab",level:3},{value:"DIGITAL CONTROL SYSTEMS LAB",id:"digital-control-systems-lab",level:3}],d={toc:c},m="wrapper";function p(e){let{components:t,...n}=e;return(0,a.kt)(m,(0,i.Z)({},d,n,{components:t,mdxType:"MDXLayout"}),(0,a.kt)("h1",{id:"mtech---embedded-systems"},"M.Tech - Embedded Systems"),(0,a.kt)("p",null,"Master of Technology in Embedded Systems"),(0,a.kt)("p",null,"Code: R22"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Year - I")),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",{parentName:"tr",align:null},"#"),(0,a.kt)("th",{parentName:"tr",align:null},"Semester I"),(0,a.kt)("th",{parentName:"tr",align:null},"#"),(0,a.kt)("th",{parentName:"tr",align:null},"Semester II"))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",{parentName:"tr",align:null},"1"),(0,a.kt)("td",{parentName:"tr",align:null},"Digital System Design with FPGAs (5855AA)"),(0,a.kt)("td",{parentName:"tr",align:null},"1"),(0,a.kt)("td",{parentName:"tr",align:null},"ARM Microcontrollers")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",{parentName:"tr",align:null},"2"),(0,a.kt)("td",{parentName:"tr",align:null},"System Design with Embedded Linux (5855AB)"),(0,a.kt)("td",{parentName:"tr",align:null},"2"),(0,a.kt)("td",{parentName:"tr",align:null},"Digital Control Systems")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",{parentName:"tr",align:null},"3"),(0,a.kt)("td",{parentName:"tr",align:null},"Wireless Sensor Networks (5855AE)"),(0,a.kt)("td",{parentName:"tr",align:null},"3"),(0,a.kt)("td",{parentName:"tr",align:null},"IoT Architectures and System Design")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",{parentName:"tr",align:null},"4"),(0,a.kt)("td",{parentName:"tr",align:null},"Advanced Computer Architecture (5855AF)"),(0,a.kt)("td",{parentName:"tr",align:null},"4"),(0,a.kt)("td",{parentName:"tr",align:null},"Hardware and Software Co-Design")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",{parentName:"tr",align:null},"5"),(0,a.kt)("td",{parentName:"tr",align:null},"Digital system Design with FPGAs (LAB) (585502)"),(0,a.kt)("td",{parentName:"tr",align:null},"5"),(0,a.kt)("td",{parentName:"tr",align:null},"ARM Microcontrollers (LAB)")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",{parentName:"tr",align:null},"6"),(0,a.kt)("td",{parentName:"tr",align:null},"System Design with Embedded Linux (LAB) (585501)"),(0,a.kt)("td",{parentName:"tr",align:null},"6"),(0,a.kt)("td",{parentName:"tr",align:null},"Digital Control Systems (LAB)")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",{parentName:"tr",align:null},"7"),(0,a.kt)("td",{parentName:"tr",align:null},"Research Methodology & IPR (5855AJ)"),(0,a.kt)("td",{parentName:"tr",align:null},"7"),(0,a.kt)("td",{parentName:"tr",align:null},"Seminar")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",{parentName:"tr",align:null},"8"),(0,a.kt)("td",{parentName:"tr",align:null},"Disaster Management (5855AM)"),(0,a.kt)("td",{parentName:"tr",align:null},"8"),(0,a.kt)("td",{parentName:"tr",align:null},"Audit Course \u2013 II")))),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Year - II")),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",{parentName:"tr",align:null},"#"),(0,a.kt)("th",{parentName:"tr",align:null},"Semester III"),(0,a.kt)("th",{parentName:"tr",align:null},"#"),(0,a.kt)("th",{parentName:"tr",align:null},"Semester IV"))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",{parentName:"tr",align:null},"1"),(0,a.kt)("td",{parentName:"tr",align:null},"Embedded Networks"),(0,a.kt)("td",{parentName:"tr",align:null},"1"),(0,a.kt)("td",{parentName:"tr",align:null},"Dissertation Work Review - III")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",{parentName:"tr",align:null},"2"),(0,a.kt)("td",{parentName:"tr",align:null},"Open Elective"),(0,a.kt)("td",{parentName:"tr",align:null},"2"),(0,a.kt)("td",{parentName:"tr",align:null},"Dissertation Viva-Voce")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",{parentName:"tr",align:null},"3"),(0,a.kt)("td",{parentName:"tr",align:null},"Dissertation Work Review \u2013 II"),(0,a.kt)("td",{parentName:"tr",align:null}),(0,a.kt)("td",{parentName:"tr",align:null})))),(0,a.kt)("h2",{id:"semester-i"},"Semester I"),(0,a.kt)("h3",{id:"digital-system-design-with-fpgas"},"DIGITAL SYSTEM DESIGN WITH FPGAs"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-I:"),"\nProgrammable Logic Devices: The concept of programmable Logic Devices, SPLDs, PAL devices,\nPLA devices, GAL devices, CPLD-Architecture, FPGAs-FPGA technology, architecture, virtex CLB and\nslice, FPGA Programming Technologies, Xilinx XC2000, XC3000, XC4000 Architectures, Actel ACT1,\nACT2 and ACT3 Architectures. ","[TEXTBOOK-1]"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-II:"),"\nAnalysis and derivation of clocked sequential circuits with state graphs and tables: A sequential\nparity checker, Analysis by signal tracing and timing charts-state tables and graphs-general models for\nsequential circuits, Design of a sequence detector, More Complex design problems, Guidelines for\nconstruction of state graphs, serial data conversion, Alphanumeric state graph notation. Need and\nDesign stratagies for multi-clock sequential circuits. ","[TEXTBOOK-2]"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-III:"),"\nSequential circuit Design: Design procedure for sequential circuits-design example, Code converter,\nDesign of Iterative circuits, Design of a comparator, Controller (FSM) \u2013 Metastability, Synchronization,\nFSM Issues, Pipelining resources sharing, Sequential circuit design using FPGAs, Simulation and\ntesting of Sequential circuits, Overview of computer Aided Design. ","[TEXTBOOK-2]"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-IV:"),"\nFault Modeling and Test Pattern Generation: Logic Fault Model, Fault detection & redundancy, Fault\nequivalence and fault location, Fault dominance, Single stuck at fault model, multiple Stuck at Fault\nmodels, Bridging Fault model.\nFault diagnosis of combinational circuits by conventional methods, path sensitization techniques,\nBoolean difference method, KOHAVI algorithm, Test algorithms-D algorithm, Random testing, transition\ncount testing, signature analysis and test bridging faults. ","[TEXTBOOK-3 & Ref.1]"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-V:"),"\nFault Diagnosis in sequential circuits: Circuit Test Approach, Transition check Approach, State\nidentification and fault detection experiment, Machine identification, Design of fault detection\nexperiment. ","[Ref.3]"),(0,a.kt)("h3",{id:"text-books"},"Text Books"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Digital Electronics and design with VHDL- Volnei A. Pedroni, Elsevier publications."),(0,a.kt)("li",{parentName:"ol"},"Fundamentals of Logic Design-Charles H.Roth, Jr. -5th Ed., Cengage Learning."),(0,a.kt)("li",{parentName:"ol"},"Digital Circuits and Logic Design-Samuel C. LEE, PHI, 2008.")),(0,a.kt)("h3",{id:"reference-books"},"Reference Books"),(0,a.kt)("ol",{start:4},(0,a.kt)("li",{parentName:"ol"},"Logic Design Theory-N.N. Biswas, PHI."),(0,a.kt)("li",{parentName:"ol"},"Digital System Design using programmable logic devices- Parag K. Lala, BS publications."),(0,a.kt)("li",{parentName:"ol"},"Switching and Finite Automata Theory - Zvi Kohavi & Niraj K. Jha, 3rd Edition, Cambridge, 2010.")),(0,a.kt)("h3",{id:"system-design-with-embedded-linux"},"SYSTEM DESIGN WITH EMBEDDED LINUX"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-I"),"\nIntroduction to Real Time Operating Systems: Characteristics of RTOS, Tasks Specifications and\ntypes, Real-Time Scheduling Algorithms, Concurrency, Inter-process Communication and\nSynchronization mechanisms, Priority Inversion, Inheritance and Ceiling. Embedded Linux Vs\nDesktop Linux, Embedded Linux Distributions, System calls, Static and dynamic libraries, Cross tool\nchains"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-II"),"\nEmbedded Linux Architecture, Kernel Architecture \u2013 HAL, Memory manager, Scheduler, File System,\nI/O and Networking subsystem, IPC, User space, Start-up sequence"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-III"),"\nBoard Support Package Embedded Storage: MTD, Architecture, Drivers, Embedded File System\nEmbedded Device Drivers: Communication between user space and kernel space drivers, Character\nand Block Device Drivers, Interrupt handling, Kernel modules\nEmbedded Drivers: Serial, Ethernet, I2 C, USB, Timer, Kernel Modules"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-IV"),"\nPorting Applications Real-Time Linux: Linux and Real time, Programming, Hard Real-time Linux"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-V"),"\nBuilding and Debugging: Bootloaders, Kernel, Root file system, Device Tree"),(0,a.kt)("h3",{id:"text-books-1"},"Text Books"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Chris Simmonds, \u201cMastering Embedded Linux Programming\u201d - Second Edition, PACKT Publications Limited."),(0,a.kt)("li",{parentName:"ol"},"Karim Yaghmour, \u201cBuilding Embedded Linux Systems\u201d, O'Reilly & Associates"),(0,a.kt)("li",{parentName:"ol"},"P Raghvan, Amol Lad, Sriram Neelakandan, \u201cEmbedded Linux System Design and Development\u201d, Auerbach Publications")),(0,a.kt)("h3",{id:"reference-books-1"},"Reference Books:"),(0,a.kt)("ol",{start:4},(0,a.kt)("li",{parentName:"ol"},"Christopher Hallinan, \u201cEmbedded Linux Primer: A Practical Real-World Approach\u201d, Prentice Hall, 2nd Edition, 2010."),(0,a.kt)("li",{parentName:"ol"},"Derek Molloy, \u201cExploring Beagle Bone: Tools and Techniques for Building with Embedded Linux\u201d, Wiley, 1st Edition, 2014")),(0,a.kt)("h3",{id:"wireless-sensor-networks"},"WIRELESS SENSOR NETWORKS"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-I"),"\nIntroduction to Sensor Networks, unique constraints and challenges, Advantage of Sensor Networks,\nApplications of Sensor Networks, Types of wireless sensor networks"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-II"),"\nMobile Ad-hoc Networks (MANETs) and Wireless Sensor Networks, Enabling technologies for Wireless\nSensor Networks. Issues and challenges in wireless sensor networks"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-III"),"\nRouting protocols, MAC protocols: Classification of MAC Protocols, S-MAC Protocol, B-MAC protocol,\nIEEE 802.15.4 standard and ZigBee"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-IV"),"\nDissemination protocol for large sensor network. Data dissemination, data gathering, and data fusion;\nQuality of a sensor network; Real-time traffic support and security protocols."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-V"),"\nDesign Principles for WSNs, Gateway Concepts Need for gateway, WSN to Internet Communication,\nand Internet to WSN Communication. Single-node architecture, Hardware components & design\nconstraints, Operating systems and execution environments, introduction to TinyOS and nesC."),(0,a.kt)("h3",{id:"text-books-2"},"Text Books"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Ad-Hoc Wireless Sensor Networks- C. Siva Ram Murthy,B. S. Manoj, Pearson"),(0,a.kt)("li",{parentName:"ol"},"Principles of Wireless Networks \u2013 Kaveh Pah Laven and P. Krishna Murthy, 2002, PE")),(0,a.kt)("h3",{id:"reference-books-2"},"Reference Books:"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Wireless Digital Communications \u2013 Kamilo Feher, 1999, PHI."),(0,a.kt)("li",{parentName:"ol"},"Wireless Communications-Andrea Goldsmith, 2005 Cambridge University Press."),(0,a.kt)("li",{parentName:"ol"},"Mobile Cellular Communication \u2013 Gottapu Sasibhushana Rao, Pearson Education, 2012."),(0,a.kt)("li",{parentName:"ol"},"Wireless Communication and Networking \u2013 William Stallings, 2003, PHI.")),(0,a.kt)("h3",{id:"advanced-computer-architecture"},"ADVANCED COMPUTER ARCHITECTURE"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-I:"),"\nFundamentals of Computer Design: Fundamentals of Computer design, Changing faces of\ncomputing and task of computer designer, Technology trends, Cost price and their trends, measuring\nand reporting performance, quantitative principles of computer design, Amdahl\u2019s law. Instruction set\nprinciples and examples- Introduction, classifying instruction set- memory addressing- type and size of\noperands, operations in the instruction set."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-II:"),"\nPipelines: Introduction, basic RISC instruction set, Simple implementation of RISC instruction set,\nClassic five stage pipe line for RISC processor, Basic performance issues in pipelining, Pipeline\nhazards, Reducing pipeline branch penalties.\nMemory Hierarchy Design: Introduction, review of ABC of cache, Cache performance, Reducing\ncache miss penalty, Virtual memory."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-III:"),"\nInstruction Level Parallelism the Hardware Approach: Instruction-Level parallelism, Dynamic\nscheduling, Dynamic scheduling using Tomasulo\u2019s approach, Branch prediction, high performance\ninstruction delivery- hardware based speculation.\nILP Software Approach: Basic compiler level techniques, static branch prediction, VLIW approach,\nExploiting ILP, Parallelism at compile time, Cross cutting issues -Hardware verses Software."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-IV:"),"\nMulti Processors and Thread Level Parallelism: Multi Processors and Thread level Parallelism-\nIntroduction, Characteristics of application domain, Systematic shared memory architecture, Distributed\nshared \u2013 memory architecture, Synchronization."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-V:"),"\nInter Connection and Networks: Introduction, Interconnection network media, Practical issues in\ninterconnecting networks, Examples of inter connection, Cluster, Designing of clusters.\nIntel Architecture: Intel IA- 64 ILP in embedded and mobile markets Fallacies and pit falls"),(0,a.kt)("h3",{id:"text-books-3"},"Text Books"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"John L. Hennessy, David A. Patterson, \u201cComputer Architecture: A Quantitative Approach\u201d, 3rd\nEdition, Elsevier.")),(0,a.kt)("h3",{id:"reference-books-3"},"Reference Books:"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"John P. Shen and Miikko H. Lipasti, \u201cModern Processor Design: Fundamentals of Super Scalar\nProcessors\u201d, 2002, Beta Edition, McGraw-Hill"),(0,a.kt)("li",{parentName:"ol"},"Kai Hwang, Faye A.Brigs., \u201cComputer Architecture and Parallel Processing\u201d, Mc Graw Hill."),(0,a.kt)("li",{parentName:"ol"},"DezsoSima, Terence Fountain, Peter Kacsuk, \u201cAdvanced Computer Architecture - A Design\nSpace Approach\u201d, Pearson Education.")),(0,a.kt)("h3",{id:"digital-system-design-with-fpgas-lab"},"DIGITAL SYSTEM DESIGN WITH FPGAs LAB"),(0,a.kt)("p",null,"Part \u2013I:\nProgramming can be done using any complier. Down load the programs on FPGA/CPLD boards and\nperformance testing may be done using pattern generator (32 channels) and logic analyzer apart from\nverification by simulation with any of the front end tools."),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"HDL code to realize all the logic gates"),(0,a.kt)("li",{parentName:"ol"},"Design and Simulation of Full Adder, Serial Binary Adder, Multi Precession Adder, Carry\nLook Ahead Adder."),(0,a.kt)("li",{parentName:"ol"},"Design of Combinational circuit using Decoders."),(0,a.kt)("li",{parentName:"ol"},"Design of Combinational circuit using encoder (without and with parity)."),(0,a.kt)("li",{parentName:"ol"},"Design of Combinational circuit using multiplexer."),(0,a.kt)("li",{parentName:"ol"},"Design of 4 bit binary to gray converter using MUX or Decoders."),(0,a.kt)("li",{parentName:"ol"},"Design of Multiplexer/ Demultiplexer, comparator in all 3 styles."),(0,a.kt)("li",{parentName:"ol"},"Modelling of an Edge triggered and Level triggered FFs : D, SR, JK"),(0,a.kt)("li",{parentName:"ol"},"Design of 4-bit binary, BCD counters (synchronous/ asynchronous reset) or any sequence\ncounter"),(0,a.kt)("li",{parentName:"ol"},"Design of a N- bit Register of Serial- in Serial \u2013out, Serial in parallel out, Parallel in\nSerial out and Parallel in Parallel Out using different FFs."),(0,a.kt)("li",{parentName:"ol"},"Design of Sequence Detector (Finite State Machine- Mealy and Moore Machines)."),(0,a.kt)("li",{parentName:"ol"},"Design of 4- Bit Multiplier, Divider."),(0,a.kt)("li",{parentName:"ol"},"Design of ALU to Perform \u2013 ADD, SUB, AND-OR, 1\u2019s and 2\u2019s Compliment,"),(0,a.kt)("li",{parentName:"ol"},"Implementing the above designs on FPGA kits.")),(0,a.kt)("h3",{id:"system-design-with-embedded-linux-lab"},"SYSTEM DESIGN WITH EMBEDDED LINUX LAB"),(0,a.kt)("p",null,"List of Experiments:"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Functional Testing Of Devices: Flashing the OS on to the device into a stable functional state\nby porting desktop environment with necessary packages."),(0,a.kt)("li",{parentName:"ol"},"Exporting Display On To Other Systems: Making use of available laptop/desktop displays\nas a display for the device using SSH client & X11 display server."),(0,a.kt)("li",{parentName:"ol"},"GPIO Programming: Programming of available GPIO pins of the corresponding device using\nnative programming language. Interfacing of I/O devices like LED/Switch etc., and testing the\nfunctionality."),(0,a.kt)("li",{parentName:"ol"},"Interfacing Chronos eZ430: Chronos device is a programmable texas instruments watch\nwhich can be used for multiple purposes like PPT control, Mouse operations etc., Exploit the\nfeatures of the device by interfacing with devices."),(0,a.kt)("li",{parentName:"ol"},"ON/OFF Control Based On Light Intensity: Using the light sensors, monitor the surrounding\nlight intensity & automatically turn ON/OFF the high intensity LED's by taking some pre-defined\nthreshold light intensity value."),(0,a.kt)("li",{parentName:"ol"},"Battery Voltage Range Indicator: Monitor the voltage level of the battery and indicating the\nsame using multiple LED's (for ex: for 3V battery and 3 led's, turn on 3 led's for 2-3V, 2 led's for\n1-2V, 1 led for 0.1-1V & turn off all for 0V)"),(0,a.kt)("li",{parentName:"ol"},"Dice Game Simulation: Instead of using the conventional dice, generate a random value\nsimilar to dice value and display the same using a 16X2 LCD. A possible extension could be to\nprovide the user with option of selecting single or double dice game."),(0,a.kt)("li",{parentName:"ol"},"Displaying RSS News Feed On Display Interface: Displaying the RSS news feed headlines\non a LCD display connected to device. This can be adapted to other websites like twitter or\nother information websites. Python can be used to acquire data from the internet."),(0,a.kt)("li",{parentName:"ol"},"Porting Openwrt To the Device: Attempt to use the device while connecting to a wifi network\nusing a USB dongle and at the same time providing a wireless access point to the dongle."),(0,a.kt)("li",{parentName:"ol"},"Hosting a website on Board: Building and hosting a simple website(static/dynamic) on the\ndevice and make it accessible online. There is a need to install server (eg: Apache) and thereby\nhost the website."),(0,a.kt)("li",{parentName:"ol"},"Webcam Server: Interfacing the regular usb webcam with the device and turn it into fully\nfunctional IP webcam & test the functionality."),(0,a.kt)("li",{parentName:"ol"},"FM Transmission: Transforming the device into a regular fm transmitter capable of\ntransmitting audio at desired frequency (generally 88-108 Mhz)\nNote: Devices mentioned in the above lists include Arduino, Raspbery Pi, Beaglebone")),(0,a.kt)("h3",{id:"research-methodology-and-ipr"},"RESEARCH METHODOLOGY AND IPR"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-I"),":\nMeaning of research problem, Sources of research problem, Criteria Characteristics of a good research\nproblem, Errors in selecting a research problem, Scope and objectives of research problem.\nApproaches of investigation of solutions for research problem, data collection, analysis, interpretation,\nNecessary instrumentations"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-II"),":\nEffective literature studies approaches, analysis, Plagiarism, Research ethics"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-III"),":\nEffective technical writing, how to write report, Paper Developing a Research Proposal, Format of research proposal, a presentation and assessment by a review committee"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-IV"),":\nNature of Intellectual Property: Patents, Designs, Trade and Copyright. Process of Patenting and\nDevelopment: technological research, innovation, patenting, development. International Scenario:\nInternational cooperation on Intellectual Property. Procedure for grants of patents, Patenting under\nPCT."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-V"),":\nPatent Rights: Scope of Patent Rights. Licensing and transfer of technology. Patent information\nand databases. Geographical Indications. New Developments in IPR: Administration of Patent System.\nNew developments in IPR; IPR of Biological Systems, Computer Software etc. Traditional knowledge\nCase Studies, IPR and IITs."),(0,a.kt)("h3",{id:"text-books-4"},"Text Books"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Stuart Melville and Wayne Goddard, \u201cResearch methodology: an introduction for science & engineering students\u2019\u201d"),(0,a.kt)("li",{parentName:"ol"},"Wayne Goddard and Stuart Melville, \u201cResearch Methodology: An Introduction\u201d")),(0,a.kt)("h3",{id:"reference-books-4"},"Reference Books:"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Ranjit Kumar, 2nd Edition, \u201cResearch Methodology: A Step by Step Guide for beginners\u201d"),(0,a.kt)("li",{parentName:"ol"},"Halbert, \u201cResisting Intellectual Property\u201d, Taylor & Francis Ltd ,2007."),(0,a.kt)("li",{parentName:"ol"},"Mayall, \u201cIndustrial Design\u201d, McGraw Hill, 1992."),(0,a.kt)("li",{parentName:"ol"},"Niebel, \u201cProduct Design\u201d, McGraw Hill, 1974."),(0,a.kt)("li",{parentName:"ol"},"Asimov, \u201cIntroduction to Design\u201d, Prentice Hall, 1962."),(0,a.kt)("li",{parentName:"ol"},"Robert P. Merges, Peter S. Menell, Mark A. Lemley, \u201cIntellectual Property in New Technological Age\u201d, 2016."),(0,a.kt)("li",{parentName:"ol"},"T. Ramappa, \u201cIntellectual Property Rights Under WTO\u201d, S. Chand, 2008")),(0,a.kt)("h2",{id:"semester-ii"},"Semester II"),(0,a.kt)("h3",{id:"arm-microcontrollers"},"ARM MICROCONTROLLERS"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-I:"),"\nARM Embedded Systems: RISC design philosophy, ARM design philosophy, Embedded system\nhardware, Embedded system software.\nARM Processor Fundamentals: Registers, Current Program Status Register, Pipeline, Exceptions,\nInterrupts and Vector Table, Core Extensions, Architecture Revisions, ARM Processor Families.\nArchitecture of ARM Processors: Introduction to the architecture, Programmer\u2019s model- operation\nmodes and states, registers, special registers, floating point registers, Behaviour of the application\nprogram status register(APSR)-Integer status flags, Q status flag, GE bits, Memory system-Memory\nsystem features, memory map, stack memory, memory protection unit (MPU), Exceptions and\nInterrupts-what are exceptions, nested vectored interrupt controller(NVIC), vector table, Fault handling,\nSystem control block (SCB), Debug, Reset and reset sequence."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-II:"),"\nIntroduction to the Arm Instruction Set: Data processing instructions, branch instructions, load-store\ninstructions, software interrupt instructions, program status register instructions, loading constants,\nARMv5E extensions, Conditional execution.\nIntroduction to the Thumb Instruction Set: Thumb Register Usage, ARM-Thumb Interworking, Other\nBranch Instructions, Data Processing Instructions, Single-Register Load-Store Instructions, Multiple-\nRegister Load-Store Instructions, Stack Instructions, Software Interrupt Instruction."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-III:"),"\nTechnical Details of ARM Cortex M Processors General information about Cortex-M3 and cortex M4\nprocessors-Processor type, processor architecture, instruction set, block diagram, memory system,\ninterrupt and exception support, Features of the cortex-M3 and Cortex-M4 Processors- Performance,\ncode density, low power, memory system, memory protection unit, interrupt handling, OS support and\nsystem level features, Cortex-M4 specific features, Ease of use, Debug support, Scalability,\nCompatibility."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-IV:"),"\nInstruction SET of ARM Cortex M Background to the instruction set in ARM Cortex-M Processors,\nComparison of the instruction set in ARM Cortex-M Processors, understanding the assembly language\nsyntax, Use of a suffix in instructions, Unified assembly Language (UAL), Instruction set, Cortex-M4-\nspecific instructions, Barrel shifter, Accessing special instructions and special registers in Programming."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-V"),"\nFloating Point Operations About Floating Point Data,Cortex-M4 Floating Point Unit (FPU)- overview,\nFP registers overview, CPACR register, Floating point register bank, FPSCR, FPU-",">","FPCCR, FPU-\n",">"," FPCAR, FPU-",">","FPDSCR, FPU-",">","MVFR0, FPU-",">","MVFR1. ARM Cortex-M4 and DSP\nApplications: DSP on a microcontroller, Dot Product example, writing optimized DSP code for the\nCortexM4-Biquad filter, Fast Fourier transform, FIR filter."),(0,a.kt)("h3",{id:"text-books-5"},"Text Books"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Andrew N. SLOSS, Dominic SYMES, Chris WRIGHT- ARM System Developer\u2019s Guide Designing and Optimizing System Software, Elsevier Publications, 2004."),(0,a.kt)("li",{parentName:"ol"},"Joseph Yiu, The Definitive Guide to ARM Cortex-M3 and Cortex-M4 Processors by Elsevier Publications, 3rd Ed.,")),(0,a.kt)("h3",{id:"reference-books-5"},"Reference Books:"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Steve Furber - Arm System on Chip Architectures \u2013Edison Wesley, 2000."),(0,a.kt)("li",{parentName:"ol"},"David Seal - ARM Architecture Reference Manual, Edison Wesley, 2000.")),(0,a.kt)("h3",{id:"digital-control-systems"},"DIGITAL CONTROL SYSTEMS"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-I"),": REPRESENTATION OF DISCRETE TIME SYSTEMS\nBasics of Digital Control Systems. Discrete representation of continuous systems. Sample and hold\ncircuit. Mathematical Modeling of sample and hold circuit. Effects of Sampling and Quantization. Choice\nof sampling frequency. ZOH equivalent.\nZ-Transforms, Mapping from s-plane to z plane, Properties of Z-Transforms and Inverse Z Transforms.\nPulse Transfer function: Pulse transfer function of closed loop systems. Solution of Discrete time\nsystems. Time response of discrete time system, Steady State errors."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-II"),": DISCRETE TIME STATE SPACE ANALYSIS\nState space representation of discrete time systems, Conversion of pulse transfer function to state\nspace models and vice-versa, Solving discrete time state space equations, State Transition Matrix,\nPulse Transfer Function Matrix. Discretization of continuous time state space equations. Concept of\nControllability, stabilizability, observability, reachability \u2013 Controllability and observability tests. Effect of\npole zero cancellation on the controllability & observability."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-III"),": STABILITY ANALYSIS OF DISCRETE TIME SYSTEM\nConcept of stability in z-domain, Stability analysis discrete time system: by Jury test, using bilinear\ntransformation. Stability Analysis of discrete time systems using Lyapunov methods."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-IV"),": DESIGN OF DIGITAL CONTROL SYSTEM BY CONVENTIONAL METHODS\nDesign and realization of digital PID Controller, Design of discrete time controllers with bilinear\ntransformation, Design of digital control system with dead beat response, Practical issues with dead\nbeat response design."),(0,a.kt)("p",null,"UNIT-V: DESIGN STATE FEEDBACK CONTROLLERS AND OBSERVERS\nDesign of discrete state feedback controllers through pole placement, Design of Discrete Observer for\nLTI System: Design of full order and reduced observers, Design of observer-based controllers."),(0,a.kt)("h3",{id:"text-books-6"},"Text Books"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"K. Ogata, \u201cDigital Control Engineering\u201d, Prentice Hall, Englewood Cliffs, 1995."),(0,a.kt)("li",{parentName:"ol"},"M. Gopal, \u201cDigital Control Engineering\u201d, Wiley Eastern, 1988."),(0,a.kt)("li",{parentName:"ol"},"V, I, George and C. P. Kurian, Digital Control Systems, CENGAGE Learning, 2012")),(0,a.kt)("h3",{id:"reference-books-6"},"Reference Books:"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"G. F. Franklin, J. D. Powell and M. L. Workman, \u201cDigital Control of Dynamic Systems\u201d, Addison-Wesley, 1998."),(0,a.kt)("li",{parentName:"ol"},"B.C. Kuo, \u201cDigital Control System\u201d, Holt, Rinehart and Winston, 1980.")),(0,a.kt)("h3",{id:"iot-architectures-and-system-design"},"IOT ARCHITECTURES AND SYSTEM DESIGN"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-I:"),"\nIoT introduction: Introduction and definition of IoT, Evolution of IoT, IoT growth, Application areas of\nIoT, Characteristics of IoT, IoT stack, Enabling technologies, IoT levels, IoT sensing and actuation,\nSensing types, Actuator types."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-II:"),"\nIoT and M2M: M2M to IoT \u2013 A Basic Perspective\u2013 Introduction, Differences and similarities between\nM2M and IoT, SDN and NFV for IoT.M2M Value Chains, IoT Value Chains, An emerging industrial\nstructure for IoT, The international driven global value chain and global information monopolies."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-III:"),"\nIoT Hands-on: Introduction to Arduino Programming, Integration of Sensors and Actuators with\nArduino. Introduction to Python programming, Introduction to Raspberry Pi, Interfacing Raspberry Pi\nwith basic peripherals, Implementation of IoT with Raspberry Pi."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-IV:"),"\nIoT Architecture: IoT Architecture components, Comparing IoT architectures, A simplified IoT\narchitecture, The core IoT functional stack, IoT data management and compute stack"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-V:"),"\nIoT System design: Challenges associated with IoT, Emerging pillors of IoT, Agricultural IoT, Vehicular\nIoT, Healthcare IoT, Smart cities, Transportation and logistics."),(0,a.kt)("h3",{id:"text-books-7"},"Text Books"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Sudip Misra, Anandarup Mukherjee, Arijit Roy \u201cIntroduction to IOT\u201d, Cambridge University\nPress."),(0,a.kt)("li",{parentName:"ol"},"David Hanes, Gonzalo salgueiro, Patrick Grossetete, Rob barton, Jerome henry \u201cIoT\nFundamentals Networking technologies, protocols, and use cases for IoT\u201d, Cisco Press")),(0,a.kt)("h3",{id:"reference-books-7"},"Reference Books:"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Cuno pfister, \u201cGetting started with the internet of things\u201d, O Reilly Media, 2011"),(0,a.kt)("li",{parentName:"ol"},"Francis daCosta, \u201cRethinking the Internet of Things: A Scalable Approach to Connecting Everything\u201d, 1 st Edition, Apress Publications."),(0,a.kt)("li",{parentName:"ol"},"\u201cInternet of Things concepts and applications\u201d, Wiley"),(0,a.kt)("li",{parentName:"ol"},"Arshdeep Bahga,Vijay Madisetti \u201cInternet of Things A Hands on approach\u201d, Universities Press"),(0,a.kt)("li",{parentName:"ol"},"Shriram K Vasudevan, RMD Sundaram, Abhishek S Nagarajan, \u201cInternet of things\u201d John Wiley and Sons."),(0,a.kt)("li",{parentName:"ol"},"Massimo Banzi, Michael Shiloh Make: Getting Started with the Arduino, Shroff Publisher/Maker Media Publishers.")),(0,a.kt)("h3",{id:"hardware-and-software-co-design"},"HARDWARE AND SOFTWARE CO-DESIGN"),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-I:"),"\nCo-Design Issues: Co- Design Models, Architectures, Languages, A Generic Co-design Methodology.\nCo-Synthesis Algorithms: Hardware software synthesis algorithms: hardware \u2013 software partitioning\ndistributed system co-synthesis."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-II:"),"\nPrototyping and Emulation: Prototyping and emulation techniques, prototyping and emulation\nenvironments, future developments in emulation and prototyping architecture specialization techniques,\nsystem communication infrastructure.\nTarget Architectures: Architecture Specialization techniques, System Communication infrastructure,\nTarget Architecture and Application System classes, Architecture for control dominated systems (8051-\nArchitectures for High performance control), Architecture for Data dominated systems (ADSP21060,\nTMS320C60), Mixed Systems."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-III:"),"\nCompilation Techniques and Tools for Embedded Processor Architectures: Modern embedded\narchitectures, embedded software development needs, compilation technologies, practical\nconsideration in a compiler development environment."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-IV:"),"\nDesign Specification and Verification: Design, co-design, the co-design computational model,\nconcurrency coordinating concurrent computations, interfacing components, design verification,\nimplementation verification, verification tools, interface verification."),(0,a.kt)("p",null,(0,a.kt)("strong",{parentName:"p"},"Unit-V:"),"\nLanguages for System \u2013 Level Specification and Design-I: System \u2013 level specification, design\nrepresentation for system level synthesis, system level specification languages,\nLanguages for System \u2013 Level Specification and Design-II: Heterogeneous specifications and multilanguage\nco-simulation, the cosyma system and lycos system."),(0,a.kt)("h3",{id:"text-books-8"},"Text Books"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Hardware / Software Co- Design Principles and Practice \u2013 Jorgen Staunstrup, Wayne Wolf \u2013 Springer, 2009.")),(0,a.kt)("h3",{id:"reference-books-8"},"Reference Books:"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Hardware / Software Co- Design - Giovanni De Micheli, Mariagiovanna Sami, Kluwer Academic Publishers, 2002."),(0,a.kt)("li",{parentName:"ol"},"A Practical Introduction to Hardware/Software Co-design -Patrick R. Schaumont, Springer, 2010")),(0,a.kt)("h3",{id:"arm-microcontrollers-lab"},"ARM MICROCONTROLLERS LAB"),(0,a.kt)("p",null,"Course Outcomes: At the end of the laboratory work, students will be able to:"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Install, configure and utilize tool sets for developing applications based on ARM processor\ncore SoC and DSP processor."),(0,a.kt)("li",{parentName:"ol"},"Develop prototype codes using commonly available on and off chip peripherals on the Cortex\nM3 and DSP development boards.")),(0,a.kt)("p",null,"List of Assignments:\nExperiments to be carried out on Cortex-M3 development boards and using GNU tool- chain"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"Blink an LED with software delay, delay generated using the SysTicktimer."),(0,a.kt)("li",{parentName:"ol"},"System clock real time alteration using the PLL modules."),(0,a.kt)("li",{parentName:"ol"},"Control intensity of an LED using PWM implemented in software and hardware."),(0,a.kt)("li",{parentName:"ol"},"Control an LED using switch by polling method, by interrupt method and flash the LED once\nevery five switch presses."),(0,a.kt)("li",{parentName:"ol"},"UART Echo Test."),(0,a.kt)("li",{parentName:"ol"},"Take analog readings on rotation of rotary potentiometer connected to an ADC channel."),(0,a.kt)("li",{parentName:"ol"},"Temperature indication on an RGB LED."),(0,a.kt)("li",{parentName:"ol"},"Mimic light intensity sensed by the light sensor by varying the blinking rate of an LED."),(0,a.kt)("li",{parentName:"ol"},"Evaluate the various sleep modes by putting core in sleep and deep sleep modes."),(0,a.kt)("li",{parentName:"ol"},"System reset using watchdog timer in case something goes wrong."),(0,a.kt)("li",{parentName:"ol"},"Sample sound using a microphone and display sound levels on LEDs.")),(0,a.kt)("h3",{id:"digital-control-systems-lab"},"DIGITAL CONTROL SYSTEMS LAB"),(0,a.kt)("p",null,"Perform the following experiments in real time by interfacing with the related hardware.\nList of Experiments:"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"PWM pulse generation"),(0,a.kt)("li",{parentName:"ol"},"Three phase voltage monitoring using A/D converter."),(0,a.kt)("li",{parentName:"ol"},"Three phase current monitoring using A/D converter."),(0,a.kt)("li",{parentName:"ol"},"Speed monitoring of AC motor."),(0,a.kt)("li",{parentName:"ol"},"Sine PWM pulse generation."),(0,a.kt)("li",{parentName:"ol"},"Inverter output voltage control."),(0,a.kt)("li",{parentName:"ol"},"Control of AC motor using UFD."),(0,a.kt)("li",{parentName:"ol"},"Control of DC motor using DC drive.")))}p.isMDXComponent=!0}}]);