#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon Apr 06 18:43:05 2015
# Process ID: 5580
# Log file: C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/vivado.log
# Journal file: C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Hardik\Desktop\FinalDesign\ov7670_marker_tracker_use\ov7670_marker_tracker_use.xpr}
INFO: [Project 1-313] Project file moved from 'D:/VivadoTutorials/FinalDesign/ov7670_marker_tracker_use' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Hardik/Desktop/board_repository', nor could it be found using path 'D:/VivadoTutorials/board_repository'.
CRITICAL WARNING: [Project 1-474] The board_part definition was not found for 'digilentinc.com:nexys4_ddr:part0:1.1', the project's board_part value will not be set. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Hardik/Desktop/FinalDesign/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.1/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 965.254 ; gain = 163.207
open_run impl_1
INFO: [Netlist 29-17] Analyzing 470 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/.Xil/Vivado-5580-Hardik-lenovo/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1744.758 ; gain = 441.402
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:56]
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/xil_defaultlib/src/clk_wiz_0/clk_wiz_0.xdc:56]
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'design_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:337]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
Finished Parsing XDC File [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/.Xil/Vivado-5580-Hardik-lenovo/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/.Xil/Vivado-5580-Hardik-lenovo/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/.Xil/Vivado-5580-Hardik-lenovo/dcp/design_1_wrapper.xdc]
Parsing XDC File [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/.Xil/Vivado-5580-Hardik-lenovo/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/.Xil/Vivado-5580-Hardik-lenovo/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1795.359 ; gain = 29.602
Restoring placement.
Restored 6302 out of 6302 XDEF sites from archive | CPU: 8.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 398 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 94 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 252 instances

open_run: Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 2049.648 ; gain = 1082.457
open_bd_design {C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:microblaze:9.3 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.0 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.1 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:mig_7series:2.0 - mig_7series_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding component instance block -- xilinx.com:ip:axi_tft:2.0 - axi_tft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- user:user:ov7670_marker_tracker_ip:1.0 - ov7670_marker_tracker_ip_0
Adding component instance block -- user:user:song_ip:1.0 - song_ip_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2284.883 ; gain = 230.207
export_hardware [get_files C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/design_1.bd] [get_runs impl_1] -bitstream
Exporting to file C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [BD 41-436] exporting bit file 'C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/impl_1/design_1_wrapper.bit'...
INFO: [BD 41-438] exporting bmm file 'C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/impl_1/design_1_wrapper_bd.bmm'...
launch_sdk -bit C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.sdk/SDK/SDK_Export/hw/design_1_wrapper.bit -bmm C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.sdk/SDK/SDK_Export/hw/design_1_wrapper_bd.bmm -workspace C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.sdk/SDK/SDK_Export -hwspec C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.sdk/SDK/SDK_Export/hw/design_1_wrapper.bit -bmm C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.sdk/SDK/SDK_Export/hw/design_1_wrapper_bd.bmm -workspace C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.sdk/SDK/SDK_Export -hwspec C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292645895A]
WARNING: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292645895A]
WARNING: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-55] 'set_property' expects at least one object.
open_hw
disconnect_hw_server localhost
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292646052A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292646052A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1432] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s) in it.
set_property PROBES.FILE {C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825886 bytes from file C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/impl_1/design_1_wrapper.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2378.695 ; gain = 92.762
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/design_1.bd}
set_property PROBES.FILE {C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825886 bytes from file C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/impl_1/design_1_wrapper.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-1348] vcse_server socket connection: Sending data to the server failed. Error: 10053
ERROR: [Labtools 27-1319] Connection to vcse_server lost. Check the status of the vcse_server application running on [localhost:60001].
Once the vcse_server application is verified to be running, use disconnect_hw_server and connect_hw_server to re-establish connection.
open_bd_design {C:/Users/Hardik/Desktop/FinalDesign/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 07 16:45:41 2015...
