Classic Timing Analyzer report for CPU
Wed Mar 24 20:18:55 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.654 ns                         ; reset                                  ; divisor:divisor|fim                       ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.957 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; AluResult[31]                             ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.212 ns                         ; reset                                  ; multiplier:multiplier|cicloAtual[1]       ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 64.31 MHz ( period = 15.550 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; MuxRegData:MuxRegData|MuxRegDataOut[0]    ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:A|Saida[3]                 ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3] ; clock      ; clock    ; 624          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                           ;            ;          ; 624          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 64.31 MHz ( period = 15.550 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 7.094 ns                ;
; N/A                                     ; 65.90 MHz ( period = 15.174 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.906 ns                ;
; N/A                                     ; 66.10 MHz ( period = 15.128 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.875 ns                ;
; N/A                                     ; 66.13 MHz ( period = 15.122 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.890 ns                ;
; N/A                                     ; 66.93 MHz ( period = 14.942 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 66.98 MHz ( period = 14.930 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.777 ns                ;
; N/A                                     ; 70.10 MHz ( period = 14.266 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.458 ns                ;
; N/A                                     ; 70.62 MHz ( period = 14.160 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[4][7]   ; clock      ; clock    ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 70.95 MHz ( period = 14.094 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[0][21]  ; clock      ; clock    ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; 70.99 MHz ( period = 14.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][6]  ; clock      ; clock    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 70.99 MHz ( period = 14.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][18] ; clock      ; clock    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 70.99 MHz ( period = 14.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][17] ; clock      ; clock    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 70.99 MHz ( period = 14.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][14] ; clock      ; clock    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 70.99 MHz ( period = 14.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][15] ; clock      ; clock    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 70.99 MHz ( period = 14.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][12] ; clock      ; clock    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 70.99 MHz ( period = 14.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][13] ; clock      ; clock    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 71.09 MHz ( period = 14.066 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 71.23 MHz ( period = 14.040 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[0][12]  ; clock      ; clock    ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 71.23 MHz ( period = 14.040 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[0][11]  ; clock      ; clock    ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 71.29 MHz ( period = 14.028 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.339 ns                ;
; N/A                                     ; 71.42 MHz ( period = 14.002 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[4][7]   ; clock      ; clock    ; None                        ; None                      ; 3.356 ns                ;
; N/A                                     ; 71.68 MHz ( period = 13.950 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; Banco_reg:banco_registradores|Cluster[4][7]   ; clock      ; clock    ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 71.72 MHz ( period = 13.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][22] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 71.72 MHz ( period = 13.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][20] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 71.72 MHz ( period = 13.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][21] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 71.72 MHz ( period = 13.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][18] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 71.72 MHz ( period = 13.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][19] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 71.72 MHz ( period = 13.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][17] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 71.72 MHz ( period = 13.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][14] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 71.72 MHz ( period = 13.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][15] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 71.72 MHz ( period = 13.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][12] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 71.72 MHz ( period = 13.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][13] ; clock      ; clock    ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 71.80 MHz ( period = 13.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][0]  ; clock      ; clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 71.80 MHz ( period = 13.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][1]  ; clock      ; clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 71.80 MHz ( period = 13.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][2]  ; clock      ; clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 71.80 MHz ( period = 13.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][3]  ; clock      ; clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 71.80 MHz ( period = 13.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][4]  ; clock      ; clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 71.80 MHz ( period = 13.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][5]  ; clock      ; clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 71.80 MHz ( period = 13.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][16] ; clock      ; clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][26] ; clock      ; clock    ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][7]  ; clock      ; clock    ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][22] ; clock      ; clock    ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][23] ; clock      ; clock    ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][20] ; clock      ; clock    ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][21] ; clock      ; clock    ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][18]  ; clock      ; clock    ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][19] ; clock      ; clock    ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][19]  ; clock      ; clock    ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][15]  ; clock      ; clock    ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][10] ; clock      ; clock    ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][11] ; clock      ; clock    ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][8]  ; clock      ; clock    ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 71.93 MHz ( period = 13.902 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][9]  ; clock      ; clock    ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 71.99 MHz ( period = 13.890 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][4]  ; clock      ; clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 71.99 MHz ( period = 13.890 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][5]  ; clock      ; clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 71.99 MHz ( period = 13.890 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][6]  ; clock      ; clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 71.99 MHz ( period = 13.890 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][7]  ; clock      ; clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 71.99 MHz ( period = 13.890 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][10] ; clock      ; clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 71.99 MHz ( period = 13.890 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][11] ; clock      ; clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 71.99 MHz ( period = 13.890 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][8]  ; clock      ; clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 71.99 MHz ( period = 13.890 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][9]  ; clock      ; clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 72.07 MHz ( period = 13.876 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][6]   ; clock      ; clock    ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; 72.07 MHz ( period = 13.876 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][7]   ; clock      ; clock    ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; 72.07 MHz ( period = 13.876 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][8]   ; clock      ; clock    ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; 72.07 MHz ( period = 13.876 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][9]   ; clock      ; clock    ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; 72.16 MHz ( period = 13.858 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][30] ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 72.16 MHz ( period = 13.858 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][31] ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 72.16 MHz ( period = 13.858 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][29] ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 72.16 MHz ( period = 13.858 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][28] ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 72.16 MHz ( period = 13.858 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][27] ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 72.16 MHz ( period = 13.858 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][24] ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 72.16 MHz ( period = 13.858 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[28][25] ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 72.28 MHz ( period = 13.836 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][22]  ; clock      ; clock    ; None                        ; None                      ; 3.295 ns                ;
; N/A                                     ; 72.28 MHz ( period = 13.836 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][21]  ; clock      ; clock    ; None                        ; None                      ; 3.295 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[12][24] ; clock      ; clock    ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[12][22] ; clock      ; clock    ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[12][23] ; clock      ; clock    ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[12][20] ; clock      ; clock    ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[12][21] ; clock      ; clock    ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[12][18] ; clock      ; clock    ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[12][19] ; clock      ; clock    ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 72.56 MHz ( period = 13.782 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 72.56 MHz ( period = 13.782 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[29][31] ; clock      ; clock    ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[4][7]   ; clock      ; clock    ; None                        ; None                      ; 3.245 ns                ;
; N/A                                     ; 72.79 MHz ( period = 13.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[30][4]  ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 72.79 MHz ( period = 13.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[30][5]  ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 72.79 MHz ( period = 13.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[30][6]  ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 72.79 MHz ( period = 13.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[30][7]  ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 72.79 MHz ( period = 13.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[30][12] ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 72.79 MHz ( period = 13.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[30][10] ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 72.79 MHz ( period = 13.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[30][11] ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 72.79 MHz ( period = 13.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[30][8]  ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 72.79 MHz ( period = 13.738 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[30][9]  ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 72.92 MHz ( period = 13.714 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[13][20] ; clock      ; clock    ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; 72.96 MHz ( period = 13.706 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[11][0]  ; clock      ; clock    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 73.02 MHz ( period = 13.694 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[13][21] ; clock      ; clock    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 73.05 MHz ( period = 13.690 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[12][17] ; clock      ; clock    ; None                        ; None                      ; 3.239 ns                ;
; N/A                                     ; 73.05 MHz ( period = 13.690 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[12][15] ; clock      ; clock    ; None                        ; None                      ; 3.239 ns                ;
; N/A                                     ; 73.07 MHz ( period = 13.686 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[0][20]  ; clock      ; clock    ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 73.20 MHz ( period = 13.662 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 73.25 MHz ( period = 13.652 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][22] ; clock      ; clock    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 73.25 MHz ( period = 13.652 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][20] ; clock      ; clock    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 73.25 MHz ( period = 13.652 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][21] ; clock      ; clock    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 73.25 MHz ( period = 13.652 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][9]  ; clock      ; clock    ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 73.39 MHz ( period = 13.626 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[18][6]  ; clock      ; clock    ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 73.39 MHz ( period = 13.626 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[18][13] ; clock      ; clock    ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 73.39 MHz ( period = 13.626 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[18][11] ; clock      ; clock    ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[18][20] ; clock      ; clock    ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[18][18] ; clock      ; clock    ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[18][19] ; clock      ; clock    ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[18][15] ; clock      ; clock    ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 73.41 MHz ( period = 13.622 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[6][18]  ; clock      ; clock    ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 73.41 MHz ( period = 13.622 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[6][19]  ; clock      ; clock    ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 73.41 MHz ( period = 13.622 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[6][15]  ; clock      ; clock    ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 73.49 MHz ( period = 13.608 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][6]  ; clock      ; clock    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 73.49 MHz ( period = 13.608 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][7]  ; clock      ; clock    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 73.49 MHz ( period = 13.608 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][8]  ; clock      ; clock    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 73.51 MHz ( period = 13.604 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[6][6]   ; clock      ; clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[6][7]   ; clock      ; clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[6][8]   ; clock      ; clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 73.55 MHz ( period = 13.596 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[6][9]   ; clock      ; clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 73.62 MHz ( period = 13.584 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[16][21] ; clock      ; clock    ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 73.64 MHz ( period = 13.580 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[20][9]  ; clock      ; clock    ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[30][4]  ; clock      ; clock    ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[30][5]  ; clock      ; clock    ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[30][6]  ; clock      ; clock    ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[30][7]  ; clock      ; clock    ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[30][12] ; clock      ; clock    ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[30][10] ; clock      ; clock    ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[30][11] ; clock      ; clock    ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[30][8]  ; clock      ; clock    ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[30][9]  ; clock      ; clock    ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[6][18]  ; clock      ; clock    ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[6][19]  ; clock      ; clock    ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[6][15]  ; clock      ; clock    ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 73.68 MHz ( period = 13.572 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[4][7]   ; clock      ; clock    ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 73.70 MHz ( period = 13.568 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[24][12] ; clock      ; clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 73.70 MHz ( period = 13.568 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[24][11] ; clock      ; clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 73.71 MHz ( period = 13.566 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[22][22] ; clock      ; clock    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 73.71 MHz ( period = 13.566 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[22][20] ; clock      ; clock    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 73.71 MHz ( period = 13.566 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[22][21] ; clock      ; clock    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 73.71 MHz ( period = 13.566 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[22][9]  ; clock      ; clock    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 73.72 MHz ( period = 13.564 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][27]  ; clock      ; clock    ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][30] ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][31] ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][29] ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][28] ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][26] ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][27] ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][24] ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][25] ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][23] ; clock      ; clock    ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 73.77 MHz ( period = 13.556 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[6][22]  ; clock      ; clock    ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 73.77 MHz ( period = 13.556 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[6][21]  ; clock      ; clock    ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 73.77 MHz ( period = 13.556 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][27] ; clock      ; clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 73.81 MHz ( period = 13.548 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[18][4]  ; clock      ; clock    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 73.81 MHz ( period = 13.548 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[18][5]  ; clock      ; clock    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 73.81 MHz ( period = 13.548 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[6][6]   ; clock      ; clock    ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 73.81 MHz ( period = 13.548 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[6][7]   ; clock      ; clock    ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 73.81 MHz ( period = 13.548 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[6][8]   ; clock      ; clock    ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 73.81 MHz ( period = 13.548 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[6][9]   ; clock      ; clock    ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 73.82 MHz ( period = 13.546 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[25][20] ; clock      ; clock    ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 73.82 MHz ( period = 13.546 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[25][21] ; clock      ; clock    ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 73.82 MHz ( period = 13.546 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[25][19] ; clock      ; clock    ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 73.86 MHz ( period = 13.540 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 73.89 MHz ( period = 13.534 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][11]  ; clock      ; clock    ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][24]  ; clock      ; clock    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][25]  ; clock      ; clock    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[22][22] ; clock      ; clock    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[6][23]  ; clock      ; clock    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[22][20] ; clock      ; clock    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[22][21] ; clock      ; clock    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][18] ; clock      ; clock    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][19] ; clock      ; clock    ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[22][9]  ; clock      ; clock    ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 73.93 MHz ( period = 13.526 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[16][21] ; clock      ; clock    ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 73.95 MHz ( period = 13.522 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[22][6]  ; clock      ; clock    ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 73.95 MHz ( period = 13.522 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[22][7]  ; clock      ; clock    ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 73.95 MHz ( period = 13.522 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[22][8]  ; clock      ; clock    ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 73.98 MHz ( period = 13.518 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; Banco_reg:banco_registradores|Cluster[6][18]  ; clock      ; clock    ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 73.98 MHz ( period = 13.518 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; Banco_reg:banco_registradores|Cluster[6][19]  ; clock      ; clock    ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 73.98 MHz ( period = 13.518 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; Banco_reg:banco_registradores|Cluster[6][15]  ; clock      ; clock    ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 73.99 MHz ( period = 13.516 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][26] ; clock      ; clock    ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][24] ; clock      ; clock    ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[30][4]  ; clock      ; clock    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[30][5]  ; clock      ; clock    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[30][6]  ; clock      ; clock    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[30][7]  ; clock      ; clock    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][25] ; clock      ; clock    ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[22][23] ; clock      ; clock    ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[30][12] ; clock      ; clock    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[30][10] ; clock      ; clock    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[30][11] ; clock      ; clock    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[30][8]  ; clock      ; clock    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 74.01 MHz ( period = 13.512 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; Banco_reg:banco_registradores|Cluster[30][9]  ; clock      ; clock    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 74.03 MHz ( period = 13.508 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[6][22]  ; clock      ; clock    ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 74.03 MHz ( period = 13.508 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[6][21]  ; clock      ; clock    ; None                        ; None                      ; 3.132 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 0.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 0.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 0.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 0.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 0.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 0.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 0.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 0.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 0.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 0.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 0.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 0.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 0.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxRegData:MuxRegData|MuxRegDataOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxRegData:MuxRegData|MuxRegDataOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[6]                         ; MuxRegData:MuxRegData|MuxRegDataOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[1]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxRegData:MuxRegData|MuxRegDataOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxRegData:MuxRegData|MuxRegDataOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxRegData:MuxRegData|MuxRegDataOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[29]                        ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxRegData:MuxRegData|MuxRegDataOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxRegData:MuxRegData|MuxRegDataOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxRegData:MuxRegData|MuxRegDataOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[6]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxRegData:MuxRegData|MuxRegDataOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxRegData:MuxRegData|MuxRegDataOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxRegData:MuxRegData|MuxRegDataOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[18]                             ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[30]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxRegData:MuxRegData|MuxRegDataOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[0]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[29]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 2.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[3]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 2.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[1]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 2.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxRegData:MuxRegData|MuxRegDataOut[7]     ; clock      ; clock    ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcA                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 2.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 2.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 2.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxRegData:MuxRegData|MuxRegDataOut[10]    ; clock      ; clock    ; None                       ; None                       ; 2.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxRegData:MuxRegData|MuxRegDataOut[5]     ; clock      ; clock    ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 2.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[0]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[0]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 2.300 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+-------+-------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                  ; To Clock ;
+-------+--------------+------------+-------+-------------------------------------+----------+
; N/A   ; None         ; 2.654 ns   ; reset ; divisor:divisor|fim                 ; clock    ;
; N/A   ; None         ; 1.006 ns   ; reset ; multiplier:multiplier|fim           ; clock    ;
; N/A   ; None         ; 1.006 ns   ; reset ; multiplier:multiplier|cicloAtual[0] ; clock    ;
; N/A   ; None         ; 0.916 ns   ; reset ; multiplier:multiplier|cicloAtual[5] ; clock    ;
; N/A   ; None         ; 0.818 ns   ; reset ; multiplier:multiplier|cicloAtual[1] ; clock    ;
; N/A   ; None         ; 0.712 ns   ; reset ; multiplier:multiplier|cicloAtual[3] ; clock    ;
; N/A   ; None         ; 0.604 ns   ; reset ; multiplier:multiplier|cicloAtual[4] ; clock    ;
; N/A   ; None         ; 0.456 ns   ; reset ; multiplier:multiplier|cicloAtual[2] ; clock    ;
+-------+--------------+------------+-------+-------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.957 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.937 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.769 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.749 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.746 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.743 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.726 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.723 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.653 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.647 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.633 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.627 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.590 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.402 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.379 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.376 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.325 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.315 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.295 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.286 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.280 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.215 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.212 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.196 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.195 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.176 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.137 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.114 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.111 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.040 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.024 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.021 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.015 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.003 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.001 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.998 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.952 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.948 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.932 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.908 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.902 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.852 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.848 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.829 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.829 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.826 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.820 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.815 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.800 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.792 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.789 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.763 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.736 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.730 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.699 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.693 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.683 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.682 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.662 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.585 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.583 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.575 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.570 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.564 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.552 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.549 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.532 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.512 ns  ; Controle:Controle|ALUSrcA               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.470 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.459 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.453 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.453 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.451 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.430 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.421 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.410 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.401 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.398 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.361 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.338 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.320 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.315 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.298 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.291 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.279 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.271 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.261 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.242 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.207 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.201 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.188 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.181 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.165 ns  ; Controle:Controle|ALUSrcA               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.150 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.127 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.124 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.121 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.109 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.104 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.084 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.075 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.054 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.050 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.042 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.035 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.034 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.028 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.022 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.021 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.002 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.002 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.998 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.982 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.937 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.924 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.921 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.903 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.900 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.898 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.895 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.888 ns  ; Registrador:A|Saida[0]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.868 ns  ; Registrador:A|Saida[0]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.866 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.846 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.834 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.826 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.822 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.805 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.802 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.799 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.798 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.789 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.787 ns  ; Controle:Controle|ALUSrcA               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.765 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.758 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.748 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.737 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.728 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.728 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.720 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.708 ns  ; Registrador:PC|Saida[1]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.700 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.696 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.688 ns  ; Registrador:PC|Saida[1]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.686 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.685 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.676 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.675 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.670 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.659 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.652 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.650 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.639 ns  ; Registrador:A|Saida[1]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.635 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.632 ns  ; Registrador:PC|Saida[0]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.626 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.619 ns  ; Registrador:A|Saida[1]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.615 ns  ; Controle:Controle|ALUSrcA               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.596 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.593 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.578 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.577 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.573 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.546 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.522 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.521 ns  ; Registrador:A|Saida[0]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.513 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.504 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.502 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.498 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.488 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.479 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.476 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.475 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.472 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.472 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.467 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.467 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.456 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.455 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.441 ns  ; Registrador:PC|Saida[5]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.421 ns  ; Registrador:PC|Saida[5]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.410 ns  ; Registrador:PC|Saida[3]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.410 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.392 ns  ; Registrador:A|Saida[5]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.390 ns  ; Registrador:PC|Saida[3]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.382 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.381 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.377 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.376 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.374 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.372 ns  ; Registrador:A|Saida[5]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.370 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.367 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.359 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.353 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.348 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.341 ns  ; Registrador:PC|Saida[1]                 ; AluResult[27] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                  ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+
; N/A           ; None        ; 0.212 ns  ; reset ; multiplier:multiplier|cicloAtual[1] ; clock    ;
; N/A           ; None        ; 0.106 ns  ; reset ; multiplier:multiplier|cicloAtual[3] ; clock    ;
; N/A           ; None        ; 0.011 ns  ; reset ; multiplier:multiplier|cicloAtual[2] ; clock    ;
; N/A           ; None        ; 0.010 ns  ; reset ; multiplier:multiplier|cicloAtual[4] ; clock    ;
; N/A           ; None        ; -0.258 ns ; reset ; multiplier:multiplier|cicloAtual[5] ; clock    ;
; N/A           ; None        ; -0.528 ns ; reset ; multiplier:multiplier|fim           ; clock    ;
; N/A           ; None        ; -0.528 ns ; reset ; multiplier:multiplier|cicloAtual[0] ; clock    ;
; N/A           ; None        ; -2.415 ns ; reset ; divisor:divisor|fim                 ; clock    ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 24 20:18:54 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[2]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
Info: Clock "clock" has Internal fmax of 64.31 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" and destination register "MuxRegData:MuxRegData|MuxRegDataOut[0]" (period= 15.55 ns)
    Info: + Longest register to register delay is 7.094 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X22_Y18_N4; Fanout = 4; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.216 ns) + CELL(0.053 ns) = 0.647 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[1]~8'
        Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 0.912 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[1]~1DUPLICATE'
        Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 1.184 ns; Loc. = LCCOMB_X22_Y18_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~53'
        Info: 6: + IC(0.220 ns) + CELL(0.053 ns) = 1.457 ns; Loc. = LCCOMB_X22_Y18_N12; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~49'
        Info: 7: + IC(0.374 ns) + CELL(0.053 ns) = 1.884 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[7]~45'
        Info: 8: + IC(0.312 ns) + CELL(0.053 ns) = 2.249 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~41'
        Info: 9: + IC(0.235 ns) + CELL(0.053 ns) = 2.537 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~37'
        Info: 10: + IC(0.322 ns) + CELL(0.053 ns) = 2.912 ns; Loc. = LCCOMB_X23_Y18_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~33'
        Info: 11: + IC(0.577 ns) + CELL(0.053 ns) = 3.542 ns; Loc. = LCCOMB_X18_Y18_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~29'
        Info: 12: + IC(0.216 ns) + CELL(0.053 ns) = 3.811 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~25'
        Info: 13: + IC(0.223 ns) + CELL(0.053 ns) = 4.087 ns; Loc. = LCCOMB_X18_Y18_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[19]~21'
        Info: 14: + IC(0.378 ns) + CELL(0.053 ns) = 4.518 ns; Loc. = LCCOMB_X18_Y18_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[21]~17'
        Info: 15: + IC(0.318 ns) + CELL(0.053 ns) = 4.889 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~13'
        Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 5.157 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~9'
        Info: 17: + IC(0.314 ns) + CELL(0.053 ns) = 5.524 ns; Loc. = LCCOMB_X17_Y18_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~4'
        Info: 18: + IC(0.277 ns) + CELL(0.366 ns) = 6.167 ns; Loc. = LCCOMB_X17_Y18_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[29]~5'
        Info: 19: + IC(0.235 ns) + CELL(0.053 ns) = 6.455 ns; Loc. = LCCOMB_X17_Y18_N22; Fanout = 12; COMB Node = 'Ula32:Alu|carry_temp[30]~6'
        Info: 20: + IC(0.228 ns) + CELL(0.154 ns) = 6.837 ns; Loc. = LCCOMB_X17_Y18_N30; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData|Mux0~0'
        Info: 21: + IC(0.204 ns) + CELL(0.053 ns) = 7.094 ns; Loc. = LCCOMB_X17_Y18_N2; Fanout = 33; REG Node = 'MuxRegData:MuxRegData|MuxRegDataOut[0]'
        Info: Total cell delay = 1.474 ns ( 20.78 % )
        Info: Total interconnect delay = 5.620 ns ( 79.22 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "clock" to destination register is 6.156 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.109 ns) + CELL(0.712 ns) = 2.675 ns; Loc. = LCFF_X5_Y13_N1; Fanout = 5; REG Node = 'Controle:Controle|RegData[1]'
            Info: 3: + IC(0.785 ns) + CELL(0.053 ns) = 3.513 ns; Loc. = LCCOMB_X10_Y14_N18; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData|Mux32~0'
            Info: 4: + IC(1.508 ns) + CELL(0.000 ns) = 5.021 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxRegData:MuxRegData|Mux32~0clkctrl'
            Info: 5: + IC(0.907 ns) + CELL(0.228 ns) = 6.156 ns; Loc. = LCCOMB_X17_Y18_N2; Fanout = 33; REG Node = 'MuxRegData:MuxRegData|MuxRegDataOut[0]'
            Info: Total cell delay = 1.847 ns ( 30.00 % )
            Info: Total interconnect delay = 4.309 ns ( 70.00 % )
        Info: - Longest clock path from clock "clock" to source register is 6.154 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.025 ns) + CELL(0.712 ns) = 2.591 ns; Loc. = LCFF_X9_Y10_N13; Fanout = 34; REG Node = 'Controle:Controle|ALUSrcB[0]'
            Info: 3: + IC(0.500 ns) + CELL(0.225 ns) = 3.316 ns; Loc. = LCCOMB_X11_Y10_N24; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.895 ns) + CELL(0.000 ns) = 5.211 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.890 ns) + CELL(0.053 ns) = 6.154 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
            Info: Total cell delay = 1.844 ns ( 29.96 % )
            Info: Total interconnect delay = 4.310 ns ( 70.04 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.683 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:A|Saida[3]" and destination pin or register "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" for clock "clock" (Hold time is 3.008 ns)
    Info: + Largest clock skew is 4.051 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.514 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.025 ns) + CELL(0.712 ns) = 2.591 ns; Loc. = LCFF_X9_Y10_N21; Fanout = 12; REG Node = 'Controle:Controle|PCSource[1]'
            Info: 3: + IC(0.638 ns) + CELL(0.228 ns) = 3.457 ns; Loc. = LCCOMB_X10_Y11_N28; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource|Mux32~0'
            Info: 4: + IC(1.925 ns) + CELL(0.000 ns) = 5.382 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'MuxPCSource:MuxPCSource|Mux32~0clkctrl'
            Info: 5: + IC(0.907 ns) + CELL(0.225 ns) = 6.514 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 1; REG Node = 'MuxPCSource:MuxPCSource|MuxPCSourceOut[3]'
            Info: Total cell delay = 2.019 ns ( 30.99 % )
            Info: Total interconnect delay = 4.495 ns ( 69.01 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1344; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X14_Y14_N9; Fanout = 4; REG Node = 'Registrador:A|Saida[3]'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.949 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N9; Fanout = 4; REG Node = 'Registrador:A|Saida[3]'
        Info: 2: + IC(0.254 ns) + CELL(0.228 ns) = 0.482 ns; Loc. = LCCOMB_X14_Y14_N28; Fanout = 1; COMB Node = 'MuxPCSource:MuxPCSource|Mux3~1'
        Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 0.949 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 1; REG Node = 'MuxPCSource:MuxPCSource|MuxPCSourceOut[3]'
        Info: Total cell delay = 0.456 ns ( 48.05 % )
        Info: Total interconnect delay = 0.493 ns ( 51.95 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "divisor:divisor|fim" (data pin = "reset", clock pin = "clock") is 2.654 ns
    Info: + Longest pin to register delay is 5.049 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 12; PIN Node = 'reset'
        Info: 2: + IC(3.967 ns) + CELL(0.053 ns) = 4.894 ns; Loc. = LCCOMB_X7_Y14_N6; Fanout = 1; COMB Node = 'divisor:divisor|fim~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.049 ns; Loc. = LCFF_X7_Y14_N7; Fanout = 6; REG Node = 'divisor:divisor|fim'
        Info: Total cell delay = 1.082 ns ( 21.43 % )
        Info: Total interconnect delay = 3.967 ns ( 78.57 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1344; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X7_Y14_N7; Fanout = 6; REG Node = 'divisor:divisor|fim'
        Info: Total cell delay = 1.472 ns ( 59.24 % )
        Info: Total interconnect delay = 1.013 ns ( 40.76 % )
Info: tco from clock "clock" to destination pin "AluResult[31]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is 16.957 ns
    Info: + Longest clock path from clock "clock" to source register is 6.154 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(1.025 ns) + CELL(0.712 ns) = 2.591 ns; Loc. = LCFF_X9_Y10_N13; Fanout = 34; REG Node = 'Controle:Controle|ALUSrcB[0]'
        Info: 3: + IC(0.500 ns) + CELL(0.225 ns) = 3.316 ns; Loc. = LCCOMB_X11_Y10_N24; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.895 ns) + CELL(0.000 ns) = 5.211 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.890 ns) + CELL(0.053 ns) = 6.154 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: Total cell delay = 1.844 ns ( 29.96 % )
        Info: Total interconnect delay = 4.310 ns ( 70.04 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.803 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X22_Y18_N4; Fanout = 4; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.216 ns) + CELL(0.053 ns) = 0.647 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[1]~8'
        Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 0.912 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[1]~1DUPLICATE'
        Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 1.184 ns; Loc. = LCCOMB_X22_Y18_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~53'
        Info: 6: + IC(0.220 ns) + CELL(0.053 ns) = 1.457 ns; Loc. = LCCOMB_X22_Y18_N12; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~49'
        Info: 7: + IC(0.374 ns) + CELL(0.053 ns) = 1.884 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[7]~45'
        Info: 8: + IC(0.312 ns) + CELL(0.053 ns) = 2.249 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~41'
        Info: 9: + IC(0.235 ns) + CELL(0.053 ns) = 2.537 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~37'
        Info: 10: + IC(0.322 ns) + CELL(0.053 ns) = 2.912 ns; Loc. = LCCOMB_X23_Y18_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~33'
        Info: 11: + IC(0.577 ns) + CELL(0.053 ns) = 3.542 ns; Loc. = LCCOMB_X18_Y18_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~29'
        Info: 12: + IC(0.216 ns) + CELL(0.053 ns) = 3.811 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~25'
        Info: 13: + IC(0.223 ns) + CELL(0.053 ns) = 4.087 ns; Loc. = LCCOMB_X18_Y18_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[19]~21'
        Info: 14: + IC(0.378 ns) + CELL(0.053 ns) = 4.518 ns; Loc. = LCCOMB_X18_Y18_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[21]~17'
        Info: 15: + IC(0.318 ns) + CELL(0.053 ns) = 4.889 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~13'
        Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 5.157 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~9'
        Info: 17: + IC(0.314 ns) + CELL(0.053 ns) = 5.524 ns; Loc. = LCCOMB_X17_Y18_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~4'
        Info: 18: + IC(0.277 ns) + CELL(0.366 ns) = 6.167 ns; Loc. = LCCOMB_X17_Y18_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[29]~5'
        Info: 19: + IC(0.599 ns) + CELL(0.053 ns) = 6.819 ns; Loc. = LCCOMB_X17_Y17_N28; Fanout = 3; COMB Node = 'Ula32:Alu|Mux0~1'
        Info: 20: + IC(1.860 ns) + CELL(2.124 ns) = 10.803 ns; Loc. = PIN_L20; Fanout = 0; PIN Node = 'AluResult[31]'
        Info: Total cell delay = 3.391 ns ( 31.39 % )
        Info: Total interconnect delay = 7.412 ns ( 68.61 % )
Info: th for register "multiplier:multiplier|cicloAtual[1]" (data pin = "reset", clock pin = "clock") is 0.212 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1344; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X3_Y15_N3; Fanout = 7; REG Node = 'multiplier:multiplier|cicloAtual[1]'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.410 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 12; PIN Node = 'reset'
        Info: 2: + IC(1.024 ns) + CELL(0.357 ns) = 2.255 ns; Loc. = LCCOMB_X3_Y15_N2; Fanout = 1; COMB Node = 'multiplier:multiplier|cicloAtual~1'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.410 ns; Loc. = LCFF_X3_Y15_N3; Fanout = 7; REG Node = 'multiplier:multiplier|cicloAtual[1]'
        Info: Total cell delay = 1.386 ns ( 57.51 % )
        Info: Total interconnect delay = 1.024 ns ( 42.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Wed Mar 24 20:18:55 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


