|board
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RS <= LCD_Display:inst10.LCD_RS
CLOCK_50 => LCD_Display:inst10.clk_48Mhz
CLOCK_50 => clk_div:inst.clock_50Mhz
CLOCK_50 => onepulse:inst2.clock
SW[16] => SingleCycle:inst7.Data_Select
KEY[0] => inst27.IN0
KEY[1] => debounce:inst1.pb
SW[17] => 21mux:inst3.S
SW[14] => 21mux:inst5.S
SW[4] => SingleCycle:inst7.Data_Add[4]
SW[4] => dec_7seg:inst15.hex_digit[0]
SW[3] => SingleCycle:inst7.Data_Add[3]
SW[3] => dec_7seg:inst9.hex_digit[3]
SW[2] => SingleCycle:inst7.Data_Add[2]
SW[2] => dec_7seg:inst9.hex_digit[2]
SW[1] => SingleCycle:inst7.Data_Add[1]
SW[1] => dec_7seg:inst9.hex_digit[1]
SW[0] => SingleCycle:inst7.Data_Add[0]
SW[0] => dec_7seg:inst9.hex_digit[0]
SW[5] => 2x32Mux:inst8.SEL_in
LCD_EN <= LCD_Display:inst10.LCD_E
LCD_RW <= LCD_Display:inst10.LCD_RW
HEX0[0] <= dec_7seg:inst20.segment_a
HEX0[1] <= dec_7seg:inst20.segment_b
HEX0[2] <= dec_7seg:inst20.segment_c
HEX0[3] <= dec_7seg:inst20.segment_d
HEX0[4] <= dec_7seg:inst20.segment_e
HEX0[5] <= dec_7seg:inst20.segment_f
HEX0[6] <= dec_7seg:inst20.segment_g
HEX1[0] <= dec_7seg:inst19.segment_a
HEX1[1] <= dec_7seg:inst19.segment_b
HEX1[2] <= dec_7seg:inst19.segment_c
HEX1[3] <= dec_7seg:inst19.segment_d
HEX1[4] <= dec_7seg:inst19.segment_e
HEX1[5] <= dec_7seg:inst19.segment_f
HEX1[6] <= dec_7seg:inst19.segment_g
HEX2[0] <= dec_7seg:inst14.segment_a
HEX2[1] <= dec_7seg:inst14.segment_b
HEX2[2] <= dec_7seg:inst14.segment_c
HEX2[3] <= dec_7seg:inst14.segment_d
HEX2[4] <= dec_7seg:inst14.segment_e
HEX2[5] <= dec_7seg:inst14.segment_f
HEX2[6] <= dec_7seg:inst14.segment_g
HEX3[0] <= dec_7seg:inst13.segment_a
HEX3[1] <= dec_7seg:inst13.segment_b
HEX3[2] <= dec_7seg:inst13.segment_c
HEX3[3] <= dec_7seg:inst13.segment_d
HEX3[4] <= dec_7seg:inst13.segment_e
HEX3[5] <= dec_7seg:inst13.segment_f
HEX3[6] <= dec_7seg:inst13.segment_g
HEX4[0] <= dec_7seg:inst12.segment_a
HEX4[1] <= dec_7seg:inst12.segment_b
HEX4[2] <= dec_7seg:inst12.segment_c
HEX4[3] <= dec_7seg:inst12.segment_d
HEX4[4] <= dec_7seg:inst12.segment_e
HEX4[5] <= dec_7seg:inst12.segment_f
HEX4[6] <= dec_7seg:inst12.segment_g
HEX5[0] <= dec_7seg:inst11.segment_a
HEX5[1] <= dec_7seg:inst11.segment_b
HEX5[2] <= dec_7seg:inst11.segment_c
HEX5[3] <= dec_7seg:inst11.segment_d
HEX5[4] <= dec_7seg:inst11.segment_e
HEX5[5] <= dec_7seg:inst11.segment_f
HEX5[6] <= dec_7seg:inst11.segment_g
HEX6[0] <= dec_7seg:inst9.segment_a
HEX6[1] <= dec_7seg:inst9.segment_b
HEX6[2] <= dec_7seg:inst9.segment_c
HEX6[3] <= dec_7seg:inst9.segment_d
HEX6[4] <= dec_7seg:inst9.segment_e
HEX6[5] <= dec_7seg:inst9.segment_f
HEX6[6] <= dec_7seg:inst9.segment_g
HEX7[0] <= dec_7seg:inst15.segment_a
HEX7[1] <= dec_7seg:inst15.segment_b
HEX7[2] <= dec_7seg:inst15.segment_c
HEX7[3] <= dec_7seg:inst15.segment_d
HEX7[4] <= dec_7seg:inst15.segment_e
HEX7[5] <= dec_7seg:inst15.segment_f
HEX7[6] <= dec_7seg:inst15.segment_g
LCD_DATA[0] <= LCD_Display:inst10.DATA_BUS[0]
LCD_DATA[1] <= LCD_Display:inst10.DATA_BUS[1]
LCD_DATA[2] <= LCD_Display:inst10.DATA_BUS[2]
LCD_DATA[3] <= LCD_Display:inst10.DATA_BUS[3]
LCD_DATA[4] <= LCD_Display:inst10.DATA_BUS[4]
LCD_DATA[5] <= LCD_Display:inst10.DATA_BUS[5]
LCD_DATA[6] <= LCD_Display:inst10.DATA_BUS[6]
LCD_DATA[7] <= LCD_Display:inst10.DATA_BUS[7]
LEDG[0] <= reset.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= LEDS[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDS[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDS[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDS[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDS[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDS[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDS[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDS[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDS[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDS[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDS[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDS[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDS[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDS[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDS[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDS[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= LEDS[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LEDS[17].DB_MAX_OUTPUT_PORT_TYPE


|board|LCD_Display:inst10
reset => CLK_COUNT_400HZ~20.OUTPUTSELECT
reset => CLK_COUNT_400HZ~21.OUTPUTSELECT
reset => CLK_COUNT_400HZ~22.OUTPUTSELECT
reset => CLK_COUNT_400HZ~23.OUTPUTSELECT
reset => CLK_COUNT_400HZ~24.OUTPUTSELECT
reset => CLK_COUNT_400HZ~25.OUTPUTSELECT
reset => CLK_COUNT_400HZ~26.OUTPUTSELECT
reset => CLK_COUNT_400HZ~27.OUTPUTSELECT
reset => CLK_COUNT_400HZ~28.OUTPUTSELECT
reset => CLK_COUNT_400HZ~29.OUTPUTSELECT
reset => CLK_COUNT_400HZ~30.OUTPUTSELECT
reset => CLK_COUNT_400HZ~31.OUTPUTSELECT
reset => CLK_COUNT_400HZ~32.OUTPUTSELECT
reset => CLK_COUNT_400HZ~33.OUTPUTSELECT
reset => CLK_COUNT_400HZ~34.OUTPUTSELECT
reset => CLK_COUNT_400HZ~35.OUTPUTSELECT
reset => CLK_COUNT_400HZ~36.OUTPUTSELECT
reset => CLK_COUNT_400HZ~37.OUTPUTSELECT
reset => CLK_COUNT_400HZ~38.OUTPUTSELECT
reset => CLK_COUNT_400HZ~39.OUTPUTSELECT
reset => CLK_400HZ_Enable~0.OUTPUTSELECT
reset => DATA_BUS_VALUE[7].ACLR
reset => DATA_BUS_VALUE[6].ACLR
reset => DATA_BUS_VALUE[5].PRESET
reset => DATA_BUS_VALUE[4].PRESET
reset => DATA_BUS_VALUE[3].PRESET
reset => DATA_BUS_VALUE[2].ACLR
reset => DATA_BUS_VALUE[1].ACLR
reset => DATA_BUS_VALUE[0].ACLR
reset => LCD_E~reg0.PRESET
reset => LCD_RS~reg0.ACLR
reset => LCD_RW_INT.PRESET
reset => CHAR_COUNT[0].ENA
reset => CHAR_COUNT[4].ENA
reset => CHAR_COUNT[3].ENA
reset => CHAR_COUNT[2].ENA
reset => CHAR_COUNT[1].ENA
clk_48Mhz => CLK_COUNT_400HZ[19].CLK
clk_48Mhz => CLK_COUNT_400HZ[18].CLK
clk_48Mhz => CLK_COUNT_400HZ[17].CLK
clk_48Mhz => CLK_COUNT_400HZ[16].CLK
clk_48Mhz => CLK_COUNT_400HZ[15].CLK
clk_48Mhz => CLK_COUNT_400HZ[14].CLK
clk_48Mhz => CLK_COUNT_400HZ[13].CLK
clk_48Mhz => CLK_COUNT_400HZ[12].CLK
clk_48Mhz => CLK_COUNT_400HZ[11].CLK
clk_48Mhz => CLK_COUNT_400HZ[10].CLK
clk_48Mhz => CLK_COUNT_400HZ[9].CLK
clk_48Mhz => CLK_COUNT_400HZ[8].CLK
clk_48Mhz => CLK_COUNT_400HZ[7].CLK
clk_48Mhz => CLK_COUNT_400HZ[6].CLK
clk_48Mhz => CLK_COUNT_400HZ[5].CLK
clk_48Mhz => CLK_COUNT_400HZ[4].CLK
clk_48Mhz => CLK_COUNT_400HZ[3].CLK
clk_48Mhz => CLK_COUNT_400HZ[2].CLK
clk_48Mhz => CLK_COUNT_400HZ[1].CLK
clk_48Mhz => CLK_COUNT_400HZ[0].CLK
clk_48Mhz => CLK_400HZ_Enable.CLK
clk_48Mhz => DATA_BUS_VALUE[7].CLK
clk_48Mhz => DATA_BUS_VALUE[6].CLK
clk_48Mhz => DATA_BUS_VALUE[5].CLK
clk_48Mhz => DATA_BUS_VALUE[4].CLK
clk_48Mhz => DATA_BUS_VALUE[3].CLK
clk_48Mhz => DATA_BUS_VALUE[2].CLK
clk_48Mhz => DATA_BUS_VALUE[1].CLK
clk_48Mhz => DATA_BUS_VALUE[0].CLK
clk_48Mhz => LCD_E~reg0.CLK
clk_48Mhz => LCD_RS~reg0.CLK
clk_48Mhz => LCD_RW_INT.CLK
clk_48Mhz => CHAR_COUNT[4].CLK
clk_48Mhz => CHAR_COUNT[3].CLK
clk_48Mhz => CHAR_COUNT[2].CLK
clk_48Mhz => CHAR_COUNT[1].CLK
clk_48Mhz => CHAR_COUNT[0].CLK
Hex_Display_Data[0] => Mux6.IN23
Hex_Display_Data[1] => Mux5.IN23
Hex_Display_Data[2] => Mux4.IN23
Hex_Display_Data[3] => Mux3.IN23
Hex_Display_Data[4] => Mux6.IN22
Hex_Display_Data[5] => Mux5.IN22
Hex_Display_Data[6] => Mux4.IN22
Hex_Display_Data[7] => Mux3.IN22
Hex_Display_Data[8] => Mux6.IN21
Hex_Display_Data[9] => Mux5.IN21
Hex_Display_Data[10] => Mux4.IN21
Hex_Display_Data[11] => Mux3.IN21
Hex_Display_Data[12] => Mux6.IN20
Hex_Display_Data[13] => Mux5.IN20
Hex_Display_Data[14] => Mux4.IN20
Hex_Display_Data[15] => Mux3.IN20
Hex_Display_Data[16] => Mux6.IN19
Hex_Display_Data[17] => Mux5.IN19
Hex_Display_Data[18] => Mux4.IN19
Hex_Display_Data[19] => Mux3.IN19
Hex_Display_Data[20] => Mux6.IN18
Hex_Display_Data[21] => Mux5.IN18
Hex_Display_Data[22] => Mux4.IN18
Hex_Display_Data[23] => Mux3.IN18
Hex_Display_Data[24] => Mux6.IN17
Hex_Display_Data[25] => Mux5.IN17
Hex_Display_Data[26] => Mux4.IN17
Hex_Display_Data[27] => Mux3.IN17
Hex_Display_Data[28] => Mux6.IN16
Hex_Display_Data[29] => Mux5.IN16
Hex_Display_Data[30] => Mux4.IN16
Hex_Display_Data[31] => Mux3.IN16
Hex_Display_Data[32] => Mux6.IN31
Hex_Display_Data[33] => Mux5.IN31
Hex_Display_Data[34] => Mux4.IN31
Hex_Display_Data[35] => Mux3.IN31
Hex_Display_Data[36] => Mux6.IN30
Hex_Display_Data[37] => Mux5.IN30
Hex_Display_Data[38] => Mux4.IN30
Hex_Display_Data[39] => Mux3.IN30
Hex_Display_Data[40] => Mux6.IN29
Hex_Display_Data[41] => Mux5.IN29
Hex_Display_Data[42] => Mux4.IN29
Hex_Display_Data[43] => Mux3.IN29
Hex_Display_Data[44] => Mux6.IN28
Hex_Display_Data[45] => Mux5.IN28
Hex_Display_Data[46] => Mux4.IN28
Hex_Display_Data[47] => Mux3.IN28
Hex_Display_Data[48] => Mux6.IN27
Hex_Display_Data[49] => Mux5.IN27
Hex_Display_Data[50] => Mux4.IN27
Hex_Display_Data[51] => Mux3.IN27
Hex_Display_Data[52] => Mux6.IN26
Hex_Display_Data[53] => Mux5.IN26
Hex_Display_Data[54] => Mux4.IN26
Hex_Display_Data[55] => Mux3.IN26
Hex_Display_Data[56] => Mux6.IN25
Hex_Display_Data[57] => Mux5.IN25
Hex_Display_Data[58] => Mux4.IN25
Hex_Display_Data[59] => Mux3.IN25
Hex_Display_Data[60] => Mux6.IN24
Hex_Display_Data[61] => Mux5.IN24
Hex_Display_Data[62] => Mux4.IN24
Hex_Display_Data[63] => Mux3.IN24
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW_INT.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[0] <= DATA_BUS[0]~0
DATA_BUS[1] <= DATA_BUS[1]~1
DATA_BUS[2] <= DATA_BUS[2]~2
DATA_BUS[3] <= DATA_BUS[3]~3
DATA_BUS[4] <= DATA_BUS[4]~4
DATA_BUS[5] <= DATA_BUS[5]~5
DATA_BUS[6] <= DATA_BUS[6]~6
DATA_BUS[7] <= DATA_BUS[7]~7


|board|SingleCycle:inst7
zero <= SCALUJ:inst4.Zero
ALUSrc <= SCControlJ2:inst2.ALUSrc
Instruction[0] <= Ifetch:inst.Instruction[0]
Instruction[1] <= Ifetch:inst.Instruction[1]
Instruction[2] <= Ifetch:inst.Instruction[2]
Instruction[3] <= Ifetch:inst.Instruction[3]
Instruction[4] <= Ifetch:inst.Instruction[4]
Instruction[5] <= Ifetch:inst.Instruction[5]
Instruction[6] <= Ifetch:inst.Instruction[6]
Instruction[7] <= Ifetch:inst.Instruction[7]
Instruction[8] <= Ifetch:inst.Instruction[8]
Instruction[9] <= Ifetch:inst.Instruction[9]
Instruction[10] <= Ifetch:inst.Instruction[10]
Instruction[11] <= Ifetch:inst.Instruction[11]
Instruction[12] <= Ifetch:inst.Instruction[12]
Instruction[13] <= Ifetch:inst.Instruction[13]
Instruction[14] <= Ifetch:inst.Instruction[14]
Instruction[15] <= Ifetch:inst.Instruction[15]
Instruction[16] <= Ifetch:inst.Instruction[16]
Instruction[17] <= Ifetch:inst.Instruction[17]
Instruction[18] <= Ifetch:inst.Instruction[18]
Instruction[19] <= Ifetch:inst.Instruction[19]
Instruction[20] <= Ifetch:inst.Instruction[20]
Instruction[21] <= Ifetch:inst.Instruction[21]
Instruction[22] <= Ifetch:inst.Instruction[22]
Instruction[23] <= Ifetch:inst.Instruction[23]
Instruction[24] <= Ifetch:inst.Instruction[24]
Instruction[25] <= Ifetch:inst.Instruction[25]
Instruction[26] <= Ifetch:inst.Instruction[26]
Instruction[27] <= Ifetch:inst.Instruction[27]
Instruction[28] <= Ifetch:inst.Instruction[28]
Instruction[29] <= Ifetch:inst.Instruction[29]
Instruction[30] <= Ifetch:inst.Instruction[30]
Instruction[31] <= Ifetch:inst.Instruction[31]
branch <= SCControlJ2:inst2.branch
CLOCK => Ifetch:inst.clock
CLOCK => IdecodeJ:inst6.clock
CLOCK => dmemory:inst5.clock
RESET => Ifetch:inst.reset
RESET => IdecodeJ:inst6.reset
RESET => dmemory:inst5.reset
PCSrc <= SCControlJ2:inst2.PCSrc
jump <= SCControlJ2:inst2.jump
ALUOut[0] <= SCALUJ:inst4.DataOut[0]
ALUOut[1] <= SCALUJ:inst4.DataOut[1]
ALUOut[2] <= SCALUJ:inst4.DataOut[2]
ALUOut[3] <= SCALUJ:inst4.DataOut[3]
ALUOut[4] <= SCALUJ:inst4.DataOut[4]
ALUOut[5] <= SCALUJ:inst4.DataOut[5]
ALUOut[6] <= SCALUJ:inst4.DataOut[6]
ALUOut[7] <= SCALUJ:inst4.DataOut[7]
ALUOut[8] <= SCALUJ:inst4.DataOut[8]
ALUOut[9] <= SCALUJ:inst4.DataOut[9]
ALUOut[10] <= SCALUJ:inst4.DataOut[10]
ALUOut[11] <= SCALUJ:inst4.DataOut[11]
ALUOut[12] <= SCALUJ:inst4.DataOut[12]
ALUOut[13] <= SCALUJ:inst4.DataOut[13]
ALUOut[14] <= SCALUJ:inst4.DataOut[14]
ALUOut[15] <= SCALUJ:inst4.DataOut[15]
ALUOut[16] <= SCALUJ:inst4.DataOut[16]
ALUOut[17] <= SCALUJ:inst4.DataOut[17]
ALUOut[18] <= SCALUJ:inst4.DataOut[18]
ALUOut[19] <= SCALUJ:inst4.DataOut[19]
ALUOut[20] <= SCALUJ:inst4.DataOut[20]
ALUOut[21] <= SCALUJ:inst4.DataOut[21]
ALUOut[22] <= SCALUJ:inst4.DataOut[22]
ALUOut[23] <= SCALUJ:inst4.DataOut[23]
ALUOut[24] <= SCALUJ:inst4.DataOut[24]
ALUOut[25] <= SCALUJ:inst4.DataOut[25]
ALUOut[26] <= SCALUJ:inst4.DataOut[26]
ALUOut[27] <= SCALUJ:inst4.DataOut[27]
ALUOut[28] <= SCALUJ:inst4.DataOut[28]
ALUOut[29] <= SCALUJ:inst4.DataOut[29]
ALUOut[30] <= SCALUJ:inst4.DataOut[30]
ALUOut[31] <= SCALUJ:inst4.DataOut[31]
sign_extend[0] <= IdecodeJ:inst6.Sign_extend[0]
sign_extend[1] <= IdecodeJ:inst6.Sign_extend[1]
sign_extend[2] <= IdecodeJ:inst6.Sign_extend[2]
sign_extend[3] <= IdecodeJ:inst6.Sign_extend[3]
sign_extend[4] <= IdecodeJ:inst6.Sign_extend[4]
sign_extend[5] <= IdecodeJ:inst6.Sign_extend[5]
sign_extend[6] <= IdecodeJ:inst6.Sign_extend[6]
sign_extend[7] <= IdecodeJ:inst6.Sign_extend[7]
sign_extend[8] <= IdecodeJ:inst6.Sign_extend[8]
sign_extend[9] <= IdecodeJ:inst6.Sign_extend[9]
sign_extend[10] <= IdecodeJ:inst6.Sign_extend[10]
sign_extend[11] <= IdecodeJ:inst6.Sign_extend[11]
sign_extend[12] <= IdecodeJ:inst6.Sign_extend[12]
sign_extend[13] <= IdecodeJ:inst6.Sign_extend[13]
sign_extend[14] <= IdecodeJ:inst6.Sign_extend[14]
sign_extend[15] <= IdecodeJ:inst6.Sign_extend[15]
sign_extend[16] <= IdecodeJ:inst6.Sign_extend[16]
sign_extend[17] <= IdecodeJ:inst6.Sign_extend[17]
sign_extend[18] <= IdecodeJ:inst6.Sign_extend[18]
sign_extend[19] <= IdecodeJ:inst6.Sign_extend[19]
sign_extend[20] <= IdecodeJ:inst6.Sign_extend[20]
sign_extend[21] <= IdecodeJ:inst6.Sign_extend[21]
sign_extend[22] <= IdecodeJ:inst6.Sign_extend[22]
sign_extend[23] <= IdecodeJ:inst6.Sign_extend[23]
sign_extend[24] <= IdecodeJ:inst6.Sign_extend[24]
sign_extend[25] <= IdecodeJ:inst6.Sign_extend[25]
sign_extend[26] <= IdecodeJ:inst6.Sign_extend[26]
sign_extend[27] <= IdecodeJ:inst6.Sign_extend[27]
sign_extend[28] <= IdecodeJ:inst6.Sign_extend[28]
sign_extend[29] <= IdecodeJ:inst6.Sign_extend[29]
sign_extend[30] <= IdecodeJ:inst6.Sign_extend[30]
sign_extend[31] <= IdecodeJ:inst6.Sign_extend[31]
RegWrite <= SCControlJ2:inst2.RegWrite
MemtoReg <= SCControlJ2:inst2.MemtoReg
RegDst <= SCControlJ2:inst2.RegDst
MemRead <= SCControlJ2:inst2.MemRead
MemWrite <= SCControlJ2:inst2.MemWrite
Data_Add[0] => dmemory:inst5.Mem_Sel[0]
Data_Add[0] => IdecodeJ:inst6.Reg_Sel[0]
Data_Add[1] => dmemory:inst5.Mem_Sel[1]
Data_Add[1] => IdecodeJ:inst6.Reg_Sel[1]
Data_Add[2] => dmemory:inst5.Mem_Sel[2]
Data_Add[2] => IdecodeJ:inst6.Reg_Sel[2]
Data_Add[3] => dmemory:inst5.Mem_Sel[3]
Data_Add[3] => IdecodeJ:inst6.Reg_Sel[3]
Data_Add[4] => dmemory:inst5.Mem_Sel[4]
Data_Add[4] => IdecodeJ:inst6.Reg_Sel[4]
ALUOP[0] <= SCControlJ2:inst2.ALUOp[0]
ALUOP[1] <= SCControlJ2:inst2.ALUOp[1]
ALUOP[2] <= SCControlJ2:inst2.ALUOp[2]
ALUOP[3] <= SCControlJ2:inst2.ALUOp[3]
done <= Ifetch:inst.done[0]
ALUimm[0] <= IdecodeJ:inst6.Sign_extend[0]
ALUimm[1] <= IdecodeJ:inst6.Sign_extend[1]
ALUimm[2] <= IdecodeJ:inst6.Sign_extend[2]
ALUimm[3] <= IdecodeJ:inst6.Sign_extend[3]
ALUimm[4] <= IdecodeJ:inst6.Sign_extend[4]
ALUimm[5] <= IdecodeJ:inst6.Sign_extend[5]
ALUimm[6] <= IdecodeJ:inst6.Sign_extend[6]
ALUimm[7] <= IdecodeJ:inst6.Sign_extend[7]
ALUimm[8] <= IdecodeJ:inst6.Sign_extend[8]
ALUimm[9] <= IdecodeJ:inst6.Sign_extend[9]
ALUimm[10] <= IdecodeJ:inst6.Sign_extend[10]
ALUimm[11] <= IdecodeJ:inst6.Sign_extend[11]
ALUimm[12] <= IdecodeJ:inst6.Sign_extend[12]
ALUimm[13] <= IdecodeJ:inst6.Sign_extend[13]
ALUimm[14] <= IdecodeJ:inst6.Sign_extend[14]
ALUimm[15] <= IdecodeJ:inst6.Sign_extend[15]
ALUimm[16] <= IdecodeJ:inst6.Sign_extend[16]
ALUimm[17] <= IdecodeJ:inst6.Sign_extend[17]
ALUimm[18] <= IdecodeJ:inst6.Sign_extend[18]
ALUimm[19] <= IdecodeJ:inst6.Sign_extend[19]
ALUimm[20] <= IdecodeJ:inst6.Sign_extend[20]
ALUimm[21] <= IdecodeJ:inst6.Sign_extend[21]
ALUimm[22] <= IdecodeJ:inst6.Sign_extend[22]
ALUimm[23] <= IdecodeJ:inst6.Sign_extend[23]
ALUimm[24] <= IdecodeJ:inst6.Sign_extend[24]
ALUimm[25] <= IdecodeJ:inst6.Sign_extend[25]
ALUimm[26] <= IdecodeJ:inst6.Sign_extend[26]
ALUimm[27] <= IdecodeJ:inst6.Sign_extend[27]
ALUimm[28] <= IdecodeJ:inst6.Sign_extend[28]
ALUimm[29] <= IdecodeJ:inst6.Sign_extend[29]
ALUimm[30] <= IdecodeJ:inst6.Sign_extend[30]
ALUimm[31] <= IdecodeJ:inst6.Sign_extend[31]
DATA_OUT[0] <= 2x32Mux:inst8.Y_out[0]
DATA_OUT[1] <= 2x32Mux:inst8.Y_out[1]
DATA_OUT[2] <= 2x32Mux:inst8.Y_out[2]
DATA_OUT[3] <= 2x32Mux:inst8.Y_out[3]
DATA_OUT[4] <= 2x32Mux:inst8.Y_out[4]
DATA_OUT[5] <= 2x32Mux:inst8.Y_out[5]
DATA_OUT[6] <= 2x32Mux:inst8.Y_out[6]
DATA_OUT[7] <= 2x32Mux:inst8.Y_out[7]
DATA_OUT[8] <= 2x32Mux:inst8.Y_out[8]
DATA_OUT[9] <= 2x32Mux:inst8.Y_out[9]
DATA_OUT[10] <= 2x32Mux:inst8.Y_out[10]
DATA_OUT[11] <= 2x32Mux:inst8.Y_out[11]
DATA_OUT[12] <= 2x32Mux:inst8.Y_out[12]
DATA_OUT[13] <= 2x32Mux:inst8.Y_out[13]
DATA_OUT[14] <= 2x32Mux:inst8.Y_out[14]
DATA_OUT[15] <= 2x32Mux:inst8.Y_out[15]
DATA_OUT[16] <= 2x32Mux:inst8.Y_out[16]
DATA_OUT[17] <= 2x32Mux:inst8.Y_out[17]
DATA_OUT[18] <= 2x32Mux:inst8.Y_out[18]
DATA_OUT[19] <= 2x32Mux:inst8.Y_out[19]
DATA_OUT[20] <= 2x32Mux:inst8.Y_out[20]
DATA_OUT[21] <= 2x32Mux:inst8.Y_out[21]
DATA_OUT[22] <= 2x32Mux:inst8.Y_out[22]
DATA_OUT[23] <= 2x32Mux:inst8.Y_out[23]
DATA_OUT[24] <= 2x32Mux:inst8.Y_out[24]
DATA_OUT[25] <= 2x32Mux:inst8.Y_out[25]
DATA_OUT[26] <= 2x32Mux:inst8.Y_out[26]
DATA_OUT[27] <= 2x32Mux:inst8.Y_out[27]
DATA_OUT[28] <= 2x32Mux:inst8.Y_out[28]
DATA_OUT[29] <= 2x32Mux:inst8.Y_out[29]
DATA_OUT[30] <= 2x32Mux:inst8.Y_out[30]
DATA_OUT[31] <= 2x32Mux:inst8.Y_out[31]
Data_Select => 2x32Mux:inst8.SEL_in
JMUX[0] <= 2x8mux:inst1.Y[0]
JMUX[1] <= 2x8mux:inst1.Y[1]
JMUX[2] <= 2x8mux:inst1.Y[2]
JMUX[3] <= 2x8mux:inst1.Y[3]
JMUX[4] <= 2x8mux:inst1.Y[4]
JMUX[5] <= 2x8mux:inst1.Y[5]
JMUX[6] <= 2x8mux:inst1.Y[6]
JMUX[7] <= 2x8mux:inst1.Y[7]
mem_read_data[0] <= read_data[0].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[1] <= read_data[1].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[2] <= read_data[2].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[3] <= read_data[3].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[4] <= read_data[4].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[5] <= read_data[5].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[6] <= read_data[6].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[7] <= read_data[7].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[8] <= read_data[8].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[9] <= read_data[9].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[10] <= read_data[10].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[11] <= read_data[11].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[12] <= read_data[12].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[13] <= read_data[13].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[14] <= read_data[14].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[15] <= read_data[15].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[16] <= read_data[16].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[17] <= read_data[17].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[18] <= read_data[18].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[19] <= read_data[19].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[20] <= read_data[20].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[21] <= read_data[21].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[22] <= read_data[22].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[23] <= read_data[23].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[24] <= read_data[24].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[25] <= read_data[25].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[26] <= read_data[26].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[27] <= read_data[27].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[28] <= read_data[28].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[29] <= read_data[29].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[30] <= read_data[30].DB_MAX_OUTPUT_PORT_TYPE
mem_read_data[31] <= read_data[31].DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= PC_out[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC_out[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC_out[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC_out[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC_out[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC_out[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC_out[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC_out[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC_out[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC_out[9].DB_MAX_OUTPUT_PORT_TYPE
PCSmux[0] <= 2x8mux:inst3.Y[0]
PCSmux[1] <= 2x8mux:inst3.Y[1]
PCSmux[2] <= 2x8mux:inst3.Y[2]
PCSmux[3] <= 2x8mux:inst3.Y[3]
PCSmux[4] <= 2x8mux:inst3.Y[4]
PCSmux[5] <= 2x8mux:inst3.Y[5]
PCSmux[6] <= 2x8mux:inst3.Y[6]
PCSmux[7] <= 2x8mux:inst3.Y[7]
RD1[0] <= read_data1[0].DB_MAX_OUTPUT_PORT_TYPE
RD1[1] <= read_data1[1].DB_MAX_OUTPUT_PORT_TYPE
RD1[2] <= read_data1[2].DB_MAX_OUTPUT_PORT_TYPE
RD1[3] <= read_data1[3].DB_MAX_OUTPUT_PORT_TYPE
RD1[4] <= read_data1[4].DB_MAX_OUTPUT_PORT_TYPE
RD1[5] <= read_data1[5].DB_MAX_OUTPUT_PORT_TYPE
RD1[6] <= read_data1[6].DB_MAX_OUTPUT_PORT_TYPE
RD1[7] <= read_data1[7].DB_MAX_OUTPUT_PORT_TYPE
RD1[8] <= read_data1[8].DB_MAX_OUTPUT_PORT_TYPE
RD1[9] <= read_data1[9].DB_MAX_OUTPUT_PORT_TYPE
RD1[10] <= read_data1[10].DB_MAX_OUTPUT_PORT_TYPE
RD1[11] <= read_data1[11].DB_MAX_OUTPUT_PORT_TYPE
RD1[12] <= read_data1[12].DB_MAX_OUTPUT_PORT_TYPE
RD1[13] <= read_data1[13].DB_MAX_OUTPUT_PORT_TYPE
RD1[14] <= read_data1[14].DB_MAX_OUTPUT_PORT_TYPE
RD1[15] <= read_data1[15].DB_MAX_OUTPUT_PORT_TYPE
RD1[16] <= read_data1[16].DB_MAX_OUTPUT_PORT_TYPE
RD1[17] <= read_data1[17].DB_MAX_OUTPUT_PORT_TYPE
RD1[18] <= read_data1[18].DB_MAX_OUTPUT_PORT_TYPE
RD1[19] <= read_data1[19].DB_MAX_OUTPUT_PORT_TYPE
RD1[20] <= read_data1[20].DB_MAX_OUTPUT_PORT_TYPE
RD1[21] <= read_data1[21].DB_MAX_OUTPUT_PORT_TYPE
RD1[22] <= read_data1[22].DB_MAX_OUTPUT_PORT_TYPE
RD1[23] <= read_data1[23].DB_MAX_OUTPUT_PORT_TYPE
RD1[24] <= read_data1[24].DB_MAX_OUTPUT_PORT_TYPE
RD1[25] <= read_data1[25].DB_MAX_OUTPUT_PORT_TYPE
RD1[26] <= read_data1[26].DB_MAX_OUTPUT_PORT_TYPE
RD1[27] <= read_data1[27].DB_MAX_OUTPUT_PORT_TYPE
RD1[28] <= read_data1[28].DB_MAX_OUTPUT_PORT_TYPE
RD1[29] <= read_data1[29].DB_MAX_OUTPUT_PORT_TYPE
RD1[30] <= read_data1[30].DB_MAX_OUTPUT_PORT_TYPE
RD1[31] <= read_data1[31].DB_MAX_OUTPUT_PORT_TYPE
RD2[0] <= read_data2[0].DB_MAX_OUTPUT_PORT_TYPE
RD2[1] <= read_data2[1].DB_MAX_OUTPUT_PORT_TYPE
RD2[2] <= read_data2[2].DB_MAX_OUTPUT_PORT_TYPE
RD2[3] <= read_data2[3].DB_MAX_OUTPUT_PORT_TYPE
RD2[4] <= read_data2[4].DB_MAX_OUTPUT_PORT_TYPE
RD2[5] <= read_data2[5].DB_MAX_OUTPUT_PORT_TYPE
RD2[6] <= read_data2[6].DB_MAX_OUTPUT_PORT_TYPE
RD2[7] <= read_data2[7].DB_MAX_OUTPUT_PORT_TYPE
RD2[8] <= read_data2[8].DB_MAX_OUTPUT_PORT_TYPE
RD2[9] <= read_data2[9].DB_MAX_OUTPUT_PORT_TYPE
RD2[10] <= read_data2[10].DB_MAX_OUTPUT_PORT_TYPE
RD2[11] <= read_data2[11].DB_MAX_OUTPUT_PORT_TYPE
RD2[12] <= read_data2[12].DB_MAX_OUTPUT_PORT_TYPE
RD2[13] <= read_data2[13].DB_MAX_OUTPUT_PORT_TYPE
RD2[14] <= read_data2[14].DB_MAX_OUTPUT_PORT_TYPE
RD2[15] <= read_data2[15].DB_MAX_OUTPUT_PORT_TYPE
RD2[16] <= read_data2[16].DB_MAX_OUTPUT_PORT_TYPE
RD2[17] <= read_data2[17].DB_MAX_OUTPUT_PORT_TYPE
RD2[18] <= read_data2[18].DB_MAX_OUTPUT_PORT_TYPE
RD2[19] <= read_data2[19].DB_MAX_OUTPUT_PORT_TYPE
RD2[20] <= read_data2[20].DB_MAX_OUTPUT_PORT_TYPE
RD2[21] <= read_data2[21].DB_MAX_OUTPUT_PORT_TYPE
RD2[22] <= read_data2[22].DB_MAX_OUTPUT_PORT_TYPE
RD2[23] <= read_data2[23].DB_MAX_OUTPUT_PORT_TYPE
RD2[24] <= read_data2[24].DB_MAX_OUTPUT_PORT_TYPE
RD2[25] <= read_data2[25].DB_MAX_OUTPUT_PORT_TYPE
RD2[26] <= read_data2[26].DB_MAX_OUTPUT_PORT_TYPE
RD2[27] <= read_data2[27].DB_MAX_OUTPUT_PORT_TYPE
RD2[28] <= read_data2[28].DB_MAX_OUTPUT_PORT_TYPE
RD2[29] <= read_data2[29].DB_MAX_OUTPUT_PORT_TYPE
RD2[30] <= read_data2[30].DB_MAX_OUTPUT_PORT_TYPE
RD2[31] <= read_data2[31].DB_MAX_OUTPUT_PORT_TYPE


|board|SingleCycle:inst7|SCALUJ:inst4
ALUSrc => DataIn2~31.OUTPUTSELECT
ALUSrc => DataIn2~30.OUTPUTSELECT
ALUSrc => DataIn2~29.OUTPUTSELECT
ALUSrc => DataIn2~28.OUTPUTSELECT
ALUSrc => DataIn2~27.OUTPUTSELECT
ALUSrc => DataIn2~26.OUTPUTSELECT
ALUSrc => DataIn2~25.OUTPUTSELECT
ALUSrc => DataIn2~24.OUTPUTSELECT
ALUSrc => DataIn2~23.OUTPUTSELECT
ALUSrc => DataIn2~22.OUTPUTSELECT
ALUSrc => DataIn2~21.OUTPUTSELECT
ALUSrc => DataIn2~20.OUTPUTSELECT
ALUSrc => DataIn2~19.OUTPUTSELECT
ALUSrc => DataIn2~18.OUTPUTSELECT
ALUSrc => DataIn2~17.OUTPUTSELECT
ALUSrc => DataIn2~16.OUTPUTSELECT
ALUSrc => DataIn2~15.OUTPUTSELECT
ALUSrc => DataIn2~14.OUTPUTSELECT
ALUSrc => DataIn2~13.OUTPUTSELECT
ALUSrc => DataIn2~12.OUTPUTSELECT
ALUSrc => DataIn2~11.OUTPUTSELECT
ALUSrc => DataIn2~10.OUTPUTSELECT
ALUSrc => DataIn2~9.OUTPUTSELECT
ALUSrc => DataIn2~8.OUTPUTSELECT
ALUSrc => DataIn2~7.OUTPUTSELECT
ALUSrc => DataIn2~6.OUTPUTSELECT
ALUSrc => DataIn2~5.OUTPUTSELECT
ALUSrc => DataIn2~4.OUTPUTSELECT
ALUSrc => DataIn2~3.OUTPUTSELECT
ALUSrc => DataIn2~2.OUTPUTSELECT
ALUSrc => DataIn2~1.OUTPUTSELECT
ALUSrc => DataIn2~0.OUTPUTSELECT
ALUOp[0] => Equal0.IN0
ALUOp[0] => Equal1.IN1
ALUOp[0] => Equal2.IN0
ALUOp[0] => Equal3.IN1
ALUOp[0] => Equal4.IN0
ALUOp[0] => Equal5.IN2
ALUOp[0] => Equal6.IN0
ALUOp[0] => Equal7.IN1
ALUOp[0] => Equal8.IN0
ALUOp[0] => Equal9.IN2
ALUOp[0] => Equal10.IN0
ALUOp[0] => Equal11.IN2
ALUOp[0] => Equal12.IN0
ALUOp[0] => Equal13.IN3
ALUOp[0] => Equal14.IN0
ALUOp[1] => Equal0.IN1
ALUOp[1] => Equal1.IN0
ALUOp[1] => Equal2.IN1
ALUOp[1] => Equal3.IN2
ALUOp[1] => Equal4.IN2
ALUOp[1] => Equal5.IN0
ALUOp[1] => Equal6.IN1
ALUOp[1] => Equal7.IN2
ALUOp[1] => Equal8.IN2
ALUOp[1] => Equal9.IN0
ALUOp[1] => Equal10.IN1
ALUOp[1] => Equal11.IN3
ALUOp[1] => Equal12.IN3
ALUOp[1] => Equal13.IN0
ALUOp[1] => Equal14.IN1
ALUOp[2] => Equal0.IN2
ALUOp[2] => Equal1.IN2
ALUOp[2] => Equal2.IN2
ALUOp[2] => Equal3.IN0
ALUOp[2] => Equal4.IN1
ALUOp[2] => Equal5.IN1
ALUOp[2] => Equal6.IN2
ALUOp[2] => Equal7.IN3
ALUOp[2] => Equal8.IN3
ALUOp[2] => Equal9.IN3
ALUOp[2] => Equal10.IN3
ALUOp[2] => Equal11.IN0
ALUOp[2] => Equal12.IN1
ALUOp[2] => Equal13.IN1
ALUOp[2] => Equal14.IN2
ALUOp[3] => Equal0.IN3
ALUOp[3] => Equal1.IN3
ALUOp[3] => Equal2.IN3
ALUOp[3] => Equal3.IN3
ALUOp[3] => Equal4.IN3
ALUOp[3] => Equal5.IN3
ALUOp[3] => Equal6.IN3
ALUOp[3] => Equal7.IN0
ALUOp[3] => Equal8.IN1
ALUOp[3] => Equal9.IN1
ALUOp[3] => Equal10.IN2
ALUOp[3] => Equal11.IN1
ALUOp[3] => Equal12.IN2
ALUOp[3] => Equal13.IN2
ALUOp[3] => Equal14.IN3
shamt[0] => ShiftRight0.IN5
shamt[0] => ShiftLeft0.IN5
shamt[1] => ShiftRight0.IN4
shamt[1] => ShiftLeft0.IN4
shamt[2] => ShiftRight0.IN3
shamt[2] => ShiftLeft0.IN3
shamt[3] => ShiftRight0.IN2
shamt[3] => ShiftLeft0.IN2
shamt[4] => ShiftRight0.IN1
shamt[4] => ShiftLeft0.IN1
DataIn1[0] => DataOut~160.DATAB
DataIn1[0] => Equal15.IN31
DataIn1[0] => DataOut~32.IN0
DataIn1[0] => DataOut~0.IN0
DataIn1[0] => Add1.IN64
DataIn1[0] => Add0.IN32
DataIn1[0] => Add2.IN32
DataIn1[1] => DataOut~159.DATAB
DataIn1[1] => Equal15.IN30
DataIn1[1] => DataOut~33.IN0
DataIn1[1] => DataOut~1.IN0
DataIn1[1] => Add1.IN63
DataIn1[1] => Add0.IN31
DataIn1[1] => Add2.IN31
DataIn1[2] => DataOut~158.DATAB
DataIn1[2] => Equal15.IN29
DataIn1[2] => DataOut~34.IN0
DataIn1[2] => DataOut~2.IN0
DataIn1[2] => Add1.IN62
DataIn1[2] => Add0.IN30
DataIn1[2] => Add2.IN30
DataIn1[3] => DataOut~157.DATAB
DataIn1[3] => Equal15.IN28
DataIn1[3] => DataOut~35.IN0
DataIn1[3] => DataOut~3.IN0
DataIn1[3] => Add1.IN61
DataIn1[3] => Add0.IN29
DataIn1[3] => Add2.IN29
DataIn1[4] => DataOut~156.DATAB
DataIn1[4] => Equal15.IN27
DataIn1[4] => DataOut~36.IN0
DataIn1[4] => DataOut~4.IN0
DataIn1[4] => Add1.IN60
DataIn1[4] => Add0.IN28
DataIn1[4] => Add2.IN28
DataIn1[5] => DataOut~155.DATAB
DataIn1[5] => Equal15.IN26
DataIn1[5] => DataOut~37.IN0
DataIn1[5] => DataOut~5.IN0
DataIn1[5] => Add1.IN59
DataIn1[5] => Add0.IN27
DataIn1[5] => Add2.IN27
DataIn1[6] => DataOut~154.DATAB
DataIn1[6] => Equal15.IN25
DataIn1[6] => DataOut~38.IN0
DataIn1[6] => DataOut~6.IN0
DataIn1[6] => Add1.IN58
DataIn1[6] => Add0.IN26
DataIn1[6] => Add2.IN26
DataIn1[7] => DataOut~153.DATAB
DataIn1[7] => Equal15.IN24
DataIn1[7] => DataOut~39.IN0
DataIn1[7] => DataOut~7.IN0
DataIn1[7] => Add1.IN57
DataIn1[7] => Add0.IN25
DataIn1[7] => Add2.IN25
DataIn1[8] => DataOut~152.DATAB
DataIn1[8] => Equal15.IN23
DataIn1[8] => DataOut~40.IN0
DataIn1[8] => DataOut~8.IN0
DataIn1[8] => Add1.IN56
DataIn1[8] => Add0.IN24
DataIn1[8] => Add2.IN24
DataIn1[9] => DataOut~151.DATAB
DataIn1[9] => Equal15.IN22
DataIn1[9] => DataOut~41.IN0
DataIn1[9] => DataOut~9.IN0
DataIn1[9] => Add1.IN55
DataIn1[9] => Add0.IN23
DataIn1[9] => Add2.IN23
DataIn1[10] => DataOut~150.DATAB
DataIn1[10] => Equal15.IN21
DataIn1[10] => DataOut~42.IN0
DataIn1[10] => DataOut~10.IN0
DataIn1[10] => Add1.IN54
DataIn1[10] => Add0.IN22
DataIn1[10] => Add2.IN22
DataIn1[11] => DataOut~149.DATAB
DataIn1[11] => Equal15.IN20
DataIn1[11] => DataOut~43.IN0
DataIn1[11] => DataOut~11.IN0
DataIn1[11] => Add1.IN53
DataIn1[11] => Add0.IN21
DataIn1[11] => Add2.IN21
DataIn1[12] => DataOut~148.DATAB
DataIn1[12] => Equal15.IN19
DataIn1[12] => DataOut~44.IN0
DataIn1[12] => DataOut~12.IN0
DataIn1[12] => Add1.IN52
DataIn1[12] => Add0.IN20
DataIn1[12] => Add2.IN20
DataIn1[13] => DataOut~147.DATAB
DataIn1[13] => Equal15.IN18
DataIn1[13] => DataOut~45.IN0
DataIn1[13] => DataOut~13.IN0
DataIn1[13] => Add1.IN51
DataIn1[13] => Add0.IN19
DataIn1[13] => Add2.IN19
DataIn1[14] => DataOut~146.DATAB
DataIn1[14] => Equal15.IN17
DataIn1[14] => DataOut~46.IN0
DataIn1[14] => DataOut~14.IN0
DataIn1[14] => Add1.IN50
DataIn1[14] => Add0.IN18
DataIn1[14] => Add2.IN18
DataIn1[15] => DataOut~145.DATAB
DataIn1[15] => Equal15.IN16
DataIn1[15] => DataOut~47.IN0
DataIn1[15] => DataOut~15.IN0
DataIn1[15] => Add1.IN49
DataIn1[15] => Add0.IN17
DataIn1[15] => Add2.IN17
DataIn1[16] => DataOut~144.DATAB
DataIn1[16] => Equal15.IN15
DataIn1[16] => DataOut~48.IN0
DataIn1[16] => DataOut~16.IN0
DataIn1[16] => Add1.IN48
DataIn1[16] => Add0.IN16
DataIn1[16] => Add2.IN16
DataIn1[17] => DataOut~143.DATAB
DataIn1[17] => Equal15.IN14
DataIn1[17] => DataOut~49.IN0
DataIn1[17] => DataOut~17.IN0
DataIn1[17] => Add1.IN47
DataIn1[17] => Add0.IN15
DataIn1[17] => Add2.IN15
DataIn1[18] => DataOut~142.DATAB
DataIn1[18] => Equal15.IN13
DataIn1[18] => DataOut~50.IN0
DataIn1[18] => DataOut~18.IN0
DataIn1[18] => Add1.IN46
DataIn1[18] => Add0.IN14
DataIn1[18] => Add2.IN14
DataIn1[19] => DataOut~141.DATAB
DataIn1[19] => Equal15.IN12
DataIn1[19] => DataOut~51.IN0
DataIn1[19] => DataOut~19.IN0
DataIn1[19] => Add1.IN45
DataIn1[19] => Add0.IN13
DataIn1[19] => Add2.IN13
DataIn1[20] => DataOut~140.DATAB
DataIn1[20] => Equal15.IN11
DataIn1[20] => DataOut~52.IN0
DataIn1[20] => DataOut~20.IN0
DataIn1[20] => Add1.IN44
DataIn1[20] => Add0.IN12
DataIn1[20] => Add2.IN12
DataIn1[21] => DataOut~139.DATAB
DataIn1[21] => Equal15.IN10
DataIn1[21] => DataOut~53.IN0
DataIn1[21] => DataOut~21.IN0
DataIn1[21] => Add1.IN43
DataIn1[21] => Add0.IN11
DataIn1[21] => Add2.IN11
DataIn1[22] => DataOut~138.DATAB
DataIn1[22] => Equal15.IN9
DataIn1[22] => DataOut~54.IN0
DataIn1[22] => DataOut~22.IN0
DataIn1[22] => Add1.IN42
DataIn1[22] => Add0.IN10
DataIn1[22] => Add2.IN10
DataIn1[23] => DataOut~137.DATAB
DataIn1[23] => Equal15.IN8
DataIn1[23] => DataOut~55.IN0
DataIn1[23] => DataOut~23.IN0
DataIn1[23] => Add1.IN41
DataIn1[23] => Add0.IN9
DataIn1[23] => Add2.IN9
DataIn1[24] => DataOut~136.DATAB
DataIn1[24] => Equal15.IN7
DataIn1[24] => DataOut~56.IN0
DataIn1[24] => DataOut~24.IN0
DataIn1[24] => Add1.IN40
DataIn1[24] => Add0.IN8
DataIn1[24] => Add2.IN8
DataIn1[25] => DataOut~135.DATAB
DataIn1[25] => Equal15.IN6
DataIn1[25] => DataOut~57.IN0
DataIn1[25] => DataOut~25.IN0
DataIn1[25] => Add1.IN39
DataIn1[25] => Add0.IN7
DataIn1[25] => Add2.IN7
DataIn1[26] => DataOut~134.DATAB
DataIn1[26] => Equal15.IN5
DataIn1[26] => DataOut~58.IN0
DataIn1[26] => DataOut~26.IN0
DataIn1[26] => Add1.IN38
DataIn1[26] => Add0.IN6
DataIn1[26] => Add2.IN6
DataIn1[27] => DataOut~133.DATAB
DataIn1[27] => Equal15.IN4
DataIn1[27] => DataOut~59.IN0
DataIn1[27] => DataOut~27.IN0
DataIn1[27] => Add1.IN37
DataIn1[27] => Add0.IN5
DataIn1[27] => Add2.IN5
DataIn1[28] => DataOut~132.DATAB
DataIn1[28] => Equal15.IN3
DataIn1[28] => DataOut~60.IN0
DataIn1[28] => DataOut~28.IN0
DataIn1[28] => Add1.IN36
DataIn1[28] => Add0.IN4
DataIn1[28] => Add2.IN4
DataIn1[29] => DataOut~131.DATAB
DataIn1[29] => Equal15.IN2
DataIn1[29] => DataOut~61.IN0
DataIn1[29] => DataOut~29.IN0
DataIn1[29] => Add1.IN35
DataIn1[29] => Add0.IN3
DataIn1[29] => Add2.IN3
DataIn1[30] => DataOut~130.DATAB
DataIn1[30] => Equal15.IN1
DataIn1[30] => DataOut~62.IN0
DataIn1[30] => DataOut~30.IN0
DataIn1[30] => Add1.IN34
DataIn1[30] => Add0.IN2
DataIn1[30] => Add2.IN2
DataIn1[31] => DataOut~129.DATAB
DataIn1[31] => Equal15.IN0
DataIn1[31] => DataOut~63.IN0
DataIn1[31] => DataOut~31.IN0
DataIn1[31] => Add1.IN33
DataIn1[31] => Add0.IN1
DataIn1[31] => Add2.IN1
regData2[0] => DataIn2~31.DATAB
regData2[1] => DataIn2~30.DATAB
regData2[2] => DataIn2~29.DATAB
regData2[3] => DataIn2~28.DATAB
regData2[4] => DataIn2~27.DATAB
regData2[5] => DataIn2~26.DATAB
regData2[6] => DataIn2~25.DATAB
regData2[7] => DataIn2~24.DATAB
regData2[8] => DataIn2~23.DATAB
regData2[9] => DataIn2~22.DATAB
regData2[10] => DataIn2~21.DATAB
regData2[11] => DataIn2~20.DATAB
regData2[12] => DataIn2~19.DATAB
regData2[13] => DataIn2~18.DATAB
regData2[14] => DataIn2~17.DATAB
regData2[15] => DataIn2~16.DATAB
regData2[16] => DataIn2~15.DATAB
regData2[17] => DataIn2~14.DATAB
regData2[18] => DataIn2~13.DATAB
regData2[19] => DataIn2~12.DATAB
regData2[20] => DataIn2~11.DATAB
regData2[21] => DataIn2~10.DATAB
regData2[22] => DataIn2~9.DATAB
regData2[23] => DataIn2~8.DATAB
regData2[24] => DataIn2~7.DATAB
regData2[25] => DataIn2~6.DATAB
regData2[26] => DataIn2~5.DATAB
regData2[27] => DataIn2~4.DATAB
regData2[28] => DataIn2~3.DATAB
regData2[29] => DataIn2~2.DATAB
regData2[30] => DataIn2~1.DATAB
regData2[31] => DataIn2~0.DATAB
immData2[0] => DataIn2~31.DATAA
immData2[1] => DataIn2~30.DATAA
immData2[2] => DataIn2~29.DATAA
immData2[3] => DataIn2~28.DATAA
immData2[4] => DataIn2~27.DATAA
immData2[5] => DataIn2~26.DATAA
immData2[6] => DataIn2~25.DATAA
immData2[7] => DataIn2~24.DATAA
immData2[8] => DataIn2~23.DATAA
immData2[9] => DataIn2~22.DATAA
immData2[10] => DataIn2~21.DATAA
immData2[11] => DataIn2~20.DATAA
immData2[12] => DataIn2~19.DATAA
immData2[13] => DataIn2~18.DATAA
immData2[14] => DataIn2~17.DATAA
immData2[15] => DataIn2~16.DATAA
immData2[16] => DataIn2~15.DATAA
immData2[17] => DataIn2~14.DATAA
immData2[18] => DataIn2~13.DATAA
immData2[19] => DataIn2~12.DATAA
immData2[20] => DataIn2~11.DATAA
immData2[21] => DataIn2~10.DATAA
immData2[22] => DataIn2~9.DATAA
immData2[23] => DataIn2~8.DATAA
immData2[24] => DataIn2~7.DATAA
immData2[25] => DataIn2~6.DATAA
immData2[26] => DataIn2~5.DATAA
immData2[27] => DataIn2~4.DATAA
immData2[28] => DataIn2~3.DATAA
immData2[29] => DataIn2~2.DATAA
immData2[30] => DataIn2~1.DATAA
immData2[31] => DataIn2~0.DATAA
PC[0] => DataIn2[0].DATAB
PC[1] => DataIn2[1].DATAB
PC[2] => DataIn2[2].DATAB
PC[3] => DataIn2[3].DATAB
PC[4] => DataIn2[4].DATAB
PC[5] => DataIn2[5].DATAB
PC[6] => DataIn2[6].DATAB
PC[7] => DataIn2[7].DATAB
PC[8] => DataIn2[8].DATAB
PC[9] => DataIn2[9].DATAB
jump => DataIn2[0].OUTPUTSELECT
jump => DataIn2[1].OUTPUTSELECT
jump => DataIn2[2].OUTPUTSELECT
jump => DataIn2[3].OUTPUTSELECT
jump => DataIn2[4].OUTPUTSELECT
jump => DataIn2[5].OUTPUTSELECT
jump => DataIn2[6].OUTPUTSELECT
jump => DataIn2[7].OUTPUTSELECT
jump => DataIn2[8].OUTPUTSELECT
jump => DataIn2[9].OUTPUTSELECT
jump => DataIn2[10].OUTPUTSELECT
jump => DataIn2[11].OUTPUTSELECT
jump => DataIn2[12].OUTPUTSELECT
jump => DataIn2[13].OUTPUTSELECT
jump => DataIn2[14].OUTPUTSELECT
jump => DataIn2[15].OUTPUTSELECT
jump => DataIn2[16].OUTPUTSELECT
jump => DataIn2[17].OUTPUTSELECT
jump => DataIn2[18].OUTPUTSELECT
jump => DataIn2[19].OUTPUTSELECT
jump => DataIn2[20].OUTPUTSELECT
jump => DataIn2[21].OUTPUTSELECT
jump => DataIn2[22].OUTPUTSELECT
jump => DataIn2[23].OUTPUTSELECT
jump => DataIn2[24].OUTPUTSELECT
jump => DataIn2[25].OUTPUTSELECT
jump => DataIn2[26].OUTPUTSELECT
jump => DataIn2[27].OUTPUTSELECT
jump => DataIn2[28].OUTPUTSELECT
jump => DataIn2[29].OUTPUTSELECT
jump => DataIn2[30].OUTPUTSELECT
jump => DataIn2[31].OUTPUTSELECT
DataOut[0] <= DataOut~512.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut~511.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut~510.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut~509.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut~508.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut~507.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut~506.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut~505.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut~504.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut~503.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut~502.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut~501.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut~500.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut~499.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut~498.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut~497.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut~496.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut~495.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut~494.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut~493.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut~492.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut~491.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut~490.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut~489.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut~488.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut~487.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut~486.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut~485.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut~484.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut~483.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut~482.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut~481.DB_MAX_OUTPUT_PORT_TYPE
Zero <= always1~1.DB_MAX_OUTPUT_PORT_TYPE


|board|SingleCycle:inst7|SCControlJ2:inst2
opcode[0] => Equal0.IN0
opcode[0] => Equal14.IN1
opcode[0] => Equal15.IN0
opcode[0] => Equal16.IN2
opcode[0] => Equal17.IN0
opcode[0] => Equal18.IN2
opcode[0] => Equal19.IN1
opcode[0] => Equal20.IN0
opcode[0] => Equal21.IN1
opcode[0] => Equal22.IN0
opcode[0] => Equal23.IN0
opcode[0] => Equal24.IN0
opcode[0] => Equal25.IN0
opcode[1] => Equal0.IN1
opcode[1] => Equal14.IN0
opcode[1] => Equal15.IN1
opcode[1] => Equal16.IN3
opcode[1] => Equal17.IN3
opcode[1] => Equal18.IN0
opcode[1] => Equal19.IN2
opcode[1] => Equal20.IN2
opcode[1] => Equal21.IN2
opcode[1] => Equal22.IN2
opcode[1] => Equal23.IN1
opcode[1] => Equal24.IN1
opcode[1] => Equal25.IN1
opcode[2] => Equal0.IN2
opcode[2] => Equal14.IN2
opcode[2] => Equal15.IN2
opcode[2] => Equal16.IN0
opcode[2] => Equal17.IN1
opcode[2] => Equal18.IN3
opcode[2] => Equal19.IN3
opcode[2] => Equal20.IN3
opcode[2] => Equal21.IN0
opcode[2] => Equal22.IN1
opcode[2] => Equal23.IN3
opcode[2] => Equal24.IN4
opcode[2] => Equal25.IN2
opcode[3] => Equal0.IN3
opcode[3] => Equal14.IN3
opcode[3] => Equal15.IN3
opcode[3] => Equal16.IN1
opcode[3] => Equal17.IN2
opcode[3] => Equal18.IN1
opcode[3] => Equal19.IN0
opcode[3] => Equal20.IN1
opcode[3] => Equal21.IN3
opcode[3] => Equal22.IN3
opcode[3] => Equal23.IN4
opcode[3] => Equal24.IN2
opcode[3] => Equal25.IN3
opcode[4] => Equal0.IN4
opcode[4] => Equal14.IN4
opcode[4] => Equal15.IN4
opcode[4] => Equal16.IN4
opcode[4] => Equal17.IN4
opcode[4] => Equal18.IN4
opcode[4] => Equal19.IN4
opcode[4] => Equal20.IN4
opcode[4] => Equal21.IN4
opcode[4] => Equal22.IN4
opcode[4] => Equal23.IN5
opcode[4] => Equal24.IN5
opcode[4] => Equal25.IN4
opcode[5] => Equal0.IN5
opcode[5] => Equal14.IN5
opcode[5] => Equal15.IN5
opcode[5] => Equal16.IN5
opcode[5] => Equal17.IN5
opcode[5] => Equal18.IN5
opcode[5] => Equal19.IN5
opcode[5] => Equal20.IN5
opcode[5] => Equal21.IN5
opcode[5] => Equal22.IN5
opcode[5] => Equal23.IN2
opcode[5] => Equal24.IN3
opcode[5] => Equal25.IN5
shamt[0] => LessThan0.IN10
shamt[0] => Equal1.IN0
shamt[1] => LessThan0.IN9
shamt[1] => Equal1.IN1
shamt[2] => LessThan0.IN8
shamt[2] => Equal1.IN2
shamt[3] => LessThan0.IN7
shamt[3] => Equal1.IN3
shamt[4] => LessThan0.IN6
shamt[4] => Equal1.IN4
func[0] => Equal2.IN1
func[0] => Equal3.IN0
func[0] => Equal4.IN2
func[0] => Equal5.IN0
func[0] => Equal6.IN2
func[0] => Equal7.IN0
func[0] => Equal8.IN0
func[0] => Equal9.IN3
func[0] => Equal10.IN0
func[0] => Equal11.IN1
func[0] => Equal12.IN0
func[0] => Equal13.IN1
func[1] => Equal2.IN2
func[1] => Equal3.IN2
func[1] => Equal4.IN0
func[1] => Equal5.IN1
func[1] => Equal6.IN3
func[1] => Equal7.IN3
func[1] => Equal8.IN1
func[1] => Equal9.IN0
func[1] => Equal10.IN1
func[1] => Equal11.IN0
func[1] => Equal12.IN1
func[1] => Equal13.IN2
func[2] => Equal2.IN3
func[2] => Equal3.IN3
func[2] => Equal4.IN3
func[2] => Equal5.IN3
func[2] => Equal6.IN0
func[2] => Equal7.IN1
func[2] => Equal8.IN2
func[2] => Equal9.IN4
func[2] => Equal10.IN2
func[2] => Equal11.IN2
func[2] => Equal12.IN2
func[2] => Equal13.IN3
func[3] => Equal2.IN4
func[3] => Equal3.IN4
func[3] => Equal4.IN4
func[3] => Equal5.IN4
func[3] => Equal6.IN4
func[3] => Equal7.IN4
func[3] => Equal8.IN4
func[3] => Equal9.IN1
func[3] => Equal10.IN3
func[3] => Equal11.IN3
func[3] => Equal12.IN3
func[3] => Equal13.IN0
func[4] => Equal2.IN5
func[4] => Equal3.IN5
func[4] => Equal4.IN5
func[4] => Equal5.IN5
func[4] => Equal6.IN5
func[4] => Equal7.IN5
func[4] => Equal8.IN5
func[4] => Equal9.IN5
func[4] => Equal10.IN4
func[4] => Equal11.IN4
func[4] => Equal12.IN4
func[4] => Equal13.IN4
func[5] => Equal2.IN0
func[5] => Equal3.IN1
func[5] => Equal4.IN1
func[5] => Equal5.IN2
func[5] => Equal6.IN1
func[5] => Equal7.IN2
func[5] => Equal8.IN3
func[5] => Equal9.IN2
func[5] => Equal10.IN5
func[5] => Equal11.IN5
func[5] => Equal12.IN5
func[5] => Equal13.IN5
zero => ~NO_FANOUT~
branch <= branch~18.DB_MAX_OUTPUT_PORT_TYPE
jump <= jump~0.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= RegDst$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc~7.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg$latch.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite~21.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead$latch.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite~9.DB_MAX_OUTPUT_PORT_TYPE
PCSrc <= PCSrc~0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= ALUOp[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= ALUOp[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|board|SingleCycle:inst7|Ifetch:inst
Instruction[0] <= Instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[1] <= Instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[2] <= Instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[3] <= Instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[4] <= Instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[5] <= Instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[6] <= Instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[7] <= Instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[8] <= Instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[9] <= Instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[10] <= Instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[11] <= Instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[12] <= Instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[13] <= Instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[14] <= Instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[15] <= Instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[16] <= Instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[17] <= Instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[18] <= Instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[19] <= Instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[20] <= Instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[21] <= Instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[22] <= Instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[23] <= Instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[24] <= Instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[25] <= Instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[26] <= Instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[27] <= Instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[28] <= Instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[29] <= Instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[30] <= Instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[31] <= Instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[0] <= <GND>
PC_plus_4_out[1] <= <GND>
PC_plus_4_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_result[0] => Mem_Addr[0].DATAB
Add_result[1] => Mem_Addr[1].DATAB
Add_result[2] => Mem_Addr[2].DATAB
Add_result[3] => Mem_Addr[3].DATAB
Add_result[4] => Mem_Addr[4].DATAB
Add_result[5] => next_PC[5].DATAB
Add_result[6] => next_PC[6].DATAB
Add_result[7] => next_PC[7].DATAB
Branch => next_PC~8.IN0
Zero => next_PC~8.IN1
PC_out[0] <= <GND>
PC_out[1] <= <GND>
PC_out[2] <= PC_out~7.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out~6.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out~5.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out~4.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out~3.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out~2.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out~1.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out~0.DB_MAX_OUTPUT_PORT_TYPE
clock => PC[9].CLK
clock => PC[8].CLK
clock => PC[7].CLK
clock => PC[6].CLK
clock => PC[5].CLK
clock => PC[4].CLK
clock => PC[3].CLK
clock => PC[2].CLK
clock => Instruction[31]~reg0.CLK
clock => Instruction[30]~reg0.CLK
clock => Instruction[29]~reg0.CLK
clock => Instruction[28]~reg0.CLK
clock => Instruction[27]~reg0.CLK
clock => Instruction[26]~reg0.CLK
clock => Instruction[25]~reg0.CLK
clock => Instruction[24]~reg0.CLK
clock => Instruction[23]~reg0.CLK
clock => Instruction[22]~reg0.CLK
clock => Instruction[21]~reg0.CLK
clock => Instruction[20]~reg0.CLK
clock => Instruction[19]~reg0.CLK
clock => Instruction[18]~reg0.CLK
clock => Instruction[17]~reg0.CLK
clock => Instruction[16]~reg0.CLK
clock => Instruction[15]~reg0.CLK
clock => Instruction[14]~reg0.CLK
clock => Instruction[13]~reg0.CLK
clock => Instruction[12]~reg0.CLK
clock => Instruction[11]~reg0.CLK
clock => Instruction[10]~reg0.CLK
clock => Instruction[9]~reg0.CLK
clock => Instruction[8]~reg0.CLK
clock => Instruction[7]~reg0.CLK
clock => Instruction[6]~reg0.CLK
clock => Instruction[5]~reg0.CLK
clock => Instruction[4]~reg0.CLK
clock => Instruction[3]~reg0.CLK
clock => Instruction[2]~reg0.CLK
clock => Instruction[1]~reg0.CLK
clock => Instruction[0]~reg0.CLK
reset => iram.raddr_a[0].OUTPUTSELECT
reset => iram.raddr_a[1].OUTPUTSELECT
reset => iram.raddr_a[2].OUTPUTSELECT
reset => iram.raddr_a[3].OUTPUTSELECT
reset => iram.raddr_a[4].OUTPUTSELECT
reset => PC~2.OUTPUTSELECT
reset => PC~1.OUTPUTSELECT
reset => PC~0.OUTPUTSELECT
reset => next_PC~7.OUTPUTSELECT
reset => next_PC~6.OUTPUTSELECT
reset => next_PC~5.OUTPUTSELECT
reset => next_PC~4.OUTPUTSELECT
reset => next_PC~3.OUTPUTSELECT
reset => next_PC~2.OUTPUTSELECT
reset => next_PC~1.OUTPUTSELECT
reset => next_PC~0.OUTPUTSELECT
reset => PC_out~7.OUTPUTSELECT
reset => PC_out~6.OUTPUTSELECT
reset => PC_out~5.OUTPUTSELECT
reset => PC_out~4.OUTPUTSELECT
reset => PC_out~3.OUTPUTSELECT
reset => PC_out~2.OUTPUTSELECT
reset => PC_out~1.OUTPUTSELECT
reset => PC_out~0.OUTPUTSELECT
done[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|board|SingleCycle:inst7|2x8mux:inst3
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|board|SingleCycle:inst7|2x8mux:inst1
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|board|SingleCycle:inst7|SCbranch:inst7
PCplus4[0] => ~NO_FANOUT~
PCplus4[1] => ~NO_FANOUT~
PCplus4[2] => Add0.IN8
PCplus4[3] => Add0.IN7
PCplus4[4] => Add0.IN6
PCplus4[5] => Add0.IN5
PCplus4[6] => Add0.IN4
PCplus4[7] => Add0.IN3
PCplus4[8] => Add0.IN2
PCplus4[9] => Add0.IN1
offset[0] => Add0.IN16
offset[1] => Add0.IN15
offset[2] => Add0.IN14
offset[3] => Add0.IN13
offset[4] => Add0.IN12
offset[5] => Add0.IN11
offset[6] => Add0.IN10
offset[7] => Add0.IN9
offset[8] => ~NO_FANOUT~
offset[9] => ~NO_FANOUT~
newPC[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
newPC[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
newPC[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
newPC[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
newPC[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
newPC[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
newPC[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
newPC[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|board|SingleCycle:inst7|IdecodeJ:inst6
read_data_1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Instruction[0] => Sign_extend[0].DATAIN
Instruction[1] => Sign_extend[1].DATAIN
Instruction[2] => Sign_extend[2].DATAIN
Instruction[3] => Sign_extend[3].DATAIN
Instruction[4] => Sign_extend[4].DATAIN
Instruction[5] => Sign_extend[5].DATAIN
Instruction[6] => Sign_extend[6].DATAIN
Instruction[7] => Sign_extend[7].DATAIN
Instruction[8] => Sign_extend[8].DATAIN
Instruction[9] => Sign_extend[9].DATAIN
Instruction[10] => Sign_extend[10].DATAIN
Instruction[11] => write_register_address~4.DATAB
Instruction[11] => Sign_extend[11].DATAIN
Instruction[12] => write_register_address~3.DATAB
Instruction[12] => Sign_extend[12].DATAIN
Instruction[13] => write_register_address~2.DATAB
Instruction[13] => Sign_extend[13].DATAIN
Instruction[14] => write_register_address~1.DATAB
Instruction[14] => Sign_extend[14].DATAIN
Instruction[15] => write_register_address~0.DATAB
Instruction[15] => Sign_extend[31].DATAIN
Instruction[15] => Sign_extend[30].DATAIN
Instruction[15] => Sign_extend[29].DATAIN
Instruction[15] => Sign_extend[28].DATAIN
Instruction[15] => Sign_extend[27].DATAIN
Instruction[15] => Sign_extend[26].DATAIN
Instruction[15] => Sign_extend[25].DATAIN
Instruction[15] => Sign_extend[24].DATAIN
Instruction[15] => Sign_extend[23].DATAIN
Instruction[15] => Sign_extend[22].DATAIN
Instruction[15] => Sign_extend[21].DATAIN
Instruction[15] => Sign_extend[20].DATAIN
Instruction[15] => Sign_extend[19].DATAIN
Instruction[15] => Sign_extend[18].DATAIN
Instruction[15] => Sign_extend[17].DATAIN
Instruction[15] => Sign_extend[16].DATAIN
Instruction[15] => Sign_extend[15].DATAIN
Instruction[16] => write_register_address~4.DATAA
Instruction[16] => Mux63.IN36
Instruction[16] => Mux62.IN36
Instruction[16] => Mux61.IN36
Instruction[16] => Mux60.IN36
Instruction[16] => Mux59.IN36
Instruction[16] => Mux58.IN36
Instruction[16] => Mux57.IN36
Instruction[16] => Mux56.IN36
Instruction[16] => Mux55.IN36
Instruction[16] => Mux54.IN36
Instruction[16] => Mux53.IN36
Instruction[16] => Mux52.IN36
Instruction[16] => Mux51.IN36
Instruction[16] => Mux50.IN36
Instruction[16] => Mux49.IN36
Instruction[16] => Mux48.IN36
Instruction[16] => Mux47.IN36
Instruction[16] => Mux46.IN36
Instruction[16] => Mux45.IN36
Instruction[16] => Mux44.IN36
Instruction[16] => Mux43.IN36
Instruction[16] => Mux42.IN36
Instruction[16] => Mux41.IN36
Instruction[16] => Mux40.IN36
Instruction[16] => Mux39.IN36
Instruction[16] => Mux38.IN36
Instruction[16] => Mux37.IN36
Instruction[16] => Mux36.IN36
Instruction[16] => Mux35.IN36
Instruction[16] => Mux34.IN36
Instruction[16] => Mux33.IN36
Instruction[16] => Mux32.IN36
Instruction[17] => write_register_address~3.DATAA
Instruction[17] => Mux63.IN35
Instruction[17] => Mux62.IN35
Instruction[17] => Mux61.IN35
Instruction[17] => Mux60.IN35
Instruction[17] => Mux59.IN35
Instruction[17] => Mux58.IN35
Instruction[17] => Mux57.IN35
Instruction[17] => Mux56.IN35
Instruction[17] => Mux55.IN35
Instruction[17] => Mux54.IN35
Instruction[17] => Mux53.IN35
Instruction[17] => Mux52.IN35
Instruction[17] => Mux51.IN35
Instruction[17] => Mux50.IN35
Instruction[17] => Mux49.IN35
Instruction[17] => Mux48.IN35
Instruction[17] => Mux47.IN35
Instruction[17] => Mux46.IN35
Instruction[17] => Mux45.IN35
Instruction[17] => Mux44.IN35
Instruction[17] => Mux43.IN35
Instruction[17] => Mux42.IN35
Instruction[17] => Mux41.IN35
Instruction[17] => Mux40.IN35
Instruction[17] => Mux39.IN35
Instruction[17] => Mux38.IN35
Instruction[17] => Mux37.IN35
Instruction[17] => Mux36.IN35
Instruction[17] => Mux35.IN35
Instruction[17] => Mux34.IN35
Instruction[17] => Mux33.IN35
Instruction[17] => Mux32.IN35
Instruction[18] => write_register_address~2.DATAA
Instruction[18] => Mux63.IN34
Instruction[18] => Mux62.IN34
Instruction[18] => Mux61.IN34
Instruction[18] => Mux60.IN34
Instruction[18] => Mux59.IN34
Instruction[18] => Mux58.IN34
Instruction[18] => Mux57.IN34
Instruction[18] => Mux56.IN34
Instruction[18] => Mux55.IN34
Instruction[18] => Mux54.IN34
Instruction[18] => Mux53.IN34
Instruction[18] => Mux52.IN34
Instruction[18] => Mux51.IN34
Instruction[18] => Mux50.IN34
Instruction[18] => Mux49.IN34
Instruction[18] => Mux48.IN34
Instruction[18] => Mux47.IN34
Instruction[18] => Mux46.IN34
Instruction[18] => Mux45.IN34
Instruction[18] => Mux44.IN34
Instruction[18] => Mux43.IN34
Instruction[18] => Mux42.IN34
Instruction[18] => Mux41.IN34
Instruction[18] => Mux40.IN34
Instruction[18] => Mux39.IN34
Instruction[18] => Mux38.IN34
Instruction[18] => Mux37.IN34
Instruction[18] => Mux36.IN34
Instruction[18] => Mux35.IN34
Instruction[18] => Mux34.IN34
Instruction[18] => Mux33.IN34
Instruction[18] => Mux32.IN34
Instruction[19] => write_register_address~1.DATAA
Instruction[19] => Mux63.IN33
Instruction[19] => Mux62.IN33
Instruction[19] => Mux61.IN33
Instruction[19] => Mux60.IN33
Instruction[19] => Mux59.IN33
Instruction[19] => Mux58.IN33
Instruction[19] => Mux57.IN33
Instruction[19] => Mux56.IN33
Instruction[19] => Mux55.IN33
Instruction[19] => Mux54.IN33
Instruction[19] => Mux53.IN33
Instruction[19] => Mux52.IN33
Instruction[19] => Mux51.IN33
Instruction[19] => Mux50.IN33
Instruction[19] => Mux49.IN33
Instruction[19] => Mux48.IN33
Instruction[19] => Mux47.IN33
Instruction[19] => Mux46.IN33
Instruction[19] => Mux45.IN33
Instruction[19] => Mux44.IN33
Instruction[19] => Mux43.IN33
Instruction[19] => Mux42.IN33
Instruction[19] => Mux41.IN33
Instruction[19] => Mux40.IN33
Instruction[19] => Mux39.IN33
Instruction[19] => Mux38.IN33
Instruction[19] => Mux37.IN33
Instruction[19] => Mux36.IN33
Instruction[19] => Mux35.IN33
Instruction[19] => Mux34.IN33
Instruction[19] => Mux33.IN33
Instruction[19] => Mux32.IN33
Instruction[20] => write_register_address~0.DATAA
Instruction[20] => Mux63.IN32
Instruction[20] => Mux62.IN32
Instruction[20] => Mux61.IN32
Instruction[20] => Mux60.IN32
Instruction[20] => Mux59.IN32
Instruction[20] => Mux58.IN32
Instruction[20] => Mux57.IN32
Instruction[20] => Mux56.IN32
Instruction[20] => Mux55.IN32
Instruction[20] => Mux54.IN32
Instruction[20] => Mux53.IN32
Instruction[20] => Mux52.IN32
Instruction[20] => Mux51.IN32
Instruction[20] => Mux50.IN32
Instruction[20] => Mux49.IN32
Instruction[20] => Mux48.IN32
Instruction[20] => Mux47.IN32
Instruction[20] => Mux46.IN32
Instruction[20] => Mux45.IN32
Instruction[20] => Mux44.IN32
Instruction[20] => Mux43.IN32
Instruction[20] => Mux42.IN32
Instruction[20] => Mux41.IN32
Instruction[20] => Mux40.IN32
Instruction[20] => Mux39.IN32
Instruction[20] => Mux38.IN32
Instruction[20] => Mux37.IN32
Instruction[20] => Mux36.IN32
Instruction[20] => Mux35.IN32
Instruction[20] => Mux34.IN32
Instruction[20] => Mux33.IN32
Instruction[20] => Mux32.IN32
Instruction[21] => Mux31.IN36
Instruction[21] => Mux30.IN36
Instruction[21] => Mux29.IN36
Instruction[21] => Mux28.IN36
Instruction[21] => Mux27.IN36
Instruction[21] => Mux26.IN36
Instruction[21] => Mux25.IN36
Instruction[21] => Mux24.IN36
Instruction[21] => Mux23.IN36
Instruction[21] => Mux22.IN36
Instruction[21] => Mux21.IN36
Instruction[21] => Mux20.IN36
Instruction[21] => Mux19.IN36
Instruction[21] => Mux18.IN36
Instruction[21] => Mux17.IN36
Instruction[21] => Mux16.IN36
Instruction[21] => Mux15.IN36
Instruction[21] => Mux14.IN36
Instruction[21] => Mux13.IN36
Instruction[21] => Mux12.IN36
Instruction[21] => Mux11.IN36
Instruction[21] => Mux10.IN36
Instruction[21] => Mux9.IN36
Instruction[21] => Mux8.IN36
Instruction[21] => Mux7.IN36
Instruction[21] => Mux6.IN36
Instruction[21] => Mux5.IN36
Instruction[21] => Mux4.IN36
Instruction[21] => Mux3.IN36
Instruction[21] => Mux2.IN36
Instruction[21] => Mux1.IN36
Instruction[21] => Mux0.IN36
Instruction[22] => Mux31.IN35
Instruction[22] => Mux30.IN35
Instruction[22] => Mux29.IN35
Instruction[22] => Mux28.IN35
Instruction[22] => Mux27.IN35
Instruction[22] => Mux26.IN35
Instruction[22] => Mux25.IN35
Instruction[22] => Mux24.IN35
Instruction[22] => Mux23.IN35
Instruction[22] => Mux22.IN35
Instruction[22] => Mux21.IN35
Instruction[22] => Mux20.IN35
Instruction[22] => Mux19.IN35
Instruction[22] => Mux18.IN35
Instruction[22] => Mux17.IN35
Instruction[22] => Mux16.IN35
Instruction[22] => Mux15.IN35
Instruction[22] => Mux14.IN35
Instruction[22] => Mux13.IN35
Instruction[22] => Mux12.IN35
Instruction[22] => Mux11.IN35
Instruction[22] => Mux10.IN35
Instruction[22] => Mux9.IN35
Instruction[22] => Mux8.IN35
Instruction[22] => Mux7.IN35
Instruction[22] => Mux6.IN35
Instruction[22] => Mux5.IN35
Instruction[22] => Mux4.IN35
Instruction[22] => Mux3.IN35
Instruction[22] => Mux2.IN35
Instruction[22] => Mux1.IN35
Instruction[22] => Mux0.IN35
Instruction[23] => Mux31.IN34
Instruction[23] => Mux30.IN34
Instruction[23] => Mux29.IN34
Instruction[23] => Mux28.IN34
Instruction[23] => Mux27.IN34
Instruction[23] => Mux26.IN34
Instruction[23] => Mux25.IN34
Instruction[23] => Mux24.IN34
Instruction[23] => Mux23.IN34
Instruction[23] => Mux22.IN34
Instruction[23] => Mux21.IN34
Instruction[23] => Mux20.IN34
Instruction[23] => Mux19.IN34
Instruction[23] => Mux18.IN34
Instruction[23] => Mux17.IN34
Instruction[23] => Mux16.IN34
Instruction[23] => Mux15.IN34
Instruction[23] => Mux14.IN34
Instruction[23] => Mux13.IN34
Instruction[23] => Mux12.IN34
Instruction[23] => Mux11.IN34
Instruction[23] => Mux10.IN34
Instruction[23] => Mux9.IN34
Instruction[23] => Mux8.IN34
Instruction[23] => Mux7.IN34
Instruction[23] => Mux6.IN34
Instruction[23] => Mux5.IN34
Instruction[23] => Mux4.IN34
Instruction[23] => Mux3.IN34
Instruction[23] => Mux2.IN34
Instruction[23] => Mux1.IN34
Instruction[23] => Mux0.IN34
Instruction[24] => Mux31.IN33
Instruction[24] => Mux30.IN33
Instruction[24] => Mux29.IN33
Instruction[24] => Mux28.IN33
Instruction[24] => Mux27.IN33
Instruction[24] => Mux26.IN33
Instruction[24] => Mux25.IN33
Instruction[24] => Mux24.IN33
Instruction[24] => Mux23.IN33
Instruction[24] => Mux22.IN33
Instruction[24] => Mux21.IN33
Instruction[24] => Mux20.IN33
Instruction[24] => Mux19.IN33
Instruction[24] => Mux18.IN33
Instruction[24] => Mux17.IN33
Instruction[24] => Mux16.IN33
Instruction[24] => Mux15.IN33
Instruction[24] => Mux14.IN33
Instruction[24] => Mux13.IN33
Instruction[24] => Mux12.IN33
Instruction[24] => Mux11.IN33
Instruction[24] => Mux10.IN33
Instruction[24] => Mux9.IN33
Instruction[24] => Mux8.IN33
Instruction[24] => Mux7.IN33
Instruction[24] => Mux6.IN33
Instruction[24] => Mux5.IN33
Instruction[24] => Mux4.IN33
Instruction[24] => Mux3.IN33
Instruction[24] => Mux2.IN33
Instruction[24] => Mux1.IN33
Instruction[24] => Mux0.IN33
Instruction[25] => Mux31.IN32
Instruction[25] => Mux30.IN32
Instruction[25] => Mux29.IN32
Instruction[25] => Mux28.IN32
Instruction[25] => Mux27.IN32
Instruction[25] => Mux26.IN32
Instruction[25] => Mux25.IN32
Instruction[25] => Mux24.IN32
Instruction[25] => Mux23.IN32
Instruction[25] => Mux22.IN32
Instruction[25] => Mux21.IN32
Instruction[25] => Mux20.IN32
Instruction[25] => Mux19.IN32
Instruction[25] => Mux18.IN32
Instruction[25] => Mux17.IN32
Instruction[25] => Mux16.IN32
Instruction[25] => Mux15.IN32
Instruction[25] => Mux14.IN32
Instruction[25] => Mux13.IN32
Instruction[25] => Mux12.IN32
Instruction[25] => Mux11.IN32
Instruction[25] => Mux10.IN32
Instruction[25] => Mux9.IN32
Instruction[25] => Mux8.IN32
Instruction[25] => Mux7.IN32
Instruction[25] => Mux6.IN32
Instruction[25] => Mux5.IN32
Instruction[25] => Mux4.IN32
Instruction[25] => Mux3.IN32
Instruction[25] => Mux2.IN32
Instruction[25] => Mux1.IN32
Instruction[25] => Mux0.IN32
Instruction[26] => Equal0.IN11
Instruction[27] => Equal0.IN10
Instruction[28] => Equal0.IN9
Instruction[29] => Equal0.IN8
Instruction[30] => Equal0.IN7
Instruction[31] => Equal0.IN6
read_data[0] => write_data[0].DATAA
read_data[1] => write_data[1].DATAA
read_data[2] => write_data[2].DATAA
read_data[3] => write_data[3].DATAA
read_data[4] => write_data[4].DATAA
read_data[5] => write_data[5].DATAA
read_data[6] => write_data[6].DATAA
read_data[7] => write_data[7].DATAA
read_data[8] => write_data[8].DATAA
read_data[9] => write_data[9].DATAA
read_data[10] => write_data[10].DATAA
read_data[11] => write_data[11].DATAA
read_data[12] => write_data[12].DATAA
read_data[13] => write_data[13].DATAA
read_data[14] => write_data[14].DATAA
read_data[15] => write_data[15].DATAA
read_data[16] => write_data[16].DATAA
read_data[17] => write_data[17].DATAA
read_data[18] => write_data[18].DATAA
read_data[19] => write_data[19].DATAA
read_data[20] => write_data[20].DATAA
read_data[21] => write_data[21].DATAA
read_data[22] => write_data[22].DATAA
read_data[23] => write_data[23].DATAA
read_data[24] => write_data[24].DATAA
read_data[25] => write_data[25].DATAA
read_data[26] => write_data[26].DATAA
read_data[27] => write_data[27].DATAA
read_data[28] => write_data[28].DATAA
read_data[29] => write_data[29].DATAA
read_data[30] => write_data[30].DATAA
read_data[31] => write_data[31].DATAA
ALU_result[0] => write_data[0].DATAB
ALU_result[1] => write_data[1].DATAB
ALU_result[2] => write_data[2].DATAB
ALU_result[3] => write_data[3].DATAB
ALU_result[4] => write_data[4].DATAB
ALU_result[5] => write_data[5].DATAB
ALU_result[6] => write_data[6].DATAB
ALU_result[7] => write_data[7].DATAB
ALU_result[8] => write_data[8].DATAB
ALU_result[9] => write_data[9].DATAB
ALU_result[10] => write_data[10].DATAB
ALU_result[11] => write_data[11].DATAB
ALU_result[12] => write_data[12].DATAB
ALU_result[13] => write_data[13].DATAB
ALU_result[14] => write_data[14].DATAB
ALU_result[15] => write_data[15].DATAB
ALU_result[16] => write_data[16].DATAB
ALU_result[17] => write_data[17].DATAB
ALU_result[18] => write_data[18].DATAB
ALU_result[19] => write_data[19].DATAB
ALU_result[20] => write_data[20].DATAB
ALU_result[21] => write_data[21].DATAB
ALU_result[22] => write_data[22].DATAB
ALU_result[23] => write_data[23].DATAB
ALU_result[24] => write_data[24].DATAB
ALU_result[25] => write_data[25].DATAB
ALU_result[26] => write_data[26].DATAB
ALU_result[27] => write_data[27].DATAB
ALU_result[28] => write_data[28].DATAB
ALU_result[29] => write_data[29].DATAB
ALU_result[30] => write_data[30].DATAB
ALU_result[31] => write_data[31].DATAB
RegWrite => process_0~0.IN1
MemtoReg => write_data[0].OUTPUTSELECT
MemtoReg => write_data[1].OUTPUTSELECT
MemtoReg => write_data[2].OUTPUTSELECT
MemtoReg => write_data[3].OUTPUTSELECT
MemtoReg => write_data[4].OUTPUTSELECT
MemtoReg => write_data[5].OUTPUTSELECT
MemtoReg => write_data[6].OUTPUTSELECT
MemtoReg => write_data[7].OUTPUTSELECT
MemtoReg => write_data[8].OUTPUTSELECT
MemtoReg => write_data[9].OUTPUTSELECT
MemtoReg => write_data[10].OUTPUTSELECT
MemtoReg => write_data[11].OUTPUTSELECT
MemtoReg => write_data[12].OUTPUTSELECT
MemtoReg => write_data[13].OUTPUTSELECT
MemtoReg => write_data[14].OUTPUTSELECT
MemtoReg => write_data[15].OUTPUTSELECT
MemtoReg => write_data[16].OUTPUTSELECT
MemtoReg => write_data[17].OUTPUTSELECT
MemtoReg => write_data[18].OUTPUTSELECT
MemtoReg => write_data[19].OUTPUTSELECT
MemtoReg => write_data[20].OUTPUTSELECT
MemtoReg => write_data[21].OUTPUTSELECT
MemtoReg => write_data[22].OUTPUTSELECT
MemtoReg => write_data[23].OUTPUTSELECT
MemtoReg => write_data[24].OUTPUTSELECT
MemtoReg => write_data[25].OUTPUTSELECT
MemtoReg => write_data[26].OUTPUTSELECT
MemtoReg => write_data[27].OUTPUTSELECT
MemtoReg => write_data[28].OUTPUTSELECT
MemtoReg => write_data[29].OUTPUTSELECT
MemtoReg => write_data[30].OUTPUTSELECT
MemtoReg => write_data[31].OUTPUTSELECT
RegDst => write_register_address~4.OUTPUTSELECT
RegDst => write_register_address~3.OUTPUTSELECT
RegDst => write_register_address~2.OUTPUTSELECT
RegDst => write_register_address~1.OUTPUTSELECT
RegDst => write_register_address~0.OUTPUTSELECT
Sign_extend[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[16] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[17] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[18] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[19] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[20] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[21] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[22] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[23] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[24] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[25] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[26] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[27] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[28] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[29] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[30] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[31] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Reg_Sel[0] => Mux95.IN4
Reg_Sel[0] => Mux94.IN4
Reg_Sel[0] => Mux93.IN4
Reg_Sel[0] => Mux92.IN4
Reg_Sel[0] => Mux91.IN4
Reg_Sel[0] => Mux90.IN4
Reg_Sel[0] => Mux89.IN4
Reg_Sel[0] => Mux88.IN4
Reg_Sel[0] => Mux87.IN4
Reg_Sel[0] => Mux86.IN4
Reg_Sel[0] => Mux85.IN4
Reg_Sel[0] => Mux84.IN4
Reg_Sel[0] => Mux83.IN4
Reg_Sel[0] => Mux82.IN4
Reg_Sel[0] => Mux81.IN4
Reg_Sel[0] => Mux80.IN4
Reg_Sel[0] => Mux79.IN4
Reg_Sel[0] => Mux78.IN4
Reg_Sel[0] => Mux77.IN4
Reg_Sel[0] => Mux76.IN4
Reg_Sel[0] => Mux75.IN4
Reg_Sel[0] => Mux74.IN4
Reg_Sel[0] => Mux73.IN4
Reg_Sel[0] => Mux72.IN4
Reg_Sel[0] => Mux71.IN4
Reg_Sel[0] => Mux70.IN4
Reg_Sel[0] => Mux69.IN4
Reg_Sel[0] => Mux68.IN4
Reg_Sel[0] => Mux67.IN4
Reg_Sel[0] => Mux66.IN4
Reg_Sel[0] => Mux65.IN4
Reg_Sel[0] => Mux64.IN4
Reg_Sel[1] => Mux95.IN3
Reg_Sel[1] => Mux94.IN3
Reg_Sel[1] => Mux93.IN3
Reg_Sel[1] => Mux92.IN3
Reg_Sel[1] => Mux91.IN3
Reg_Sel[1] => Mux90.IN3
Reg_Sel[1] => Mux89.IN3
Reg_Sel[1] => Mux88.IN3
Reg_Sel[1] => Mux87.IN3
Reg_Sel[1] => Mux86.IN3
Reg_Sel[1] => Mux85.IN3
Reg_Sel[1] => Mux84.IN3
Reg_Sel[1] => Mux83.IN3
Reg_Sel[1] => Mux82.IN3
Reg_Sel[1] => Mux81.IN3
Reg_Sel[1] => Mux80.IN3
Reg_Sel[1] => Mux79.IN3
Reg_Sel[1] => Mux78.IN3
Reg_Sel[1] => Mux77.IN3
Reg_Sel[1] => Mux76.IN3
Reg_Sel[1] => Mux75.IN3
Reg_Sel[1] => Mux74.IN3
Reg_Sel[1] => Mux73.IN3
Reg_Sel[1] => Mux72.IN3
Reg_Sel[1] => Mux71.IN3
Reg_Sel[1] => Mux70.IN3
Reg_Sel[1] => Mux69.IN3
Reg_Sel[1] => Mux68.IN3
Reg_Sel[1] => Mux67.IN3
Reg_Sel[1] => Mux66.IN3
Reg_Sel[1] => Mux65.IN3
Reg_Sel[1] => Mux64.IN3
Reg_Sel[2] => Mux95.IN2
Reg_Sel[2] => Mux94.IN2
Reg_Sel[2] => Mux93.IN2
Reg_Sel[2] => Mux92.IN2
Reg_Sel[2] => Mux91.IN2
Reg_Sel[2] => Mux90.IN2
Reg_Sel[2] => Mux89.IN2
Reg_Sel[2] => Mux88.IN2
Reg_Sel[2] => Mux87.IN2
Reg_Sel[2] => Mux86.IN2
Reg_Sel[2] => Mux85.IN2
Reg_Sel[2] => Mux84.IN2
Reg_Sel[2] => Mux83.IN2
Reg_Sel[2] => Mux82.IN2
Reg_Sel[2] => Mux81.IN2
Reg_Sel[2] => Mux80.IN2
Reg_Sel[2] => Mux79.IN2
Reg_Sel[2] => Mux78.IN2
Reg_Sel[2] => Mux77.IN2
Reg_Sel[2] => Mux76.IN2
Reg_Sel[2] => Mux75.IN2
Reg_Sel[2] => Mux74.IN2
Reg_Sel[2] => Mux73.IN2
Reg_Sel[2] => Mux72.IN2
Reg_Sel[2] => Mux71.IN2
Reg_Sel[2] => Mux70.IN2
Reg_Sel[2] => Mux69.IN2
Reg_Sel[2] => Mux68.IN2
Reg_Sel[2] => Mux67.IN2
Reg_Sel[2] => Mux66.IN2
Reg_Sel[2] => Mux65.IN2
Reg_Sel[2] => Mux64.IN2
Reg_Sel[3] => Mux95.IN1
Reg_Sel[3] => Mux94.IN1
Reg_Sel[3] => Mux93.IN1
Reg_Sel[3] => Mux92.IN1
Reg_Sel[3] => Mux91.IN1
Reg_Sel[3] => Mux90.IN1
Reg_Sel[3] => Mux89.IN1
Reg_Sel[3] => Mux88.IN1
Reg_Sel[3] => Mux87.IN1
Reg_Sel[3] => Mux86.IN1
Reg_Sel[3] => Mux85.IN1
Reg_Sel[3] => Mux84.IN1
Reg_Sel[3] => Mux83.IN1
Reg_Sel[3] => Mux82.IN1
Reg_Sel[3] => Mux81.IN1
Reg_Sel[3] => Mux80.IN1
Reg_Sel[3] => Mux79.IN1
Reg_Sel[3] => Mux78.IN1
Reg_Sel[3] => Mux77.IN1
Reg_Sel[3] => Mux76.IN1
Reg_Sel[3] => Mux75.IN1
Reg_Sel[3] => Mux74.IN1
Reg_Sel[3] => Mux73.IN1
Reg_Sel[3] => Mux72.IN1
Reg_Sel[3] => Mux71.IN1
Reg_Sel[3] => Mux70.IN1
Reg_Sel[3] => Mux69.IN1
Reg_Sel[3] => Mux68.IN1
Reg_Sel[3] => Mux67.IN1
Reg_Sel[3] => Mux66.IN1
Reg_Sel[3] => Mux65.IN1
Reg_Sel[3] => Mux64.IN1
Reg_Sel[4] => Mux95.IN0
Reg_Sel[4] => Mux94.IN0
Reg_Sel[4] => Mux93.IN0
Reg_Sel[4] => Mux92.IN0
Reg_Sel[4] => Mux91.IN0
Reg_Sel[4] => Mux90.IN0
Reg_Sel[4] => Mux89.IN0
Reg_Sel[4] => Mux88.IN0
Reg_Sel[4] => Mux87.IN0
Reg_Sel[4] => Mux86.IN0
Reg_Sel[4] => Mux85.IN0
Reg_Sel[4] => Mux84.IN0
Reg_Sel[4] => Mux83.IN0
Reg_Sel[4] => Mux82.IN0
Reg_Sel[4] => Mux81.IN0
Reg_Sel[4] => Mux80.IN0
Reg_Sel[4] => Mux79.IN0
Reg_Sel[4] => Mux78.IN0
Reg_Sel[4] => Mux77.IN0
Reg_Sel[4] => Mux76.IN0
Reg_Sel[4] => Mux75.IN0
Reg_Sel[4] => Mux74.IN0
Reg_Sel[4] => Mux73.IN0
Reg_Sel[4] => Mux72.IN0
Reg_Sel[4] => Mux71.IN0
Reg_Sel[4] => Mux70.IN0
Reg_Sel[4] => Mux69.IN0
Reg_Sel[4] => Mux68.IN0
Reg_Sel[4] => Mux67.IN0
Reg_Sel[4] => Mux66.IN0
Reg_Sel[4] => Mux65.IN0
Reg_Sel[4] => Mux64.IN0
Reg_Data[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
Reg_Data[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
clock => register_array[0][31].CLK
clock => register_array[0][30].CLK
clock => register_array[0][29].CLK
clock => register_array[0][28].CLK
clock => register_array[0][27].CLK
clock => register_array[0][26].CLK
clock => register_array[0][25].CLK
clock => register_array[0][24].CLK
clock => register_array[0][23].CLK
clock => register_array[0][22].CLK
clock => register_array[0][21].CLK
clock => register_array[0][20].CLK
clock => register_array[0][19].CLK
clock => register_array[0][18].CLK
clock => register_array[0][17].CLK
clock => register_array[0][16].CLK
clock => register_array[0][15].CLK
clock => register_array[0][14].CLK
clock => register_array[0][13].CLK
clock => register_array[0][12].CLK
clock => register_array[0][11].CLK
clock => register_array[0][10].CLK
clock => register_array[0][9].CLK
clock => register_array[0][8].CLK
clock => register_array[0][7].CLK
clock => register_array[0][6].CLK
clock => register_array[0][5].CLK
clock => register_array[0][4].CLK
clock => register_array[0][3].CLK
clock => register_array[0][2].CLK
clock => register_array[0][1].CLK
clock => register_array[0][0].CLK
clock => register_array[1][31].CLK
clock => register_array[1][30].CLK
clock => register_array[1][29].CLK
clock => register_array[1][28].CLK
clock => register_array[1][27].CLK
clock => register_array[1][26].CLK
clock => register_array[1][25].CLK
clock => register_array[1][24].CLK
clock => register_array[1][23].CLK
clock => register_array[1][22].CLK
clock => register_array[1][21].CLK
clock => register_array[1][20].CLK
clock => register_array[1][19].CLK
clock => register_array[1][18].CLK
clock => register_array[1][17].CLK
clock => register_array[1][16].CLK
clock => register_array[1][15].CLK
clock => register_array[1][14].CLK
clock => register_array[1][13].CLK
clock => register_array[1][12].CLK
clock => register_array[1][11].CLK
clock => register_array[1][10].CLK
clock => register_array[1][9].CLK
clock => register_array[1][8].CLK
clock => register_array[1][7].CLK
clock => register_array[1][6].CLK
clock => register_array[1][5].CLK
clock => register_array[1][4].CLK
clock => register_array[1][3].CLK
clock => register_array[1][2].CLK
clock => register_array[1][1].CLK
clock => register_array[1][0].CLK
clock => register_array[2][31].CLK
clock => register_array[2][30].CLK
clock => register_array[2][29].CLK
clock => register_array[2][28].CLK
clock => register_array[2][27].CLK
clock => register_array[2][26].CLK
clock => register_array[2][25].CLK
clock => register_array[2][24].CLK
clock => register_array[2][23].CLK
clock => register_array[2][22].CLK
clock => register_array[2][21].CLK
clock => register_array[2][20].CLK
clock => register_array[2][19].CLK
clock => register_array[2][18].CLK
clock => register_array[2][17].CLK
clock => register_array[2][16].CLK
clock => register_array[2][15].CLK
clock => register_array[2][14].CLK
clock => register_array[2][13].CLK
clock => register_array[2][12].CLK
clock => register_array[2][11].CLK
clock => register_array[2][10].CLK
clock => register_array[2][9].CLK
clock => register_array[2][8].CLK
clock => register_array[2][7].CLK
clock => register_array[2][6].CLK
clock => register_array[2][5].CLK
clock => register_array[2][4].CLK
clock => register_array[2][3].CLK
clock => register_array[2][2].CLK
clock => register_array[2][1].CLK
clock => register_array[2][0].CLK
clock => register_array[3][31].CLK
clock => register_array[3][30].CLK
clock => register_array[3][29].CLK
clock => register_array[3][28].CLK
clock => register_array[3][27].CLK
clock => register_array[3][26].CLK
clock => register_array[3][25].CLK
clock => register_array[3][24].CLK
clock => register_array[3][23].CLK
clock => register_array[3][22].CLK
clock => register_array[3][21].CLK
clock => register_array[3][20].CLK
clock => register_array[3][19].CLK
clock => register_array[3][18].CLK
clock => register_array[3][17].CLK
clock => register_array[3][16].CLK
clock => register_array[3][15].CLK
clock => register_array[3][14].CLK
clock => register_array[3][13].CLK
clock => register_array[3][12].CLK
clock => register_array[3][11].CLK
clock => register_array[3][10].CLK
clock => register_array[3][9].CLK
clock => register_array[3][8].CLK
clock => register_array[3][7].CLK
clock => register_array[3][6].CLK
clock => register_array[3][5].CLK
clock => register_array[3][4].CLK
clock => register_array[3][3].CLK
clock => register_array[3][2].CLK
clock => register_array[3][1].CLK
clock => register_array[3][0].CLK
clock => register_array[4][31].CLK
clock => register_array[4][30].CLK
clock => register_array[4][29].CLK
clock => register_array[4][28].CLK
clock => register_array[4][27].CLK
clock => register_array[4][26].CLK
clock => register_array[4][25].CLK
clock => register_array[4][24].CLK
clock => register_array[4][23].CLK
clock => register_array[4][22].CLK
clock => register_array[4][21].CLK
clock => register_array[4][20].CLK
clock => register_array[4][19].CLK
clock => register_array[4][18].CLK
clock => register_array[4][17].CLK
clock => register_array[4][16].CLK
clock => register_array[4][15].CLK
clock => register_array[4][14].CLK
clock => register_array[4][13].CLK
clock => register_array[4][12].CLK
clock => register_array[4][11].CLK
clock => register_array[4][10].CLK
clock => register_array[4][9].CLK
clock => register_array[4][8].CLK
clock => register_array[4][7].CLK
clock => register_array[4][6].CLK
clock => register_array[4][5].CLK
clock => register_array[4][4].CLK
clock => register_array[4][3].CLK
clock => register_array[4][2].CLK
clock => register_array[4][1].CLK
clock => register_array[4][0].CLK
clock => register_array[5][31].CLK
clock => register_array[5][30].CLK
clock => register_array[5][29].CLK
clock => register_array[5][28].CLK
clock => register_array[5][27].CLK
clock => register_array[5][26].CLK
clock => register_array[5][25].CLK
clock => register_array[5][24].CLK
clock => register_array[5][23].CLK
clock => register_array[5][22].CLK
clock => register_array[5][21].CLK
clock => register_array[5][20].CLK
clock => register_array[5][19].CLK
clock => register_array[5][18].CLK
clock => register_array[5][17].CLK
clock => register_array[5][16].CLK
clock => register_array[5][15].CLK
clock => register_array[5][14].CLK
clock => register_array[5][13].CLK
clock => register_array[5][12].CLK
clock => register_array[5][11].CLK
clock => register_array[5][10].CLK
clock => register_array[5][9].CLK
clock => register_array[5][8].CLK
clock => register_array[5][7].CLK
clock => register_array[5][6].CLK
clock => register_array[5][5].CLK
clock => register_array[5][4].CLK
clock => register_array[5][3].CLK
clock => register_array[5][2].CLK
clock => register_array[5][1].CLK
clock => register_array[5][0].CLK
clock => register_array[6][31].CLK
clock => register_array[6][30].CLK
clock => register_array[6][29].CLK
clock => register_array[6][28].CLK
clock => register_array[6][27].CLK
clock => register_array[6][26].CLK
clock => register_array[6][25].CLK
clock => register_array[6][24].CLK
clock => register_array[6][23].CLK
clock => register_array[6][22].CLK
clock => register_array[6][21].CLK
clock => register_array[6][20].CLK
clock => register_array[6][19].CLK
clock => register_array[6][18].CLK
clock => register_array[6][17].CLK
clock => register_array[6][16].CLK
clock => register_array[6][15].CLK
clock => register_array[6][14].CLK
clock => register_array[6][13].CLK
clock => register_array[6][12].CLK
clock => register_array[6][11].CLK
clock => register_array[6][10].CLK
clock => register_array[6][9].CLK
clock => register_array[6][8].CLK
clock => register_array[6][7].CLK
clock => register_array[6][6].CLK
clock => register_array[6][5].CLK
clock => register_array[6][4].CLK
clock => register_array[6][3].CLK
clock => register_array[6][2].CLK
clock => register_array[6][1].CLK
clock => register_array[6][0].CLK
clock => register_array[7][31].CLK
clock => register_array[7][30].CLK
clock => register_array[7][29].CLK
clock => register_array[7][28].CLK
clock => register_array[7][27].CLK
clock => register_array[7][26].CLK
clock => register_array[7][25].CLK
clock => register_array[7][24].CLK
clock => register_array[7][23].CLK
clock => register_array[7][22].CLK
clock => register_array[7][21].CLK
clock => register_array[7][20].CLK
clock => register_array[7][19].CLK
clock => register_array[7][18].CLK
clock => register_array[7][17].CLK
clock => register_array[7][16].CLK
clock => register_array[7][15].CLK
clock => register_array[7][14].CLK
clock => register_array[7][13].CLK
clock => register_array[7][12].CLK
clock => register_array[7][11].CLK
clock => register_array[7][10].CLK
clock => register_array[7][9].CLK
clock => register_array[7][8].CLK
clock => register_array[7][7].CLK
clock => register_array[7][6].CLK
clock => register_array[7][5].CLK
clock => register_array[7][4].CLK
clock => register_array[7][3].CLK
clock => register_array[7][2].CLK
clock => register_array[7][1].CLK
clock => register_array[7][0].CLK
clock => register_array[8][31].CLK
clock => register_array[8][30].CLK
clock => register_array[8][29].CLK
clock => register_array[8][28].CLK
clock => register_array[8][27].CLK
clock => register_array[8][26].CLK
clock => register_array[8][25].CLK
clock => register_array[8][24].CLK
clock => register_array[8][23].CLK
clock => register_array[8][22].CLK
clock => register_array[8][21].CLK
clock => register_array[8][20].CLK
clock => register_array[8][19].CLK
clock => register_array[8][18].CLK
clock => register_array[8][17].CLK
clock => register_array[8][16].CLK
clock => register_array[8][15].CLK
clock => register_array[8][14].CLK
clock => register_array[8][13].CLK
clock => register_array[8][12].CLK
clock => register_array[8][11].CLK
clock => register_array[8][10].CLK
clock => register_array[8][9].CLK
clock => register_array[8][8].CLK
clock => register_array[8][7].CLK
clock => register_array[8][6].CLK
clock => register_array[8][5].CLK
clock => register_array[8][4].CLK
clock => register_array[8][3].CLK
clock => register_array[8][2].CLK
clock => register_array[8][1].CLK
clock => register_array[8][0].CLK
clock => register_array[9][31].CLK
clock => register_array[9][30].CLK
clock => register_array[9][29].CLK
clock => register_array[9][28].CLK
clock => register_array[9][27].CLK
clock => register_array[9][26].CLK
clock => register_array[9][25].CLK
clock => register_array[9][24].CLK
clock => register_array[9][23].CLK
clock => register_array[9][22].CLK
clock => register_array[9][21].CLK
clock => register_array[9][20].CLK
clock => register_array[9][19].CLK
clock => register_array[9][18].CLK
clock => register_array[9][17].CLK
clock => register_array[9][16].CLK
clock => register_array[9][15].CLK
clock => register_array[9][14].CLK
clock => register_array[9][13].CLK
clock => register_array[9][12].CLK
clock => register_array[9][11].CLK
clock => register_array[9][10].CLK
clock => register_array[9][9].CLK
clock => register_array[9][8].CLK
clock => register_array[9][7].CLK
clock => register_array[9][6].CLK
clock => register_array[9][5].CLK
clock => register_array[9][4].CLK
clock => register_array[9][3].CLK
clock => register_array[9][2].CLK
clock => register_array[9][1].CLK
clock => register_array[9][0].CLK
clock => register_array[10][31].CLK
clock => register_array[10][30].CLK
clock => register_array[10][29].CLK
clock => register_array[10][28].CLK
clock => register_array[10][27].CLK
clock => register_array[10][26].CLK
clock => register_array[10][25].CLK
clock => register_array[10][24].CLK
clock => register_array[10][23].CLK
clock => register_array[10][22].CLK
clock => register_array[10][21].CLK
clock => register_array[10][20].CLK
clock => register_array[10][19].CLK
clock => register_array[10][18].CLK
clock => register_array[10][17].CLK
clock => register_array[10][16].CLK
clock => register_array[10][15].CLK
clock => register_array[10][14].CLK
clock => register_array[10][13].CLK
clock => register_array[10][12].CLK
clock => register_array[10][11].CLK
clock => register_array[10][10].CLK
clock => register_array[10][9].CLK
clock => register_array[10][8].CLK
clock => register_array[10][7].CLK
clock => register_array[10][6].CLK
clock => register_array[10][5].CLK
clock => register_array[10][4].CLK
clock => register_array[10][3].CLK
clock => register_array[10][2].CLK
clock => register_array[10][1].CLK
clock => register_array[10][0].CLK
clock => register_array[11][31].CLK
clock => register_array[11][30].CLK
clock => register_array[11][29].CLK
clock => register_array[11][28].CLK
clock => register_array[11][27].CLK
clock => register_array[11][26].CLK
clock => register_array[11][25].CLK
clock => register_array[11][24].CLK
clock => register_array[11][23].CLK
clock => register_array[11][22].CLK
clock => register_array[11][21].CLK
clock => register_array[11][20].CLK
clock => register_array[11][19].CLK
clock => register_array[11][18].CLK
clock => register_array[11][17].CLK
clock => register_array[11][16].CLK
clock => register_array[11][15].CLK
clock => register_array[11][14].CLK
clock => register_array[11][13].CLK
clock => register_array[11][12].CLK
clock => register_array[11][11].CLK
clock => register_array[11][10].CLK
clock => register_array[11][9].CLK
clock => register_array[11][8].CLK
clock => register_array[11][7].CLK
clock => register_array[11][6].CLK
clock => register_array[11][5].CLK
clock => register_array[11][4].CLK
clock => register_array[11][3].CLK
clock => register_array[11][2].CLK
clock => register_array[11][1].CLK
clock => register_array[11][0].CLK
clock => register_array[12][31].CLK
clock => register_array[12][30].CLK
clock => register_array[12][29].CLK
clock => register_array[12][28].CLK
clock => register_array[12][27].CLK
clock => register_array[12][26].CLK
clock => register_array[12][25].CLK
clock => register_array[12][24].CLK
clock => register_array[12][23].CLK
clock => register_array[12][22].CLK
clock => register_array[12][21].CLK
clock => register_array[12][20].CLK
clock => register_array[12][19].CLK
clock => register_array[12][18].CLK
clock => register_array[12][17].CLK
clock => register_array[12][16].CLK
clock => register_array[12][15].CLK
clock => register_array[12][14].CLK
clock => register_array[12][13].CLK
clock => register_array[12][12].CLK
clock => register_array[12][11].CLK
clock => register_array[12][10].CLK
clock => register_array[12][9].CLK
clock => register_array[12][8].CLK
clock => register_array[12][7].CLK
clock => register_array[12][6].CLK
clock => register_array[12][5].CLK
clock => register_array[12][4].CLK
clock => register_array[12][3].CLK
clock => register_array[12][2].CLK
clock => register_array[12][1].CLK
clock => register_array[12][0].CLK
clock => register_array[13][31].CLK
clock => register_array[13][30].CLK
clock => register_array[13][29].CLK
clock => register_array[13][28].CLK
clock => register_array[13][27].CLK
clock => register_array[13][26].CLK
clock => register_array[13][25].CLK
clock => register_array[13][24].CLK
clock => register_array[13][23].CLK
clock => register_array[13][22].CLK
clock => register_array[13][21].CLK
clock => register_array[13][20].CLK
clock => register_array[13][19].CLK
clock => register_array[13][18].CLK
clock => register_array[13][17].CLK
clock => register_array[13][16].CLK
clock => register_array[13][15].CLK
clock => register_array[13][14].CLK
clock => register_array[13][13].CLK
clock => register_array[13][12].CLK
clock => register_array[13][11].CLK
clock => register_array[13][10].CLK
clock => register_array[13][9].CLK
clock => register_array[13][8].CLK
clock => register_array[13][7].CLK
clock => register_array[13][6].CLK
clock => register_array[13][5].CLK
clock => register_array[13][4].CLK
clock => register_array[13][3].CLK
clock => register_array[13][2].CLK
clock => register_array[13][1].CLK
clock => register_array[13][0].CLK
clock => register_array[14][31].CLK
clock => register_array[14][30].CLK
clock => register_array[14][29].CLK
clock => register_array[14][28].CLK
clock => register_array[14][27].CLK
clock => register_array[14][26].CLK
clock => register_array[14][25].CLK
clock => register_array[14][24].CLK
clock => register_array[14][23].CLK
clock => register_array[14][22].CLK
clock => register_array[14][21].CLK
clock => register_array[14][20].CLK
clock => register_array[14][19].CLK
clock => register_array[14][18].CLK
clock => register_array[14][17].CLK
clock => register_array[14][16].CLK
clock => register_array[14][15].CLK
clock => register_array[14][14].CLK
clock => register_array[14][13].CLK
clock => register_array[14][12].CLK
clock => register_array[14][11].CLK
clock => register_array[14][10].CLK
clock => register_array[14][9].CLK
clock => register_array[14][8].CLK
clock => register_array[14][7].CLK
clock => register_array[14][6].CLK
clock => register_array[14][5].CLK
clock => register_array[14][4].CLK
clock => register_array[14][3].CLK
clock => register_array[14][2].CLK
clock => register_array[14][1].CLK
clock => register_array[14][0].CLK
clock => register_array[15][31].CLK
clock => register_array[15][30].CLK
clock => register_array[15][29].CLK
clock => register_array[15][28].CLK
clock => register_array[15][27].CLK
clock => register_array[15][26].CLK
clock => register_array[15][25].CLK
clock => register_array[15][24].CLK
clock => register_array[15][23].CLK
clock => register_array[15][22].CLK
clock => register_array[15][21].CLK
clock => register_array[15][20].CLK
clock => register_array[15][19].CLK
clock => register_array[15][18].CLK
clock => register_array[15][17].CLK
clock => register_array[15][16].CLK
clock => register_array[15][15].CLK
clock => register_array[15][14].CLK
clock => register_array[15][13].CLK
clock => register_array[15][12].CLK
clock => register_array[15][11].CLK
clock => register_array[15][10].CLK
clock => register_array[15][9].CLK
clock => register_array[15][8].CLK
clock => register_array[15][7].CLK
clock => register_array[15][6].CLK
clock => register_array[15][5].CLK
clock => register_array[15][4].CLK
clock => register_array[15][3].CLK
clock => register_array[15][2].CLK
clock => register_array[15][1].CLK
clock => register_array[15][0].CLK
clock => register_array[16][31].CLK
clock => register_array[16][30].CLK
clock => register_array[16][29].CLK
clock => register_array[16][28].CLK
clock => register_array[16][27].CLK
clock => register_array[16][26].CLK
clock => register_array[16][25].CLK
clock => register_array[16][24].CLK
clock => register_array[16][23].CLK
clock => register_array[16][22].CLK
clock => register_array[16][21].CLK
clock => register_array[16][20].CLK
clock => register_array[16][19].CLK
clock => register_array[16][18].CLK
clock => register_array[16][17].CLK
clock => register_array[16][16].CLK
clock => register_array[16][15].CLK
clock => register_array[16][14].CLK
clock => register_array[16][13].CLK
clock => register_array[16][12].CLK
clock => register_array[16][11].CLK
clock => register_array[16][10].CLK
clock => register_array[16][9].CLK
clock => register_array[16][8].CLK
clock => register_array[16][7].CLK
clock => register_array[16][6].CLK
clock => register_array[16][5].CLK
clock => register_array[16][4].CLK
clock => register_array[16][3].CLK
clock => register_array[16][2].CLK
clock => register_array[16][1].CLK
clock => register_array[16][0].CLK
clock => register_array[17][31].CLK
clock => register_array[17][30].CLK
clock => register_array[17][29].CLK
clock => register_array[17][28].CLK
clock => register_array[17][27].CLK
clock => register_array[17][26].CLK
clock => register_array[17][25].CLK
clock => register_array[17][24].CLK
clock => register_array[17][23].CLK
clock => register_array[17][22].CLK
clock => register_array[17][21].CLK
clock => register_array[17][20].CLK
clock => register_array[17][19].CLK
clock => register_array[17][18].CLK
clock => register_array[17][17].CLK
clock => register_array[17][16].CLK
clock => register_array[17][15].CLK
clock => register_array[17][14].CLK
clock => register_array[17][13].CLK
clock => register_array[17][12].CLK
clock => register_array[17][11].CLK
clock => register_array[17][10].CLK
clock => register_array[17][9].CLK
clock => register_array[17][8].CLK
clock => register_array[17][7].CLK
clock => register_array[17][6].CLK
clock => register_array[17][5].CLK
clock => register_array[17][4].CLK
clock => register_array[17][3].CLK
clock => register_array[17][2].CLK
clock => register_array[17][1].CLK
clock => register_array[17][0].CLK
clock => register_array[18][31].CLK
clock => register_array[18][30].CLK
clock => register_array[18][29].CLK
clock => register_array[18][28].CLK
clock => register_array[18][27].CLK
clock => register_array[18][26].CLK
clock => register_array[18][25].CLK
clock => register_array[18][24].CLK
clock => register_array[18][23].CLK
clock => register_array[18][22].CLK
clock => register_array[18][21].CLK
clock => register_array[18][20].CLK
clock => register_array[18][19].CLK
clock => register_array[18][18].CLK
clock => register_array[18][17].CLK
clock => register_array[18][16].CLK
clock => register_array[18][15].CLK
clock => register_array[18][14].CLK
clock => register_array[18][13].CLK
clock => register_array[18][12].CLK
clock => register_array[18][11].CLK
clock => register_array[18][10].CLK
clock => register_array[18][9].CLK
clock => register_array[18][8].CLK
clock => register_array[18][7].CLK
clock => register_array[18][6].CLK
clock => register_array[18][5].CLK
clock => register_array[18][4].CLK
clock => register_array[18][3].CLK
clock => register_array[18][2].CLK
clock => register_array[18][1].CLK
clock => register_array[18][0].CLK
clock => register_array[19][31].CLK
clock => register_array[19][30].CLK
clock => register_array[19][29].CLK
clock => register_array[19][28].CLK
clock => register_array[19][27].CLK
clock => register_array[19][26].CLK
clock => register_array[19][25].CLK
clock => register_array[19][24].CLK
clock => register_array[19][23].CLK
clock => register_array[19][22].CLK
clock => register_array[19][21].CLK
clock => register_array[19][20].CLK
clock => register_array[19][19].CLK
clock => register_array[19][18].CLK
clock => register_array[19][17].CLK
clock => register_array[19][16].CLK
clock => register_array[19][15].CLK
clock => register_array[19][14].CLK
clock => register_array[19][13].CLK
clock => register_array[19][12].CLK
clock => register_array[19][11].CLK
clock => register_array[19][10].CLK
clock => register_array[19][9].CLK
clock => register_array[19][8].CLK
clock => register_array[19][7].CLK
clock => register_array[19][6].CLK
clock => register_array[19][5].CLK
clock => register_array[19][4].CLK
clock => register_array[19][3].CLK
clock => register_array[19][2].CLK
clock => register_array[19][1].CLK
clock => register_array[19][0].CLK
clock => register_array[20][31].CLK
clock => register_array[20][30].CLK
clock => register_array[20][29].CLK
clock => register_array[20][28].CLK
clock => register_array[20][27].CLK
clock => register_array[20][26].CLK
clock => register_array[20][25].CLK
clock => register_array[20][24].CLK
clock => register_array[20][23].CLK
clock => register_array[20][22].CLK
clock => register_array[20][21].CLK
clock => register_array[20][20].CLK
clock => register_array[20][19].CLK
clock => register_array[20][18].CLK
clock => register_array[20][17].CLK
clock => register_array[20][16].CLK
clock => register_array[20][15].CLK
clock => register_array[20][14].CLK
clock => register_array[20][13].CLK
clock => register_array[20][12].CLK
clock => register_array[20][11].CLK
clock => register_array[20][10].CLK
clock => register_array[20][9].CLK
clock => register_array[20][8].CLK
clock => register_array[20][7].CLK
clock => register_array[20][6].CLK
clock => register_array[20][5].CLK
clock => register_array[20][4].CLK
clock => register_array[20][3].CLK
clock => register_array[20][2].CLK
clock => register_array[20][1].CLK
clock => register_array[20][0].CLK
clock => register_array[21][31].CLK
clock => register_array[21][30].CLK
clock => register_array[21][29].CLK
clock => register_array[21][28].CLK
clock => register_array[21][27].CLK
clock => register_array[21][26].CLK
clock => register_array[21][25].CLK
clock => register_array[21][24].CLK
clock => register_array[21][23].CLK
clock => register_array[21][22].CLK
clock => register_array[21][21].CLK
clock => register_array[21][20].CLK
clock => register_array[21][19].CLK
clock => register_array[21][18].CLK
clock => register_array[21][17].CLK
clock => register_array[21][16].CLK
clock => register_array[21][15].CLK
clock => register_array[21][14].CLK
clock => register_array[21][13].CLK
clock => register_array[21][12].CLK
clock => register_array[21][11].CLK
clock => register_array[21][10].CLK
clock => register_array[21][9].CLK
clock => register_array[21][8].CLK
clock => register_array[21][7].CLK
clock => register_array[21][6].CLK
clock => register_array[21][5].CLK
clock => register_array[21][4].CLK
clock => register_array[21][3].CLK
clock => register_array[21][2].CLK
clock => register_array[21][1].CLK
clock => register_array[21][0].CLK
clock => register_array[22][31].CLK
clock => register_array[22][30].CLK
clock => register_array[22][29].CLK
clock => register_array[22][28].CLK
clock => register_array[22][27].CLK
clock => register_array[22][26].CLK
clock => register_array[22][25].CLK
clock => register_array[22][24].CLK
clock => register_array[22][23].CLK
clock => register_array[22][22].CLK
clock => register_array[22][21].CLK
clock => register_array[22][20].CLK
clock => register_array[22][19].CLK
clock => register_array[22][18].CLK
clock => register_array[22][17].CLK
clock => register_array[22][16].CLK
clock => register_array[22][15].CLK
clock => register_array[22][14].CLK
clock => register_array[22][13].CLK
clock => register_array[22][12].CLK
clock => register_array[22][11].CLK
clock => register_array[22][10].CLK
clock => register_array[22][9].CLK
clock => register_array[22][8].CLK
clock => register_array[22][7].CLK
clock => register_array[22][6].CLK
clock => register_array[22][5].CLK
clock => register_array[22][4].CLK
clock => register_array[22][3].CLK
clock => register_array[22][2].CLK
clock => register_array[22][1].CLK
clock => register_array[22][0].CLK
clock => register_array[23][31].CLK
clock => register_array[23][30].CLK
clock => register_array[23][29].CLK
clock => register_array[23][28].CLK
clock => register_array[23][27].CLK
clock => register_array[23][26].CLK
clock => register_array[23][25].CLK
clock => register_array[23][24].CLK
clock => register_array[23][23].CLK
clock => register_array[23][22].CLK
clock => register_array[23][21].CLK
clock => register_array[23][20].CLK
clock => register_array[23][19].CLK
clock => register_array[23][18].CLK
clock => register_array[23][17].CLK
clock => register_array[23][16].CLK
clock => register_array[23][15].CLK
clock => register_array[23][14].CLK
clock => register_array[23][13].CLK
clock => register_array[23][12].CLK
clock => register_array[23][11].CLK
clock => register_array[23][10].CLK
clock => register_array[23][9].CLK
clock => register_array[23][8].CLK
clock => register_array[23][7].CLK
clock => register_array[23][6].CLK
clock => register_array[23][5].CLK
clock => register_array[23][4].CLK
clock => register_array[23][3].CLK
clock => register_array[23][2].CLK
clock => register_array[23][1].CLK
clock => register_array[23][0].CLK
clock => register_array[24][31].CLK
clock => register_array[24][30].CLK
clock => register_array[24][29].CLK
clock => register_array[24][28].CLK
clock => register_array[24][27].CLK
clock => register_array[24][26].CLK
clock => register_array[24][25].CLK
clock => register_array[24][24].CLK
clock => register_array[24][23].CLK
clock => register_array[24][22].CLK
clock => register_array[24][21].CLK
clock => register_array[24][20].CLK
clock => register_array[24][19].CLK
clock => register_array[24][18].CLK
clock => register_array[24][17].CLK
clock => register_array[24][16].CLK
clock => register_array[24][15].CLK
clock => register_array[24][14].CLK
clock => register_array[24][13].CLK
clock => register_array[24][12].CLK
clock => register_array[24][11].CLK
clock => register_array[24][10].CLK
clock => register_array[24][9].CLK
clock => register_array[24][8].CLK
clock => register_array[24][7].CLK
clock => register_array[24][6].CLK
clock => register_array[24][5].CLK
clock => register_array[24][4].CLK
clock => register_array[24][3].CLK
clock => register_array[24][2].CLK
clock => register_array[24][1].CLK
clock => register_array[24][0].CLK
clock => register_array[25][31].CLK
clock => register_array[25][30].CLK
clock => register_array[25][29].CLK
clock => register_array[25][28].CLK
clock => register_array[25][27].CLK
clock => register_array[25][26].CLK
clock => register_array[25][25].CLK
clock => register_array[25][24].CLK
clock => register_array[25][23].CLK
clock => register_array[25][22].CLK
clock => register_array[25][21].CLK
clock => register_array[25][20].CLK
clock => register_array[25][19].CLK
clock => register_array[25][18].CLK
clock => register_array[25][17].CLK
clock => register_array[25][16].CLK
clock => register_array[25][15].CLK
clock => register_array[25][14].CLK
clock => register_array[25][13].CLK
clock => register_array[25][12].CLK
clock => register_array[25][11].CLK
clock => register_array[25][10].CLK
clock => register_array[25][9].CLK
clock => register_array[25][8].CLK
clock => register_array[25][7].CLK
clock => register_array[25][6].CLK
clock => register_array[25][5].CLK
clock => register_array[25][4].CLK
clock => register_array[25][3].CLK
clock => register_array[25][2].CLK
clock => register_array[25][1].CLK
clock => register_array[25][0].CLK
clock => register_array[26][31].CLK
clock => register_array[26][30].CLK
clock => register_array[26][29].CLK
clock => register_array[26][28].CLK
clock => register_array[26][27].CLK
clock => register_array[26][26].CLK
clock => register_array[26][25].CLK
clock => register_array[26][24].CLK
clock => register_array[26][23].CLK
clock => register_array[26][22].CLK
clock => register_array[26][21].CLK
clock => register_array[26][20].CLK
clock => register_array[26][19].CLK
clock => register_array[26][18].CLK
clock => register_array[26][17].CLK
clock => register_array[26][16].CLK
clock => register_array[26][15].CLK
clock => register_array[26][14].CLK
clock => register_array[26][13].CLK
clock => register_array[26][12].CLK
clock => register_array[26][11].CLK
clock => register_array[26][10].CLK
clock => register_array[26][9].CLK
clock => register_array[26][8].CLK
clock => register_array[26][7].CLK
clock => register_array[26][6].CLK
clock => register_array[26][5].CLK
clock => register_array[26][4].CLK
clock => register_array[26][3].CLK
clock => register_array[26][2].CLK
clock => register_array[26][1].CLK
clock => register_array[26][0].CLK
clock => register_array[27][31].CLK
clock => register_array[27][30].CLK
clock => register_array[27][29].CLK
clock => register_array[27][28].CLK
clock => register_array[27][27].CLK
clock => register_array[27][26].CLK
clock => register_array[27][25].CLK
clock => register_array[27][24].CLK
clock => register_array[27][23].CLK
clock => register_array[27][22].CLK
clock => register_array[27][21].CLK
clock => register_array[27][20].CLK
clock => register_array[27][19].CLK
clock => register_array[27][18].CLK
clock => register_array[27][17].CLK
clock => register_array[27][16].CLK
clock => register_array[27][15].CLK
clock => register_array[27][14].CLK
clock => register_array[27][13].CLK
clock => register_array[27][12].CLK
clock => register_array[27][11].CLK
clock => register_array[27][10].CLK
clock => register_array[27][9].CLK
clock => register_array[27][8].CLK
clock => register_array[27][7].CLK
clock => register_array[27][6].CLK
clock => register_array[27][5].CLK
clock => register_array[27][4].CLK
clock => register_array[27][3].CLK
clock => register_array[27][2].CLK
clock => register_array[27][1].CLK
clock => register_array[27][0].CLK
clock => register_array[28][31].CLK
clock => register_array[28][30].CLK
clock => register_array[28][29].CLK
clock => register_array[28][28].CLK
clock => register_array[28][27].CLK
clock => register_array[28][26].CLK
clock => register_array[28][25].CLK
clock => register_array[28][24].CLK
clock => register_array[28][23].CLK
clock => register_array[28][22].CLK
clock => register_array[28][21].CLK
clock => register_array[28][20].CLK
clock => register_array[28][19].CLK
clock => register_array[28][18].CLK
clock => register_array[28][17].CLK
clock => register_array[28][16].CLK
clock => register_array[28][15].CLK
clock => register_array[28][14].CLK
clock => register_array[28][13].CLK
clock => register_array[28][12].CLK
clock => register_array[28][11].CLK
clock => register_array[28][10].CLK
clock => register_array[28][9].CLK
clock => register_array[28][8].CLK
clock => register_array[28][7].CLK
clock => register_array[28][6].CLK
clock => register_array[28][5].CLK
clock => register_array[28][4].CLK
clock => register_array[28][3].CLK
clock => register_array[28][2].CLK
clock => register_array[28][1].CLK
clock => register_array[28][0].CLK
clock => register_array[29][31].CLK
clock => register_array[29][30].CLK
clock => register_array[29][29].CLK
clock => register_array[29][28].CLK
clock => register_array[29][27].CLK
clock => register_array[29][26].CLK
clock => register_array[29][25].CLK
clock => register_array[29][24].CLK
clock => register_array[29][23].CLK
clock => register_array[29][22].CLK
clock => register_array[29][21].CLK
clock => register_array[29][20].CLK
clock => register_array[29][19].CLK
clock => register_array[29][18].CLK
clock => register_array[29][17].CLK
clock => register_array[29][16].CLK
clock => register_array[29][15].CLK
clock => register_array[29][14].CLK
clock => register_array[29][13].CLK
clock => register_array[29][12].CLK
clock => register_array[29][11].CLK
clock => register_array[29][10].CLK
clock => register_array[29][9].CLK
clock => register_array[29][8].CLK
clock => register_array[29][7].CLK
clock => register_array[29][6].CLK
clock => register_array[29][5].CLK
clock => register_array[29][4].CLK
clock => register_array[29][3].CLK
clock => register_array[29][2].CLK
clock => register_array[29][1].CLK
clock => register_array[29][0].CLK
clock => register_array[30][31].CLK
clock => register_array[30][30].CLK
clock => register_array[30][29].CLK
clock => register_array[30][28].CLK
clock => register_array[30][27].CLK
clock => register_array[30][26].CLK
clock => register_array[30][25].CLK
clock => register_array[30][24].CLK
clock => register_array[30][23].CLK
clock => register_array[30][22].CLK
clock => register_array[30][21].CLK
clock => register_array[30][20].CLK
clock => register_array[30][19].CLK
clock => register_array[30][18].CLK
clock => register_array[30][17].CLK
clock => register_array[30][16].CLK
clock => register_array[30][15].CLK
clock => register_array[30][14].CLK
clock => register_array[30][13].CLK
clock => register_array[30][12].CLK
clock => register_array[30][11].CLK
clock => register_array[30][10].CLK
clock => register_array[30][9].CLK
clock => register_array[30][8].CLK
clock => register_array[30][7].CLK
clock => register_array[30][6].CLK
clock => register_array[30][5].CLK
clock => register_array[30][4].CLK
clock => register_array[30][3].CLK
clock => register_array[30][2].CLK
clock => register_array[30][1].CLK
clock => register_array[30][0].CLK
clock => register_array[31][31].CLK
clock => register_array[31][30].CLK
clock => register_array[31][29].CLK
clock => register_array[31][28].CLK
clock => register_array[31][27].CLK
clock => register_array[31][26].CLK
clock => register_array[31][25].CLK
clock => register_array[31][24].CLK
clock => register_array[31][23].CLK
clock => register_array[31][22].CLK
clock => register_array[31][21].CLK
clock => register_array[31][20].CLK
clock => register_array[31][19].CLK
clock => register_array[31][18].CLK
clock => register_array[31][17].CLK
clock => register_array[31][16].CLK
clock => register_array[31][15].CLK
clock => register_array[31][14].CLK
clock => register_array[31][13].CLK
clock => register_array[31][12].CLK
clock => register_array[31][11].CLK
clock => register_array[31][10].CLK
clock => register_array[31][9].CLK
clock => register_array[31][8].CLK
clock => register_array[31][7].CLK
clock => register_array[31][6].CLK
clock => register_array[31][5].CLK
clock => register_array[31][4].CLK
clock => register_array[31][3].CLK
clock => register_array[31][2].CLK
clock => register_array[31][1].CLK
clock => register_array[31][0].CLK
reset => register_array~1023.OUTPUTSELECT
reset => register_array~1022.OUTPUTSELECT
reset => register_array~1021.OUTPUTSELECT
reset => register_array~1020.OUTPUTSELECT
reset => register_array~1019.OUTPUTSELECT
reset => register_array~1018.OUTPUTSELECT
reset => register_array~1017.OUTPUTSELECT
reset => register_array~1016.OUTPUTSELECT
reset => register_array~1015.OUTPUTSELECT
reset => register_array~1014.OUTPUTSELECT
reset => register_array~1013.OUTPUTSELECT
reset => register_array~1012.OUTPUTSELECT
reset => register_array~1011.OUTPUTSELECT
reset => register_array~1010.OUTPUTSELECT
reset => register_array~1009.OUTPUTSELECT
reset => register_array~1008.OUTPUTSELECT
reset => register_array~1007.OUTPUTSELECT
reset => register_array~1006.OUTPUTSELECT
reset => register_array~1005.OUTPUTSELECT
reset => register_array~1004.OUTPUTSELECT
reset => register_array~1003.OUTPUTSELECT
reset => register_array~1002.OUTPUTSELECT
reset => register_array~1001.OUTPUTSELECT
reset => register_array~1000.OUTPUTSELECT
reset => register_array~999.OUTPUTSELECT
reset => register_array~998.OUTPUTSELECT
reset => register_array~997.OUTPUTSELECT
reset => register_array~996.OUTPUTSELECT
reset => register_array~995.OUTPUTSELECT
reset => register_array~994.OUTPUTSELECT
reset => register_array~993.OUTPUTSELECT
reset => register_array~992.OUTPUTSELECT
reset => register_array~991.OUTPUTSELECT
reset => register_array~990.OUTPUTSELECT
reset => register_array~989.OUTPUTSELECT
reset => register_array~988.OUTPUTSELECT
reset => register_array~987.OUTPUTSELECT
reset => register_array~986.OUTPUTSELECT
reset => register_array~985.OUTPUTSELECT
reset => register_array~984.OUTPUTSELECT
reset => register_array~983.OUTPUTSELECT
reset => register_array~982.OUTPUTSELECT
reset => register_array~981.OUTPUTSELECT
reset => register_array~980.OUTPUTSELECT
reset => register_array~979.OUTPUTSELECT
reset => register_array~978.OUTPUTSELECT
reset => register_array~977.OUTPUTSELECT
reset => register_array~976.OUTPUTSELECT
reset => register_array~975.OUTPUTSELECT
reset => register_array~974.OUTPUTSELECT
reset => register_array~973.OUTPUTSELECT
reset => register_array~972.OUTPUTSELECT
reset => register_array~971.OUTPUTSELECT
reset => register_array~970.OUTPUTSELECT
reset => register_array~969.OUTPUTSELECT
reset => register_array~968.OUTPUTSELECT
reset => register_array~967.OUTPUTSELECT
reset => register_array~966.OUTPUTSELECT
reset => register_array~965.OUTPUTSELECT
reset => register_array~964.OUTPUTSELECT
reset => register_array~963.OUTPUTSELECT
reset => register_array~962.OUTPUTSELECT
reset => register_array~961.OUTPUTSELECT
reset => register_array~960.OUTPUTSELECT
reset => register_array~959.OUTPUTSELECT
reset => register_array~958.OUTPUTSELECT
reset => register_array~957.OUTPUTSELECT
reset => register_array~956.OUTPUTSELECT
reset => register_array~955.OUTPUTSELECT
reset => register_array~954.OUTPUTSELECT
reset => register_array~953.OUTPUTSELECT
reset => register_array~952.OUTPUTSELECT
reset => register_array~951.OUTPUTSELECT
reset => register_array~950.OUTPUTSELECT
reset => register_array~949.OUTPUTSELECT
reset => register_array~948.OUTPUTSELECT
reset => register_array~947.OUTPUTSELECT
reset => register_array~946.OUTPUTSELECT
reset => register_array~945.OUTPUTSELECT
reset => register_array~944.OUTPUTSELECT
reset => register_array~943.OUTPUTSELECT
reset => register_array~942.OUTPUTSELECT
reset => register_array~941.OUTPUTSELECT
reset => register_array~940.OUTPUTSELECT
reset => register_array~939.OUTPUTSELECT
reset => register_array~938.OUTPUTSELECT
reset => register_array~937.OUTPUTSELECT
reset => register_array~936.OUTPUTSELECT
reset => register_array~935.OUTPUTSELECT
reset => register_array~934.OUTPUTSELECT
reset => register_array~933.OUTPUTSELECT
reset => register_array~932.OUTPUTSELECT
reset => register_array~931.OUTPUTSELECT
reset => register_array~930.OUTPUTSELECT
reset => register_array~929.OUTPUTSELECT
reset => register_array~928.OUTPUTSELECT
reset => register_array~927.OUTPUTSELECT
reset => register_array~926.OUTPUTSELECT
reset => register_array~925.OUTPUTSELECT
reset => register_array~924.OUTPUTSELECT
reset => register_array~923.OUTPUTSELECT
reset => register_array~922.OUTPUTSELECT
reset => register_array~921.OUTPUTSELECT
reset => register_array~920.OUTPUTSELECT
reset => register_array~919.OUTPUTSELECT
reset => register_array~918.OUTPUTSELECT
reset => register_array~917.OUTPUTSELECT
reset => register_array~916.OUTPUTSELECT
reset => register_array~915.OUTPUTSELECT
reset => register_array~914.OUTPUTSELECT
reset => register_array~913.OUTPUTSELECT
reset => register_array~912.OUTPUTSELECT
reset => register_array~911.OUTPUTSELECT
reset => register_array~910.OUTPUTSELECT
reset => register_array~909.OUTPUTSELECT
reset => register_array~908.OUTPUTSELECT
reset => register_array~907.OUTPUTSELECT
reset => register_array~906.OUTPUTSELECT
reset => register_array~905.OUTPUTSELECT
reset => register_array~904.OUTPUTSELECT
reset => register_array~903.OUTPUTSELECT
reset => register_array~902.OUTPUTSELECT
reset => register_array~901.OUTPUTSELECT
reset => register_array~900.OUTPUTSELECT
reset => register_array~899.OUTPUTSELECT
reset => register_array~898.OUTPUTSELECT
reset => register_array~897.OUTPUTSELECT
reset => register_array~896.OUTPUTSELECT
reset => register_array~895.OUTPUTSELECT
reset => register_array~894.OUTPUTSELECT
reset => register_array~893.OUTPUTSELECT
reset => register_array~892.OUTPUTSELECT
reset => register_array~891.OUTPUTSELECT
reset => register_array~890.OUTPUTSELECT
reset => register_array~889.OUTPUTSELECT
reset => register_array~888.OUTPUTSELECT
reset => register_array~887.OUTPUTSELECT
reset => register_array~886.OUTPUTSELECT
reset => register_array~885.OUTPUTSELECT
reset => register_array~884.OUTPUTSELECT
reset => register_array~883.OUTPUTSELECT
reset => register_array~882.OUTPUTSELECT
reset => register_array~881.OUTPUTSELECT
reset => register_array~880.OUTPUTSELECT
reset => register_array~879.OUTPUTSELECT
reset => register_array~878.OUTPUTSELECT
reset => register_array~877.OUTPUTSELECT
reset => register_array~876.OUTPUTSELECT
reset => register_array~875.OUTPUTSELECT
reset => register_array~874.OUTPUTSELECT
reset => register_array~873.OUTPUTSELECT
reset => register_array~872.OUTPUTSELECT
reset => register_array~871.OUTPUTSELECT
reset => register_array~870.OUTPUTSELECT
reset => register_array~869.OUTPUTSELECT
reset => register_array~868.OUTPUTSELECT
reset => register_array~867.OUTPUTSELECT
reset => register_array~866.OUTPUTSELECT
reset => register_array~865.OUTPUTSELECT
reset => register_array~864.OUTPUTSELECT
reset => register_array~863.OUTPUTSELECT
reset => register_array~862.OUTPUTSELECT
reset => register_array~861.OUTPUTSELECT
reset => register_array~860.OUTPUTSELECT
reset => register_array~859.OUTPUTSELECT
reset => register_array~858.OUTPUTSELECT
reset => register_array~857.OUTPUTSELECT
reset => register_array~856.OUTPUTSELECT
reset => register_array~855.OUTPUTSELECT
reset => register_array~854.OUTPUTSELECT
reset => register_array~853.OUTPUTSELECT
reset => register_array~852.OUTPUTSELECT
reset => register_array~851.OUTPUTSELECT
reset => register_array~850.OUTPUTSELECT
reset => register_array~849.OUTPUTSELECT
reset => register_array~848.OUTPUTSELECT
reset => register_array~847.OUTPUTSELECT
reset => register_array~846.OUTPUTSELECT
reset => register_array~845.OUTPUTSELECT
reset => register_array~844.OUTPUTSELECT
reset => register_array~843.OUTPUTSELECT
reset => register_array~842.OUTPUTSELECT
reset => register_array~841.OUTPUTSELECT
reset => register_array~840.OUTPUTSELECT
reset => register_array~839.OUTPUTSELECT
reset => register_array~838.OUTPUTSELECT
reset => register_array~837.OUTPUTSELECT
reset => register_array~836.OUTPUTSELECT
reset => register_array~835.OUTPUTSELECT
reset => register_array~834.OUTPUTSELECT
reset => register_array~833.OUTPUTSELECT
reset => register_array~832.OUTPUTSELECT
reset => register_array~831.OUTPUTSELECT
reset => register_array~830.OUTPUTSELECT
reset => register_array~829.OUTPUTSELECT
reset => register_array~828.OUTPUTSELECT
reset => register_array~827.OUTPUTSELECT
reset => register_array~826.OUTPUTSELECT
reset => register_array~825.OUTPUTSELECT
reset => register_array~824.OUTPUTSELECT
reset => register_array~823.OUTPUTSELECT
reset => register_array~822.OUTPUTSELECT
reset => register_array~821.OUTPUTSELECT
reset => register_array~820.OUTPUTSELECT
reset => register_array~819.OUTPUTSELECT
reset => register_array~818.OUTPUTSELECT
reset => register_array~817.OUTPUTSELECT
reset => register_array~816.OUTPUTSELECT
reset => register_array~815.OUTPUTSELECT
reset => register_array~814.OUTPUTSELECT
reset => register_array~813.OUTPUTSELECT
reset => register_array~812.OUTPUTSELECT
reset => register_array~811.OUTPUTSELECT
reset => register_array~810.OUTPUTSELECT
reset => register_array~809.OUTPUTSELECT
reset => register_array~808.OUTPUTSELECT
reset => register_array~807.OUTPUTSELECT
reset => register_array~806.OUTPUTSELECT
reset => register_array~805.OUTPUTSELECT
reset => register_array~804.OUTPUTSELECT
reset => register_array~803.OUTPUTSELECT
reset => register_array~802.OUTPUTSELECT
reset => register_array~801.OUTPUTSELECT
reset => register_array~800.OUTPUTSELECT
reset => register_array~799.OUTPUTSELECT
reset => register_array~798.OUTPUTSELECT
reset => register_array~797.OUTPUTSELECT
reset => register_array~796.OUTPUTSELECT
reset => register_array~795.OUTPUTSELECT
reset => register_array~794.OUTPUTSELECT
reset => register_array~793.OUTPUTSELECT
reset => register_array~792.OUTPUTSELECT
reset => register_array~791.OUTPUTSELECT
reset => register_array~790.OUTPUTSELECT
reset => register_array~789.OUTPUTSELECT
reset => register_array~788.OUTPUTSELECT
reset => register_array~787.OUTPUTSELECT
reset => register_array~786.OUTPUTSELECT
reset => register_array~785.OUTPUTSELECT
reset => register_array~784.OUTPUTSELECT
reset => register_array~783.OUTPUTSELECT
reset => register_array~782.OUTPUTSELECT
reset => register_array~781.OUTPUTSELECT
reset => register_array~780.OUTPUTSELECT
reset => register_array~779.OUTPUTSELECT
reset => register_array~778.OUTPUTSELECT
reset => register_array~777.OUTPUTSELECT
reset => register_array~776.OUTPUTSELECT
reset => register_array~775.OUTPUTSELECT
reset => register_array~774.OUTPUTSELECT
reset => register_array~773.OUTPUTSELECT
reset => register_array~772.OUTPUTSELECT
reset => register_array~771.OUTPUTSELECT
reset => register_array~770.OUTPUTSELECT
reset => register_array~769.OUTPUTSELECT
reset => register_array~768.OUTPUTSELECT
reset => register_array~767.OUTPUTSELECT
reset => register_array~766.OUTPUTSELECT
reset => register_array~765.OUTPUTSELECT
reset => register_array~764.OUTPUTSELECT
reset => register_array~763.OUTPUTSELECT
reset => register_array~762.OUTPUTSELECT
reset => register_array~761.OUTPUTSELECT
reset => register_array~760.OUTPUTSELECT
reset => register_array~759.OUTPUTSELECT
reset => register_array~758.OUTPUTSELECT
reset => register_array~757.OUTPUTSELECT
reset => register_array~756.OUTPUTSELECT
reset => register_array~755.OUTPUTSELECT
reset => register_array~754.OUTPUTSELECT
reset => register_array~753.OUTPUTSELECT
reset => register_array~752.OUTPUTSELECT
reset => register_array~751.OUTPUTSELECT
reset => register_array~750.OUTPUTSELECT
reset => register_array~749.OUTPUTSELECT
reset => register_array~748.OUTPUTSELECT
reset => register_array~747.OUTPUTSELECT
reset => register_array~746.OUTPUTSELECT
reset => register_array~745.OUTPUTSELECT
reset => register_array~744.OUTPUTSELECT
reset => register_array~743.OUTPUTSELECT
reset => register_array~742.OUTPUTSELECT
reset => register_array~741.OUTPUTSELECT
reset => register_array~740.OUTPUTSELECT
reset => register_array~739.OUTPUTSELECT
reset => register_array~738.OUTPUTSELECT
reset => register_array~737.OUTPUTSELECT
reset => register_array~736.OUTPUTSELECT
reset => register_array~735.OUTPUTSELECT
reset => register_array~734.OUTPUTSELECT
reset => register_array~733.OUTPUTSELECT
reset => register_array~732.OUTPUTSELECT
reset => register_array~731.OUTPUTSELECT
reset => register_array~730.OUTPUTSELECT
reset => register_array~729.OUTPUTSELECT
reset => register_array~728.OUTPUTSELECT
reset => register_array~727.OUTPUTSELECT
reset => register_array~726.OUTPUTSELECT
reset => register_array~725.OUTPUTSELECT
reset => register_array~724.OUTPUTSELECT
reset => register_array~723.OUTPUTSELECT
reset => register_array~722.OUTPUTSELECT
reset => register_array~721.OUTPUTSELECT
reset => register_array~720.OUTPUTSELECT
reset => register_array~719.OUTPUTSELECT
reset => register_array~718.OUTPUTSELECT
reset => register_array~717.OUTPUTSELECT
reset => register_array~716.OUTPUTSELECT
reset => register_array~715.OUTPUTSELECT
reset => register_array~714.OUTPUTSELECT
reset => register_array~713.OUTPUTSELECT
reset => register_array~712.OUTPUTSELECT
reset => register_array~711.OUTPUTSELECT
reset => register_array~710.OUTPUTSELECT
reset => register_array~709.OUTPUTSELECT
reset => register_array~708.OUTPUTSELECT
reset => register_array~707.OUTPUTSELECT
reset => register_array~706.OUTPUTSELECT
reset => register_array~705.OUTPUTSELECT
reset => register_array~704.OUTPUTSELECT
reset => register_array~703.OUTPUTSELECT
reset => register_array~702.OUTPUTSELECT
reset => register_array~701.OUTPUTSELECT
reset => register_array~700.OUTPUTSELECT
reset => register_array~699.OUTPUTSELECT
reset => register_array~698.OUTPUTSELECT
reset => register_array~697.OUTPUTSELECT
reset => register_array~696.OUTPUTSELECT
reset => register_array~695.OUTPUTSELECT
reset => register_array~694.OUTPUTSELECT
reset => register_array~693.OUTPUTSELECT
reset => register_array~692.OUTPUTSELECT
reset => register_array~691.OUTPUTSELECT
reset => register_array~690.OUTPUTSELECT
reset => register_array~689.OUTPUTSELECT
reset => register_array~688.OUTPUTSELECT
reset => register_array~687.OUTPUTSELECT
reset => register_array~686.OUTPUTSELECT
reset => register_array~685.OUTPUTSELECT
reset => register_array~684.OUTPUTSELECT
reset => register_array~683.OUTPUTSELECT
reset => register_array~682.OUTPUTSELECT
reset => register_array~681.OUTPUTSELECT
reset => register_array~680.OUTPUTSELECT
reset => register_array~679.OUTPUTSELECT
reset => register_array~678.OUTPUTSELECT
reset => register_array~677.OUTPUTSELECT
reset => register_array~676.OUTPUTSELECT
reset => register_array~675.OUTPUTSELECT
reset => register_array~674.OUTPUTSELECT
reset => register_array~673.OUTPUTSELECT
reset => register_array~672.OUTPUTSELECT
reset => register_array~671.OUTPUTSELECT
reset => register_array~670.OUTPUTSELECT
reset => register_array~669.OUTPUTSELECT
reset => register_array~668.OUTPUTSELECT
reset => register_array~667.OUTPUTSELECT
reset => register_array~666.OUTPUTSELECT
reset => register_array~665.OUTPUTSELECT
reset => register_array~664.OUTPUTSELECT
reset => register_array~663.OUTPUTSELECT
reset => register_array~662.OUTPUTSELECT
reset => register_array~661.OUTPUTSELECT
reset => register_array~660.OUTPUTSELECT
reset => register_array~659.OUTPUTSELECT
reset => register_array~658.OUTPUTSELECT
reset => register_array~657.OUTPUTSELECT
reset => register_array~656.OUTPUTSELECT
reset => register_array~655.OUTPUTSELECT
reset => register_array~654.OUTPUTSELECT
reset => register_array~653.OUTPUTSELECT
reset => register_array~652.OUTPUTSELECT
reset => register_array~651.OUTPUTSELECT
reset => register_array~650.OUTPUTSELECT
reset => register_array~649.OUTPUTSELECT
reset => register_array~648.OUTPUTSELECT
reset => register_array~647.OUTPUTSELECT
reset => register_array~646.OUTPUTSELECT
reset => register_array~645.OUTPUTSELECT
reset => register_array~644.OUTPUTSELECT
reset => register_array~643.OUTPUTSELECT
reset => register_array~642.OUTPUTSELECT
reset => register_array~641.OUTPUTSELECT
reset => register_array~640.OUTPUTSELECT
reset => register_array~639.OUTPUTSELECT
reset => register_array~638.OUTPUTSELECT
reset => register_array~637.OUTPUTSELECT
reset => register_array~636.OUTPUTSELECT
reset => register_array~635.OUTPUTSELECT
reset => register_array~634.OUTPUTSELECT
reset => register_array~633.OUTPUTSELECT
reset => register_array~632.OUTPUTSELECT
reset => register_array~631.OUTPUTSELECT
reset => register_array~630.OUTPUTSELECT
reset => register_array~629.OUTPUTSELECT
reset => register_array~628.OUTPUTSELECT
reset => register_array~627.OUTPUTSELECT
reset => register_array~626.OUTPUTSELECT
reset => register_array~625.OUTPUTSELECT
reset => register_array~624.OUTPUTSELECT
reset => register_array~623.OUTPUTSELECT
reset => register_array~622.OUTPUTSELECT
reset => register_array~621.OUTPUTSELECT
reset => register_array~620.OUTPUTSELECT
reset => register_array~619.OUTPUTSELECT
reset => register_array~618.OUTPUTSELECT
reset => register_array~617.OUTPUTSELECT
reset => register_array~616.OUTPUTSELECT
reset => register_array~615.OUTPUTSELECT
reset => register_array~614.OUTPUTSELECT
reset => register_array~613.OUTPUTSELECT
reset => register_array~612.OUTPUTSELECT
reset => register_array~611.OUTPUTSELECT
reset => register_array~610.OUTPUTSELECT
reset => register_array~609.OUTPUTSELECT
reset => register_array~608.OUTPUTSELECT
reset => register_array~607.OUTPUTSELECT
reset => register_array~606.OUTPUTSELECT
reset => register_array~605.OUTPUTSELECT
reset => register_array~604.OUTPUTSELECT
reset => register_array~603.OUTPUTSELECT
reset => register_array~602.OUTPUTSELECT
reset => register_array~601.OUTPUTSELECT
reset => register_array~600.OUTPUTSELECT
reset => register_array~599.OUTPUTSELECT
reset => register_array~598.OUTPUTSELECT
reset => register_array~597.OUTPUTSELECT
reset => register_array~596.OUTPUTSELECT
reset => register_array~595.OUTPUTSELECT
reset => register_array~594.OUTPUTSELECT
reset => register_array~593.OUTPUTSELECT
reset => register_array~592.OUTPUTSELECT
reset => register_array~591.OUTPUTSELECT
reset => register_array~590.OUTPUTSELECT
reset => register_array~589.OUTPUTSELECT
reset => register_array~588.OUTPUTSELECT
reset => register_array~587.OUTPUTSELECT
reset => register_array~586.OUTPUTSELECT
reset => register_array~585.OUTPUTSELECT
reset => register_array~584.OUTPUTSELECT
reset => register_array~583.OUTPUTSELECT
reset => register_array~582.OUTPUTSELECT
reset => register_array~581.OUTPUTSELECT
reset => register_array~580.OUTPUTSELECT
reset => register_array~579.OUTPUTSELECT
reset => register_array~578.OUTPUTSELECT
reset => register_array~577.OUTPUTSELECT
reset => register_array~576.OUTPUTSELECT
reset => register_array~575.OUTPUTSELECT
reset => register_array~574.OUTPUTSELECT
reset => register_array~573.OUTPUTSELECT
reset => register_array~572.OUTPUTSELECT
reset => register_array~571.OUTPUTSELECT
reset => register_array~570.OUTPUTSELECT
reset => register_array~569.OUTPUTSELECT
reset => register_array~568.OUTPUTSELECT
reset => register_array~567.OUTPUTSELECT
reset => register_array~566.OUTPUTSELECT
reset => register_array~565.OUTPUTSELECT
reset => register_array~564.OUTPUTSELECT
reset => register_array~563.OUTPUTSELECT
reset => register_array~562.OUTPUTSELECT
reset => register_array~561.OUTPUTSELECT
reset => register_array~560.OUTPUTSELECT
reset => register_array~559.OUTPUTSELECT
reset => register_array~558.OUTPUTSELECT
reset => register_array~557.OUTPUTSELECT
reset => register_array~556.OUTPUTSELECT
reset => register_array~555.OUTPUTSELECT
reset => register_array~554.OUTPUTSELECT
reset => register_array~553.OUTPUTSELECT
reset => register_array~552.OUTPUTSELECT
reset => register_array~551.OUTPUTSELECT
reset => register_array~550.OUTPUTSELECT
reset => register_array~549.OUTPUTSELECT
reset => register_array~548.OUTPUTSELECT
reset => register_array~547.OUTPUTSELECT
reset => register_array~546.OUTPUTSELECT
reset => register_array~545.OUTPUTSELECT
reset => register_array~544.OUTPUTSELECT
reset => register_array~543.OUTPUTSELECT
reset => register_array~542.OUTPUTSELECT
reset => register_array~541.OUTPUTSELECT
reset => register_array~540.OUTPUTSELECT
reset => register_array~539.OUTPUTSELECT
reset => register_array~538.OUTPUTSELECT
reset => register_array~537.OUTPUTSELECT
reset => register_array~536.OUTPUTSELECT
reset => register_array~535.OUTPUTSELECT
reset => register_array~534.OUTPUTSELECT
reset => register_array~533.OUTPUTSELECT
reset => register_array~532.OUTPUTSELECT
reset => register_array~531.OUTPUTSELECT
reset => register_array~530.OUTPUTSELECT
reset => register_array~529.OUTPUTSELECT
reset => register_array~528.OUTPUTSELECT
reset => register_array~527.OUTPUTSELECT
reset => register_array~526.OUTPUTSELECT
reset => register_array~525.OUTPUTSELECT
reset => register_array~524.OUTPUTSELECT
reset => register_array~523.OUTPUTSELECT
reset => register_array~522.OUTPUTSELECT
reset => register_array~521.OUTPUTSELECT
reset => register_array~520.OUTPUTSELECT
reset => register_array~519.OUTPUTSELECT
reset => register_array~518.OUTPUTSELECT
reset => register_array~517.OUTPUTSELECT
reset => register_array~516.OUTPUTSELECT
reset => register_array~515.OUTPUTSELECT
reset => register_array~514.OUTPUTSELECT
reset => register_array~513.OUTPUTSELECT
reset => register_array~512.OUTPUTSELECT
reset => register_array~511.OUTPUTSELECT
reset => register_array~510.OUTPUTSELECT
reset => register_array~509.OUTPUTSELECT
reset => register_array~508.OUTPUTSELECT
reset => register_array~507.OUTPUTSELECT
reset => register_array~506.OUTPUTSELECT
reset => register_array~505.OUTPUTSELECT
reset => register_array~504.OUTPUTSELECT
reset => register_array~503.OUTPUTSELECT
reset => register_array~502.OUTPUTSELECT
reset => register_array~501.OUTPUTSELECT
reset => register_array~500.OUTPUTSELECT
reset => register_array~499.OUTPUTSELECT
reset => register_array~498.OUTPUTSELECT
reset => register_array~497.OUTPUTSELECT
reset => register_array~496.OUTPUTSELECT
reset => register_array~495.OUTPUTSELECT
reset => register_array~494.OUTPUTSELECT
reset => register_array~493.OUTPUTSELECT
reset => register_array~492.OUTPUTSELECT
reset => register_array~491.OUTPUTSELECT
reset => register_array~490.OUTPUTSELECT
reset => register_array~489.OUTPUTSELECT
reset => register_array~488.OUTPUTSELECT
reset => register_array~487.OUTPUTSELECT
reset => register_array~486.OUTPUTSELECT
reset => register_array~485.OUTPUTSELECT
reset => register_array~484.OUTPUTSELECT
reset => register_array~483.OUTPUTSELECT
reset => register_array~482.OUTPUTSELECT
reset => register_array~481.OUTPUTSELECT
reset => register_array~480.OUTPUTSELECT
reset => register_array~479.OUTPUTSELECT
reset => register_array~478.OUTPUTSELECT
reset => register_array~477.OUTPUTSELECT
reset => register_array~476.OUTPUTSELECT
reset => register_array~475.OUTPUTSELECT
reset => register_array~474.OUTPUTSELECT
reset => register_array~473.OUTPUTSELECT
reset => register_array~472.OUTPUTSELECT
reset => register_array~471.OUTPUTSELECT
reset => register_array~470.OUTPUTSELECT
reset => register_array~469.OUTPUTSELECT
reset => register_array~468.OUTPUTSELECT
reset => register_array~467.OUTPUTSELECT
reset => register_array~466.OUTPUTSELECT
reset => register_array~465.OUTPUTSELECT
reset => register_array~464.OUTPUTSELECT
reset => register_array~463.OUTPUTSELECT
reset => register_array~462.OUTPUTSELECT
reset => register_array~461.OUTPUTSELECT
reset => register_array~460.OUTPUTSELECT
reset => register_array~459.OUTPUTSELECT
reset => register_array~458.OUTPUTSELECT
reset => register_array~457.OUTPUTSELECT
reset => register_array~456.OUTPUTSELECT
reset => register_array~455.OUTPUTSELECT
reset => register_array~454.OUTPUTSELECT
reset => register_array~453.OUTPUTSELECT
reset => register_array~452.OUTPUTSELECT
reset => register_array~451.OUTPUTSELECT
reset => register_array~450.OUTPUTSELECT
reset => register_array~449.OUTPUTSELECT
reset => register_array~448.OUTPUTSELECT
reset => register_array~447.OUTPUTSELECT
reset => register_array~446.OUTPUTSELECT
reset => register_array~445.OUTPUTSELECT
reset => register_array~444.OUTPUTSELECT
reset => register_array~443.OUTPUTSELECT
reset => register_array~442.OUTPUTSELECT
reset => register_array~441.OUTPUTSELECT
reset => register_array~440.OUTPUTSELECT
reset => register_array~439.OUTPUTSELECT
reset => register_array~438.OUTPUTSELECT
reset => register_array~437.OUTPUTSELECT
reset => register_array~436.OUTPUTSELECT
reset => register_array~435.OUTPUTSELECT
reset => register_array~434.OUTPUTSELECT
reset => register_array~433.OUTPUTSELECT
reset => register_array~432.OUTPUTSELECT
reset => register_array~431.OUTPUTSELECT
reset => register_array~430.OUTPUTSELECT
reset => register_array~429.OUTPUTSELECT
reset => register_array~428.OUTPUTSELECT
reset => register_array~427.OUTPUTSELECT
reset => register_array~426.OUTPUTSELECT
reset => register_array~425.OUTPUTSELECT
reset => register_array~424.OUTPUTSELECT
reset => register_array~423.OUTPUTSELECT
reset => register_array~422.OUTPUTSELECT
reset => register_array~421.OUTPUTSELECT
reset => register_array~420.OUTPUTSELECT
reset => register_array~419.OUTPUTSELECT
reset => register_array~418.OUTPUTSELECT
reset => register_array~417.OUTPUTSELECT
reset => register_array~416.OUTPUTSELECT
reset => register_array~415.OUTPUTSELECT
reset => register_array~414.OUTPUTSELECT
reset => register_array~413.OUTPUTSELECT
reset => register_array~412.OUTPUTSELECT
reset => register_array~411.OUTPUTSELECT
reset => register_array~410.OUTPUTSELECT
reset => register_array~409.OUTPUTSELECT
reset => register_array~408.OUTPUTSELECT
reset => register_array~407.OUTPUTSELECT
reset => register_array~406.OUTPUTSELECT
reset => register_array~405.OUTPUTSELECT
reset => register_array~404.OUTPUTSELECT
reset => register_array~403.OUTPUTSELECT
reset => register_array~402.OUTPUTSELECT
reset => register_array~401.OUTPUTSELECT
reset => register_array~400.OUTPUTSELECT
reset => register_array~399.OUTPUTSELECT
reset => register_array~398.OUTPUTSELECT
reset => register_array~397.OUTPUTSELECT
reset => register_array~396.OUTPUTSELECT
reset => register_array~395.OUTPUTSELECT
reset => register_array~394.OUTPUTSELECT
reset => register_array~393.OUTPUTSELECT
reset => register_array~392.OUTPUTSELECT
reset => register_array~391.OUTPUTSELECT
reset => register_array~390.OUTPUTSELECT
reset => register_array~389.OUTPUTSELECT
reset => register_array~388.OUTPUTSELECT
reset => register_array~387.OUTPUTSELECT
reset => register_array~386.OUTPUTSELECT
reset => register_array~385.OUTPUTSELECT
reset => register_array~384.OUTPUTSELECT
reset => register_array~383.OUTPUTSELECT
reset => register_array~382.OUTPUTSELECT
reset => register_array~381.OUTPUTSELECT
reset => register_array~380.OUTPUTSELECT
reset => register_array~379.OUTPUTSELECT
reset => register_array~378.OUTPUTSELECT
reset => register_array~377.OUTPUTSELECT
reset => register_array~376.OUTPUTSELECT
reset => register_array~375.OUTPUTSELECT
reset => register_array~374.OUTPUTSELECT
reset => register_array~373.OUTPUTSELECT
reset => register_array~372.OUTPUTSELECT
reset => register_array~371.OUTPUTSELECT
reset => register_array~370.OUTPUTSELECT
reset => register_array~369.OUTPUTSELECT
reset => register_array~368.OUTPUTSELECT
reset => register_array~367.OUTPUTSELECT
reset => register_array~366.OUTPUTSELECT
reset => register_array~365.OUTPUTSELECT
reset => register_array~364.OUTPUTSELECT
reset => register_array~363.OUTPUTSELECT
reset => register_array~362.OUTPUTSELECT
reset => register_array~361.OUTPUTSELECT
reset => register_array~360.OUTPUTSELECT
reset => register_array~359.OUTPUTSELECT
reset => register_array~358.OUTPUTSELECT
reset => register_array~357.OUTPUTSELECT
reset => register_array~356.OUTPUTSELECT
reset => register_array~355.OUTPUTSELECT
reset => register_array~354.OUTPUTSELECT
reset => register_array~353.OUTPUTSELECT
reset => register_array~352.OUTPUTSELECT
reset => register_array~351.OUTPUTSELECT
reset => register_array~350.OUTPUTSELECT
reset => register_array~349.OUTPUTSELECT
reset => register_array~348.OUTPUTSELECT
reset => register_array~347.OUTPUTSELECT
reset => register_array~346.OUTPUTSELECT
reset => register_array~345.OUTPUTSELECT
reset => register_array~344.OUTPUTSELECT
reset => register_array~343.OUTPUTSELECT
reset => register_array~342.OUTPUTSELECT
reset => register_array~341.OUTPUTSELECT
reset => register_array~340.OUTPUTSELECT
reset => register_array~339.OUTPUTSELECT
reset => register_array~338.OUTPUTSELECT
reset => register_array~337.OUTPUTSELECT
reset => register_array~336.OUTPUTSELECT
reset => register_array~335.OUTPUTSELECT
reset => register_array~334.OUTPUTSELECT
reset => register_array~333.OUTPUTSELECT
reset => register_array~332.OUTPUTSELECT
reset => register_array~331.OUTPUTSELECT
reset => register_array~330.OUTPUTSELECT
reset => register_array~329.OUTPUTSELECT
reset => register_array~328.OUTPUTSELECT
reset => register_array~327.OUTPUTSELECT
reset => register_array~326.OUTPUTSELECT
reset => register_array~325.OUTPUTSELECT
reset => register_array~324.OUTPUTSELECT
reset => register_array~323.OUTPUTSELECT
reset => register_array~322.OUTPUTSELECT
reset => register_array~321.OUTPUTSELECT
reset => register_array~320.OUTPUTSELECT
reset => register_array~319.OUTPUTSELECT
reset => register_array~318.OUTPUTSELECT
reset => register_array~317.OUTPUTSELECT
reset => register_array~316.OUTPUTSELECT
reset => register_array~315.OUTPUTSELECT
reset => register_array~314.OUTPUTSELECT
reset => register_array~313.OUTPUTSELECT
reset => register_array~312.OUTPUTSELECT
reset => register_array~311.OUTPUTSELECT
reset => register_array~310.OUTPUTSELECT
reset => register_array~309.OUTPUTSELECT
reset => register_array~308.OUTPUTSELECT
reset => register_array~307.OUTPUTSELECT
reset => register_array~306.OUTPUTSELECT
reset => register_array~305.OUTPUTSELECT
reset => register_array~304.OUTPUTSELECT
reset => register_array~303.OUTPUTSELECT
reset => register_array~302.OUTPUTSELECT
reset => register_array~301.OUTPUTSELECT
reset => register_array~300.OUTPUTSELECT
reset => register_array~299.OUTPUTSELECT
reset => register_array~298.OUTPUTSELECT
reset => register_array~297.OUTPUTSELECT
reset => register_array~296.OUTPUTSELECT
reset => register_array~295.OUTPUTSELECT
reset => register_array~294.OUTPUTSELECT
reset => register_array~293.OUTPUTSELECT
reset => register_array~292.OUTPUTSELECT
reset => register_array~291.OUTPUTSELECT
reset => register_array~290.OUTPUTSELECT
reset => register_array~289.OUTPUTSELECT
reset => register_array~288.OUTPUTSELECT
reset => register_array~287.OUTPUTSELECT
reset => register_array~286.OUTPUTSELECT
reset => register_array~285.OUTPUTSELECT
reset => register_array~284.OUTPUTSELECT
reset => register_array~283.OUTPUTSELECT
reset => register_array~282.OUTPUTSELECT
reset => register_array~281.OUTPUTSELECT
reset => register_array~280.OUTPUTSELECT
reset => register_array~279.OUTPUTSELECT
reset => register_array~278.OUTPUTSELECT
reset => register_array~277.OUTPUTSELECT
reset => register_array~276.OUTPUTSELECT
reset => register_array~275.OUTPUTSELECT
reset => register_array~274.OUTPUTSELECT
reset => register_array~273.OUTPUTSELECT
reset => register_array~272.OUTPUTSELECT
reset => register_array~271.OUTPUTSELECT
reset => register_array~270.OUTPUTSELECT
reset => register_array~269.OUTPUTSELECT
reset => register_array~268.OUTPUTSELECT
reset => register_array~267.OUTPUTSELECT
reset => register_array~266.OUTPUTSELECT
reset => register_array~265.OUTPUTSELECT
reset => register_array~264.OUTPUTSELECT
reset => register_array~263.OUTPUTSELECT
reset => register_array~262.OUTPUTSELECT
reset => register_array~261.OUTPUTSELECT
reset => register_array~260.OUTPUTSELECT
reset => register_array~259.OUTPUTSELECT
reset => register_array~258.OUTPUTSELECT
reset => register_array~257.OUTPUTSELECT
reset => register_array~256.OUTPUTSELECT
reset => register_array~255.OUTPUTSELECT
reset => register_array~254.OUTPUTSELECT
reset => register_array~253.OUTPUTSELECT
reset => register_array~252.OUTPUTSELECT
reset => register_array~251.OUTPUTSELECT
reset => register_array~250.OUTPUTSELECT
reset => register_array~249.OUTPUTSELECT
reset => register_array~248.OUTPUTSELECT
reset => register_array~247.OUTPUTSELECT
reset => register_array~246.OUTPUTSELECT
reset => register_array~245.OUTPUTSELECT
reset => register_array~244.OUTPUTSELECT
reset => register_array~243.OUTPUTSELECT
reset => register_array~242.OUTPUTSELECT
reset => register_array~241.OUTPUTSELECT
reset => register_array~240.OUTPUTSELECT
reset => register_array~239.OUTPUTSELECT
reset => register_array~238.OUTPUTSELECT
reset => register_array~237.OUTPUTSELECT
reset => register_array~236.OUTPUTSELECT
reset => register_array~235.OUTPUTSELECT
reset => register_array~234.OUTPUTSELECT
reset => register_array~233.OUTPUTSELECT
reset => register_array~232.OUTPUTSELECT
reset => register_array~231.OUTPUTSELECT
reset => register_array~230.OUTPUTSELECT
reset => register_array~229.OUTPUTSELECT
reset => register_array~228.OUTPUTSELECT
reset => register_array~227.OUTPUTSELECT
reset => register_array~226.OUTPUTSELECT
reset => register_array~225.OUTPUTSELECT
reset => register_array~224.OUTPUTSELECT
reset => register_array~223.OUTPUTSELECT
reset => register_array~222.OUTPUTSELECT
reset => register_array~221.OUTPUTSELECT
reset => register_array~220.OUTPUTSELECT
reset => register_array~219.OUTPUTSELECT
reset => register_array~218.OUTPUTSELECT
reset => register_array~217.OUTPUTSELECT
reset => register_array~216.OUTPUTSELECT
reset => register_array~215.OUTPUTSELECT
reset => register_array~214.OUTPUTSELECT
reset => register_array~213.OUTPUTSELECT
reset => register_array~212.OUTPUTSELECT
reset => register_array~211.OUTPUTSELECT
reset => register_array~210.OUTPUTSELECT
reset => register_array~209.OUTPUTSELECT
reset => register_array~208.OUTPUTSELECT
reset => register_array~207.OUTPUTSELECT
reset => register_array~206.OUTPUTSELECT
reset => register_array~205.OUTPUTSELECT
reset => register_array~204.OUTPUTSELECT
reset => register_array~203.OUTPUTSELECT
reset => register_array~202.OUTPUTSELECT
reset => register_array~201.OUTPUTSELECT
reset => register_array~200.OUTPUTSELECT
reset => register_array~199.OUTPUTSELECT
reset => register_array~198.OUTPUTSELECT
reset => register_array~197.OUTPUTSELECT
reset => register_array~196.OUTPUTSELECT
reset => register_array~195.OUTPUTSELECT
reset => register_array~194.OUTPUTSELECT
reset => register_array~193.OUTPUTSELECT
reset => register_array~192.OUTPUTSELECT
reset => register_array~191.OUTPUTSELECT
reset => register_array~190.OUTPUTSELECT
reset => register_array~189.OUTPUTSELECT
reset => register_array~188.OUTPUTSELECT
reset => register_array~187.OUTPUTSELECT
reset => register_array~186.OUTPUTSELECT
reset => register_array~185.OUTPUTSELECT
reset => register_array~184.OUTPUTSELECT
reset => register_array~183.OUTPUTSELECT
reset => register_array~182.OUTPUTSELECT
reset => register_array~181.OUTPUTSELECT
reset => register_array~180.OUTPUTSELECT
reset => register_array~179.OUTPUTSELECT
reset => register_array~178.OUTPUTSELECT
reset => register_array~177.OUTPUTSELECT
reset => register_array~176.OUTPUTSELECT
reset => register_array~175.OUTPUTSELECT
reset => register_array~174.OUTPUTSELECT
reset => register_array~173.OUTPUTSELECT
reset => register_array~172.OUTPUTSELECT
reset => register_array~171.OUTPUTSELECT
reset => register_array~170.OUTPUTSELECT
reset => register_array~169.OUTPUTSELECT
reset => register_array~168.OUTPUTSELECT
reset => register_array~167.OUTPUTSELECT
reset => register_array~166.OUTPUTSELECT
reset => register_array~165.OUTPUTSELECT
reset => register_array~164.OUTPUTSELECT
reset => register_array~163.OUTPUTSELECT
reset => register_array~162.OUTPUTSELECT
reset => register_array~161.OUTPUTSELECT
reset => register_array~160.OUTPUTSELECT
reset => register_array~159.OUTPUTSELECT
reset => register_array~158.OUTPUTSELECT
reset => register_array~157.OUTPUTSELECT
reset => register_array~156.OUTPUTSELECT
reset => register_array~155.OUTPUTSELECT
reset => register_array~154.OUTPUTSELECT
reset => register_array~153.OUTPUTSELECT
reset => register_array~152.OUTPUTSELECT
reset => register_array~151.OUTPUTSELECT
reset => register_array~150.OUTPUTSELECT
reset => register_array~149.OUTPUTSELECT
reset => register_array~148.OUTPUTSELECT
reset => register_array~147.OUTPUTSELECT
reset => register_array~146.OUTPUTSELECT
reset => register_array~145.OUTPUTSELECT
reset => register_array~144.OUTPUTSELECT
reset => register_array~143.OUTPUTSELECT
reset => register_array~142.OUTPUTSELECT
reset => register_array~141.OUTPUTSELECT
reset => register_array~140.OUTPUTSELECT
reset => register_array~139.OUTPUTSELECT
reset => register_array~138.OUTPUTSELECT
reset => register_array~137.OUTPUTSELECT
reset => register_array~136.OUTPUTSELECT
reset => register_array~135.OUTPUTSELECT
reset => register_array~134.OUTPUTSELECT
reset => register_array~133.OUTPUTSELECT
reset => register_array~132.OUTPUTSELECT
reset => register_array~131.OUTPUTSELECT
reset => register_array~130.OUTPUTSELECT
reset => register_array~129.OUTPUTSELECT
reset => register_array~128.OUTPUTSELECT
reset => register_array~127.OUTPUTSELECT
reset => register_array~126.OUTPUTSELECT
reset => register_array~125.OUTPUTSELECT
reset => register_array~124.OUTPUTSELECT
reset => register_array~123.OUTPUTSELECT
reset => register_array~122.OUTPUTSELECT
reset => register_array~121.OUTPUTSELECT
reset => register_array~120.OUTPUTSELECT
reset => register_array~119.OUTPUTSELECT
reset => register_array~118.OUTPUTSELECT
reset => register_array~117.OUTPUTSELECT
reset => register_array~116.OUTPUTSELECT
reset => register_array~115.OUTPUTSELECT
reset => register_array~114.OUTPUTSELECT
reset => register_array~113.OUTPUTSELECT
reset => register_array~112.OUTPUTSELECT
reset => register_array~111.OUTPUTSELECT
reset => register_array~110.OUTPUTSELECT
reset => register_array~109.OUTPUTSELECT
reset => register_array~108.OUTPUTSELECT
reset => register_array~107.OUTPUTSELECT
reset => register_array~106.OUTPUTSELECT
reset => register_array~105.OUTPUTSELECT
reset => register_array~104.OUTPUTSELECT
reset => register_array~103.OUTPUTSELECT
reset => register_array~102.OUTPUTSELECT
reset => register_array~101.OUTPUTSELECT
reset => register_array~100.OUTPUTSELECT
reset => register_array~99.OUTPUTSELECT
reset => register_array~98.OUTPUTSELECT
reset => register_array~97.OUTPUTSELECT
reset => register_array~96.OUTPUTSELECT
reset => register_array~95.OUTPUTSELECT
reset => register_array~94.OUTPUTSELECT
reset => register_array~93.OUTPUTSELECT
reset => register_array~92.OUTPUTSELECT
reset => register_array~91.OUTPUTSELECT
reset => register_array~90.OUTPUTSELECT
reset => register_array~89.OUTPUTSELECT
reset => register_array~88.OUTPUTSELECT
reset => register_array~87.OUTPUTSELECT
reset => register_array~86.OUTPUTSELECT
reset => register_array~85.OUTPUTSELECT
reset => register_array~84.OUTPUTSELECT
reset => register_array~83.OUTPUTSELECT
reset => register_array~82.OUTPUTSELECT
reset => register_array~81.OUTPUTSELECT
reset => register_array~80.OUTPUTSELECT
reset => register_array~79.OUTPUTSELECT
reset => register_array~78.OUTPUTSELECT
reset => register_array~77.OUTPUTSELECT
reset => register_array~76.OUTPUTSELECT
reset => register_array~75.OUTPUTSELECT
reset => register_array~74.OUTPUTSELECT
reset => register_array~73.OUTPUTSELECT
reset => register_array~72.OUTPUTSELECT
reset => register_array~71.OUTPUTSELECT
reset => register_array~70.OUTPUTSELECT
reset => register_array~69.OUTPUTSELECT
reset => register_array~68.OUTPUTSELECT
reset => register_array~67.OUTPUTSELECT
reset => register_array~66.OUTPUTSELECT
reset => register_array~65.OUTPUTSELECT
reset => register_array~64.OUTPUTSELECT
reset => register_array~63.OUTPUTSELECT
reset => register_array~62.OUTPUTSELECT
reset => register_array~61.OUTPUTSELECT
reset => register_array~60.OUTPUTSELECT
reset => register_array~59.OUTPUTSELECT
reset => register_array~58.OUTPUTSELECT
reset => register_array~57.OUTPUTSELECT
reset => register_array~56.OUTPUTSELECT
reset => register_array~55.OUTPUTSELECT
reset => register_array~54.OUTPUTSELECT
reset => register_array~53.OUTPUTSELECT
reset => register_array~52.OUTPUTSELECT
reset => register_array~51.OUTPUTSELECT
reset => register_array~50.OUTPUTSELECT
reset => register_array~49.OUTPUTSELECT
reset => register_array~48.OUTPUTSELECT
reset => register_array~47.OUTPUTSELECT
reset => register_array~46.OUTPUTSELECT
reset => register_array~45.OUTPUTSELECT
reset => register_array~44.OUTPUTSELECT
reset => register_array~43.OUTPUTSELECT
reset => register_array~42.OUTPUTSELECT
reset => register_array~41.OUTPUTSELECT
reset => register_array~40.OUTPUTSELECT
reset => register_array~39.OUTPUTSELECT
reset => register_array~38.OUTPUTSELECT
reset => register_array~37.OUTPUTSELECT
reset => register_array~36.OUTPUTSELECT
reset => register_array~35.OUTPUTSELECT
reset => register_array~34.OUTPUTSELECT
reset => register_array~33.OUTPUTSELECT
reset => register_array~32.OUTPUTSELECT
reset => register_array~31.OUTPUTSELECT
reset => register_array~30.OUTPUTSELECT
reset => register_array~29.OUTPUTSELECT
reset => register_array~28.OUTPUTSELECT
reset => register_array~27.OUTPUTSELECT
reset => register_array~26.OUTPUTSELECT
reset => register_array~25.OUTPUTSELECT
reset => register_array~24.OUTPUTSELECT
reset => register_array~23.OUTPUTSELECT
reset => register_array~22.OUTPUTSELECT
reset => register_array~21.OUTPUTSELECT
reset => register_array~20.OUTPUTSELECT
reset => register_array~19.OUTPUTSELECT
reset => register_array~18.OUTPUTSELECT
reset => register_array~17.OUTPUTSELECT
reset => register_array~16.OUTPUTSELECT
reset => register_array~15.OUTPUTSELECT
reset => register_array~14.OUTPUTSELECT
reset => register_array~13.OUTPUTSELECT
reset => register_array~12.OUTPUTSELECT
reset => register_array~11.OUTPUTSELECT
reset => register_array~10.OUTPUTSELECT
reset => register_array~9.OUTPUTSELECT
reset => register_array~8.OUTPUTSELECT
reset => register_array~7.OUTPUTSELECT
reset => register_array~6.OUTPUTSELECT
reset => register_array~5.OUTPUTSELECT
reset => register_array~4.OUTPUTSELECT
reset => register_array~3.OUTPUTSELECT
reset => register_array~2.OUTPUTSELECT
reset => register_array~1.OUTPUTSELECT
reset => register_array~0.OUTPUTSELECT


|board|SingleCycle:inst7|dmemory:inst5
read_data[0] <= read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data[0] => ram~37.DATAIN
write_data[0] => ram.DATAIN
write_data[1] => ram~36.DATAIN
write_data[1] => ram.DATAIN1
write_data[2] => ram~35.DATAIN
write_data[2] => ram.DATAIN2
write_data[3] => ram~34.DATAIN
write_data[3] => ram.DATAIN3
write_data[4] => ram~33.DATAIN
write_data[4] => ram.DATAIN4
write_data[5] => ram~32.DATAIN
write_data[5] => ram.DATAIN5
write_data[6] => ram~31.DATAIN
write_data[6] => ram.DATAIN6
write_data[7] => ram~30.DATAIN
write_data[7] => ram.DATAIN7
write_data[8] => ram~29.DATAIN
write_data[8] => ram.DATAIN8
write_data[9] => ram~28.DATAIN
write_data[9] => ram.DATAIN9
write_data[10] => ram~27.DATAIN
write_data[10] => ram.DATAIN10
write_data[11] => ram~26.DATAIN
write_data[11] => ram.DATAIN11
write_data[12] => ram~25.DATAIN
write_data[12] => ram.DATAIN12
write_data[13] => ram~24.DATAIN
write_data[13] => ram.DATAIN13
write_data[14] => ram~23.DATAIN
write_data[14] => ram.DATAIN14
write_data[15] => ram~22.DATAIN
write_data[15] => ram.DATAIN15
write_data[16] => ram~21.DATAIN
write_data[16] => ram.DATAIN16
write_data[17] => ram~20.DATAIN
write_data[17] => ram.DATAIN17
write_data[18] => ram~19.DATAIN
write_data[18] => ram.DATAIN18
write_data[19] => ram~18.DATAIN
write_data[19] => ram.DATAIN19
write_data[20] => ram~17.DATAIN
write_data[20] => ram.DATAIN20
write_data[21] => ram~16.DATAIN
write_data[21] => ram.DATAIN21
write_data[22] => ram~15.DATAIN
write_data[22] => ram.DATAIN22
write_data[23] => ram~14.DATAIN
write_data[23] => ram.DATAIN23
write_data[24] => ram~13.DATAIN
write_data[24] => ram.DATAIN24
write_data[25] => ram~12.DATAIN
write_data[25] => ram.DATAIN25
write_data[26] => ram~11.DATAIN
write_data[26] => ram.DATAIN26
write_data[27] => ram~10.DATAIN
write_data[27] => ram.DATAIN27
write_data[28] => ram~9.DATAIN
write_data[28] => ram.DATAIN28
write_data[29] => ram~8.DATAIN
write_data[29] => ram.DATAIN29
write_data[30] => ram~7.DATAIN
write_data[30] => ram.DATAIN30
write_data[31] => ram~6.DATAIN
write_data[31] => ram.DATAIN31
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ram~5.DATAIN
address[2] => ram.WADDR
address[2] => ram.PORTBRADDR
address[3] => ram~4.DATAIN
address[3] => ram.WADDR1
address[3] => ram.PORTBRADDR1
address[4] => ram~3.DATAIN
address[4] => ram.WADDR2
address[4] => ram.PORTBRADDR2
address[5] => ram~2.DATAIN
address[5] => ram.WADDR3
address[5] => ram.PORTBRADDR3
address[6] => ram~1.DATAIN
address[6] => ram.WADDR4
address[6] => ram.PORTBRADDR4
address[7] => ~NO_FANOUT~
Mem_Sel[0] => ram.RADDR
Mem_Sel[1] => ram.RADDR1
Mem_Sel[2] => ram.RADDR2
Mem_Sel[3] => ram.RADDR3
Mem_Sel[4] => ram.RADDR4
MemRead => ram~0.OUTPUTSELECT
MemRead => read_data[0]~reg0.ENA
MemRead => read_data[1]~reg0.ENA
MemRead => read_data[2]~reg0.ENA
MemRead => read_data[3]~reg0.ENA
MemRead => read_data[4]~reg0.ENA
MemRead => read_data[5]~reg0.ENA
MemRead => read_data[6]~reg0.ENA
MemRead => read_data[7]~reg0.ENA
MemRead => read_data[8]~reg0.ENA
MemRead => read_data[9]~reg0.ENA
MemRead => read_data[10]~reg0.ENA
MemRead => read_data[11]~reg0.ENA
MemRead => read_data[12]~reg0.ENA
MemRead => read_data[13]~reg0.ENA
MemRead => read_data[14]~reg0.ENA
MemRead => read_data[15]~reg0.ENA
MemRead => read_data[16]~reg0.ENA
MemRead => read_data[17]~reg0.ENA
MemRead => read_data[18]~reg0.ENA
MemRead => read_data[19]~reg0.ENA
MemRead => read_data[20]~reg0.ENA
MemRead => read_data[21]~reg0.ENA
MemRead => read_data[22]~reg0.ENA
MemRead => read_data[23]~reg0.ENA
MemRead => read_data[24]~reg0.ENA
MemRead => read_data[25]~reg0.ENA
MemRead => read_data[26]~reg0.ENA
MemRead => read_data[27]~reg0.ENA
MemRead => read_data[28]~reg0.ENA
MemRead => read_data[29]~reg0.ENA
MemRead => read_data[30]~reg0.ENA
MemRead => read_data[31]~reg0.ENA
Memwrite => ram~0.DATAA
Mem_Data[0] <= ram.DATAOUT
Mem_Data[1] <= ram.DATAOUT1
Mem_Data[2] <= ram.DATAOUT2
Mem_Data[3] <= ram.DATAOUT3
Mem_Data[4] <= ram.DATAOUT4
Mem_Data[5] <= ram.DATAOUT5
Mem_Data[6] <= ram.DATAOUT6
Mem_Data[7] <= ram.DATAOUT7
Mem_Data[8] <= ram.DATAOUT8
Mem_Data[9] <= ram.DATAOUT9
Mem_Data[10] <= ram.DATAOUT10
Mem_Data[11] <= ram.DATAOUT11
Mem_Data[12] <= ram.DATAOUT12
Mem_Data[13] <= ram.DATAOUT13
Mem_Data[14] <= ram.DATAOUT14
Mem_Data[15] <= ram.DATAOUT15
Mem_Data[16] <= ram.DATAOUT16
Mem_Data[17] <= ram.DATAOUT17
Mem_Data[18] <= ram.DATAOUT18
Mem_Data[19] <= ram.DATAOUT19
Mem_Data[20] <= ram.DATAOUT20
Mem_Data[21] <= ram.DATAOUT21
Mem_Data[22] <= ram.DATAOUT22
Mem_Data[23] <= ram.DATAOUT23
Mem_Data[24] <= ram.DATAOUT24
Mem_Data[25] <= ram.DATAOUT25
Mem_Data[26] <= ram.DATAOUT26
Mem_Data[27] <= ram.DATAOUT27
Mem_Data[28] <= ram.DATAOUT28
Mem_Data[29] <= ram.DATAOUT29
Mem_Data[30] <= ram.DATAOUT30
Mem_Data[31] <= ram.DATAOUT31
clock => read_data[31]~reg0.CLK
clock => read_data[30]~reg0.CLK
clock => read_data[29]~reg0.CLK
clock => read_data[28]~reg0.CLK
clock => read_data[27]~reg0.CLK
clock => read_data[26]~reg0.CLK
clock => read_data[25]~reg0.CLK
clock => read_data[24]~reg0.CLK
clock => read_data[23]~reg0.CLK
clock => read_data[22]~reg0.CLK
clock => read_data[21]~reg0.CLK
clock => read_data[20]~reg0.CLK
clock => read_data[19]~reg0.CLK
clock => read_data[18]~reg0.CLK
clock => read_data[17]~reg0.CLK
clock => read_data[16]~reg0.CLK
clock => read_data[15]~reg0.CLK
clock => read_data[14]~reg0.CLK
clock => read_data[13]~reg0.CLK
clock => read_data[12]~reg0.CLK
clock => read_data[11]~reg0.CLK
clock => read_data[10]~reg0.CLK
clock => read_data[9]~reg0.CLK
clock => read_data[8]~reg0.CLK
clock => read_data[7]~reg0.CLK
clock => read_data[6]~reg0.CLK
clock => read_data[5]~reg0.CLK
clock => read_data[4]~reg0.CLK
clock => read_data[3]~reg0.CLK
clock => read_data[2]~reg0.CLK
clock => read_data[1]~reg0.CLK
clock => read_data[0]~reg0.CLK
clock => ram~37.CLK
clock => ram~36.CLK
clock => ram~35.CLK
clock => ram~34.CLK
clock => ram~33.CLK
clock => ram~32.CLK
clock => ram~31.CLK
clock => ram~30.CLK
clock => ram~29.CLK
clock => ram~28.CLK
clock => ram~27.CLK
clock => ram~26.CLK
clock => ram~25.CLK
clock => ram~24.CLK
clock => ram~23.CLK
clock => ram~22.CLK
clock => ram~21.CLK
clock => ram~20.CLK
clock => ram~19.CLK
clock => ram~18.CLK
clock => ram~17.CLK
clock => ram~16.CLK
clock => ram~15.CLK
clock => ram~14.CLK
clock => ram~13.CLK
clock => ram~12.CLK
clock => ram~11.CLK
clock => ram~10.CLK
clock => ram~9.CLK
clock => ram~8.CLK
clock => ram~7.CLK
clock => ram~6.CLK
clock => ram~5.CLK
clock => ram~4.CLK
clock => ram~3.CLK
clock => ram~2.CLK
clock => ram~1.CLK
clock => ram~38.CLK
clock => ram.CLK0
reset => ~NO_FANOUT~


|board|SingleCycle:inst7|2x32Mux:inst8
Y_out[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y_out[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y_out[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y_out[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y_out[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y_out[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y_out[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y_out[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y_out[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y_out[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y_out[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y_out[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y_out[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y_out[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y_out[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y_out[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
Y_out[16] <= Y[16].DB_MAX_OUTPUT_PORT_TYPE
Y_out[17] <= Y[17].DB_MAX_OUTPUT_PORT_TYPE
Y_out[18] <= Y[18].DB_MAX_OUTPUT_PORT_TYPE
Y_out[19] <= Y[19].DB_MAX_OUTPUT_PORT_TYPE
Y_out[20] <= Y[20].DB_MAX_OUTPUT_PORT_TYPE
Y_out[21] <= Y[21].DB_MAX_OUTPUT_PORT_TYPE
Y_out[22] <= Y[22].DB_MAX_OUTPUT_PORT_TYPE
Y_out[23] <= Y[23].DB_MAX_OUTPUT_PORT_TYPE
Y_out[24] <= Y[24].DB_MAX_OUTPUT_PORT_TYPE
Y_out[25] <= Y[25].DB_MAX_OUTPUT_PORT_TYPE
Y_out[26] <= Y[26].DB_MAX_OUTPUT_PORT_TYPE
Y_out[27] <= Y[27].DB_MAX_OUTPUT_PORT_TYPE
Y_out[28] <= Y[28].DB_MAX_OUTPUT_PORT_TYPE
Y_out[29] <= Y[29].DB_MAX_OUTPUT_PORT_TYPE
Y_out[30] <= Y[30].DB_MAX_OUTPUT_PORT_TYPE
Y_out[31] <= Y[31].DB_MAX_OUTPUT_PORT_TYPE
SEL_in => 2x8mux:inst16.SEL
SEL_in => 2x8mux:inst.SEL
SEL_in => 2x8mux:inst1.SEL
SEL_in => 2x8mux:inst2.SEL
A_in[0] => 2x8mux:inst16.A[0]
A_in[1] => 2x8mux:inst16.A[1]
A_in[2] => 2x8mux:inst16.A[2]
A_in[3] => 2x8mux:inst16.A[3]
A_in[4] => 2x8mux:inst16.A[4]
A_in[5] => 2x8mux:inst16.A[5]
A_in[6] => 2x8mux:inst16.A[6]
A_in[7] => 2x8mux:inst16.A[7]
A_in[8] => 2x8mux:inst.A[0]
A_in[9] => 2x8mux:inst.A[1]
A_in[10] => 2x8mux:inst.A[2]
A_in[11] => 2x8mux:inst.A[3]
A_in[12] => 2x8mux:inst.A[4]
A_in[13] => 2x8mux:inst.A[5]
A_in[14] => 2x8mux:inst.A[6]
A_in[15] => 2x8mux:inst.A[7]
A_in[16] => 2x8mux:inst1.A[0]
A_in[17] => 2x8mux:inst1.A[1]
A_in[18] => 2x8mux:inst1.A[2]
A_in[19] => 2x8mux:inst1.A[3]
A_in[20] => 2x8mux:inst1.A[4]
A_in[21] => 2x8mux:inst1.A[5]
A_in[22] => 2x8mux:inst1.A[6]
A_in[23] => 2x8mux:inst1.A[7]
A_in[24] => 2x8mux:inst2.A[0]
A_in[25] => 2x8mux:inst2.A[1]
A_in[26] => 2x8mux:inst2.A[2]
A_in[27] => 2x8mux:inst2.A[3]
A_in[28] => 2x8mux:inst2.A[4]
A_in[29] => 2x8mux:inst2.A[5]
A_in[30] => 2x8mux:inst2.A[6]
A_in[31] => 2x8mux:inst2.A[7]
B_in[0] => 2x8mux:inst16.B[0]
B_in[1] => 2x8mux:inst16.B[1]
B_in[2] => 2x8mux:inst16.B[2]
B_in[3] => 2x8mux:inst16.B[3]
B_in[4] => 2x8mux:inst16.B[4]
B_in[5] => 2x8mux:inst16.B[5]
B_in[6] => 2x8mux:inst16.B[6]
B_in[7] => 2x8mux:inst16.B[7]
B_in[8] => 2x8mux:inst.B[0]
B_in[9] => 2x8mux:inst.B[1]
B_in[10] => 2x8mux:inst.B[2]
B_in[11] => 2x8mux:inst.B[3]
B_in[12] => 2x8mux:inst.B[4]
B_in[13] => 2x8mux:inst.B[5]
B_in[14] => 2x8mux:inst.B[6]
B_in[15] => 2x8mux:inst.B[7]
B_in[16] => 2x8mux:inst1.B[0]
B_in[17] => 2x8mux:inst1.B[1]
B_in[18] => 2x8mux:inst1.B[2]
B_in[19] => 2x8mux:inst1.B[3]
B_in[20] => 2x8mux:inst1.B[4]
B_in[21] => 2x8mux:inst1.B[5]
B_in[22] => 2x8mux:inst1.B[6]
B_in[23] => 2x8mux:inst1.B[7]
B_in[24] => 2x8mux:inst2.B[0]
B_in[25] => 2x8mux:inst2.B[1]
B_in[26] => 2x8mux:inst2.B[2]
B_in[27] => 2x8mux:inst2.B[3]
B_in[28] => 2x8mux:inst2.B[4]
B_in[29] => 2x8mux:inst2.B[5]
B_in[30] => 2x8mux:inst2.B[6]
B_in[31] => 2x8mux:inst2.B[7]


|board|SingleCycle:inst7|2x32Mux:inst8|2x8mux:inst16
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|board|SingleCycle:inst7|2x32Mux:inst8|2x8mux:inst
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|board|SingleCycle:inst7|2x32Mux:inst8|2x8mux:inst1
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|board|SingleCycle:inst7|2x32Mux:inst8|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|board|clkhold:inst4
val => out~reg0.DATAIN
CLOCK => out~reg0.CLK
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|board|21mux:inst3
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|board|21mux:inst5
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|board|clk_div:inst
clock_50Mhz => clock_1MHz~reg0.CLK
clock_50Mhz => clock_100KHz~reg0.CLK
clock_50Mhz => clock_10KHz~reg0.CLK
clock_50Mhz => clock_1KHz~reg0.CLK
clock_50Mhz => clock_100Hz~reg0.CLK
clock_50Mhz => clock_10Hz~reg0.CLK
clock_50Mhz => clock_1Hz~reg0.CLK
clock_50Mhz => count_1Mhz[6].CLK
clock_50Mhz => count_1Mhz[5].CLK
clock_50Mhz => count_1Mhz[4].CLK
clock_50Mhz => count_1Mhz[3].CLK
clock_50Mhz => count_1Mhz[2].CLK
clock_50Mhz => count_1Mhz[1].CLK
clock_50Mhz => count_1Mhz[0].CLK
clock_50Mhz => clock_1Mhz_int.CLK
clock_50Mhz => clock_1Mhz_reg.CLK
clock_50Mhz => clock_100Khz_reg.CLK
clock_50Mhz => clock_10Khz_reg.CLK
clock_50Mhz => clock_1Khz_reg.CLK
clock_50Mhz => clock_100hz_reg.CLK
clock_50Mhz => clock_10Hz_reg.CLK
clock_50Mhz => clock_1Hz_reg.CLK
clock_1MHz <= clock_1MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100KHz <= clock_100KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10KHz <= clock_10KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1KHz <= clock_1KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1Hz <= clock_1Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|board|onepulse:inst2
PB_debounced => PB_debounced_delay~0.DATAA
PB_debounced => process_0~0.IN1
clock => PB_single_pulse~reg0.CLK
clock => PB_debounced_delay.CLK
clock => Power_on.CLK
PB_single_pulse <= PB_single_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|board|debounce:inst1
pb => SHIFT_PB[3].DATAIN
clock_100Hz => SHIFT_PB[3].CLK
clock_100Hz => SHIFT_PB[2].CLK
clock_100Hz => SHIFT_PB[1].CLK
clock_100Hz => SHIFT_PB[0].CLK
clock_100Hz => pb_debounced~reg0.CLK
pb_debounced <= pb_debounced~reg0.DB_MAX_OUTPUT_PORT_TYPE


|board|2x32Mux:inst8
Y_out[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y_out[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y_out[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y_out[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y_out[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y_out[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y_out[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y_out[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y_out[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y_out[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y_out[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y_out[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y_out[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y_out[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y_out[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y_out[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
Y_out[16] <= Y[16].DB_MAX_OUTPUT_PORT_TYPE
Y_out[17] <= Y[17].DB_MAX_OUTPUT_PORT_TYPE
Y_out[18] <= Y[18].DB_MAX_OUTPUT_PORT_TYPE
Y_out[19] <= Y[19].DB_MAX_OUTPUT_PORT_TYPE
Y_out[20] <= Y[20].DB_MAX_OUTPUT_PORT_TYPE
Y_out[21] <= Y[21].DB_MAX_OUTPUT_PORT_TYPE
Y_out[22] <= Y[22].DB_MAX_OUTPUT_PORT_TYPE
Y_out[23] <= Y[23].DB_MAX_OUTPUT_PORT_TYPE
Y_out[24] <= Y[24].DB_MAX_OUTPUT_PORT_TYPE
Y_out[25] <= Y[25].DB_MAX_OUTPUT_PORT_TYPE
Y_out[26] <= Y[26].DB_MAX_OUTPUT_PORT_TYPE
Y_out[27] <= Y[27].DB_MAX_OUTPUT_PORT_TYPE
Y_out[28] <= Y[28].DB_MAX_OUTPUT_PORT_TYPE
Y_out[29] <= Y[29].DB_MAX_OUTPUT_PORT_TYPE
Y_out[30] <= Y[30].DB_MAX_OUTPUT_PORT_TYPE
Y_out[31] <= Y[31].DB_MAX_OUTPUT_PORT_TYPE
SEL_in => 2x8mux:inst16.SEL
SEL_in => 2x8mux:inst.SEL
SEL_in => 2x8mux:inst1.SEL
SEL_in => 2x8mux:inst2.SEL
A_in[0] => 2x8mux:inst16.A[0]
A_in[1] => 2x8mux:inst16.A[1]
A_in[2] => 2x8mux:inst16.A[2]
A_in[3] => 2x8mux:inst16.A[3]
A_in[4] => 2x8mux:inst16.A[4]
A_in[5] => 2x8mux:inst16.A[5]
A_in[6] => 2x8mux:inst16.A[6]
A_in[7] => 2x8mux:inst16.A[7]
A_in[8] => 2x8mux:inst.A[0]
A_in[9] => 2x8mux:inst.A[1]
A_in[10] => 2x8mux:inst.A[2]
A_in[11] => 2x8mux:inst.A[3]
A_in[12] => 2x8mux:inst.A[4]
A_in[13] => 2x8mux:inst.A[5]
A_in[14] => 2x8mux:inst.A[6]
A_in[15] => 2x8mux:inst.A[7]
A_in[16] => 2x8mux:inst1.A[0]
A_in[17] => 2x8mux:inst1.A[1]
A_in[18] => 2x8mux:inst1.A[2]
A_in[19] => 2x8mux:inst1.A[3]
A_in[20] => 2x8mux:inst1.A[4]
A_in[21] => 2x8mux:inst1.A[5]
A_in[22] => 2x8mux:inst1.A[6]
A_in[23] => 2x8mux:inst1.A[7]
A_in[24] => 2x8mux:inst2.A[0]
A_in[25] => 2x8mux:inst2.A[1]
A_in[26] => 2x8mux:inst2.A[2]
A_in[27] => 2x8mux:inst2.A[3]
A_in[28] => 2x8mux:inst2.A[4]
A_in[29] => 2x8mux:inst2.A[5]
A_in[30] => 2x8mux:inst2.A[6]
A_in[31] => 2x8mux:inst2.A[7]
B_in[0] => 2x8mux:inst16.B[0]
B_in[1] => 2x8mux:inst16.B[1]
B_in[2] => 2x8mux:inst16.B[2]
B_in[3] => 2x8mux:inst16.B[3]
B_in[4] => 2x8mux:inst16.B[4]
B_in[5] => 2x8mux:inst16.B[5]
B_in[6] => 2x8mux:inst16.B[6]
B_in[7] => 2x8mux:inst16.B[7]
B_in[8] => 2x8mux:inst.B[0]
B_in[9] => 2x8mux:inst.B[1]
B_in[10] => 2x8mux:inst.B[2]
B_in[11] => 2x8mux:inst.B[3]
B_in[12] => 2x8mux:inst.B[4]
B_in[13] => 2x8mux:inst.B[5]
B_in[14] => 2x8mux:inst.B[6]
B_in[15] => 2x8mux:inst.B[7]
B_in[16] => 2x8mux:inst1.B[0]
B_in[17] => 2x8mux:inst1.B[1]
B_in[18] => 2x8mux:inst1.B[2]
B_in[19] => 2x8mux:inst1.B[3]
B_in[20] => 2x8mux:inst1.B[4]
B_in[21] => 2x8mux:inst1.B[5]
B_in[22] => 2x8mux:inst1.B[6]
B_in[23] => 2x8mux:inst1.B[7]
B_in[24] => 2x8mux:inst2.B[0]
B_in[25] => 2x8mux:inst2.B[1]
B_in[26] => 2x8mux:inst2.B[2]
B_in[27] => 2x8mux:inst2.B[3]
B_in[28] => 2x8mux:inst2.B[4]
B_in[29] => 2x8mux:inst2.B[5]
B_in[30] => 2x8mux:inst2.B[6]
B_in[31] => 2x8mux:inst2.B[7]


|board|2x32Mux:inst8|2x8mux:inst16
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|board|2x32Mux:inst8|2x8mux:inst
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|board|2x32Mux:inst8|2x8mux:inst1
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|board|2x32Mux:inst8|2x8mux:inst2
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|board|dec_7seg:inst20
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment_a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment_b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment_c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment_d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment_e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment_f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment_g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|board|counter:inst21
clock => counter_out[15]~reg0.CLK
clock => counter_out[14]~reg0.CLK
clock => counter_out[13]~reg0.CLK
clock => counter_out[12]~reg0.CLK
clock => counter_out[11]~reg0.CLK
clock => counter_out[10]~reg0.CLK
clock => counter_out[9]~reg0.CLK
clock => counter_out[8]~reg0.CLK
clock => counter_out[7]~reg0.CLK
clock => counter_out[6]~reg0.CLK
clock => counter_out[5]~reg0.CLK
clock => counter_out[4]~reg0.CLK
clock => counter_out[3]~reg0.CLK
clock => counter_out[2]~reg0.CLK
clock => counter_out[1]~reg0.CLK
clock => counter_out[0]~reg0.CLK
reset => counter_out~15.OUTPUTSELECT
reset => counter_out~14.OUTPUTSELECT
reset => counter_out~13.OUTPUTSELECT
reset => counter_out~12.OUTPUTSELECT
reset => counter_out~11.OUTPUTSELECT
reset => counter_out~10.OUTPUTSELECT
reset => counter_out~9.OUTPUTSELECT
reset => counter_out~8.OUTPUTSELECT
reset => counter_out~7.OUTPUTSELECT
reset => counter_out~6.OUTPUTSELECT
reset => counter_out~5.OUTPUTSELECT
reset => counter_out~4.OUTPUTSELECT
reset => counter_out~3.OUTPUTSELECT
reset => counter_out~2.OUTPUTSELECT
reset => counter_out~1.OUTPUTSELECT
reset => counter_out~0.OUTPUTSELECT
counter_out[0] <= counter_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= counter_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= counter_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= counter_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= counter_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= counter_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= counter_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= counter_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= counter_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= counter_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= counter_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= counter_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= counter_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[13] <= counter_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[14] <= counter_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_out[15] <= counter_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|board|dec_7seg:inst19
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment_a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment_b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment_c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment_d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment_e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment_f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment_g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|board|dec_7seg:inst14
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment_a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment_b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment_c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment_d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment_e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment_f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment_g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|board|dec_7seg:inst13
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment_a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment_b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment_c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment_d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment_e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment_f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment_g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|board|dec_7seg:inst12
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment_a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment_b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment_c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment_d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment_e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment_f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment_g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|board|dec_7seg:inst11
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment_a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment_b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment_c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment_d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment_e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment_f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment_g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|board|dec_7seg:inst9
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment_a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment_b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment_c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment_d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment_e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment_f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment_g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|board|dec_7seg:inst15
hex_digit[0] => Mux6.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux0.IN19
hex_digit[1] => Mux6.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux0.IN18
hex_digit[2] => Mux6.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux0.IN17
hex_digit[3] => Mux6.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux0.IN16
segment_a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segment_b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segment_c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segment_d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segment_e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segment_f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segment_g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|board|LEDend:inst6
Val => done[17].DATAIN
Val => done[16].DATAIN
Val => done[15].DATAIN
Val => done[14].DATAIN
Val => done[13].DATAIN
Val => done[12].DATAIN
Val => done[11].DATAIN
Val => done[10].DATAIN
Val => done[9].DATAIN
Val => done[8].DATAIN
Val => done[7].DATAIN
Val => done[6].DATAIN
Val => done[5].DATAIN
Val => done[4].DATAIN
Val => done[3].DATAIN
Val => done[2].DATAIN
Val => done[1].DATAIN
Val => done[0].DATAIN
done[0] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[1] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[2] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[3] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[4] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[5] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[6] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[7] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[8] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[9] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[10] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[11] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[12] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[13] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[14] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[15] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[16] <= Val.DB_MAX_OUTPUT_PORT_TYPE
done[17] <= Val.DB_MAX_OUTPUT_PORT_TYPE


