<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `mcu/atmega-hal/src/usart.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>usart.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script src="../../crates.js"></script><script defer src="../../main.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../atmega_hal/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../atmega_hal/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../atmega_hal/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
</pre><pre class="rust"><code><span class="attribute">#[<span class="ident">allow</span>(<span class="ident">unused_imports</span>)]</span>
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::port</span>;
<span class="kw">pub</span> <span class="kw">use</span> <span class="ident">avr_hal_generic::usart</span>::<span class="kw-2">*</span>;

<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Usart</span><span class="op">&lt;</span><span class="ident">USART</span>, <span class="ident">RX</span>, <span class="ident">TX</span>, <span class="ident">CLOCK</span><span class="op">&gt;</span> <span class="op">=</span>
    <span class="ident">avr_hal_generic::usart::Usart</span><span class="op">&lt;</span><span class="ident"><span class="kw">crate</span>::Atmega</span>, <span class="ident">USART</span>, <span class="ident">RX</span>, <span class="ident">TX</span>, <span class="ident">CLOCK</span><span class="op">&gt;</span>;
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">UsartWriter</span><span class="op">&lt;</span><span class="ident">USART</span>, <span class="ident">RX</span>, <span class="ident">TX</span>, <span class="ident">CLOCK</span><span class="op">&gt;</span> <span class="op">=</span>
    <span class="ident">avr_hal_generic::usart::UsartWriter</span><span class="op">&lt;</span><span class="ident"><span class="kw">crate</span>::Atmega</span>, <span class="ident">USART</span>, <span class="ident">RX</span>, <span class="ident">TX</span>, <span class="ident">CLOCK</span><span class="op">&gt;</span>;
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">UsartReader</span><span class="op">&lt;</span><span class="ident">USART</span>, <span class="ident">RX</span>, <span class="ident">TX</span>, <span class="ident">CLOCK</span><span class="op">&gt;</span> <span class="op">=</span>
    <span class="ident">avr_hal_generic::usart::UsartReader</span><span class="op">&lt;</span><span class="ident"><span class="kw">crate</span>::Atmega</span>, <span class="ident">USART</span>, <span class="ident">RX</span>, <span class="ident">TX</span>, <span class="ident">CLOCK</span><span class="op">&gt;</span>;

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega168&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega328p&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega328pb&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1284p&quot;</span>))]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Usart0</span><span class="op">&lt;</span><span class="ident">CLOCK</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Usart</span><span class="op">&lt;</span>
    <span class="ident"><span class="kw">crate</span>::pac::USART0</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Input</span>, <span class="ident">port::PD0</span><span class="op">&gt;</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Output</span>, <span class="ident">port::PD1</span><span class="op">&gt;</span>,
    <span class="ident">CLOCK</span>,
<span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega168&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega328p&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega328pb&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1284p&quot;</span>))]</span>
<span class="macro">avr_hal_generic::impl_usart_traditional!</span> {
    <span class="ident">hal</span>: <span class="ident"><span class="kw">crate</span>::Atmega</span>,
    <span class="ident">peripheral</span>: <span class="ident"><span class="kw">crate</span>::pac::USART0</span>,
    <span class="ident">register_suffix</span>: <span class="number">0</span>,
    <span class="ident">rx</span>: <span class="ident">port::PD0</span>,
    <span class="ident">tx</span>: <span class="ident">port::PD1</span>,
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega328pb&quot;</span>)]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Usart1</span><span class="op">&lt;</span><span class="ident">CLOCK</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Usart</span><span class="op">&lt;</span>
    <span class="ident"><span class="kw">crate</span>::pac::USART1</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Input</span>, <span class="ident">port::PB4</span><span class="op">&gt;</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Output</span>, <span class="ident">port::PB3</span><span class="op">&gt;</span>,
    <span class="ident">CLOCK</span>,
<span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega328pb&quot;</span>)]</span>
<span class="macro">avr_hal_generic::impl_usart_traditional!</span> {
    <span class="ident">hal</span>: <span class="ident"><span class="kw">crate</span>::Atmega</span>,
    <span class="ident">peripheral</span>: <span class="ident"><span class="kw">crate</span>::pac::USART1</span>,
    <span class="ident">register_suffix</span>: <span class="number">1</span>,
    <span class="ident">rx</span>: <span class="ident">port::PB4</span>,
    <span class="ident">tx</span>: <span class="ident">port::PB3</span>,
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega32u4&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1280&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega2560&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1284p&quot;</span>))]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Usart1</span><span class="op">&lt;</span><span class="ident">CLOCK</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Usart</span><span class="op">&lt;</span>
    <span class="ident"><span class="kw">crate</span>::pac::USART1</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Input</span>, <span class="ident">port::PD2</span><span class="op">&gt;</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Output</span>, <span class="ident">port::PD3</span><span class="op">&gt;</span>,
    <span class="ident">CLOCK</span>,
<span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega32u4&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1280&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega2560&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1284p&quot;</span>))]</span>
<span class="macro">avr_hal_generic::impl_usart_traditional!</span> {
    <span class="ident">hal</span>: <span class="ident"><span class="kw">crate</span>::Atmega</span>,
    <span class="ident">peripheral</span>: <span class="ident"><span class="kw">crate</span>::pac::USART1</span>,
    <span class="ident">register_suffix</span>: <span class="number">1</span>,
    <span class="ident">rx</span>: <span class="ident">port::PD2</span>,
    <span class="ident">tx</span>: <span class="ident">port::PD3</span>,
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1280&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega2560&quot;</span>))]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Usart0</span><span class="op">&lt;</span><span class="ident">CLOCK</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Usart</span><span class="op">&lt;</span>
    <span class="ident"><span class="kw">crate</span>::pac::USART0</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Input</span>, <span class="ident">port::PE0</span><span class="op">&gt;</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Output</span>, <span class="ident">port::PE1</span><span class="op">&gt;</span>,
    <span class="ident">CLOCK</span>,
<span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1280&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega2560&quot;</span>))]</span>
<span class="macro">avr_hal_generic::impl_usart_traditional!</span> {
    <span class="ident">hal</span>: <span class="ident"><span class="kw">crate</span>::Atmega</span>,
    <span class="ident">peripheral</span>: <span class="ident"><span class="kw">crate</span>::pac::USART0</span>,
    <span class="ident">register_suffix</span>: <span class="number">0</span>,
    <span class="ident">rx</span>: <span class="ident">port::PE0</span>,
    <span class="ident">tx</span>: <span class="ident">port::PE1</span>,
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1280&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega2560&quot;</span>))]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Usart2</span><span class="op">&lt;</span><span class="ident">CLOCK</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Usart</span><span class="op">&lt;</span>
    <span class="ident"><span class="kw">crate</span>::pac::USART2</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Input</span>, <span class="ident">port::PH0</span><span class="op">&gt;</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Output</span>, <span class="ident">port::PH1</span><span class="op">&gt;</span>,
    <span class="ident">CLOCK</span>,
<span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1280&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega2560&quot;</span>))]</span>
<span class="macro">avr_hal_generic::impl_usart_traditional!</span> {
    <span class="ident">hal</span>: <span class="ident"><span class="kw">crate</span>::Atmega</span>,
    <span class="ident">peripheral</span>: <span class="ident"><span class="kw">crate</span>::pac::USART2</span>,
    <span class="ident">register_suffix</span>: <span class="number">2</span>,
    <span class="ident">rx</span>: <span class="ident">port::PH0</span>,
    <span class="ident">tx</span>: <span class="ident">port::PH1</span>,
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1280&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega2560&quot;</span>))]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Usart3</span><span class="op">&lt;</span><span class="ident">CLOCK</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Usart</span><span class="op">&lt;</span>
    <span class="ident"><span class="kw">crate</span>::pac::USART3</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Input</span>, <span class="ident">port::PJ0</span><span class="op">&gt;</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Output</span>, <span class="ident">port::PJ1</span><span class="op">&gt;</span>,
    <span class="ident">CLOCK</span>,
<span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega1280&quot;</span>, <span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega2560&quot;</span>))]</span>
<span class="macro">avr_hal_generic::impl_usart_traditional!</span> {
    <span class="ident">hal</span>: <span class="ident"><span class="kw">crate</span>::Atmega</span>,
    <span class="ident">peripheral</span>: <span class="ident"><span class="kw">crate</span>::pac::USART3</span>,
    <span class="ident">register_suffix</span>: <span class="number">3</span>,
    <span class="ident">rx</span>: <span class="ident">port::PJ0</span>,
    <span class="ident">tx</span>: <span class="ident">port::PJ1</span>,
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega8&quot;</span>))]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">Usart0</span><span class="op">&lt;</span><span class="ident">CLOCK</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Usart</span><span class="op">&lt;</span>
    <span class="ident"><span class="kw">crate</span>::pac::USART</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Input</span>, <span class="ident">port::PD0</span><span class="op">&gt;</span>,
    <span class="ident">port::Pin</span><span class="op">&lt;</span><span class="ident">port::mode::Output</span>, <span class="ident">port::PD1</span><span class="op">&gt;</span>,
    <span class="ident">CLOCK</span>,
<span class="op">&gt;</span>;

<span class="comment">// TODO: atmega8 USART is different from other atmegas</span>
<span class="comment">// implemented so far. It uses the same register address</span>
<span class="comment">// for UBRRH and UCSRC, the way to select which register</span>
<span class="comment">// to write to, msb has to be 1 (for UCSRC)</span>
<span class="comment">// or 0 (for UBRRH). Because of the same address,</span>
<span class="comment">// these two are exposed as functions instead of</span>
<span class="comment">// fields.</span>
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">any</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;atmega8&quot;</span>))]</span>
<span class="kw">impl</span> <span class="ident"><span class="kw">crate</span>::usart::UsartOps</span><span class="op">&lt;</span>
    <span class="ident"><span class="kw">crate</span>::Atmega</span>,
    <span class="ident"><span class="kw">crate</span>::port::Pin</span><span class="op">&lt;</span><span class="ident"><span class="kw">crate</span>::port::mode::Input</span>, <span class="ident">port::PD0</span><span class="op">&gt;</span>,
    <span class="ident"><span class="kw">crate</span>::port::Pin</span><span class="op">&lt;</span><span class="ident"><span class="kw">crate</span>::port::mode::Output</span>, <span class="ident">port::PD1</span><span class="op">&gt;</span>,
<span class="op">&gt;</span> <span class="kw">for</span> <span class="ident"><span class="kw">crate</span>::pac::USART</span> {
    <span class="kw">fn</span> <span class="ident">raw_init</span><span class="op">&lt;</span><span class="ident">CLOCK</span><span class="op">&gt;</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">baudrate</span>: <span class="ident"><span class="kw">crate</span>::usart::Baudrate</span><span class="op">&lt;</span><span class="ident">CLOCK</span><span class="op">&gt;</span>) {
        <span class="comment">// msb of ubrrh has to be 0 to set ubrrh register. (see atmega8 datasheet)</span>
        <span class="kw">let</span> <span class="ident">ubrrh</span>: <span class="ident">u8</span> <span class="op">=</span> ((<span class="ident">baudrate</span>.<span class="ident">ubrr</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">8</span>) <span class="op">&amp;</span> <span class="number">0x0F</span>) <span class="kw">as</span> <span class="ident">u8</span>;
        <span class="kw">let</span> <span class="ident">ubrrl</span>: <span class="ident">u8</span> <span class="op">=</span> (<span class="ident">baudrate</span>.<span class="ident">ubrr</span> <span class="op">&amp;</span> <span class="number">0xFF</span>) <span class="kw">as</span> <span class="ident">u8</span>;
        <span class="self">self</span>.<span class="ident">ubrrh</span>().<span class="ident">write</span>(<span class="op">|</span><span class="ident">w</span><span class="op">|</span> {<span class="ident">w</span>.<span class="ident">bits</span>(<span class="ident">ubrrh</span>)});
        <span class="self">self</span>.<span class="ident">ubrrl</span>.<span class="ident">write</span>(<span class="op">|</span><span class="ident">w</span><span class="op">|</span> {<span class="ident">w</span>.<span class="ident">bits</span>(<span class="ident">ubrrl</span>)});
        <span class="self">self</span>.<span class="ident">ucsra</span>.<span class="ident">write</span>(<span class="op">|</span><span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">u2x</span>().<span class="ident">bit</span>(<span class="ident">baudrate</span>.<span class="ident">u2x</span>));

        <span class="comment">// Enable receiver and transmitter but leave interrupts disabled.</span>
        <span class="self">self</span>.<span class="ident">ucsrb</span>.<span class="ident">write</span>(<span class="op">|</span><span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>
            .<span class="ident">txen</span>().<span class="ident">set_bit</span>()
            .<span class="ident">rxen</span>().<span class="ident">set_bit</span>()
        );

        <span class="comment">// Set frame format to 8n1 for now.  At some point, this should be made</span>
        <span class="comment">// configurable, similar to what is done in other HALs.</span>
        <span class="self">self</span>.<span class="ident">ucsrc</span>().<span class="ident">write</span>(<span class="op">|</span><span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>
            .<span class="ident">ursel</span>().<span class="ident">set_bit</span>() <span class="comment">// sets the ucsrc instead of ubrrh (ubrrh and ucsrc share same location on ATmega8, see atmega8 datasheet)</span>
            .<span class="ident">umsel</span>().<span class="ident">usart_async</span>()
            .<span class="ident">ucsz</span>().<span class="ident">chr8</span>()
            .<span class="ident">usbs</span>().<span class="ident">stop1</span>()
            .<span class="ident">upm</span>().<span class="ident">disabled</span>()
        );
    }

    <span class="kw">fn</span> <span class="ident">raw_deinit</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="comment">// Wait for any ongoing transfer to finish.</span>
        <span class="macro">avr_hal_generic::nb::block!</span>(<span class="self">self</span>.<span class="ident">raw_flush</span>()).<span class="ident">ok</span>();
        <span class="self">self</span>.<span class="ident">ucsrb</span>.<span class="ident">reset</span>();
    }

    <span class="kw">fn</span> <span class="ident">raw_flush</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="ident">avr_hal_generic::nb::Result</span><span class="op">&lt;</span>(), <span class="ident">avr_hal_generic::void::Void</span><span class="op">&gt;</span> {
        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">ucsra</span>.<span class="ident">read</span>().<span class="ident">udre</span>().<span class="ident">bit_is_clear</span>() {
            <span class="prelude-val">Err</span>(<span class="ident">avr_hal_generic::nb::Error::WouldBlock</span>)
        } <span class="kw">else</span> {
            <span class="prelude-val">Ok</span>(())
        }
    }

    <span class="kw">fn</span> <span class="ident">raw_write</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">byte</span>: <span class="ident">u8</span>) -&gt; <span class="ident">avr_hal_generic::nb::Result</span><span class="op">&lt;</span>(), <span class="ident">avr_hal_generic::void::Void</span><span class="op">&gt;</span> {
        <span class="comment">// Call flush to make sure the data-register is empty</span>
        <span class="self">self</span>.<span class="ident">raw_flush</span>()<span class="question-mark">?</span>;

        <span class="self">self</span>.<span class="ident">udr</span>.<span class="ident">write</span>(<span class="op">|</span><span class="ident">w</span><span class="op">|</span> { <span class="ident">w</span>.<span class="ident">bits</span>(<span class="ident">byte</span>) });
        <span class="prelude-val">Ok</span>(())
    }

    <span class="kw">fn</span> <span class="ident">raw_read</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="ident">avr_hal_generic::nb::Result</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">avr_hal_generic::void::Void</span><span class="op">&gt;</span> {
        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">ucsra</span>.<span class="ident">read</span>().<span class="ident">rxc</span>().<span class="ident">bit_is_clear</span>() {
            <span class="kw">return</span> <span class="prelude-val">Err</span>(<span class="ident">avr_hal_generic::nb::Error::WouldBlock</span>);
        }

        <span class="prelude-val">Ok</span>(<span class="self">self</span>.<span class="ident">udr</span>.<span class="ident">read</span>().<span class="ident">bits</span>())
    }

    <span class="kw">fn</span> <span class="ident">raw_interrupt</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">event</span>: <span class="ident"><span class="kw">crate</span>::usart::Event</span>, <span class="ident">state</span>: <span class="ident">bool</span>) {
        <span class="kw">match</span> <span class="ident">event</span> {
            <span class="ident"><span class="kw">crate</span>::usart::Event::RxComplete</span> =&gt;
                <span class="self">self</span>.<span class="ident">ucsrb</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">rxcie</span>().<span class="ident">bit</span>(<span class="ident">state</span>)),
            <span class="ident"><span class="kw">crate</span>::usart::Event::TxComplete</span> =&gt;
                <span class="self">self</span>.<span class="ident">ucsrb</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">txcie</span>().<span class="ident">bit</span>(<span class="ident">state</span>)),
            <span class="ident"><span class="kw">crate</span>::usart::Event::DataRegisterEmpty</span> =&gt;
                <span class="self">self</span>.<span class="ident">ucsrb</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">udrie</span>().<span class="ident">bit</span>(<span class="ident">state</span>)),
        }
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="atmega_hal" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (546c826f0 2022-06-12)" ></div>
</body></html>