# PTO Virtual micro Instruction (`pto.vmi`) — Unified Op Reference

- v0.1: Doc init. Per-op reference for all 52 unified `pto.vmi` ops, with syntax,
  semantics, operand tables, lowering notes, and lit-test examples.

**Status:** draft. This document is the **instruction reference** for the unified
`pto.vmi` surface. It documents every user-facing op with concrete MLIR syntax,
per-operand tables, C-style semantics, and lowering-to-`pto.mi` guidance. It
deliberately does **not** re-derive design rationale, cost models, or lowering
rules — those live in:

- [PTO-vmi-design.md](../中文版/PTO-vmi-design.md) — design rationale, type
  system formalization, group semantics, and the `pto.as` lowering contract.
- [PTO-vmi-Instruction-SPEC.md](./PTO-vmi-Instruction-SPEC.md) — the earlier
  design-level op surface, cost model, and `pto.vmi → pto.mi` coverage analysis.
- [PTO-micro-Instruction-SPEC.md](./PTO-micro-Instruction-SPEC.md) — the
  `pto.mi` target ISA this surface lowers to (per-op semantics, pseudocode, A5
  simulator latency tables).

Category A/B/C is defined inline in §1.4 below (self-contained in this doc).
Whenever this doc references a physical `pto.mi` op, it means the micro-SPEC.

[toc]

---

## Part I: Architecture Overview

### 1.1 Position in the Stack

`pto.vmi` sits between high-level programming models (TileLang, pto-dsl) and
the physical `pto.mi` ISA. It exposes **logically contiguous vectors** and
**elementwise compute intent**; the physical SIMD register layout (interleave,
parity, width, part, pack, dist tokens) is held and propagated by `pto.as` and
is invisible to the user.

```
TileLang  T.parallel(N) { C[i] = cast<i32>(A[i]) + B[i] }
   │  (direct translation, elementwise semantics preserved)
   ▼
pto.vmi   %w = pto.vmi.vcvt %a; %c = pto.vmi.vadd %w, %b
   │  (pto.as: layout-assignment + lowering)
   ▼
pto.mi    vcvt EVEN/ODD + two-way vadd + vstsx2 INTLV_B32
```

- **Upper → vmi**: `T.parallel`'s logical iteration space translates directly
  to `pto.vmi` logical vector ops — elementwise → Category A op, `T.cast` →
  a `vcvt` with no explicit `part`, logical length `N` →
  `!pto.vmi.vreg<N×T>`, "all active" → auto-generated tail predicate.
- **vmi → pto.mi**: `pto.as` performs layout inference + unification +
  materialization, lowering logical vectors to concrete `pto.mi` instructions
  (including `part/pack/interleave/dist`). At `K=1` this degenerates to
  zero-overhead pass-through.

### 1.2 Logical vs Physical

A `pto.vmi` value is **logical** — a flat sequence of `L` lanes of type `T`.
Its physical backing is `K` hardware vector registers (256B / 2048-bit each):

```
K = ⌈ L · bitwidth(T) / 2048 ⌉
```

At `K=1` and full-width (no partial lanes), one `pto.vmi.vreg` maps 1:1 to
one `pto.vreg`. At `K>1`, the logical value fans out across `K` physical
registers with a layout descriptor (`#pto.vmi.layout`) tracking the mapping.

**Physical constants (A5 vector pipe):**

```
vector register file : 32 architectural vregs, 256 B (2048 bit) each
predicate file       : 8  architectural pregs, 256 bit each, 1 bit controls 1 byte
VLane                : 32 B sub-lane; 8 VLanes per vreg
E_v = 32 / sizeof(T) : lanes per VLane     (f32 → 8, f16/bf16 → 16, i8 → 32)
```

### 1.3 Type System

#### `!pto.vmi.vreg<L×T>`

Logical vector register. `L` is the logical lane count; `T` is the element type.

| T | bits | E_v (lanes per physical vreg) | Legal L multiples |
|---|---|---|---|
| `f32` / `i32` / `ui32` / `si32` | 32 | 64 | 64 |
| `f16` / `bf16` / `i16` / `ui16` / `si16` | 16 | 128 | 64 |
| `i8` / `ui8` / `si8` / `fp8_e4m3` / `fp8_e5m2` | 8 | 256 | 64 |

- **Full vector**: `L · bitwidth(T) == N · 2048` (integer multiple of 256B).
- **Compact/partial vector**: `L · bitwidth(T) < 2048` — still backed by one
  physical vreg (256B); only the low `L` logical slots are valid. Physical
  slots outside the logical value are `pad/undef` and must be masked out.

**Common logical ↔ physical mappings:**

| Logical type | Byte size | K | Physical vregs | Valid slots per vreg |
|---|---:|---:|---:|---|
| `V<256×f32>` | 1024B | 4 | 4 | 64 f32 each, all valid |
| `V<256×f16>` | 512B | 2 | 2 | 128 f16 each, all valid |
| `V<256×i8>` | 256B | 1 | 1 | 256 i8, all valid |
| `V<128×f32>` | 512B | 2 | 2 | 64 f32 each, all valid |
| `V<64×f16>` | 128B | 1 | 1 | low 64 f16 valid |
| `V<64×i8>` | 64B | 1 | 1 | low 64 i8 valid |

#### `V<256×f32>`: 4 physical regs (K=4)

**Logical view**

```text
┌────┬────┬────┬─────┬──────┬──────┐
│ x0 │ x1 │ x2 │ ... │ x254 │ x255 │
└────┴────┴────┴─────┴──────┴──────┘
                  256 lane
```

**Physical view (contiguous)** - 4 physical regs, each BlockLane = 32B = 8 f32 lanes

```text
   BL0       BL1               BL7
┌───────┬───────┬───┬───────┐
│ x0..7 │ x8..15│...│x56..63│
└───────┴───────┴───┴───────┘
            P0 (256B)

   BL0        BL1              BL7
┌────────┬────────┬───┬─────────┐
│x64..71 │x72..79 │...│x120..127│
└────────┴────────┴───┴─────────┘
            P1 (256B)

   BL0          BL1             BL7
┌──────────┬──────────┬───┬──────────┐
│x128..135 │x136..143 │...│x184..191 │
└──────────┴──────────┴───┴──────────┘
            P2 (256B)

   BL0          BL1             BL7
┌──────────┬──────────┬───┬──────────┐
│x192..199 │x200..207 │...│x248..255 │
└──────────┴──────────┴───┴──────────┘
            P3 (256B)
```

**Physical view (non-contiguous, parity EVEN/ODD)** - even lanes in P0/P2, odd lanes in P1/P3 (typical source: `V<256×f16> -> V<256×f32>` widening preserves parity; all 4 regs carry 64 valid lanes each)

```text
 P0 (chunk0 EVEN)   P1 (chunk0 ODD)    P2 (chunk1 EVEN)   P3 (chunk1 ODD)
┌────┬────┬─────┐ ┌────┬────┬─────┐ ┌──────┬──────┬─────┐ ┌──────┬──────┬─────┐
│ x0 │ x2 │x126 │ │ x1 │ x3 │x127 │ │ x128 │ x130 │x254 │ │ x129 │ x131 │x255 │
└────┴────┴─────┘ └────┴────┴─────┘ └──────┴──────┴─────┘ └──────┴──────┴─────┘
    64 lane            64 lane            64 lane            64 lane
```

> Restore contiguous: `INTLV_B32(P0, P1) -> [x0..x127]`, `INTLV_B32(P2, P3) -> [x128..x255]`, then concatenate in chunk order.

**Physical view (non-contiguous, P0/P1/P2/P3)** - 4-way stride-4 interleave: every 4 logical elements land in one reg each (`x0,x4,...` -> P0; `x1,x5,...` -> P1; `x2,x6,...` -> P2; `x3,x7,...` -> P3); all 4 regs carry 64 valid lanes each (corresponds to the sub_part / part_T 4-way axis)

```text
   P0                   P1                   P2                   P3
┌────┬────┬─────┐  ┌────┬────┬─────┐  ┌────┬────┬─────┐  ┌────┬────┬─────┐
│ x0 │ x4 │x252 │  │ x1 │ x5 │x253 │  │ x2 │ x6 │x254 │  │ x3 │ x7 │x255 │
└────┴────┴─────┘  └────┴────┴─────┘  └────┴────┴─────┘  └────┴────┴─────┘
     64 lane              64 lane              64 lane              64 lane
```

#### `V<256×f16>`: 2 physical regs (K=2)

**Logical view**

```text
┌────┬────┬────┬─────┬──────┬──────┐
│ x0 │ x1 │ x2 │ ... │ x254 │ x255 │
└────┴────┴────┴─────┴──────┴──────┘
                  256 lane
```

**Physical view (contiguous)** - 2 physical regs, each BlockLane = 32B = 16 fp16 lanes

```text
   BL0           BL1               BL7
┌──────────┬──────────┬───┬───────────┐
│ x0..x15  │ x16..x31 │...│x112..x127 │
└──────────┴──────────┴───┴───────────┘
                  P0 (256B)

   BL0           BL1               BL7
┌──────────┬──────────┬───┬───────────┐
│x128..x143│x144..x159│...│x240..x255 │
└──────────┴──────────┴───┴───────────┘
                  P1 (256B)
```

**Physical view (non-contiguous, parity EVEN/ODD)** - even lanes in P0, odd lanes in P1 (e.g. after `DINTLV_B16` load or `vdintlv` preserves parity; both regs carry 128 valid lanes each)

```text
   P0 (EVEN)                                   P1 (ODD)
┌────┬────┬────┬─────┬──────┬──────┐  ┌────┬────┬────┬─────┬──────┬──────┐
│ x0 │ x2 │ x4 │ ... │ x252 │ x254 │  │ x1 │ x3 │ x5 │ ... │ x253 │ x255 │
└────┴────┴────┴─────┴──────┴──────┘  └────┴────┴────┴─────┴──────┴──────┘
   128 even lanes valid                     128 odd lanes valid
```

> Restore contiguous: `INTLV_B16(P0, P1) -> [x0 x1 x2 x3 ... x255]`.

#### `V<256×i8>`: 1 physical reg (K=1)

**Logical view**

```text
┌────┬────┬────┬─────┬──────┬──────┐
│ x0 │ x1 │ x2 │ ... │ x254 │ x255 │
└────┴────┴────┴─────┴──────┴──────┘
                  256 lane
```

**Physical view (contiguous)** - 1 physical reg, each BlockLane = 32B = 32 i8 lanes

```text
   BL0          BL1                  BL7
┌─────────────┬─────────────┬───┬──────────────┐
│ x0 ... x31  │ x32 ... x63 │...│x224 ... x255 │
└─────────────┴─────────────┴───┴──────────────┘
                   P0 (256B)
```

#### `V<128×f32>`: 2 physical regs (K=2)

**Logical view**

```text
┌────┬────┬────┬─────┬──────┬──────┐
│ x0 │ x1 │ x2 │ ... │ x127 │ x128 │
└────┴────┴────┴─────┴──────┴──────┘
                  128 lane
```

**Physical view (contiguous)** - 2 physical regs, each BlockLane = 32B = 8 f32 lanes

```text
   BL0       BL1               BL7
┌───────┬───────┬───┬───────┐
│ x0..7 │ x8..15│...│x56..63│
└───────┴───────┴───┴───────┘
            P0 (256B)

   BL0        BL1              BL7
┌────────┬────────┬───┬─────────┐
│x64..71 │x72..79 │...│x120..127│
└────────┴────────┴───┴─────────┘
            P1 (256B)


**Physical view (non-contiguous, parity EVEN/ODD)** - even lanes in P0, odd lanes in P1

```text
 P0 (chunk0 EVEN)   P1 (chunk0 ODD) 
┌────┬────┬─────┐ ┌────┬────┬─────┐
│ x0 │ x2 │x126 │ │ x1 │ x3 │x127 │
└────┴────┴─────┘ └────┴────┴─────┘
    64 lane            64 lane      
```

#### `V<64×fp16>`: 1 partial physical reg (K=1, low 64 lanes valid)

**Logical view**

```text
┌────┬────┬────┬─────┬──────┬──────┐
│ x0 │ x1 │ x2 │ ... │ x62  │ x63  │
└────┴────┴────┴─────┴──────┴──────┘
                  64 lane
```

**Physical view (contiguous)** - 1 physical reg, low 64 lanes valid, each BlockLane = 16 fp16 lanes

```text
   BL0          BL1         BL2          BL3          BL4   BL5   BL6   BL7
┌──────────┬──────────┬──────────┬──────────┬──────┬──────┬──────┬──────┐
│ x0..x15  │ x16..x31 │ x32..x47 │ x48..x63 │      │      │      │      │
└──────────┴──────────┴──────────┴──────────┴──────┴──────┴──────┴──────┘
<------------- 128B logical payload -------------><---- 128B outside logical value ---->
                          P0 (256B)
```

**Physical view (non-contiguous, part EVEN/ODD)** - single `V<64×fp32> -> V<64×fp16>` narrowing carrier: the 64 valid fp16 sit on even/odd positions of the 128 physical lanes

```text
   EVEN carrier (phys lanes 0,2,...,126 valid)
┌────┬───┬────┬───┬─────┬─────┬───┬─────┬───┐
│ x0 │ _ │ x1 │ _ │ ... │ x62 │ _ │ x63 │ _ │
└────┴───┴────┴───┴─────┴─────┴───┴─────┴───┘
```

> Contrast: fp8/i8 `sub_part(P0~P3)` is a byte slot within a 4B group (`[P0 P1 P2 P3] [P0 P1 P2 P3] ...`), a different axis from fp16's part EVEN/ODD; see `V<64×fp8>`.

#### `V<64×fp8>`: 1 partial physical reg (K=1, low 64 lanes valid)

**Logical view**

```text
┌────┬────┬────┬─────┬──────┬──────┐
│ x0 │ x1 │ x2 │ ... │ x62  │ x63  │
└────┴────┴────┴─────┴──────┴──────┘
                  64 lane
```

**Physical view (contiguous)** - 1 physical reg, low 64 lanes valid, each BlockLane = 32 fp8 lanes

```text
      BL0           BL1          BL2   BL3   BL4   BL5   BL6   BL7
┌─────────────┬─────────────┬──────┬──────┬──────┬──────┬──────┬──────┐
│ x0 ... x31  │ x32 ... x63 │      │      │      │      │      │      │
└─────────────┴─────────────┴──────┴──────┴──────┴──────┴──────┴──────┘
<-- 64B logical payload  --><------- 192B outside logical value ------>
                          P0 (256B)
```

**Physical view (non-contiguous, sub_part P0)** - from `V<64×fp32> -> V<64×fp8>` via `vcvt`: instead of placing the low 64B contiguously, the 0th byte of each 4B group holds the valid fp8 (`PK4_B32` extraction target)

```text
P0: 256B fp8 carrier, viewed as 64 groups × 4B, only the P0 slot is valid per group
┌────────────┬────────────┬─────┬─────────────┐
│ x0  _  _  _│ x1  _  _  _│ ... │ x63  _  _  _│
│ P0 P1 P2 P3│ P0 P1 P2 P3│     │ P0 P1 P2 P3 │
└────────────┴────────────┴─────┴─────────────┘
   grp0          grp1              grp63
```

> This sparse view is a lowering layout that does not change the logical view of `V<64×fp8>`; when `vstore` lowers to `PK4_B32` it extracts accordingly and writes out contiguous 64B fp8.

#### `!pto.vmi.mask<L>`

Virtual predicate mask. Each logical mask lane corresponds to one logical
vector lane (`L` must match the governed vreg's `L`).

### 1.4 Category A / B / C

Every VMI op belongs to one of three lowering categories that determine how
`pto.as` handles its physical layout:

| Category | Layout relationship | `pto.as` behavior | Output layout |
|---|---|---|---|
| **A — Layout-passthrough** | Does not modify register layout | Fan-out: emit the same `pto.mi` op once per physical reg (`K × op`); mask follows per-reg (with `ppack`/`punpack` as needed) | Unchanged: preserves input parity/half/sub-part layout |
| **B — Layout-rewritable** | Modifies layout predictably | Fan-out along other axes; instantiate matching modes (`PART_EVEN/ODD`, `Bin_N0/N1`, `PK`/`UNPK`, `INTLV`/`DINTLV`) | Rewritten to the op's natural output layout |
| **C — Contiguous-required** | Requires stride-1 contiguous input (no in-place mode satisfies it) | `pto.as` inserts `.contiguous()` materialization (store+reload or explicit repack) before the op | Flattened contiguous chunk (`is_contiguous`) |

> **C-class note:** C-class ops cannot tolerate a non-contiguous physical
layout — any parity/half/sub-part arrangement must first be materialized to
contiguous before the op runs. `pto.as` therefore treats a C-class op as a
**layout barrier**: upstream A/B ops may keep their compact layout right up to
the C-class boundary, where a `.contiguous()` is forced. This is why
gather/scatter and sort are Category C, while elementwise compute is A.

### 1.5 Mask & Predication (`pmode`)

All compute ops accept an optional governing mask operand `[pmode]`. The mask
is a `!pto.vmi.mask<L>` with the same `L` as the data operand.

**`pmode` values:**

| `pmode` | Inactive lane behavior | Default? |
|---|---|---|
| `"zero"` | Inactive lanes produce 0 (hardware-native ZEROING) | ✓ (default) |
| `"merge"` | Inactive lanes preserve the destination's prior value | |

On A5, MERGE is **emulated**: the hardware predicates only in ZEROING mode, so the
compiler synthesizes merge as a predicate complement (`pnot`, realized via the
planned mask-boolean reuse of `vnot`; see Group 8 note) plus a `vor`/`vsel` blend
of the zeroed result with the old destination (see Appendix C). On A6,
some ops support native MERGE.

**A5 load restriction**: `vload` has **no** mask operand — A5 loads are
unpredicated. A logical tail mask associated with a load is never lowered as a
"masked load"; `pto.as` migrates it to the consuming compute op, the store, or
shortens the load length. `vstore` **is** predicated on A5.

### 1.6 The `group` Attribute

Reduce ops (`vcadd`, `vcmax`, `vcmin`) and broadcast (`vbrc`) accept an
optional `{group=C}` attribute where `C` is the **number of groups** (not the
per-group lane count):

- **Reduce**: Splits `L` lanes into `C` groups, each producing one scalar.
  Output is `V<C×T>` — a compact vector of `C` scalars.
- **Broadcast**: Takes a compact `V<C×T>` and fans each scalar back across
  `L/C` lanes, producing `V<L×T>`.

Legal `C` values: `1`, `2`, `4`, `8` (must divide `L`; must match the result
type's `C`).

**`group → Category` decision table** (W = bytes per sub-group):

| W vs BlockLane (32B) | Category | Lowering |
|---|---|---|
| `W == 32B` (sub-group = 1 VLane) | B | `vcgadd`/`vcgmax`/`vcgmin` — one op per reg, no cross-reg combine |
| `W > 32B`, aligned | B | Fold `(k-1)× vadd/vmax/vmin` then `vcg*` |
| Unaligned | C | Materialize → contiguous → reduce |

## Part II: Instruction Reference

### Group Index

| # | Group | Ops | Category | Mask |
|---|---|---|---|---|
| 1 | **Load / Store** | `vload`, `vstore` | A (+B on dintlv/unpack) | load: none; store: `Pg` |
| 2 | **Index-gen** | `vci` | A | none |
| 3 | **Eltwise Compute** | `vadd`, `vsub`, `vmul`, `vdiv`, `vmax`, `vmin`, `vabs`, `vneg`, `vrelu`, `vexp`, `vln`, `vsqrt`, `vand`, `vor`, `vxor`, `vnot`, `vshl`, `vshr`, `vadds`, `vmuls`, `vmaxs`, `vmins`, `vshls`, `vshrs`, `vcmp`, `vcmps`, `vsel`, `vselr` | A | `Pg` (except `vselr`: none) |
| 4 | **Broadcast** | `vbrc` | A (ungrouped) / B (grouped) | none |
| 5 | **Reduce** | `vcadd`, `vcmax`, `vcmin` | B (VLane-aligned) / C (unaligned) | `Pg req` |
| 6 | **Convert** | `vcvt`, `vinterpret_cast` | B / A | `Pg` / none |
| 7 | **SFU** | `vexpdif`, `vaxpy`, `vlrelu`, `vprelu`, `vmull`, `vmula`, `vhist`, `vgather`, `vgatherb`, `vscatter` | A (fused) / B (vmull, vhist) / C (gather/scatter) | `Pg` (`vhist`/SFU) / `Pg` (gather/scatter) |
| 8 | **Predicate Ops** | `create_mask`, `create_group_mask` | gen | gen |
| 9 | **Data Rearrange** | `vintlv`, `vdintlv` | A | `Pg` |

---

## Group 1: Load / Store

> **Category:** A (+B on `dintlv`/`unpack`). **Mask:** load none (A5 loads are unpredicated), store `Pg`.
>
> `vload`/`vstore` are logical memory ops. **`[dist_mode]` explicitly declares
> the access pattern**, defaulting to `continuous` (contiguous); the optional
> modes are `unpack` (widening unpack), `dintlv` (deinterleave), and `brc`
> (broadcast).

### `pto.vmi.vload`

- **semantics:** Load elements of type `T` from UB into a logical vector
  register starting at `%source + %offset` (element offset). The default
  (`continuous`) is a contiguous stride-1 read:

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = ub[base + offset + i];
  ```

  The access pattern is not always contiguous: depending on the attributes
  (`{dist_mode}`, `{group = C}` with a `stride` operand, or
  `%block_stride`), the load may instead read in a strided/scattered
  fashion (e.g. per-row stride for group mode, 32B-block stride for
  block-stride mode), widen/deinterleave the source, or broadcast. The exact
  pattern is determined by these mutually exclusive attributes (see
  attributes and lowering below).

- **syntax:**
  ```mlir
  %result = pto.vmi.vload %source[%offset] : !pto.ptr<T, ub> -> !pto.vmi.vreg<L×T>
  ```
- **syntax (`dintlv`):**
  ```mlir
  // fused load + deinterleave → 2 results
  %even, %odd = pto.vmi.vload %source[%offset] {dist_mode = "dintlv"}
      : !pto.ptr<T, ub> -> !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>
  ```
- **syntax (`group`):**
  ```mlir
  // strided group load: C rows of L/C elements, row g at base + g*stride
  %result = pto.vmi.vload %source[%offset], %stride {group = C}
      : !pto.ptr<T, ub>, index -> !pto.vmi.vreg<L×T>
  ```
- **syntax (block-stride):**
  ```mlir
  // block-strided load: %block_stride is a dynamic i16 operand (no mask)
  %result = pto.vmi.vload %source[%offset], %block_stride
      : !pto.ptr<T, ub>, i16 -> !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `source` | `!pto.ptr<T, ub>` | UB base pointer |
  | `offset` | `index` | Element offset from base |
  | `stride` | `index` | Per-row stride (element units); required with `{group}`, invalid otherwise |
  | `block_stride` | `i16` | 32B-block stride between scattered blocks (block-stride mode); mutually exclusive with `{group}` and `{dist_mode}` |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×T>` | Loaded logical vector (1 result: `continuous`/`unpack`/`brc`) |
  | `even`, `odd` | two `!pto.vmi.vreg<L×T>` | Deinterleaved pair (2 results, `dintlv` only) |

- **attributes:**

  | Attribute | Values | Default | Description |
  |---|---|---|---|
  | `dist_mode` | `"continuous"`, `"unpack"`, `"dintlv"`, `"brc"` | `"continuous"` | Memory access pattern |
  | `group` | positive integer | *(none)* | Strided group load arity; mutually exclusive with `dist_mode`; requires `stride` |
  | `pmode` | `"zero"`, `"merge"` | `"zero"` | Inactive-lane behavior (applied at consumer, not on load) |

- **lowering to `pto.mi`:**
  - **dist-mode** `vload` and `vstore` accept an optional `{dist_mode = "..."}` attribute
declaring the memory access pattern. Default is `"continuous"`.
  | `dist_mode` | Physical lowering |
  |---|---|
  | `"continuous"` | `K × pto.vlds {dist="NORM"}` (element-width-independent `NORM` load) |
  | `"unpack"` | `K × pto.vlds {dist="UNPK_B*"}` (widening unpack; suffix from `Ptr<T>`) |
  | `"dintlv"` | `K × pto.vldsx2 {dist="DINTLV_B*"}` (dual deinterleave load); surface: 2 results `(%even, %odd)`, one per parity half |
  | `"brc"` | `1 × pto.vlds {dist="BRC_B*"}` or `BRC_BLK`; broadcast-axis (1-reg backing, replicate-read) |

  **Group mode** (`{group = C}` + `stride`) has two sub-cases, decided by the
  relation between `result.L` and `C`:
  - **Full-group load** (`result.L > C`): each group loads `L/C` elements,
    row-strided tile load: `C·(L/C) = L` elements across `C` rows,
    each row `g` at offset `base + g·stride`.
  - **Slot load** (`result.L == C`): each group loads **1 scalar** into the
    corresponding slot, producing a compact `V<C×T>`. This is the
    dual of group reduce — reduce
    folds lanes into slots, slot load reads those slots back into a vreg.
    `C ∈ {1, 2, 4, 8}`. Not combinable with `dist_mode`.

  **Block-stride mode** (`%block_stride` operand): 2D-tile block-strided load.
  Memory is read in 32B blocks with block `blk` at
  `base + blk * block_stride` (scattered access); the internal repeat stride
  defaults to 0. `%block_stride` is a dynamic `i16` operand. A5 loads are
  unpredicated, so an implicit all-active mask is applied. Not combinable
  with `dist_mode` or `group`.

  `B*` suffix is derived from `Ptr<T>` element width: `f32/i32 → B32`, `f16/bf16/i16 → B16`, `i8/fp8 → B8`.

- **examples:**

  ```mlir
  // Continuous load (default dist_mode): UB → vreg
  %v = pto.vmi.vload %ub[%offset] : !pto.ptr<f32, ub> -> !pto.vmi.vreg<64×f32>
  // → pto.as: Ptr<f32> → B32, dist_mode=continuous → pto.mi.vlds {dist="NORM"}
  // Slot load: 1 scalar per group → compact V<8×f32> (reads back reduce output)
  %s = pto.vmi.vload %ub[%off], %stride {group = 8}
      : !pto.ptr<f32, ub>, index -> !pto.vmi.vreg<8×f32>
  // → each of 8 groups loads 1 scalar into its slot
  // Full-group load: 8 rows × 8 elements, stride 64
  %t = pto.vmi.vload %ub[%off], %stride {group = 8}
      : !pto.ptr<f32, ub>, index -> !pto.vmi.vreg<64×f32>
  // → 8 rows of 8 elements, row g at base + g*stride
  // Block-strided load: block_stride = 8 (dynamic i16 operand, no mask)
  %vb = pto.vmi.vload %ub[%off], %c8_i16
      : !pto.ptr<f32, ub>, i16 -> !pto.vmi.vreg<64×f32>
  // → block-strided load (block=8), all lanes active

  // Broadcast load: scalar/block replicate into vreg
  %vb = pto.vmi.vload %ub[%offset] {dist_mode = "brc"} : !pto.ptr<f32, ub> -> !pto.vmi.vreg<64×f32>
  // → pto.as: Ptr<f32> → B32, dist_mode=brc → pto.mi.vlds {dist="BRC_B32"}

  // Widening unpack load: narrow source expanded to wide lanes
  %u = pto.vmi.vload %ub[%offset] {dist_mode = "unpack"} : !pto.ptr<bf16, ub> -> !pto.vmi.vreg<64×f32>
  // → pto.as: Ptr<bf16> → B16, dist_mode=unpack → pto.mi.vlds {dist="UNPK_B16"}

  // Deinterleave load: fused load + deinterleave, 2 surface results
  %even, %odd = pto.vmi.vload %ub[%offset] {dist_mode = "dintlv"}
      : !pto.ptr<f32, ub> -> !pto.vmi.vreg<64×f32>, !pto.vmi.vreg<64×f32>
  // → pto.as: Ptr<f32> → B32, dist_mode=dintlv → pto.vldsx2 {dist="DINTLV_B32"}
  ```

- **notes:**
  - **A5 loads are unpredicated.** A tail mask associated with a `vload` is
    never lowered as a masked load. It migrates to the consuming compute op or
    to a `vstore`.
  - `dist_mode` and layout inference are orthogonal: even with `dist_mode="continuous"`,
    `pto.as` may lower to `DINTLV_B*` to serve a downstream grouped reduce.
  - The `pmode` attribute on `vload` governs the result lane behavior at the
    *consumer*, not on the load itself.

- **attention:**
  - **Result count must match the access mode.** `dist_mode = "dintlv"` is a
    fused load + deinterleave and produces **two** results `(%even, %odd)`;
    all other `dist_mode` values, `{group}`, and `%block_stride` produce
    **one** result. If the written result count does not match the selected
    mode (e.g. a single result with `dintlv`, or two results with
    `continuous`), `pto.as` rejects the op.
  - **`{group}`, `%block_stride`, and `{dist_mode}` are mutually exclusive.**
    Specifying more than one at once is rejected by `pto.as`.
  - **`stride` operand is bound to `{group}`.** It is required with
    `{group = C}` and invalid otherwise; `block_stride` is bound to the
    block-stride mode and invalid otherwise. `vload` has no mask operand in
    any mode (A5 loads are unpredicated).

### `pto.vmi.vstore`

- **semantics:** Store elements from a vector register to UB starting at
  `%dest + %offset` (element offset). The default (`continuous`) is a
  contiguous stride-1 write; only lanes where `mask[i] != 0` are written
  (A5 stores are predicated):

  ```c
  for (int i = 0; i < L; i++)
      if (mask[i])
          ub[base + offset + i] = src[i];
  ```

  The access pattern is not always contiguous: depending on the attributes
  (`{dist_mode}`, `{group = C}` with a `stride` operand, or
  `%block_stride`), the store may instead write in a strided/scattered
  fashion (e.g. per-row stride for group mode, 32B-block stride for
  block-stride mode) or interleave the values. The exact pattern is
  determined by these mutually exclusive attributes (see attributes and
  lowering below).

- **syntax:**
  ```mlir
  pto.vmi.vstore %value, %dest[%offset], %mask : !pto.vmi.vreg<L×T>, !pto.ptr<T, ub>, !pto.vmi.mask<L>
  ```
- **syntax (`dintlv`):**
  ```mlir
  // fused interleave + store → 2 values
  pto.vmi.vstore %even, %odd, %dest[%offset], %mask {dist_mode = "dintlv"}
      : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.ptr<T, ub>, !pto.vmi.mask<L>
  ```
- **syntax (`group`):**
  ```mlir
  // strided group store: C rows of L/C elements, row g at base + g*stride (no mask)
  pto.vmi.vstore %value, %dest[%offset], %stride {group = C}
      : !pto.vmi.vreg<L×T>, !pto.ptr<T, ub>, index
  ```
- **syntax (block-stride):**
  ```mlir
  // block-strided store: %block_stride is a dynamic i16 operand (mask required)
  pto.vmi.vstore %value, %dest[%offset], %block_stride, %mask
      : !pto.vmi.vreg<L×T>, !pto.ptr<T, ub>, i16, !pto.vmi.mask<L>
  ```
- **operands:**

 | Operand | Type | Description |
 |---|---|---|
  | `value` | `!pto.vmi.vreg<L×T>` | Vector value to store (1 value, `continuous`) |
 | `even`, `odd` | two `!pto.vmi.vreg<L×T>` | Interleaved pair to store (`dintlv` only) |
  | `dest` | `!pto.ptr<T, ub>` | UB destination base pointer |
  | `offset` | `index` | Element offset from base |
  | `stride` | `index` | Per-row stride (element units); required with `{group}`, invalid otherwise |
  | `block_stride` | `i16` | 32B-block stride between scattered blocks (block-stride mode); mutually exclusive with `{group}` and `{dist_mode}` |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate (variadic: 0 or 1) |

- **results:** *(none)*

- **attributes:**

  | Attribute | Values | Default | Description |
  |---|---|---|---|
  | `dist_mode` | `"continuous"`, `"dintlv"` | `"continuous"` | Memory access pattern |
  | `group` | positive integer | *(none)* | Strided group store arity; mutually exclusive with `dist_mode`; requires `stride`; forbids `mask` |
  | `pmode` | `"zero"`, `"merge"` | `"zero"` | Inactive-lane behavior: `"zero"` (default) stores 0; `"merge"` skips write on inactive lanes |

- **lowering to `pto.mi`:**
  - **dist-mode** `vload` and `vstore` accept an optional `{dist_mode = "..."}` attribute
declaring the memory access pattern. Default is `"continuous"`.
  | `dist_mode` | Physical lowering |
  |---|---|
  | `"continuous"` | `K × pto.vsts {dist="NORM_B*"}` |
  | `"dintlv"` | `K × pto.vstsx2 {dist="INTLV_B*"}`; surface consumes 2 inputs `(%even, %odd)`, interleaved at lowering |

  **Group mode** (`{group = C}` + `stride`): row-strided tile store. Not combinable with
  `dist_mode` or `mask` (group stores are unpredicated).

  **Block-stride mode** (`%block_stride` operand): 2D-tile block-strided store.
  Memory is written in 32B blocks with block `blk` at
  `base + blk * block_stride` (scattered access); the internal repeat stride
  defaults to 0. `%block_stride` is a dynamic `i16` operand. An explicit
  `mask` is applied; if absent an implicit all-active mask is used. Not
  combinable with `dist_mode` or `group`.

- **examples:**

  ```mlir
  // Continuous store (default): vreg → UB, masked
  pto.vmi.vstore %v, %ub_out[%offset], %mask : !pto.vmi.vreg<64×f32>, !pto.ptr<f32, ub>, !pto.vmi.mask<64>
  // → pto.as: Ptr<f32> → B32, dist_mode=continuous → pto.mi.vsts {dist="NORM_B32"}

  // Interleave store: fused interleave + store, 2 surface inputs
  pto.vmi.vstore %even, %odd, %ub_out[%offset], %mask {dist_mode = "dintlv"}
      : !pto.vmi.vreg<64×f32>, !pto.vmi.vreg<64×f32>, !pto.ptr<f32, ub>, !pto.vmi.mask<64>
  // → pto.as: Ptr<f32> → B32, dist_mode=dintlv → pto.vstsx2 {dist="INTLV_B32"}
  ```

  ```mlir
  // Group (strided) store: 8 rows × 8 elements, stride 64 (no mask)
  pto.vmi.vstore %tile, %ub_out[%off], %stride {group = 8}
      : !pto.vmi.vreg<64×f32>, !pto.ptr<f32, ub>, index
  // → 8 rows of 8 elements, row g at base + g*stride
  // Block-strided store: block_stride = 8 (dynamic i16 operand + mask)
  pto.vmi.vstore %v, %ub_out[%off], %c8_i16, %mask
      : !pto.vmi.vreg<64×f32>, !pto.ptr<f32, ub>, i16, !pto.vmi.mask<64>
  // → block-strided store (block=8), governed by mask
  ```

---

## Group 2: Index-gen

> **Category:** A. **Mask:** none.
>
> Index materialization. Produces an index vector; the single physical reg
> backing is replicate-read until a Category B/C edge needs the expanded form.

### `pto.vmi.vci`

- **semantics:** Generate a per-lane index/counter vector from a single scalar base such as `[base, base±1, base±2, ...]`,  lane `i` gets `base + i` (ASC) or `base - i` (DESC). It is the index source for `vgather`/`vscatter` offsets.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = base + (order == "ASC" ? i : -i);
  ```

- **syntax:**
  ```mlir
  %result = pto.vmi.vci %base {order = "ASC"} : T -> !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `base` | integer or float scalar | Starting value |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×T>` | Index vector |

- **attributes:**

  | Attribute | Values | Default | Description |
  |---|---|---|---|
  | `order` | `"ASC"`, `"DESC"` | `"ASC"` | Index generation direction |

- **lowering to `pto.mi`:**
  ```
  1 × pto.vci {ASC/DESC} per chunk
  ```
  `#mi = 1/chunk`, `dep = 1`.

- **datatypes:** `i8`/`i16`/`i32`, `f16`, `f32`; the result element type also
  fixes `L` (`i32`/`f32` -> 64, `i16`/`f16` -> 128, `i8` -> 256).

- **example:**
  ```mlir
  // Ascending i32 indices for a gather base
  %idx = pto.vmi.vci %c0 {order = "ASC"} : i32 -> !pto.vmi.vreg<64×i32>
  // Descending f32 ramp
  %ramp = pto.vmi.vci %c10 {order = "DESC"} : f32 -> !pto.vmi.vreg<64×f32>
  ```

- **example:**
  ```mlir
  %idx = pto.vmi.vci %base {order = "ASC"} : i32 -> !pto.vmi.vreg<64×i32>
  // → pto.as: pto.vci {order="ASC"}, one op per physical chunk
  ```

---

## Group 3: Eltwise Compute

> **Category:** A (layout-passthrough). **Mask:** `Pg` (optional governing predicate, except `vselr` which has none).
>
> Pure per-lane ops. Layout passes through unchanged. An operand whose
> cardinality along an axis is 1 becomes a broadcast (replicate-read, never
> expanded to `K` copies). Under the `K ≤ 4` core profile these fan out as
> fully-unrolled straight-line code.

### 3.1 Binary Arithmetic

#### `pto.vmi.vadd` / `pto.vmi.vsub` / `pto.vmi.vmul`

- **semantics:** Unified fp/int elementwise add / subtract / multiply.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? lhs[i] + rhs[i] : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vadd %lhs, %rhs, %mask {pmode = "zero"} : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `lhs` | `!pto.vmi.vreg<L×T>` | First operand |
  | `rhs` | `!pto.vmi.vreg<L×T>` | Second operand |
  | `mask` | `!pto.vmi.mask<L>` (variadic) | Governing predicate (0 or 1) |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×T>` | Elementwise result |

- **attributes:**

  | Attribute | Values | Default | Description |
  |---|---|---|---|
  | `pmode` | `"zero"`, `"merge"` | `"zero"` | Inactive-lane behavior |

- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vadd / pto.vsub / pto.vmul  (+ mask per reg, ppack/punpack if needed)
  ```
  `#mi = K`, `dep = 1`, util = 100%.

- **example:**
  ```mlir
  // fp32 add with deinterleaved layout
  %sum = pto.vmi.vadd %a, %b
      : !pto.vmi.vreg<128×f32, #pto.vmi.layout<deinterleaved = 2>>,
        !pto.vmi.vreg<128×f32, #pto.vmi.layout<deinterleaved = 2>>
      -> !pto.vmi.vreg<128×f32, #pto.vmi.layout<deinterleaved = 2>>
  // → pto.as: 2 × pto.vadd (EVEN/ODD), each with create_mask all-active mask

  // Masked add with merge mode
  %s = pto.vmi.vadd %a, %b, %mask {pmode = "merge"}
      : !pto.vmi.vreg<64×f32>, !pto.vmi.vreg<64×f32>, !pto.vmi.mask<64> -> !pto.vmi.vreg<64×f32>
  ```

#### `pto.vmi.vdiv`

- **semantics:** Elementwise floating-point divide.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? lhs[i] / rhs[i] : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vdiv %lhs, %rhs, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **datatypes:** `f16`, `f32` only
- **lowering to `pto.mi`:**
  ```
  K × pto.vdiv
  ```
  `#mi = K`, `dep = 1`.

#### `pto.vmi.vmax` / `pto.vmi.vmin`

- **semantics:** Elementwise maximum / minimum (unified fp/int).

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? max(lhs[i], rhs[i]) : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vmax %lhs, %rhs, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vmax / pto.vmin
  ```
  `#mi = K`, `dep = 1`.

### 3.2 Unary Arithmetic & Activation

#### `pto.vmi.vabs`

- **semantics:** Elementwise absolute value (unified fp/int).

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? abs(src[i]) : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vabs %src, %mask {pmode = "zero"} : !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vabs
  ```
  `#mi = K`, `dep = 1`.

#### `pto.vmi.vneg`

- **semantics:** Elementwise negate: `0 - x`.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? -src[i] : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vneg %src, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vneg (fp) or K × (vsub 0, src) (int)
  ```
  `#mi = K`, `dep = 1`.

#### `pto.vmi.vrelu`

- **semantics:** Elementwise ReLU: `max(0, x)`.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? max(0, src[i]) : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vrelu %src, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vrelu
  ```
  `#mi = K`, `dep = 1`.

#### `pto.vmi.vexp` / `pto.vmi.vln` / `pto.vmi.vsqrt`

- **semantics:** Elementwise transcendental: exponential, natural logarithm, square root.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? exp(src[i]) : (pmode_merge ? dst_old[i] : 0);   // vexp
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? ln(src[i])  : (pmode_merge ? dst_old[i] : 0);   // vln
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? sqrt(src[i]) : (pmode_merge ? dst_old[i] : 0);  // vsqrt
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vexp %src, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **datatypes:** `f16`, `f32` only
- **lowering to `pto.mi`:**
  ```
  K × pto.vexp / pto.vln / pto.vsqrt
  ```
  `#mi = K`, `dep = 1`.

### 3.3 Bitwise Ops

> **Mask-operand support (planned):** `vand` / `vor` / `vxor` / `vnot` will be
> extended to accept **mask** operands in addition to vector registers. When
> the operands are masks, the op performs a per-lane **predicate boolean**
> operation (AND / OR / XOR / NOT) on the mask lanes and produces a mask
> result, rather than an elementwise data bitwise op on a vreg. This reuses the
> same op names for both vreg-bitwise and mask-boolean forms; the operand type
> selects the mode. There is no separate predicate-logic op (e.g. `pand`/
> `por`/`pnot`); mask boolean logic is expressed through these ops.

#### `pto.vmi.vand` / `pto.vmi.vor` / `pto.vmi.vxor`

- **semantics:** Elementwise bitwise AND / OR / XOR. Operands and result are
  vregs by default; will also support mask-typed operands, performing a per-lane
  predicate boolean op and yielding a mask (the data operands themselves are
  masks, distinct from the governing `mask`).

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? (lhs[i] & rhs[i]) : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vand %lhs, %rhs, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **datatypes:** `i8`–`i32` (integer bitwise)
- **lowering to `pto.mi`:**
  ```
  K × pto.vand / pto.vor / pto.vxor
  ```
  `#mi = K`, `dep = 1`.

#### `pto.vmi.vnot`

- **semantics:** Elementwise bitwise NOT. Operand and result are vregs by
  default; will also support a mask-typed operand, performing a per-lane predicate
  complement and yielding a mask (the data operand itself is a mask, distinct
  from the governing `mask`).

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? ~src[i] : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vnot %src, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **datatypes:** `i8`–`i32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vnot
  ```
  `#mi = K`, `dep = 1`.

### 3.4 Shift Ops

#### `pto.vmi.vshl` / `pto.vmi.vshr`

- **semantics:** Elementwise left shift (`vshl`) or unsigned right shift (`vshr`). The shift count is per-lane from `rhs`.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? (lhs[i] << rhs[i]) : (pmode_merge ? dst_old[i] : 0);  // vshl
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? (lhs[i] >> rhs[i]) : (pmode_merge ? dst_old[i] : 0);  // vshr (unsigned)
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vshl %lhs, %rhs, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **datatypes:** `i8`–`i32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vshl / pto.vshr
  ```
  `#mi = K`, `dep = 1`.

### 3.5 Vec-Scalar Ops

Vec-scalar ops broadcast a scalar to all lanes (R6 implicit broadcast). The
scalar type must match the vector element type.

#### `pto.vmi.vadds` / `pto.vmi.vmuls` / `pto.vmi.vmaxs` / `pto.vmi.vmins`

- **semantics:** Elementwise vector-scalar add / multiply / max / min.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? src[i] + scalar : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vadds %src, %scalar, %mask {pmode = "merge"} : !pto.vmi.vreg<L×T>, T, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `src` | `!pto.vmi.vreg<L×T>` | Vector operand |
  | `scalar` | `T` | Scalar (implicitly broadcast to all lanes) |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×T>` | Elementwise result |

- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vadds / pto.vmuls / pto.vmaxs / pto.vmins
  ```
  `#mi = K`, `dep = 1`. No extra reg for scalar.

- **example:**
  ```mlir
  %scaled = pto.vmi.vmuls %x, %scale, %mask
      : !pto.vmi.vreg<64×f32>, f32, !pto.vmi.mask<64> -> !pto.vmi.vreg<64×f32>
  ```

#### `pto.vmi.vshls` / `pto.vmi.vshrs`

- **semantics:** Elementwise vector-scalar shift.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? (src[i] << scalar) : (pmode_merge ? dst_old[i] : 0);  // vshls
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? (src[i] >> scalar) : (pmode_merge ? dst_old[i] : 0);  // vshrs
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vshls %src, %scalar, %mask : !pto.vmi.vreg<L×T>, T, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **datatypes:** `i8`–`i32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vshls / pto.vshrs
  ```
  `#mi = K`, `dep = 1`.

### 3.6 Compare & Select

#### `pto.vmi.vcmp`

- **semantics:** Elementwise compare → predicate mask. The `seed` mask is the
  governing predicate `Pg`: where `seed[i] = 0` the result lane is 0 (zeroing);
  where `seed[i] = 1` the comparison is evaluated.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = seed[i] ? cmp(lhs[i], rhs[i]) : 0;
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vcmp %lhs, %rhs, %seed {cmp = "lt"} : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.mask<L>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `lhs` | `!pto.vmi.vreg<L×T>` | First operand |
  | `rhs` | `!pto.vmi.vreg<L×T>` | Second operand |
  | `seed` | `!pto.vmi.mask<L>` | Governing predicate (required) |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.mask<L>` | Predicate mask (same L, granularity derived from T) |

- **attributes:**

  | Attribute | Values | Default | Description |
  |---|---|---|---|
  | `cmp` | `eq`, `ne`, `lt`, `le`, `gt`, `ge` (unordered fp+int) | *(required)* | Comparison mode |
  | | `oeq`, `one`, `olt`, `ole`, `ogt`, `oge` (ordered fp) | | FP ordered forms |
  | | `slt`, `sle`, `sgt`, `sge` (signed int) | | Signed integer forms |
  | `pmode` | `"zero"`, `"merge"` | `"zero"` | Inactive-lane behavior |

- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vcmp {cmp_mode}
  ```
  `#mi = K`, `dep = 1`. +1 preg per live mask result.

- **example:**
  ```mlir
  // f32 less-than compare over deinterleaved layout
  %lt = pto.vmi.vcmp %a, %b, %seed {cmp = "lt"}
      : !pto.vmi.vreg<128×f32, #pto.vmi.layout<deinterleaved = 2>>,
        !pto.vmi.vreg<128×f32, #pto.vmi.layout<deinterleaved = 2>>,
        !pto.vmi.mask<128×b32, #pto.vmi.layout<deinterleaved = 2>>
      -> !pto.vmi.mask<128×b32, #pto.vmi.layout<deinterleaved = 2>>
  // → pto.as: 2 × pto.vcmp "lt" (EVEN/ODD), each with per-reg seed mask

  // i32 signed greater-than-or-equal over deinterleaved layout
  %ge = pto.vmi.vcmp %a, %b, %seed {cmp = "sge"}
      : !pto.vmi.vreg<128×i32>, !pto.vmi.vreg<128×i32>, !pto.vmi.mask<128×b32>
      -> !pto.vmi.mask<128×b32>
  // bf16 contiguous equality compare (K=1)
  %eq = pto.vmi.vcmp %a, %b, %seed {cmp = "eq"}
      : !pto.vmi.vreg<128×bf16>, !pto.vmi.vreg<128×bf16>, !pto.vmi.mask<128×b16>
      -> !pto.vmi.mask<128×b16>
  ```

#### `pto.vmi.vcmps`

- **semantics:** Elementwise vector-scalar compare → predicate mask.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = seed[i] ? cmp(src[i], scalar) : 0;
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vcmps %src, %scalar, %seed {cmp = "ge"} : !pto.vmi.vreg<L×T>, T, !pto.vmi.mask<L> -> !pto.vmi.mask<L>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `src` | `!pto.vmi.vreg<L×T>` | Vector operand |
  | `scalar` | `T` | Scalar to compare against |
  | `seed` | `!pto.vmi.mask<L>` | Governing predicate (required) |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.mask<L>` | Predicate mask |

- **attributes:** Same `cmp` / `pmode` as `vcmp`.
- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vcmps {cmp_mode}
  ```
  `#mi = K`, `dep = 1`.

- **example:**
  ```mlir
  %ges = pto.vmi.vcmps %a, %c0, %seed {cmp = "ge"}
      : !pto.vmi.vreg<64×f32>, f32, !pto.vmi.mask<64> -> !pto.vmi.mask<64>
  ```

#### `pto.vmi.vsel`

- **semantics:** Per-lane selection driven by a predicate mask.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? true_val[i] : false_val[i];
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vsel %mask, %true_val, %false_val {pmode = "zero"} : !pto.vmi.mask<L>, !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T> -> !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `mask` | `!pto.vmi.mask<L>` | Selector predicate (required) |
  | `true_val` | `!pto.vmi.vreg<L×T>` | Value when mask[i] = 1 |
  | `false_val` | `!pto.vmi.vreg<L×T>` | Value when mask[i] = 0 |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×T>` | Selected result |

- **attributes:**

  | Attribute | Values | Default | Description |
  |---|---|---|---|
  | `pmode` | `"zero"`, `"merge"` | `"zero"` | Result handling when selector inactive: `"merge"` retains `false_value` lanes |

- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vsel
  ```
  `#mi = K`, `dep = 1`.

- **example:**
  ```mlir
  %out = pto.vmi.vsel %mask, %x, %y {pmode = "zero"}
      : !pto.vmi.mask<256×b16>, !pto.vmi.vreg<256×ui16>, !pto.vmi.vreg<256×ui16>
      -> !pto.vmi.vreg<256×ui16>
  ```

#### `pto.vmi.vselr`

- **semantics:** Dynamic lane permutation: `result[i] = source[index[i]]`.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = src[index[i]];
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vselr %source, %index : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×index_T> -> !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `source` | `!pto.vmi.vreg<L×T>` | Source vector to permute from |
  | `index` | `!pto.vmi.vreg<L×index_T>` | Per-lane source lane index |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×T>` | Permuted result |

- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi:**
  ```
  K × pto.vselr (+ index reg setup)
  ```
  `#mi = K`, `dep = 1` (+1 for index setup). +1 index vreg.

- **notes:**
  - This is the permute/gather class — it is the register-resident realization
    of a grouped broadcast.
  - `vselr` takes no mask; the index vector encodes the permutation directly.
  - Not A5-native `vselrv2` (that form is not available on A5).

- **example:**
  ```mlir
  %r = pto.vmi.vselr %src, %idx
      : !pto.vmi.vreg<64×f16>, !pto.vmi.vreg<4×i16> -> !pto.vmi.vreg<4×f16>
  ```

### 3.7 Carry / Borrow Ops (Not Provided)

Vector carry/borrow arithmetic (e.g. multi-word add-with-carry across
lanes) is **not provided** on the current surface. It will be added directly
as `i64` element-wise ops once the `i64` support plan is finalized and the
hardware path is confirmed. Until then, widening to `i64` scalar emulation
or fusing at the `pto.mi` layer is the workaround.

---

## Group 4: Broadcast

> **Category:** A (ungrouped scalar→vector), B (grouped `{group}`).
> **Mask:** none.
>
> `vbrc` is the logical scalar→vector / compact→full broadcast. The ungrouped
> form (single scalar fanned over `L` lanes) is cheap (`vdup`); the grouped form
> (per-group scalar fan-back) has no single native instruction and is a
> cost-model decision.

### `pto.vmi.vbrc`

- **semantics:** Broadcast a scalar or group-slot compact value across lanes.

  **Ungrouped:** One value replicated to all `L` lanes.
  ```c
  for (int i = 0; i < L; i++)
      dst[i] = src[0];
  ```

  **Grouped (`{group = C}`):** Each of the `C` compact scalar slots is
  fanned back across `L/C` lanes.
  ```c
  int gs = L / C;  // lanes per group
  for (int g = 0; g < C; g++)
      for (int i = 0; i < gs; i++)
          dst[g * gs + i] = src[g];
  ```

- **syntax:**
  ```mlir
  // Ungrouped: scalar → full vector
  %r = pto.vmi.vbrc %scalar : f32 -> !pto.vmi.vreg<64×f32>

  // Ungrouped: 1-lane vreg → full vector
  %r = pto.vmi.vbrc %val : !pto.vmi.vreg<1×f32> -> !pto.vmi.vreg<256×f32>

  // Grouped: compact group-slot → dense vector
  %r = pto.vmi.vbrc %source {group = 128} : !pto.vmi.vreg<128×f32> -> !pto.vmi.vreg<1024×f32>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `value` | `T` (scalar) or `!pto.vmi.vreg<C×T>` | Broadcast source |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×T>` | Broadcast result |

- **attributes:**

  | Attribute | Values | Default | Description |
  |---|---|---|---|
  | `group` | positive integer | *(none — ungrouped)* | Number of group slots; must equal `input.L` for group mode |

- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**

  | Form | Physical lowering | `#mi` | `dep` |
  |---|---|---|---|
  | Ungrouped (scalar) | `1 × pto.vdup` (register-resident), or `vsts`+`vlds BRC_*` (UB roundtrip) | `1` | `1` |
  | Ungrouped (1-lane vreg) | `1 × pto.vdup {position="LOWEST"}` per physical reg | `K` | `1` |
  | Grouped (`{group}`) | **Cost-model decision**: UB roundtrip (`vsts` partials + `vlds BRC_BLK`) **or** `vselr` gather **or** masked recompute | varies | 2–3 |

- **examples:**
  ```mlir
  // Ungrouped: scalar → full vector
  %bc = pto.vmi.vbrc %maxe : f32 -> !pto.vmi.vreg<64×f32>
  // → pto.as: pto.vdup %maxe (one op, register-resident)

  // Ungrouped: 1-lane vreg → full vector (rank-0 broadcast)
  %bc = pto.vmi.vbrc %scalar : !pto.vmi.vreg<1×f32> -> !pto.vmi.vreg<256×f32>
  // → pto.as: 4 × pto.vdup {position="LOWEST"} (K=4)

  // Grouped: 128 compact slots → 1024-lane dense vector
  %bc = pto.vmi.vbrc %source {group = 128}
      : !pto.vmi.vreg<128×f32> -> !pto.vmi.vreg<1024×f32>
  // → pto.as: 16 × pto.vselr (vselr gather realization)
  ```

- **notes:**
  - Fused `reduce→broadcast` (`vcadd`+`vbrc`) is the recognized fusion pattern:
    `pto.as` emits them back-to-back and keeps the result as a broadcast axis
    rather than materializing `K` copies.
  - Prefer `vdup` over a UB `BRC` reload for a single scalar.
  - Grouped broadcast has **no single native `pto.mi` op** — `pto.as` picks
    UB roundtrip (default, `vsts` partials + `vlds BRC_BLK`), `vselr` gather
    (when group count and K are tiny), or masked recompute (very small groups).

---

## Group 5: Reduce

> **Category:** B (VLane-aligned), C (unaligned sub-VLane).
> **Mask:** `Pg req` (governing mask is a required operand).
>
> Reduction ops collapse lanes into compact scalars, governed by a mask.
> `{group=C}` controls the number of sub-groups. Inactive lane behavior:
> `vcadd` treats inactive as 0; `vcmax`/`vcmin` treat inactive as `-∞`/`+∞`
> (fp) or type min/max (int).

### `pto.vmi.vcadd`

- **semantics:** Masked add-reduction. When `{group=C}` is absent, reduces all
  `L` active lanes to a single scalar (`V<1×T>`).

  ```c
  // Without group: full reduction to scalar
  T sum = 0;
  for (int i = 0; i < L; i++)
      if (mask[i]) sum += src[i];
  dst[0] = sum;

  // With {group=C}: per-group reduction
  int gs = L / C;  // lanes per group
  for (int g = 0; g < C; g++) {
      T sum = 0;
      for (int i = 0; i < gs; i++)
          if (mask[g*gs + i]) sum += src[g*gs + i];
      dst[g] = sum;
  }
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vcadd %src, %mask {group = C, reassoc} : !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<C×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `src` | `!pto.vmi.vreg<L×T>` | Source vector |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate (required) |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<C×T>` | Compact scalar vector (`C = 1` if no group) |

- **attributes:**

  | Attribute | Values | Default | Description |
  |---|---|---|---|
  | `group` | `1`, `2`, `4`, `8` | `1` (full reduce) | Number of sub-groups |
  | `reassoc` | *(unit attr)* | *(absent)* | Permit reassociation (**required** for fp sources) |
  | `pmode` | `"zero"`, `"merge"` | `"zero"` | Inactive-result behavior |

- **datatypes:** `i8`–`i32`, `f16`, `f32`
- **lowering to `pto.mi`:**

  | Group / W | Category | Physical lowering | `#mi` | `dep` |
  |---|---|---|---|---|
  | No group (`C=1`), `K=1` | B | `1 × pto.vcadd` | `1` | `1` |
  | No group, `K>1` (fold) | B | `(K-1) × vadd` + `1 × vcadd` | `K` | `K` |
  | No group, `K>1` (partial) | B | `K × vcadd` + combine | `K` | `1+⌈log₂K⌉` |
  | `group=8` (W=32B, VLane-aligned) | B | `K × pto.vcgadd` | `K` | `1` |
  | `group=2/4` (W=64B/128B aligned) | B | `(k-1) × vadd` fold + `vcgadd` | `K+k-1` | `k` |

- **example:**
  ```mlir
  // Full sum reduction (to scalar)
  %sum = pto.vmi.vcadd %x, %mask {reassoc}
      : !pto.vmi.vreg<64×f32>, !pto.vmi.mask<64> -> !pto.vmi.vreg<1×f32>

  // Grouped: 256-lane → 8 groups of 32, each VLane-aligned (W=32B)
  %sums = pto.vmi.vcadd %x, %mask {group = 8}
      : !pto.vmi.vreg<256×f16>, !pto.vmi.mask<256> -> !pto.vmi.vreg<8×f16>
  ```

### `pto.vmi.vcmax` / `pto.vmi.vcmin`

- **semantics:** Masked max/min reduction.

  ```c
  // vcmax: inactive lanes treated as -∞
  T best = -INF;
  for (int i = 0; i < L; i++)
      if (mask[i]) best = max(best, src[i]);
  dst[0] = best;

  // vcmin: inactive lanes treated as +∞
  T best = +INF;
  for (int i = 0; i < L; i++)
      if (mask[i]) best = min(best, src[i]);
  dst[0] = best;
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vcmax %src, %mask {group = C} : !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<C×T>
  ```
- **operands:** Same as `vcadd` (without `reassoc`).
- **results:** Same as `vcadd`.
- **attributes:** `group`, `pmode` (same as `vcadd`, no `reassoc`).
- **datatypes:** `i16`–`i32`, `f16`, `f32`
- **lowering to `pto.mi`:**

  | Group / W | Physical lowering |
  |---|---|
  | No group, fold | `(K-1) × vmax` + `1 × vcmax` |
  | VLane-aligned | `K × pto.vcgmax` / `K × pto.vcgmin` |

- **example:**
  ```mlir
  // Full max reduction
  %mx = pto.vmi.vcmax %x, %mask
      : !pto.vmi.vreg<64×f32>, !pto.vmi.mask<64> -> !pto.vmi.vreg<1×f32>

  // Grouped: 8-sub-group max (MX block-scale exponent pattern)
  %maxe = pto.vmi.vcmax %exp, %mask {group = 8}
      : !pto.vmi.vreg<256×ui16>, !pto.vmi.mask<256> -> !pto.vmi.vreg<8×ui16>
  ```

---

## Group 6: Convert

> **Category:** B (`vcvt`), A (`vinterpret_cast`).
> **Mask:** `Pg` (`vcvt`), none (`vinterpret_cast`).
>
> One logical `vcvt` whose target dtype IS the layout. `pto.as` expands it into
> the dtype-specific cast chain + part/width staging + matching store
> distribution. The author never spells `EVEN`/`ODD`, `P0`–`P3`, `PK`/`UNPK`,
> or `VL/2` addresses.

### `pto.vmi.vcvt`

- **semantics:** Unified elementwise type conversion. The conversion direction
  is derived from source and destination element types:

  | Direction | Condition | Replaces |
  |---|---|---|
  | fp → fp, `\|dst\| > \|src\|` | Floating-point widening | `extf` |
  | fp → fp, `\|dst\| < \|src\|` | Floating-point narrowing | `truncf` |
  | fp → int | Float to signed integer | `fptosi` |
  | int → fp | Signed integer to float | `sitofp` |
  | int → int, `\|dst\| > \|src\|` | Integer extension | `extsi` / `extui` |
  | int → int, `\|dst\| < \|src\|` | Saturating integer truncation | `trunci` |

- **syntax:**
  ```mlir
  %r = pto.vmi.vcvt %src {rounding = "H", sign = "U"} : !pto.vmi.vreg<L×T_src> -> !pto.vmi.vreg<L×T_dst>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `src` | `!pto.vmi.vreg<L×T_src>` | Source vector |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×T_dst>` | Converted vector (same `L`, different `T`) |

- **attributes:**

  | Attribute | Values | Valid for | Description |
  |---|---|---|---|
  | `rounding` | `"A"` (away-from-zero), `"H"` (half-up) | fp narrowing | Rounding mode |
  | `saturate` | `"SAT"` | any narrowing | Saturating on overflow |
  | `sign` | `"S"` (signed), `"U"` (unsigned) | int widening (when source is signless) | Extension sign mode |
  | `pmode` | `"zero"`, `"merge"` | all | Inactive-lane behavior |

- **datatypes:** Source and destination from `{f32, f16, bf16, fp8_e4m3, fp8_e5m2, i32, i16, i8, ui32, ui16, ui8}`
- **lowering to `pto.mi`:**

  | Conversion | Physical lowering | `#mi` | `dep` |
  |---|---|---|---|
  | 16↔32 (radix-2) | `2K × vcvt EVEN/ODD` + predicate `ppack`/`punpack` companion | `2K` | `2` |
  | 8↔32 (radix-4) | widen: `UNPK_B8` + `vintlv` + `vcvt P0` + `punpack`; narrow: `PK4_B32` store (or `vselr` gather) + `ppack` | `2–3` | `2–3` |
  | f32→fp8 quant | `1 cast` + `PK4_B32` | `K` | `1` |
  | f32→int8 quant | 3-stage cast + `PK4_B32` | `~3K` | `3` |
  | int↔int (same width) | `K × vtrc` or `K × vcvt` | `K` | `1` |

- **example:**
  ```mlir
  // fp16 → fp32 widen (radix-2, produces parity EVEN/ODD)
  %w = pto.vmi.vcvt %a
      : !pto.vmi.vreg<128×f16, #pto.vmi.layout<contiguous>>
      -> !pto.vmi.vreg<128×f32, #pto.vmi.layout<deinterleaved = 2>>
  // → pto.as: 2 × pto.vcvt EVEN/ODD + ppack (parity companion)

  // fp32 → fp16 narrow with half-up rounding
  %n = pto.vmi.vcvt %y {rounding = "H"}
      : !pto.vmi.vreg<64×f32> -> !pto.vmi.vreg<64×f16>

  // i8 → i16 unsigned extension
  %z = pto.vmi.vcvt %a {sign = "U"}
      : !pto.vmi.vreg<256×i8> -> !pto.vmi.vreg<256×i16>

  // f32 → fp8 quantized narrow
  %q = pto.vmi.vcvt %s
      : !pto.vmi.vreg<64×f32> -> !pto.vmi.vreg<64×fp8_e4m3>
  ```

- **notes:**
  - `vcvt` **does not change lane count** — `src.L == dst.L` always. The
    physical register count `K` changes because `bitwidth(T)` changes.
  - The `part`/`parity`/`width` axes are lowering-only; the user never writes
    `EVEN`/`ODD`/`P0..P3`.
  - Radix-4 (8↔32) is **not** a stacked predicate chain and **not** a UB
    roundtrip; the 1↔4 lane spread rides data load/store distribution
    (`UNPK_B*`/`PK4_B32`) or a `vselr` byte-gather.

### `pto.vmi.vinterpret_cast`

- **semantics:** Bitwise reinterpretation of a vector register — same bits,
  different element type. No data movement, no layout change.

  ```c
  // Same bits, reinterpreted element-by-element
  memcpy(&dst, &src, L * sizeof(T_src));
  ```

- **syntax:**
  ```mlir
  %r = pto.vmi.vinterpret_cast %src : !pto.vmi.vreg<L×T_src> -> !pto.vmi.vreg<L×T_dst>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `src` | `!pto.vmi.vreg<L×T_src>` | Source vector |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×T_dst>` | Bit-reinterpreted vector |

- **attributes:** *(none)*
- **datatypes:** Any `T_src`, `T_dst` with `L · bitwidth(T_src) == L · bitwidth(T_dst)`
- **lowering to `pto.mi`:**
  ```
  K × pto.vbitcast (or no-op if same physical layout)
  ```
  `#mi = 0` or `K`, `dep = 0` or `1`.

- **notes:**
  - **Category A** — layout-transparent, no new axis produced.
  - This is **not** `vcvt` — no dtype cast chain, no `part`/`parity`/`width`
    axis, no `[pmode]`.
  - The user must ensure semantic legality (e.g., `f32` → `i32` bitcast is
    valid; `f32` → `f16` is not — use `vcvt` for that).

- **example:**
  ```mlir
  %r = pto.vmi.vinterpret_cast %a : !pto.vmi.vreg<64×f32> -> !pto.vmi.vreg<64×i32>
  ```

---

## Group 7: SFU

> **Category:** A (fused arithmetic), B (`vhist`, `vmull`), C (gather/scatter).
> **Mask:** `Pg` on all except sort-like ops.
>
> Special-function / domain-accelerator ops. Mixed categories: `vhist` produces
> a `half` axis (B); gather/scatter are Category C tile/permute ops; fused
> activation/arithmetic ops are Category A `vreg→vreg`.

### 7.1 Fused Arithmetic

#### `pto.vmi.vexpdif`

- **semantics:** Fused `exp(x − max)` for softmax numerical stability. Single
  hardware instruction.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? exp(x[i] - max[i]) : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %e = pto.vmi.vexpdif %x, %max, %mask : !pto.vmi.vreg<L×T_x>, !pto.vmi.vreg<L×f32>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×f32>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `x` | `!pto.vmi.vreg<L×T_x>` | Input (`f16` or `f32`) |
  | `max` | `!pto.vmi.vreg<L×f32>` | Subtracted max (always `f32`) |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×f32>` | `exp(x − max)` (always `f32`) |

- **attributes:** `pmode` (`"zero"` / `"merge"`)
- **datatypes:** Input `x`: `f16`, `f32`; `max` and result: always `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vexpdif
  ```
  `#mi = K`, `dep = 1`. Fuses `vsub` + `vexp`.

- **example:**
  ```mlir
  %e = pto.vmi.vexpdif %x, %max, %mask
      : !pto.vmi.vreg<64×f32>, !pto.vmi.vreg<64×f32>, !pto.vmi.mask<64>
      -> !pto.vmi.vreg<64×f32>
  ```

#### `pto.vmi.vaxpy`

- **semantics:** Fused `α·x + y` (scale-add). Single hardware instruction.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? (alpha * x[i] + acc[i]) : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %y = pto.vmi.vaxpy %x, %acc, %alpha, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, T, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `x` | `!pto.vmi.vreg<L×T>` | Input vector |
  | `acc` | `!pto.vmi.vreg<L×T>` | Accumulator (`y`) |
  | `alpha` | `T` (float scalar) | Scale factor |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×T>` | `α·x + acc` |

- **datatypes:** `f16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vaxpy
  ```
  `#mi = K`, `dep = 1`. Fuses `vmuls` + `vadd`.

#### `pto.vmi.vlrelu`

- **semantics:** Leaky ReLU: `y = x > 0 ? x : slope × x`. The slope is a
  scalar shared across all lanes.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? (src[i] > 0 ? src[i] : slope * src[i]) : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %y = pto.vmi.vlrelu %x, %slope, %mask : !pto.vmi.vreg<L×T>, T, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `x` | `!pto.vmi.vreg<L×T>` | Input |
  | `slope` | `T` (float scalar) | Negative-slope multiplier |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate |

- **datatypes:** `f16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vlrelu
  ```
  `#mi = K`, `dep = 1`.

#### `pto.vmi.vprelu`

- **semantics:** Parametric ReLU: `y = max(x, 0) + alpha × min(x, 0)`. The
  `alpha` is a per-lane parameter vector (not a shared scalar).

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? (max(src[i], 0) + alpha[i] * min(src[i], 0)) : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %y = pto.vmi.vprelu %x, %alpha, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `x` | `!pto.vmi.vreg<L×T>` | Input |
  | `alpha` | `!pto.vmi.vreg<L×T>` | Per-lane negative-slope parameter |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate |

- **datatypes:** `f16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vprelu
  ```
  `#mi = K`, `dep = 1`.

#### `pto.vmi.vmull`

- **semantics:** Widening 32-bit × 32-bit → 64-bit multiply. The result
  occupies two physical registers (hi + lo) accessed through a virtual `width`
  axis.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? (int64_t)a[i] * (int64_t)b[i] : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %res = pto.vmi.vmull %a, %b, %mask : !pto.vmi.vreg<L×i32>, !pto.vmi.vreg<L×i32>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×i64>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `a` | `!pto.vmi.vreg<L×i32>` | First operand |
  | `b` | `!pto.vmi.vreg<L×i32>` | Second operand |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate |

- **results:** `!pto.vmi.vreg<L×i64>` (2 physical regs per logical value)
- **datatypes:** `i32` → `i64` (also `ui32` → `ui64`)
- **lowering to `pto.mi`:**
  ```
  K × pto.vmull (produces hi+lo pair per reg)
  ```
  `#mi = K`, `dep = 1`. Two result regs per input reg → Category B (`width` axis).

- **example:**
  ```mlir
  %res = pto.vmi.vmull %a, %b, %mask
      : !pto.vmi.vreg<64×i32>, !pto.vmi.vreg<64×i32>, !pto.vmi.mask<64>
      -> !pto.vmi.vreg<64×i64>
  ```

#### `pto.vmi.vmula`

- **semantics:** Fused multiply-add: `acc = acc + lhs × rhs`. Single hardware
  instruction. The accumulator is both an input and output (writes back).

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? (acc[i] + lhs[i] * rhs[i]) : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %acc1 = pto.vmi.vmula %acc, %lhs, %rhs, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `acc` | `!pto.vmi.vreg<L×T>` | Accumulator (read-modify-write) |
  | `lhs` | `!pto.vmi.vreg<L×T>` | First multiply operand |
  | `rhs` | `!pto.vmi.vreg<L×T>` | Second multiply operand |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate |

- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vmula
  ```
  `#mi = K`, `dep = 1`. Fuses `vmul` + `vadd`.

- **example:**
  ```mlir
  %acc1 = pto.vmi.vmula %acc, %a, %b, %mask
      : !pto.vmi.vreg<64×f32>, !pto.vmi.vreg<64×f32>, !pto.vmi.vreg<64×f32>,
        !pto.vmi.mask<64> -> !pto.vmi.vreg<64×f32>
  ```

### 7.2 Histogram

#### `pto.vmi.vhist`

- **semantics:** Histogram bin count. The `{mode}` attribute selects the
  histogram kind:
  - `{mode = "chist"}` (default): **channel histogram** — the existing
    `chistv2` semantics. Counts per-bin occurrences over a channel-index
    vector, producing a `half`-axis (`Bin_N0`/`Bin_N1`) pair accessible
    through the result's width axis.
  - `{mode = "dhist"}`: **distribution histogram** — count per bin over a
    value/index vector, yielding a plain per-bin count vector (no half axis).
  Both modes share the same operand/result shapes; `mode` only switches the
  binning strategy and result layout.

  ```c
  // Hardware chistv2: two halves (Bin_N0, Bin_N1), 256 bins total
  uint16_t bins[256] = {0};
  for (int i = 0; i < L; i++)
      if (mask[i])
          bins[bin_idx[i]]++;
  // dst carries Bin_N0 (bins 0–127) and Bin_N1 (bins 128–255) on a half axis
  ```

- **syntax:**
  ```mlir
  %h = pto.vmi.vhist %bin_idx, %mask : !pto.vmi.vreg<L×i8>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×i16>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `bin_idx` | `!pto.vmi.vreg<L×i8>` | Per-lane bin index (unsigned 8-bit) |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.vreg<L×T_count>` | Bin counts (half axis: Bin_N0/N1 pair) |

- **attributes:**

  | Attribute | Values | Default | Description |
  |---|---|---|---|
  | `mode` | `"chist"`, `"dhist"` | `"chist"` | Histogram kind: channel histogram (half-axis `Bin_N0`/`Bin_N1`) vs distribution histogram (plain per-bin count) |
  | `pmode` | `"zero"`, `"merge"` | `"zero"` | Inactive-lane behavior |
- **datatypes:** Bin index: `i8`/`ui8`; result count type: typically `i16`/`i32`
- **lowering to `pto.mi`:**
  ```
  chistv2 Bin_N0 + Bin_N1 (two-half fanout) + widen/accumulate
  ```
  `#mi ≈ 2K`, `dep = 2–3`. INTLV merge on store.

- **example:**
  ```mlir
  // chist (default): channel histogram, half-axis Bin_N0/Bin_N1
  %h = pto.vmi.vhist %bin_idx, %mask
      : !pto.vmi.vreg<256×i8>, !pto.vmi.mask<256> -> !pto.vmi.vreg<256×i16>
  // → pto.as: Bin_N0 + Bin_N1 fanout → INTLV merge on vstore

  // dhist: distribution histogram, plain per-bin count
  %d = pto.vmi.vhist %bin_idx, %mask {mode = "dhist"}
      : !pto.vmi.vreg<256×i8>, !pto.vmi.mask<256> -> !pto.vmi.vreg<256×i16>
  ```

### 7.3 Gather / Scatter

> **Category C** — contiguous-required. `pto.as` materializes `.contiguous()`
> before these ops if the input layout is non-contiguous.

#### `pto.vmi.vgather`

- **semantics:** Indexed gather from UB at B32 granularity. For each active
  lane `i`, load `src[offsets[i]]`.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? ub[base + offsets[i]] : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %g = pto.vmi.vgather %src, %offsets, %mask : !pto.ptr<T, ub>, !pto.vmi.vreg<L×i32>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `src` | `!pto.ptr<T, ub>` | UB base pointer |
  | `offsets` | `!pto.vmi.vreg<L×i32>` | Per-lane element offset |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate |

- **results:** `!pto.vmi.vreg<L×T>`
- **attributes:** `pmode`
- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vgather2
  ```
  `#mi = K`, `dep = 1`, util data-dependent.

#### `pto.vmi.vgatherb`

- **semantics:** Byte-granularity indexed gather. Mask lane count equals result
  lane count (may differ from offset lane count).

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = mask[i] ? ub_byte[base_byte + offsets[i]] : (pmode_merge ? dst_old[i] : 0);
  ```

- **syntax:**
  ```mlir
  %gb = pto.vmi.vgatherb %src, %offsets, %mask : !pto.ptr<T, ub>, !pto.vmi.vreg<L×i32>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>
  ```
- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vgatherb
  ```
  `#mi = K`, `dep = 1`.

#### `pto.vmi.vscatter`

- **semantics:** Indexed scatter to UB. For each active lane `i`,
  write `value[i]` to `dest[offsets[i]]`.

  ```c
  for (int i = 0; i < L; i++)
      if (mask[i])
          ub[base + offsets[i]] = value[i];
  ```

- **syntax:**
  ```mlir
  pto.vmi.vscatter %value, %dest, %offsets, %mask : !pto.vmi.vreg<L×T>, !pto.ptr<T, ub>, !pto.vmi.vreg<L×i32>, !pto.vmi.mask<L>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `value` | `!pto.vmi.vreg<L×T>` | Values to scatter |
  | `dest` | `!pto.ptr<T, ub>` | UB destination base pointer |
  | `offsets` | `!pto.vmi.vreg<L×i32>` | Per-lane element offset |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate |

- **results:** *(none)*
- **attributes:** `pmode`
- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vscatter
  ```
  `#mi = K`, `dep = 1`.

- **example:**
  ```mlir
  pto.vmi.vscatter %v, %dest, %offsets, %mask
      : !pto.vmi.vreg<64×f32>, !pto.ptr<f32, ub>, !pto.vmi.vreg<64×i32>, !pto.vmi.mask<64>
  ```

---

## Group 8: Predicate Ops

> **Category:** gen (mask producers — take no input mask).
> **Mask in:** none (they generate masks).
>
> Mask generation is expressed with two ops: `create_mask` (prefix / first-N
> tail) and `create_group_mask` (grouped prefix / grouped first-N tail). Mask
> granularity (`b8`/`b16`/`b32`) is derived from the result type, not spelled in
> the op name.
>
> `create_mask` takes a single `index` operand `active_lanes`. When
> `active_lanes ≥ L` it yields an all-active mask; when `active_lanes = N < L`
> it yields a first-N tail mask. `create_group_mask` repeats the first-N pattern
> within each of `num_groups` equal groups (group size `group_size`).

```mlir
%act  = arith.minsi %rem, %cL   // min(rem, L)
%aidx = arith.index_cast %act   // i32 -> index
%mask = pto.vmi.create_mask %aidx : index -> !pto.vmi.mask<128×b32>
%next = arith.subi %rem, %act   // rem - min(rem, L)
```

### `pto.vmi.create_mask`

- **syntax:**
  ```mlir
  %m = pto.vmi.create_mask %active_lanes : index -> !pto.vmi.mask<L>
  ```
- **semantics:** Create a predicate mask where the first `active_lanes` logical
  lanes are active and the rest are inactive. `active_lanes ≥ L` produces an
  all-active mask; `active_lanes = N` produces a first-N tail mask.

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = (i < active_lanes) ? 1 : 0;
  ```

- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `active_lanes` | `index` | Number of leading active lanes |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.mask<L>` | Predicate mask |

- **example:**
  ```mlir
  // All-active mask (active_lanes >= L)
  %all = pto.vmi.create_mask %c128 : index -> !pto.vmi.mask<128×b32>

  // First-N tail mask (N = 64)
  %tail = pto.vmi.create_mask %c64 : index -> !pto.vmi.mask<128×b32>
  ```

### `pto.vmi.create_group_mask`

- **syntax:**
  ```mlir
  %m = pto.vmi.create_group_mask %active_elems_per_group {num_groups = C, group_size = S}
      : index -> !pto.vmi.mask<L>
  ```
- **semantics:** Create a grouped predicate mask. The mask is divided into
  `num_groups` equal groups of `group_size` lanes each; lane `i` is active iff
  `(i % group_size) < active_elems_per_group`. When
  `active_elems_per_group ≥ group_size` all lanes are active within every group
  (grouped all-active); otherwise the first `active_elems_per_group` lanes are
  active within each group (grouped first-N tail).

  ```c
  for (int i = 0; i < L; i++)
      dst[i] = ((i % group_size) < active_elems_per_group) ? 1 : 0;
  ```

- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `active_elems_per_group` | `index` | Active lanes within each group |

- **attributes:**

  | Attribute | Values | Description |
  |---|---|---|
  | `num_groups` | positive integer | Number of equal groups |
  | `group_size` | positive integer | Lanes per group (`L / num_groups`) |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `result` | `!pto.vmi.mask<L>` | Grouped predicate mask |

- **example:**
  ```mlir
  // Grouped all-active: 8 groups, group size 32, all lanes active per group
  %all = pto.vmi.create_group_mask %c32 {num_groups = 8, group_size = 32}
      : index -> !pto.vmi.mask<256×b32>

  // Grouped first-N tail: first 25 lanes per group, 8 groups
  %tail = pto.vmi.create_group_mask %c25 {num_groups = 8, group_size = 32}
      : index -> !pto.vmi.mask<256×b32>
  ```


> **Mask Boolean Ops (`vand` / `vor` / `vxor` / `vnot` on masks):**
>
> There is **no dedicated predicate-logic op** (e.g. `pand`/`por`/`pxor`/`pnot`).
> Mask (predicate) boolean operations are **not yet supported**, but are planned.
> The planned approach is to **reuse the elementwise bitwise ops** `pto.vmi.vand` /
> `vor` / `vxor` / `vnot` directly on mask operands — their implementations will be
> extended to accept mask types (treated as a per-lane bit-wise boolean op on the
> predicate). This also covers the `pnot`-style predicate complement needed by MERGE
> emulation (see Appendix C).

---

## Group 9: Data Rearrange

> **Category:** A (layout-transparent). **Mask:** `Pg`.
>
> In-register data movement and permutation. No UB access. `vintlv`/`vdintlv`
> are per-lane, dtype-preserving ops that do not change vreg layout — the output
> has the same `L` and `T` as the inputs. Commonly used for real+imaginary and
> value+index interleaving within a single vector register.

### `pto.vmi.vintlv`

- **semantics:** Interleave two source vectors by even/odd lanes.

  ```c
  // low  = {lhs[0], rhs[0], lhs[1], rhs[1], ..., lhs[L/2-1], rhs[L/2-1]}
  // high = {lhs[L/2], rhs[L/2], lhs[L/2+1], rhs[L/2+1], ...}
  for (int i = 0; i < L/2; i++) {
      lo[2*i]     = lhs[i];
      lo[2*i + 1] = rhs[i];
      hi[2*i]     = lhs[L/2 + i];
      hi[2*i + 1] = rhs[L/2 + i];
  }
  ```

- **syntax:**
  ```mlir
  %lo, %hi = pto.vmi.vintlv %lhs, %rhs, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>
  ```
- **operands:**

  | Operand | Type | Description |
  |---|---|---|
  | `lhs` | `!pto.vmi.vreg<L×T>` | First source (provides low-half even slots) |
  | `rhs` | `!pto.vmi.vreg<L×T>` | Second source (provides low-half odd slots) |
  | `mask` | `!pto.vmi.mask<L>` | Governing predicate |

- **results:**

  | Result | Type | Description |
  |---|---|---|
  | `low` | `!pto.vmi.vreg<L×T>` | Even-odd interleaved low half |
  | `high` | `!pto.vmi.vreg<L×T>` | Even-odd interleaved high half |

- **attributes:** `pmode`
- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vintlv
  ```
  `#mi = K`, `dep = 1`. Layout-transparent (Category A).

- **example:**
  ```mlir
  %lo, %hi = pto.vmi.vintlv %a, %b, %mask
      : !pto.vmi.vreg<64×f32>, !pto.vmi.vreg<64×f32>, !pto.vmi.mask<64>
      -> !pto.vmi.vreg<64×f32>, !pto.vmi.vreg<64×f32>
  ```

### `pto.vmi.vdintlv`

- **semantics:** Deinterleave a paired-source by even/odd lanes (AoS → SoA).

  ```c
  // lhs, rhs treated as pairs: (lhs[0], rhs[0]), (lhs[1], rhs[1]), ...
  // even = {lhs[0], lhs[2], lhs[4], ...} (all even-indexed slots from paired stream)
  // odd  = {lhs[1], lhs[3], lhs[5], ...} (all odd-indexed slots from paired stream)
  // More precisely:
  // low  = {lhs[0], lhs[1], lhs[2], lhs[3], ...}   ← original even slots from each pair
  // high = {rhs[0], rhs[1], rhs[2], rhs[3], ...}   ← original odd slots from each pair
  // After deinterleaving:
  // even[i] = (i % 2 == 0) ? lhs[i/2] : rhs[i/2]  — this is the vintlv inverse
  for (int i = 0; i < L/2; i++) {
      even[i]         = lhs[2*i];      // even slots of paired input
      even[L/2 + i]   = lhs[2*i + 1];
      odd[i]          = rhs[2*i];      // odd slots of paired input
      odd[L/2 + i]    = rhs[2*i + 1];
  }
  ```

- **syntax:**
  ```mlir
  %even, %odd = pto.vmi.vdintlv %lhs, %rhs, %mask : !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>, !pto.vmi.mask<L> -> !pto.vmi.vreg<L×T>, !pto.vmi.vreg<L×T>
  ```
- **operands:** Same shape as `vintlv`.
- **results:** Same shape as `vintlv` (two `!pto.vmi.vreg<L×T>`).
- **datatypes:** `i8`–`i32`, `f16`, `bf16`, `f32`
- **lowering to `pto.mi`:**
  ```
  K × pto.vdintlv
  ```
  `#mi = K`, `dep = 1`.

- **example:**
  ```mlir
  %even, %odd = pto.vmi.vdintlv %x, %y, %mask
      : !pto.vmi.vreg<64×f32>, !pto.vmi.vreg<64×f32>, !pto.vmi.mask<64>
      -> !pto.vmi.vreg<64×f32>, !pto.vmi.vreg<64×f32>
  ```

- **notes:**
  - `vintlv` and `vdintlv` are inverses: `vdintlv(vintlv(a, b))` recovers `(a, b)`.
  - Both are Category A — they do **not** change vreg layout (parity/half/width
    axes pass through unchanged).
  - Common use cases: real+imaginary interleave, value+index pair manipulation,
    complex number arithmetic.

---

## Appendix A: Unified Ops Index

| # | Op | Group | Category | Brief |
|---|---|---|---|---|
| 1 | `pto.vmi.vload` | 1: Load/Store | A | Logical vector load from UB |
| 2 | `pto.vmi.vstore` | 1: Load/Store | A | Logical vector store to UB |
| 3 | `pto.vmi.vci` | 2: Index-gen | A | Lane-index vector generation |
| 4 | `pto.vmi.vadd` | 3: Eltwise | A | Elementwise add (fp+int unified) |
| 5 | `pto.vmi.vsub` | 3: Eltwise | A | Elementwise subtract |
| 6 | `pto.vmi.vmul` | 3: Eltwise | A | Elementwise multiply |
| 7 | `pto.vmi.vdiv` | 3: Eltwise | A | Elementwise divide (fp only) |
| 8 | `pto.vmi.vmax` | 3: Eltwise | A | Elementwise maximum |
| 9 | `pto.vmi.vmin` | 3: Eltwise | A | Elementwise minimum |
| 10 | `pto.vmi.vabs` | 3: Eltwise | A | Elementwise absolute value |
| 11 | `pto.vmi.vneg` | 3: Eltwise | A | Elementwise negate |
| 12 | `pto.vmi.vrelu` | 3: Eltwise | A | Elementwise ReLU |
| 13 | `pto.vmi.vexp` | 3: Eltwise | A | Elementwise exponential |
| 14 | `pto.vmi.vln` | 3: Eltwise | A | Elementwise natural log |
| 15 | `pto.vmi.vsqrt` | 3: Eltwise | A | Elementwise square root |
| 16 | `pto.vmi.vand` | 3: Eltwise | A | Elementwise bitwise AND |
| 17 | `pto.vmi.vor` | 3: Eltwise | A | Elementwise bitwise OR |
| 18 | `pto.vmi.vxor` | 3: Eltwise | A | Elementwise bitwise XOR |
| 19 | `pto.vmi.vnot` | 3: Eltwise | A | Elementwise bitwise NOT |
| 20 | `pto.vmi.vshl` | 3: Eltwise | A | Elementwise left shift |
| 21 | `pto.vmi.vshr` | 3: Eltwise | A | Elementwise unsigned right shift |
| 22 | `pto.vmi.vadds` | 3: Eltwise | A | Vector-scalar add |
| 23 | `pto.vmi.vmuls` | 3: Eltwise | A | Vector-scalar multiply |
| 24 | `pto.vmi.vmaxs` | 3: Eltwise | A | Vector-scalar maximum |
| 25 | `pto.vmi.vmins` | 3: Eltwise | A | Vector-scalar minimum |
| 26 | `pto.vmi.vshls` | 3: Eltwise | A | Vector-scalar shift left |
| 27 | `pto.vmi.vshrs` | 3: Eltwise | A | Vector-scalar shift right |
| 28 | `pto.vmi.vcmp` | 3: Eltwise | A | Elementwise compare → mask |
| 29 | `pto.vmi.vcmps` | 3: Eltwise | A | Vector-scalar compare → mask |
| 30 | `pto.vmi.vsel` | 3: Eltwise | A | Predicate select |
| 31 | `pto.vmi.vselr` | 3: Eltwise | A | Dynamic lane permute |
| 32 | `pto.vmi.vbrc` | 4: Broadcast | A/B | Broadcast scalar/group-slot |
| 33 | `pto.vmi.vcadd` | 5: Reduce | B | Add-reduction |
| 34 | `pto.vmi.vcmax` | 5: Reduce | B | Max-reduction |
| 35 | `pto.vmi.vcmin` | 5: Reduce | B | Min-reduction |
| 36 | `pto.vmi.vcvt` | 6: Convert | B | Unified type conversion |
| 37 | `pto.vmi.vinterpret_cast` | 6: Convert | A | Bitwise reinterpret |
| 38 | `pto.vmi.vexpdif` | 7: SFU | A | Fused exp(x−max) |
| 39 | `pto.vmi.vaxpy` | 7: SFU | A | Fused α·x+y |
| 40 | `pto.vmi.vlrelu` | 7: SFU | A | Leaky ReLU |
| 41 | `pto.vmi.vprelu` | 7: SFU | A | Parametric ReLU |
| 42 | `pto.vmi.vmull` | 7: SFU | B | Widening 32×32→64 multiply |
| 43 | `pto.vmi.vmula` | 7: SFU | A | Fused multiply-add |
| 44 | `pto.vmi.vhist` | 7: SFU | B | Histogram bin count |
| 45 | `pto.vmi.vgather` | 7: SFU | C | Indexed gather (B32) |
| 46 | `pto.vmi.vgatherb` | 7: SFU | C | Byte-granularity indexed gather |
| 47 | `pto.vmi.vscatter` | 7: SFU | C | Indexed scatter |
| 48 | `pto.vmi.create_mask` | 8: Predicate | gen | Prefix / first-N tail mask |
| 49 | `pto.vmi.create_group_mask` | 8: Predicate | gen | Grouped predicate mask |
| 50 | `pto.vmi.vintlv` | 9: Rearrange | A | Interleave two vectors |
| 51 | `pto.vmi.vdintlv` | 9: Rearrange | A | Deinterleave two vectors |

---

## Appendix C: MERGE Mode Emulation (A5)

On A5, the hardware predicates only in **ZEROING** mode (inactive lanes → 0).
MERGE mode is emulated by `pto.as`:

```mlir
// MERGE emulation on A5:  dst = Pg ? op(...) : dst_old
%npg   = pto.vmi.vnot %pg                         // complement predicate
%new_z = pto.vmi.<op> %a, %b, %pg                 // ZEROING: inactive → 0
%old_z = pto.vmi.vand %dst_old, %npg             // keep old on inactive lanes
%dst   = pto.vmi.vor %new_z, %old_z               // disjoint OR → merged
```

Alternatively, a single `vsel %pg, %new, %dst_old` can replace the `vand`+`vor`
pair.

**MERGE cost on A5:** `+1 vnot` (once per distinct `Pg`) + `+K vsel`/`vor`.
On A6, merge-capable ops take the mode natively — the `vnot`+`vor` emulation
collapses to the single predicated op.
