verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl" --include "../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl" \
"../../../bd/main_design/ip/main_design_processing_system7_0_0/sim/main_design_processing_system7_0_0.v" \
"../../../bd/main_design/ip/main_design_xbar_1/sim/main_design_xbar_1.v" \
"../../../bd/main_design/ip/main_design_xbar_2/sim/main_design_xbar_2.v" \
"../../../bd/main_design/ip/main_design_auto_pc_0/sim/main_design_auto_pc_0.v" \
"../../../bd/main_design/ip/main_design_auto_us_0/sim/main_design_auto_us_0.v" \
"../../../bd/main_design/ip/main_design_auto_us_1/sim/main_design_auto_us_1.v" \
"../../../bd/main_design/ip/main_design_auto_us_2/sim/main_design_auto_us_2.v" \
"../../../bd/main_design/ip/main_design_auto_pc_1/sim/main_design_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
