 
****************************************
Report : qor
Design : usb_phy
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:33:39 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          9.70
  Critical Path Slack:           0.03
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.17
  Total Hold Violation:         -1.53
  No. of Hold Violations:       21.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:         37
  Leaf Cell Count:                303
  Buf/Inv Cell Count:              30
  Buf Cell Count:                   1
  Inv Cell Count:                  29
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       205
  Sequential Cell Count:           98
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      454.917763
  Noncombinational Area:   664.078289
  Buf/Inv Area:             38.884032
  Total Buffer Area:             2.03
  Total Inverter Area:          36.85
  Macro/Black Box Area:      0.000000
  Net Area:                207.980204
  -----------------------------------
  Cell Area:              1118.996053
  Design Area:            1326.976256


  Design Rules
  -----------------------------------
  Total Number of Nets:           364
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.37
  Logic Optimization:                  0.86
  Mapping Optimization:                1.03
  -----------------------------------------
  Overall Compile Time:                3.63
  Overall Compile Wall Clock Time:     3.66

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.17  TNS: 1.53  Number of Violating Paths: 21

  --------------------------------------------------------------------


1
