# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Signal_Tap_Logic.srcs/sources_1/new/Demux_RAM_Parallel_Output.v" \
"../../../../Signal_Tap_Logic.srcs/sources_1/new/Signal_Tap_Logic.v" \
"../../../../Signal_Tap_Logic.srcs/sim_1/new/TB_Signal_Tap_Logic.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
