 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : ALU
Version: U-2022.12-SP7
Date   : Thu Nov 14 17:08:38 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_36_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U224/Y (AOI21X1TS)                       0.20       5.12 f
  U218/Y (OAI21X1TS)                       0.22       5.34 r
  U214/Y (AOI21X1TS)                       0.20       5.54 f
  U192/Y (OAI21X1TS)                       0.25       5.79 r
  U188/Y (AOI21X1TS)                       0.18       5.98 f
  U187/Y (OAI21X1TS)                       0.26       6.24 r
  U184/Y (AOI21X1TS)                       0.20       6.44 f
  U181/Y (OAI21X1TS)                       0.24       6.68 r
  U176/Y (AOI21X1TS)                       0.19       6.87 f
  U173/Y (OAI21X1TS)                       0.22       7.09 r
  U171/Y (AOI21X1TS)                       0.19       7.27 f
  U169/Y (OAI21X1TS)                       0.22       7.49 r
  U166/Y (AOI21X1TS)                       0.19       7.69 f
  U88/Y (OAI21XLTS)                        0.36       8.05 r
  U165/Y (AOI21X1TS)                       0.28       8.33 f
  U163/Y (OAI21X1TS)                       0.23       8.56 r
  U269/Y (AO21X4TS)                        0.28       8.84 r
  U111/Y (INVX3TS)                         0.07       8.91 f
  U90/Y (OAI21XLTS)                        0.25       9.16 r
  U565/Y (XNOR2X1TS)                       0.29       9.45 f
  y_reg_36_/D0 (MDFFHQX1TS)                0.00       9.45 f
  data arrival time                                   9.45

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_36_/CK (MDFFHQX1TS)                0.00      10.00 r
  library setup time                      -0.55       9.45
  data required time                                  9.45
  -----------------------------------------------------------
  data required time                                  9.45
  data arrival time                                  -9.45
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: X[9] (input port clocked by clk)
  Endpoint: y_reg_33_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[9] (in)                                0.04       0.09 r
  U543/Y (INVX2TS)                         0.11       0.20 f
  U544/Y (INVX2TS)                         0.11       0.31 r
  U672/Y (XNOR2X1TS)                       0.22       0.53 r
  U409/Y (INVX2TS)                         0.21       0.74 f
  U399/Y (INVX2TS)                         0.12       0.86 r
  U52/Y (NAND2X1TS)                        0.19       1.05 f
  U246/Y (CLKBUFX2TS)                      0.30       1.35 f
  U495/Y (INVX2TS)                         0.15       1.50 r
  U93/Y (INVX2TS)                          0.10       1.60 f
  U700/Y (OAI22X1TS)                       0.17       1.77 r
  U701/S (ADDHXLTS)                        0.37       2.14 f
  mult_x_2_U264/ICO (CMPR42X1TS)           0.47       2.61 f
  mult_x_2_U262/CO (CMPR42X2TS)            0.30       2.91 f
  U639/S (CMPR42X1TS)                      1.05       3.96 f
  U70/Y (NOR2XLTS)                         0.37       4.33 r
  U1022/Y (NOR2X1TS)                       0.24       4.57 f
  U1026/Y (AOI21X1TS)                      0.26       4.83 r
  U1034/Y (OAI21X1TS)                      0.24       5.08 f
  U1071/CON (AFHCONX2TS)                   0.22       5.30 r
  U1041/CO (AFHCINX2TS)                    0.21       5.51 f
  U1040/CON (AFHCONX2TS)                   0.23       5.74 r
  U1072/CO (AFHCINX2TS)                    0.21       5.95 f
  U1073/CON (AFHCONX2TS)                   0.23       6.19 r
  U1074/CO (AFHCINX2TS)                    0.21       6.39 f
  U1075/CON (AFHCONX2TS)                   0.23       6.63 r
  U1039/CO (AFHCINX2TS)                    0.21       6.83 f
  U1076/CON (AFHCONX2TS)                   0.23       7.07 r
  U1038/CO (AFHCINX2TS)                    0.21       7.28 f
  U1077/CON (AFHCONX2TS)                   0.23       7.51 r
  U1037/CO (AFHCINX2TS)                    0.18       7.69 f
  U109/Y (XNOR2X1TS)                       0.24       7.94 f
  U45/Y (OR2X2TS)                          0.32       8.25 f
  U42/Y (NOR2X1TS)                         0.20       8.45 r
  U81/Y (OAI21XLTS)                        0.20       8.65 f
  U269/Y (AO21X4TS)                        0.26       8.92 f
  U110/Y (INVX2TS)                         0.09       9.01 r
  U156/Y (OAI21X1TS)                       0.11       9.12 f
  U151/Y (XNOR2X1TS)                       0.22       9.34 f
  U1097/Y (NOR2BX1TS)                      0.28       9.62 f
  y_reg_33_/D (DFFQX1TS)                   0.00       9.62 f
  data arrival time                                   9.62

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_33_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -9.62
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: X[9] (input port clocked by clk)
  Endpoint: y_reg_34_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[9] (in)                                0.04       0.09 r
  U543/Y (INVX2TS)                         0.11       0.20 f
  U544/Y (INVX2TS)                         0.11       0.31 r
  U672/Y (XNOR2X1TS)                       0.22       0.53 r
  U409/Y (INVX2TS)                         0.21       0.74 f
  U399/Y (INVX2TS)                         0.12       0.86 r
  U52/Y (NAND2X1TS)                        0.19       1.05 f
  U246/Y (CLKBUFX2TS)                      0.30       1.35 f
  U495/Y (INVX2TS)                         0.15       1.50 r
  U93/Y (INVX2TS)                          0.10       1.60 f
  U700/Y (OAI22X1TS)                       0.17       1.77 r
  U701/S (ADDHXLTS)                        0.37       2.14 f
  mult_x_2_U264/ICO (CMPR42X1TS)           0.47       2.61 f
  mult_x_2_U262/CO (CMPR42X2TS)            0.30       2.91 f
  U639/S (CMPR42X1TS)                      1.05       3.96 f
  U70/Y (NOR2XLTS)                         0.37       4.33 r
  U1022/Y (NOR2X1TS)                       0.24       4.57 f
  U1026/Y (AOI21X1TS)                      0.26       4.83 r
  U1034/Y (OAI21X1TS)                      0.24       5.08 f
  U1071/CON (AFHCONX2TS)                   0.22       5.30 r
  U1041/CO (AFHCINX2TS)                    0.21       5.51 f
  U1040/CON (AFHCONX2TS)                   0.23       5.74 r
  U1072/CO (AFHCINX2TS)                    0.21       5.95 f
  U1073/CON (AFHCONX2TS)                   0.23       6.19 r
  U1074/CO (AFHCINX2TS)                    0.21       6.39 f
  U1075/CON (AFHCONX2TS)                   0.23       6.63 r
  U1039/CO (AFHCINX2TS)                    0.21       6.83 f
  U1076/CON (AFHCONX2TS)                   0.23       7.07 r
  U1038/CO (AFHCINX2TS)                    0.21       7.28 f
  U1077/CON (AFHCONX2TS)                   0.23       7.51 r
  U1037/CO (AFHCINX2TS)                    0.18       7.69 f
  U109/Y (XNOR2X1TS)                       0.24       7.94 f
  U45/Y (OR2X2TS)                          0.32       8.25 f
  U42/Y (NOR2X1TS)                         0.20       8.45 r
  U81/Y (OAI21XLTS)                        0.20       8.65 f
  U269/Y (AO21X4TS)                        0.26       8.92 f
  U110/Y (INVX2TS)                         0.09       9.01 r
  U158/Y (OAI21X1TS)                       0.11       9.12 f
  U154/Y (XNOR2X1TS)                       0.22       9.33 f
  U91/Y (NOR2BX1TS)                        0.28       9.62 f
  y_reg_34_/D (DFFQX1TS)                   0.00       9.62 f
  data arrival time                                   9.62

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_34_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -9.62
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U224/Y (AOI21X1TS)                       0.20       5.12 f
  U218/Y (OAI21X1TS)                       0.22       5.34 r
  U214/Y (AOI21X1TS)                       0.20       5.54 f
  U192/Y (OAI21X1TS)                       0.25       5.79 r
  U188/Y (AOI21X1TS)                       0.18       5.98 f
  U187/Y (OAI21X1TS)                       0.26       6.24 r
  U184/Y (AOI21X1TS)                       0.20       6.44 f
  U181/Y (OAI21X1TS)                       0.24       6.68 r
  U176/Y (AOI21X1TS)                       0.19       6.87 f
  U173/Y (OAI21X1TS)                       0.22       7.09 r
  U171/Y (AOI21X1TS)                       0.19       7.27 f
  U169/Y (OAI21X1TS)                       0.22       7.49 r
  U166/Y (AOI21X1TS)                       0.19       7.69 f
  U88/Y (OAI21XLTS)                        0.36       8.05 r
  U165/Y (AOI21X1TS)                       0.28       8.33 f
  U163/Y (OAI21X1TS)                       0.23       8.56 r
  U162/Y (INVX1TS)                         0.16       8.72 f
  U161/Y (OAI21X1TS)                       0.18       8.90 r
  U268/Y (XNOR2X1TS)                       0.25       9.15 f
  U1098/Y (NOR2BX1TS)                      0.28       9.44 f
  y_reg_31_/D (DFFQX1TS)                   0.00       9.44 f
  data arrival time                                   9.44

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_31_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -9.44
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: X[9] (input port clocked by clk)
  Endpoint: y_reg_35_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[9] (in)                                0.04       0.09 r
  U543/Y (INVX2TS)                         0.11       0.20 f
  U544/Y (INVX2TS)                         0.11       0.31 r
  U672/Y (XNOR2X1TS)                       0.22       0.53 r
  U409/Y (INVX2TS)                         0.21       0.74 f
  U399/Y (INVX2TS)                         0.12       0.86 r
  U52/Y (NAND2X1TS)                        0.19       1.05 f
  U246/Y (CLKBUFX2TS)                      0.30       1.35 f
  U495/Y (INVX2TS)                         0.15       1.50 r
  U93/Y (INVX2TS)                          0.10       1.60 f
  U700/Y (OAI22X1TS)                       0.17       1.77 r
  U701/S (ADDHXLTS)                        0.37       2.14 f
  mult_x_2_U264/ICO (CMPR42X1TS)           0.47       2.61 f
  mult_x_2_U262/CO (CMPR42X2TS)            0.30       2.91 f
  U639/S (CMPR42X1TS)                      1.05       3.96 f
  U70/Y (NOR2XLTS)                         0.37       4.33 r
  U1022/Y (NOR2X1TS)                       0.24       4.57 f
  U1026/Y (AOI21X1TS)                      0.26       4.83 r
  U1034/Y (OAI21X1TS)                      0.24       5.08 f
  U1071/CON (AFHCONX2TS)                   0.22       5.30 r
  U1041/CO (AFHCINX2TS)                    0.21       5.51 f
  U1040/CON (AFHCONX2TS)                   0.23       5.74 r
  U1072/CO (AFHCINX2TS)                    0.21       5.95 f
  U1073/CON (AFHCONX2TS)                   0.23       6.19 r
  U1074/CO (AFHCINX2TS)                    0.21       6.39 f
  U1075/CON (AFHCONX2TS)                   0.23       6.63 r
  U1039/CO (AFHCINX2TS)                    0.21       6.83 f
  U1076/CON (AFHCONX2TS)                   0.23       7.07 r
  U1038/CO (AFHCINX2TS)                    0.21       7.28 f
  U1077/CON (AFHCONX2TS)                   0.23       7.51 r
  U1037/CO (AFHCINX2TS)                    0.18       7.69 f
  U109/Y (XNOR2X1TS)                       0.24       7.94 f
  U45/Y (OR2X2TS)                          0.32       8.25 f
  U42/Y (NOR2X1TS)                         0.20       8.45 r
  U81/Y (OAI21XLTS)                        0.20       8.65 f
  U269/Y (AO21X4TS)                        0.26       8.92 f
  U111/Y (INVX3TS)                         0.08       9.00 r
  U160/Y (OAI21X1TS)                       0.11       9.11 f
  U155/Y (XNOR2X1TS)                       0.22       9.33 f
  y_reg_35_/D0 (MDFFHQX2TS)                0.00       9.33 f
  data arrival time                                   9.33

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_35_/CK (MDFFHQX2TS)                0.00      10.00 r
  library setup time                      -0.39       9.61
  data required time                                  9.61
  -----------------------------------------------------------
  data required time                                  9.61
  data arrival time                                  -9.33
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: X[9] (input port clocked by clk)
  Endpoint: y_reg_37_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[9] (in)                                0.04       0.09 r
  U543/Y (INVX2TS)                         0.11       0.20 f
  U544/Y (INVX2TS)                         0.11       0.31 r
  U672/Y (XNOR2X1TS)                       0.22       0.53 r
  U409/Y (INVX2TS)                         0.21       0.74 f
  U399/Y (INVX2TS)                         0.12       0.86 r
  U52/Y (NAND2X1TS)                        0.19       1.05 f
  U246/Y (CLKBUFX2TS)                      0.30       1.35 f
  U495/Y (INVX2TS)                         0.15       1.50 r
  U93/Y (INVX2TS)                          0.10       1.60 f
  U700/Y (OAI22X1TS)                       0.17       1.77 r
  U701/S (ADDHXLTS)                        0.37       2.14 f
  mult_x_2_U264/ICO (CMPR42X1TS)           0.47       2.61 f
  mult_x_2_U262/CO (CMPR42X2TS)            0.30       2.91 f
  U639/S (CMPR42X1TS)                      1.05       3.96 f
  U70/Y (NOR2XLTS)                         0.37       4.33 r
  U1022/Y (NOR2X1TS)                       0.24       4.57 f
  U1026/Y (AOI21X1TS)                      0.26       4.83 r
  U1034/Y (OAI21X1TS)                      0.24       5.08 f
  U1071/CON (AFHCONX2TS)                   0.22       5.30 r
  U1041/CO (AFHCINX2TS)                    0.21       5.51 f
  U1040/CON (AFHCONX2TS)                   0.23       5.74 r
  U1072/CO (AFHCINX2TS)                    0.21       5.95 f
  U1073/CON (AFHCONX2TS)                   0.23       6.19 r
  U1074/CO (AFHCINX2TS)                    0.21       6.39 f
  U1075/CON (AFHCONX2TS)                   0.23       6.63 r
  U1039/CO (AFHCINX2TS)                    0.21       6.83 f
  U1076/CON (AFHCONX2TS)                   0.23       7.07 r
  U1038/CO (AFHCINX2TS)                    0.21       7.28 f
  U1077/CON (AFHCONX2TS)                   0.23       7.51 r
  U1037/CO (AFHCINX2TS)                    0.18       7.69 f
  U109/Y (XNOR2X1TS)                       0.24       7.94 f
  U45/Y (OR2X2TS)                          0.32       8.25 f
  U42/Y (NOR2X1TS)                         0.20       8.45 r
  U81/Y (OAI21XLTS)                        0.20       8.65 f
  U269/Y (AO21X4TS)                        0.26       8.92 f
  U111/Y (INVX3TS)                         0.08       9.00 r
  U157/Y (OAI21X1TS)                       0.11       9.11 f
  U152/Y (XNOR2X1TS)                       0.22       9.33 f
  y_reg_37_/D0 (MDFFHQX2TS)                0.00       9.33 f
  data arrival time                                   9.33

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_37_/CK (MDFFHQX2TS)                0.00      10.00 r
  library setup time                      -0.39       9.61
  data required time                                  9.61
  -----------------------------------------------------------
  data required time                                  9.61
  data arrival time                                  -9.33
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: X[9] (input port clocked by clk)
  Endpoint: y_reg_38_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[9] (in)                                0.04       0.09 r
  U543/Y (INVX2TS)                         0.11       0.20 f
  U544/Y (INVX2TS)                         0.11       0.31 r
  U672/Y (XNOR2X1TS)                       0.22       0.53 r
  U409/Y (INVX2TS)                         0.21       0.74 f
  U399/Y (INVX2TS)                         0.12       0.86 r
  U52/Y (NAND2X1TS)                        0.19       1.05 f
  U246/Y (CLKBUFX2TS)                      0.30       1.35 f
  U495/Y (INVX2TS)                         0.15       1.50 r
  U93/Y (INVX2TS)                          0.10       1.60 f
  U700/Y (OAI22X1TS)                       0.17       1.77 r
  U701/S (ADDHXLTS)                        0.37       2.14 f
  mult_x_2_U264/ICO (CMPR42X1TS)           0.47       2.61 f
  mult_x_2_U262/CO (CMPR42X2TS)            0.30       2.91 f
  U639/S (CMPR42X1TS)                      1.05       3.96 f
  U70/Y (NOR2XLTS)                         0.37       4.33 r
  U1022/Y (NOR2X1TS)                       0.24       4.57 f
  U1026/Y (AOI21X1TS)                      0.26       4.83 r
  U1034/Y (OAI21X1TS)                      0.24       5.08 f
  U1071/CON (AFHCONX2TS)                   0.22       5.30 r
  U1041/CO (AFHCINX2TS)                    0.21       5.51 f
  U1040/CON (AFHCONX2TS)                   0.23       5.74 r
  U1072/CO (AFHCINX2TS)                    0.21       5.95 f
  U1073/CON (AFHCONX2TS)                   0.23       6.19 r
  U1074/CO (AFHCINX2TS)                    0.21       6.39 f
  U1075/CON (AFHCONX2TS)                   0.23       6.63 r
  U1039/CO (AFHCINX2TS)                    0.21       6.83 f
  U1076/CON (AFHCONX2TS)                   0.23       7.07 r
  U1038/CO (AFHCINX2TS)                    0.21       7.28 f
  U1077/CON (AFHCONX2TS)                   0.23       7.51 r
  U1037/CO (AFHCINX2TS)                    0.18       7.69 f
  U109/Y (XNOR2X1TS)                       0.24       7.94 f
  U45/Y (OR2X2TS)                          0.32       8.25 f
  U42/Y (NOR2X1TS)                         0.20       8.45 r
  U81/Y (OAI21XLTS)                        0.20       8.65 f
  U269/Y (AO21X4TS)                        0.26       8.92 f
  U111/Y (INVX3TS)                         0.08       9.00 r
  U159/Y (OAI21X1TS)                       0.11       9.11 f
  U153/Y (XNOR2X1TS)                       0.22       9.33 f
  y_reg_38_/D0 (MDFFHQX2TS)                0.00       9.33 f
  data arrival time                                   9.33

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_38_/CK (MDFFHQX2TS)                0.00      10.00 r
  library setup time                      -0.39       9.61
  data required time                                  9.61
  -----------------------------------------------------------
  data required time                                  9.61
  data arrival time                                  -9.33
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: X[9] (input port clocked by clk)
  Endpoint: y_reg_32_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[9] (in)                                0.04       0.09 r
  U543/Y (INVX2TS)                         0.11       0.20 f
  U544/Y (INVX2TS)                         0.11       0.31 r
  U672/Y (XNOR2X1TS)                       0.22       0.53 r
  U409/Y (INVX2TS)                         0.21       0.74 f
  U399/Y (INVX2TS)                         0.12       0.86 r
  U52/Y (NAND2X1TS)                        0.19       1.05 f
  U246/Y (CLKBUFX2TS)                      0.30       1.35 f
  U495/Y (INVX2TS)                         0.15       1.50 r
  U93/Y (INVX2TS)                          0.10       1.60 f
  U700/Y (OAI22X1TS)                       0.17       1.77 r
  U701/S (ADDHXLTS)                        0.37       2.14 f
  mult_x_2_U264/ICO (CMPR42X1TS)           0.47       2.61 f
  mult_x_2_U262/CO (CMPR42X2TS)            0.30       2.91 f
  U639/S (CMPR42X1TS)                      1.05       3.96 f
  U70/Y (NOR2XLTS)                         0.37       4.33 r
  U1022/Y (NOR2X1TS)                       0.24       4.57 f
  U1026/Y (AOI21X1TS)                      0.26       4.83 r
  U1034/Y (OAI21X1TS)                      0.24       5.08 f
  U1071/CON (AFHCONX2TS)                   0.22       5.30 r
  U1041/CO (AFHCINX2TS)                    0.21       5.51 f
  U1040/CON (AFHCONX2TS)                   0.23       5.74 r
  U1072/CO (AFHCINX2TS)                    0.21       5.95 f
  U1073/CON (AFHCONX2TS)                   0.23       6.19 r
  U1074/CO (AFHCINX2TS)                    0.21       6.39 f
  U1075/CON (AFHCONX2TS)                   0.23       6.63 r
  U1039/CO (AFHCINX2TS)                    0.21       6.83 f
  U1076/CON (AFHCONX2TS)                   0.23       7.07 r
  U1038/CO (AFHCINX2TS)                    0.21       7.28 f
  U1077/CON (AFHCONX2TS)                   0.23       7.51 r
  U1037/CO (AFHCINX2TS)                    0.18       7.69 f
  U109/Y (XNOR2X1TS)                       0.24       7.94 f
  U45/Y (OR2X2TS)                          0.32       8.25 f
  U42/Y (NOR2X1TS)                         0.20       8.45 r
  U81/Y (OAI21XLTS)                        0.20       8.65 f
  U269/Y (AO21X4TS)                        0.26       8.92 f
  U110/Y (INVX2TS)                         0.09       9.01 r
  U1083/Y (XOR2X1TS)                       0.22       9.23 f
  y_reg_32_/D0 (MDFFHQX2TS)                0.00       9.23 f
  data arrival time                                   9.23

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_32_/CK (MDFFHQX2TS)                0.00      10.00 r
  library setup time                      -0.39       9.61
  data required time                                  9.61
  -----------------------------------------------------------
  data required time                                  9.61
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_30_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U224/Y (AOI21X1TS)                       0.20       5.12 f
  U218/Y (OAI21X1TS)                       0.22       5.34 r
  U214/Y (AOI21X1TS)                       0.20       5.54 f
  U192/Y (OAI21X1TS)                       0.25       5.79 r
  U188/Y (AOI21X1TS)                       0.18       5.98 f
  U187/Y (OAI21X1TS)                       0.26       6.24 r
  U184/Y (AOI21X1TS)                       0.20       6.44 f
  U181/Y (OAI21X1TS)                       0.24       6.68 r
  U176/Y (AOI21X1TS)                       0.19       6.87 f
  U173/Y (OAI21X1TS)                       0.22       7.09 r
  U171/Y (AOI21X1TS)                       0.19       7.27 f
  U169/Y (OAI21X1TS)                       0.22       7.49 r
  U166/Y (AOI21X1TS)                       0.19       7.69 f
  U88/Y (OAI21XLTS)                        0.36       8.05 r
  U165/Y (AOI21X1TS)                       0.28       8.33 f
  U163/Y (OAI21X1TS)                       0.23       8.56 r
  U162/Y (INVX1TS)                         0.16       8.72 f
  U1084/Y (XOR2X1TS)                       0.23       8.95 f
  y_reg_30_/D0 (MDFFHQX2TS)                0.00       8.95 f
  data arrival time                                   8.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_30_/CK (MDFFHQX2TS)                0.00      10.00 r
  library setup time                      -0.39       9.61
  data required time                                  9.61
  -----------------------------------------------------------
  data required time                                  9.61
  data arrival time                                  -8.95
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: X[9] (input port clocked by clk)
  Endpoint: y_reg_29_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[9] (in)                                0.04       0.09 r
  U543/Y (INVX2TS)                         0.11       0.20 f
  U544/Y (INVX2TS)                         0.11       0.31 r
  U672/Y (XNOR2X1TS)                       0.22       0.53 r
  U409/Y (INVX2TS)                         0.21       0.74 f
  U399/Y (INVX2TS)                         0.12       0.86 r
  U52/Y (NAND2X1TS)                        0.19       1.05 f
  U246/Y (CLKBUFX2TS)                      0.30       1.35 f
  U495/Y (INVX2TS)                         0.15       1.50 r
  U93/Y (INVX2TS)                          0.10       1.60 f
  U700/Y (OAI22X1TS)                       0.17       1.77 r
  U701/S (ADDHXLTS)                        0.37       2.14 f
  mult_x_2_U264/ICO (CMPR42X1TS)           0.47       2.61 f
  mult_x_2_U262/CO (CMPR42X2TS)            0.30       2.91 f
  U639/S (CMPR42X1TS)                      1.05       3.96 f
  U70/Y (NOR2XLTS)                         0.37       4.33 r
  U1022/Y (NOR2X1TS)                       0.24       4.57 f
  U1026/Y (AOI21X1TS)                      0.26       4.83 r
  U1034/Y (OAI21X1TS)                      0.24       5.08 f
  U1071/CON (AFHCONX2TS)                   0.22       5.30 r
  U1041/CO (AFHCINX2TS)                    0.21       5.51 f
  U1040/CON (AFHCONX2TS)                   0.23       5.74 r
  U1072/CO (AFHCINX2TS)                    0.21       5.95 f
  U1073/CON (AFHCONX2TS)                   0.23       6.19 r
  U1074/CO (AFHCINX2TS)                    0.21       6.39 f
  U1075/CON (AFHCONX2TS)                   0.23       6.63 r
  U1039/CO (AFHCINX2TS)                    0.21       6.83 f
  U1076/CON (AFHCONX2TS)                   0.23       7.07 r
  U1038/CO (AFHCINX2TS)                    0.21       7.28 f
  U1077/S (AFHCONX2TS)                     0.35       7.62 r
  U120/Y (INVX2TS)                         0.06       7.68 f
  U44/Y (NOR2XLTS)                         0.28       7.96 r
  U562/Y (NOR2X1TS)                        0.21       8.17 f
  U115/Y (CLKINVX1TS)                      0.12       8.28 r
  U114/Y (NAND2XLTS)                       0.11       8.39 f
  U1099/Y (XOR2X1TS)                       0.22       8.61 f
  U1100/Y (NOR2BX1TS)                      0.28       8.89 f
  y_reg_29_/D (DFFQX1TS)                   0.00       8.89 f
  data arrival time                                   8.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_29_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -8.89
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_28_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U224/Y (AOI21X1TS)                       0.20       5.12 f
  U218/Y (OAI21X1TS)                       0.22       5.34 r
  U214/Y (AOI21X1TS)                       0.20       5.54 f
  U192/Y (OAI21X1TS)                       0.25       5.79 r
  U188/Y (AOI21X1TS)                       0.18       5.98 f
  U187/Y (OAI21X1TS)                       0.26       6.24 r
  U184/Y (AOI21X1TS)                       0.20       6.44 f
  U181/Y (OAI21X1TS)                       0.24       6.68 r
  U176/Y (AOI21X1TS)                       0.19       6.87 f
  U173/Y (OAI21X1TS)                       0.22       7.09 r
  U171/Y (AOI21X1TS)                       0.19       7.27 f
  U169/Y (OAI21X1TS)                       0.22       7.49 r
  U166/Y (AOI21X1TS)                       0.19       7.69 f
  U88/Y (OAI21XLTS)                        0.36       8.05 r
  U164/Y (XNOR2X1TS)                       0.35       8.40 f
  U1101/Y (NOR2BX1TS)                      0.28       8.68 f
  y_reg_28_/D (DFFQX1TS)                   0.00       8.68 f
  data arrival time                                   8.68

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_28_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -8.68
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_27_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U241/Y (INVX2TS)                         0.12       1.56 r
  U980/Y (OAI22X1TS)                       0.13       1.69 f
  U998/S (ADDHXLTS)                        0.29       1.97 r
  U982/Y (NOR2X1TS)                        0.24       2.22 f
  U994/Y (OAI21X1TS)                       0.21       2.42 r
  U1000/Y (AOI21X1TS)                      0.17       2.59 f
  U1005/Y (OA21XLTS)                       0.46       3.05 f
  U1007/Y (OAI21X1TS)                      0.28       3.33 r
  U1011/Y (AOI21X1TS)                      0.21       3.54 f
  U74/Y (OAI21XLTS)                        0.37       3.92 r
  U1015/Y (AOI21X1TS)                      0.26       4.18 f
  U1020/Y (OAI21X1TS)                      0.24       4.42 r
  U310/Y (INVX1TS)                         0.15       4.57 f
  U1046/Y (OAI21X1TS)                      0.17       4.73 r
  U96/Y (XOR2X1TS)                         0.20       4.93 r
  U217/Y (NOR2X1TS)                        0.15       5.08 f
  U83/Y (OR2X1TS)                          0.39       5.47 f
  U205/Y (AOI21X1TS)                       0.20       5.67 r
  U192/Y (OAI21X1TS)                       0.16       5.83 f
  U188/Y (AOI21X1TS)                       0.22       6.05 r
  U187/Y (OAI21X1TS)                       0.21       6.26 f
  U184/Y (AOI21X1TS)                       0.23       6.50 r
  U181/Y (OAI21X1TS)                       0.20       6.70 f
  U176/Y (AOI21X1TS)                       0.23       6.93 r
  U173/Y (OAI21X1TS)                       0.18       7.11 f
  U171/Y (AOI21X1TS)                       0.23       7.34 r
  U169/Y (OAI21X1TS)                       0.18       7.53 f
  U166/Y (AOI21X1TS)                       0.23       7.76 r
  U1102/Y (XOR2X1TS)                       0.26       8.02 f
  U1103/Y (NOR2BX1TS)                      0.28       8.30 f
  y_reg_27_/D (DFFQX1TS)                   0.00       8.30 f
  data arrival time                                   8.30

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_27_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -8.30
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: X[9] (input port clocked by clk)
  Endpoint: y_reg_26_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[9] (in)                                0.04       0.09 r
  U543/Y (INVX2TS)                         0.11       0.20 f
  U544/Y (INVX2TS)                         0.11       0.31 r
  U672/Y (XNOR2X1TS)                       0.22       0.53 r
  U409/Y (INVX2TS)                         0.21       0.74 f
  U399/Y (INVX2TS)                         0.12       0.86 r
  U52/Y (NAND2X1TS)                        0.19       1.05 f
  U246/Y (CLKBUFX2TS)                      0.30       1.35 f
  U495/Y (INVX2TS)                         0.15       1.50 r
  U93/Y (INVX2TS)                          0.10       1.60 f
  U700/Y (OAI22X1TS)                       0.17       1.77 r
  U701/S (ADDHXLTS)                        0.37       2.14 f
  mult_x_2_U264/ICO (CMPR42X1TS)           0.47       2.61 f
  mult_x_2_U262/CO (CMPR42X2TS)            0.30       2.91 f
  U639/S (CMPR42X1TS)                      1.05       3.96 f
  U70/Y (NOR2XLTS)                         0.37       4.33 r
  U1022/Y (NOR2X1TS)                       0.24       4.57 f
  U1026/Y (AOI21X1TS)                      0.26       4.83 r
  U1034/Y (OAI21X1TS)                      0.24       5.08 f
  U1071/CON (AFHCONX2TS)                   0.22       5.30 r
  U1041/CO (AFHCINX2TS)                    0.21       5.51 f
  U1040/CON (AFHCONX2TS)                   0.23       5.74 r
  U1072/CO (AFHCINX2TS)                    0.21       5.95 f
  U1073/CON (AFHCONX2TS)                   0.23       6.19 r
  U1074/CO (AFHCINX2TS)                    0.21       6.39 f
  U1075/CON (AFHCONX2TS)                   0.23       6.63 r
  U1039/S (AFHCINX2TS)                     0.41       7.04 f
  U185/Y (INVX2TS)                         0.07       7.10 r
  U183/Y (NOR2X1TS)                        0.07       7.18 f
  U278/Y (OR2X2TS)                         0.29       7.47 f
  U178/Y (NAND2X1TS)                       0.11       7.58 r
  U167/Y (XNOR2X1TS)                       0.22       7.80 f
  U1104/Y (NOR2BX1TS)                      0.28       8.08 f
  y_reg_26_/D (DFFQX1TS)                   0.00       8.08 f
  data arrival time                                   8.08

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_26_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -8.08
  -----------------------------------------------------------
  slack (MET)                                         1.60


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_25_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U241/Y (INVX2TS)                         0.12       1.56 r
  U980/Y (OAI22X1TS)                       0.13       1.69 f
  U998/S (ADDHXLTS)                        0.29       1.97 r
  U982/Y (NOR2X1TS)                        0.24       2.22 f
  U994/Y (OAI21X1TS)                       0.21       2.42 r
  U1000/Y (AOI21X1TS)                      0.17       2.59 f
  U1005/Y (OA21XLTS)                       0.46       3.05 f
  U1007/Y (OAI21X1TS)                      0.28       3.33 r
  U1011/Y (AOI21X1TS)                      0.21       3.54 f
  U74/Y (OAI21XLTS)                        0.37       3.92 r
  U1015/Y (AOI21X1TS)                      0.26       4.18 f
  U1020/Y (OAI21X1TS)                      0.24       4.42 r
  U310/Y (INVX1TS)                         0.15       4.57 f
  U1046/Y (OAI21X1TS)                      0.17       4.73 r
  U96/Y (XOR2X1TS)                         0.20       4.93 r
  U217/Y (NOR2X1TS)                        0.15       5.08 f
  U83/Y (OR2X1TS)                          0.39       5.47 f
  U205/Y (AOI21X1TS)                       0.20       5.67 r
  U192/Y (OAI21X1TS)                       0.16       5.83 f
  U188/Y (AOI21X1TS)                       0.22       6.05 r
  U187/Y (OAI21X1TS)                       0.21       6.26 f
  U184/Y (AOI21X1TS)                       0.23       6.50 r
  U181/Y (OAI21X1TS)                       0.20       6.70 f
  U176/Y (AOI21X1TS)                       0.23       6.93 r
  U173/Y (OAI21X1TS)                       0.18       7.11 f
  U171/Y (AOI21X1TS)                       0.23       7.34 r
  U1094/Y (XOR2X1TS)                       0.27       7.61 f
  U1096/Y (NOR2BX1TS)                      0.28       7.89 f
  y_reg_25_/D (DFFQX1TS)                   0.00       7.89 f
  data arrival time                                   7.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_25_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.89
  -----------------------------------------------------------
  slack (MET)                                         1.79


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_24_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U224/Y (AOI21X1TS)                       0.20       5.12 f
  U218/Y (OAI21X1TS)                       0.22       5.34 r
  U214/Y (AOI21X1TS)                       0.20       5.54 f
  U192/Y (OAI21X1TS)                       0.25       5.79 r
  U188/Y (AOI21X1TS)                       0.18       5.98 f
  U187/Y (OAI21X1TS)                       0.26       6.24 r
  U184/Y (AOI21X1TS)                       0.20       6.44 f
  U181/Y (OAI21X1TS)                       0.24       6.68 r
  U176/Y (AOI21X1TS)                       0.19       6.87 f
  U173/Y (OAI21X1TS)                       0.22       7.09 r
  U272/Y (XNOR2X1TS)                       0.28       7.36 f
  U1105/Y (NOR2BX1TS)                      0.28       7.65 f
  y_reg_24_/D (DFFQX1TS)                   0.00       7.65 f
  data arrival time                                   7.65

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_24_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.65
  -----------------------------------------------------------
  slack (MET)                                         2.03


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_23_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U241/Y (INVX2TS)                         0.12       1.56 r
  U980/Y (OAI22X1TS)                       0.13       1.69 f
  U998/S (ADDHXLTS)                        0.29       1.97 r
  U982/Y (NOR2X1TS)                        0.24       2.22 f
  U994/Y (OAI21X1TS)                       0.21       2.42 r
  U1000/Y (AOI21X1TS)                      0.17       2.59 f
  U1005/Y (OA21XLTS)                       0.46       3.05 f
  U1007/Y (OAI21X1TS)                      0.28       3.33 r
  U1011/Y (AOI21X1TS)                      0.21       3.54 f
  U74/Y (OAI21XLTS)                        0.37       3.92 r
  U1015/Y (AOI21X1TS)                      0.26       4.18 f
  U1020/Y (OAI21X1TS)                      0.24       4.42 r
  U310/Y (INVX1TS)                         0.15       4.57 f
  U1046/Y (OAI21X1TS)                      0.17       4.73 r
  U96/Y (XOR2X1TS)                         0.20       4.93 r
  U217/Y (NOR2X1TS)                        0.15       5.08 f
  U83/Y (OR2X1TS)                          0.39       5.47 f
  U205/Y (AOI21X1TS)                       0.20       5.67 r
  U192/Y (OAI21X1TS)                       0.16       5.83 f
  U188/Y (AOI21X1TS)                       0.22       6.05 r
  U187/Y (OAI21X1TS)                       0.21       6.26 f
  U184/Y (AOI21X1TS)                       0.23       6.50 r
  U181/Y (OAI21X1TS)                       0.20       6.70 f
  U176/Y (AOI21X1TS)                       0.23       6.93 r
  U1106/Y (XOR2X1TS)                       0.27       7.20 f
  U1107/Y (NOR2BX1TS)                      0.28       7.48 f
  y_reg_23_/D (DFFQX1TS)                   0.00       7.48 f
  data arrival time                                   7.48

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_23_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.48
  -----------------------------------------------------------
  slack (MET)                                         2.20


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_21_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U241/Y (INVX2TS)                         0.12       1.56 r
  U980/Y (OAI22X1TS)                       0.13       1.69 f
  U998/S (ADDHXLTS)                        0.29       1.97 r
  U982/Y (NOR2X1TS)                        0.24       2.22 f
  U994/Y (OAI21X1TS)                       0.21       2.42 r
  U1000/Y (AOI21X1TS)                      0.17       2.59 f
  U1005/Y (OA21XLTS)                       0.46       3.05 f
  U1007/Y (OAI21X1TS)                      0.28       3.33 r
  U1011/Y (AOI21X1TS)                      0.21       3.54 f
  U74/Y (OAI21XLTS)                        0.37       3.92 r
  U1015/Y (AOI21X1TS)                      0.26       4.18 f
  U1020/Y (OAI21X1TS)                      0.24       4.42 r
  U310/Y (INVX1TS)                         0.15       4.57 f
  U1046/Y (OAI21X1TS)                      0.17       4.73 r
  U96/Y (XOR2X1TS)                         0.20       4.93 r
  U217/Y (NOR2X1TS)                        0.15       5.08 f
  U83/Y (OR2X1TS)                          0.39       5.47 f
  U205/Y (AOI21X1TS)                       0.20       5.67 r
  U192/Y (OAI21X1TS)                       0.16       5.83 f
  U188/Y (AOI21X1TS)                       0.22       6.05 r
  U187/Y (OAI21X1TS)                       0.21       6.26 f
  U184/Y (AOI21X1TS)                       0.23       6.50 r
  U121/Y (INVX1TS)                         0.14       6.64 f
  U175/Y (AOI21X1TS)                       0.17       6.81 r
  U1110/Y (XOR2X1TS)                       0.24       7.05 f
  U1111/Y (NOR2BX1TS)                      0.28       7.33 f
  y_reg_21_/D (DFFQX1TS)                   0.00       7.33 f
  data arrival time                                   7.33

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_21_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.33
  -----------------------------------------------------------
  slack (MET)                                         2.35


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_22_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U224/Y (AOI21X1TS)                       0.20       5.12 f
  U218/Y (OAI21X1TS)                       0.22       5.34 r
  U214/Y (AOI21X1TS)                       0.20       5.54 f
  U192/Y (OAI21X1TS)                       0.25       5.79 r
  U188/Y (AOI21X1TS)                       0.18       5.98 f
  U187/Y (OAI21X1TS)                       0.26       6.24 r
  U184/Y (AOI21X1TS)                       0.20       6.44 f
  U181/Y (OAI21X1TS)                       0.24       6.68 r
  U652/Y (XNOR2X1TS)                       0.28       6.96 f
  U1109/Y (NOR2BX1TS)                      0.28       7.24 f
  y_reg_22_/D (DFFQX1TS)                   0.00       7.24 f
  data arrival time                                   7.24

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_22_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         2.44


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_20_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U241/Y (INVX2TS)                         0.12       1.56 r
  U980/Y (OAI22X1TS)                       0.13       1.69 f
  U998/S (ADDHXLTS)                        0.29       1.97 r
  U982/Y (NOR2X1TS)                        0.24       2.22 f
  U994/Y (OAI21X1TS)                       0.21       2.42 r
  U1000/Y (AOI21X1TS)                      0.17       2.59 f
  U1005/Y (OA21XLTS)                       0.46       3.05 f
  U1007/Y (OAI21X1TS)                      0.28       3.33 r
  U1011/Y (AOI21X1TS)                      0.21       3.54 f
  U74/Y (OAI21XLTS)                        0.37       3.92 r
  U1015/Y (AOI21X1TS)                      0.26       4.18 f
  U1020/Y (OAI21X1TS)                      0.24       4.42 r
  U310/Y (INVX1TS)                         0.15       4.57 f
  U1046/Y (OAI21X1TS)                      0.17       4.73 r
  U96/Y (XOR2X1TS)                         0.20       4.93 r
  U217/Y (NOR2X1TS)                        0.15       5.08 f
  U83/Y (OR2X1TS)                          0.39       5.47 f
  U205/Y (AOI21X1TS)                       0.20       5.67 r
  U192/Y (OAI21X1TS)                       0.16       5.83 f
  U188/Y (AOI21X1TS)                       0.22       6.05 r
  U187/Y (OAI21X1TS)                       0.21       6.26 f
  U184/Y (AOI21X1TS)                       0.23       6.50 r
  U121/Y (INVX1TS)                         0.14       6.64 f
  U276/Y (XNOR2X1TS)                       0.21       6.85 f
  U1112/Y (NOR2BX1TS)                      0.28       7.13 f
  y_reg_20_/D (DFFQX1TS)                   0.00       7.13 f
  data arrival time                                   7.13

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_20_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.13
  -----------------------------------------------------------
  slack (MET)                                         2.55


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_19_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U224/Y (AOI21X1TS)                       0.20       5.12 f
  U218/Y (OAI21X1TS)                       0.22       5.34 r
  U214/Y (AOI21X1TS)                       0.20       5.54 f
  U192/Y (OAI21X1TS)                       0.25       5.79 r
  U188/Y (AOI21X1TS)                       0.18       5.98 f
  U187/Y (OAI21X1TS)                       0.26       6.24 r
  U89/Y (INVX2TS)                          0.14       6.38 f
  U180/Y (OAI21X1TS)                       0.16       6.54 r
  U277/Y (XNOR2X1TS)                       0.24       6.78 f
  U1113/Y (NOR2BX1TS)                      0.28       7.06 f
  y_reg_19_/D (DFFQX1TS)                   0.00       7.06 f
  data arrival time                                   7.06

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_19_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.06
  -----------------------------------------------------------
  slack (MET)                                         2.62


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U241/Y (INVX2TS)                         0.12       1.56 r
  U980/Y (OAI22X1TS)                       0.13       1.69 f
  U998/S (ADDHXLTS)                        0.29       1.97 r
  U982/Y (NOR2X1TS)                        0.24       2.22 f
  U994/Y (OAI21X1TS)                       0.21       2.42 r
  U1000/Y (AOI21X1TS)                      0.17       2.59 f
  U1005/Y (OA21XLTS)                       0.46       3.05 f
  U1007/Y (OAI21X1TS)                      0.28       3.33 r
  U1011/Y (AOI21X1TS)                      0.21       3.54 f
  U74/Y (OAI21XLTS)                        0.37       3.92 r
  U1015/Y (AOI21X1TS)                      0.26       4.18 f
  U1020/Y (OAI21X1TS)                      0.24       4.42 r
  U310/Y (INVX1TS)                         0.15       4.57 f
  U1046/Y (OAI21X1TS)                      0.17       4.73 r
  U96/Y (XOR2X1TS)                         0.20       4.93 r
  U217/Y (NOR2X1TS)                        0.15       5.08 f
  U83/Y (OR2X1TS)                          0.39       5.47 f
  U205/Y (AOI21X1TS)                       0.20       5.67 r
  U192/Y (OAI21X1TS)                       0.16       5.83 f
  U188/Y (AOI21X1TS)                       0.22       6.05 r
  U125/Y (INVX1TS)                         0.14       6.19 f
  U279/Y (AOI21X1TS)                       0.17       6.37 r
  U179/Y (XOR2X1TS)                        0.24       6.61 f
  U1117/Y (NOR2BX1TS)                      0.28       6.88 f
  y_reg_17_/D (DFFQX1TS)                   0.00       6.88 f
  data arrival time                                   6.88

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_17_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.88
  -----------------------------------------------------------
  slack (MET)                                         2.79


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_18_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U224/Y (AOI21X1TS)                       0.20       5.12 f
  U218/Y (OAI21X1TS)                       0.22       5.34 r
  U214/Y (AOI21X1TS)                       0.20       5.54 f
  U192/Y (OAI21X1TS)                       0.25       5.79 r
  U188/Y (AOI21X1TS)                       0.18       5.98 f
  U187/Y (OAI21X1TS)                       0.26       6.24 r
  U89/Y (INVX2TS)                          0.14       6.38 f
  U1114/Y (XOR2X1TS)                       0.21       6.59 f
  U1116/Y (NOR2BX1TS)                      0.28       6.87 f
  y_reg_18_/D (DFFQX1TS)                   0.00       6.87 f
  data arrival time                                   6.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_18_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.87
  -----------------------------------------------------------
  slack (MET)                                         2.81


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U241/Y (INVX2TS)                         0.12       1.56 r
  U980/Y (OAI22X1TS)                       0.13       1.69 f
  U998/S (ADDHXLTS)                        0.29       1.97 r
  U982/Y (NOR2X1TS)                        0.24       2.22 f
  U994/Y (OAI21X1TS)                       0.21       2.42 r
  U1000/Y (AOI21X1TS)                      0.17       2.59 f
  U1005/Y (OA21XLTS)                       0.46       3.05 f
  U1007/Y (OAI21X1TS)                      0.28       3.33 r
  U1011/Y (AOI21X1TS)                      0.21       3.54 f
  U74/Y (OAI21XLTS)                        0.37       3.92 r
  U1015/Y (AOI21X1TS)                      0.26       4.18 f
  U1020/Y (OAI21X1TS)                      0.24       4.42 r
  U310/Y (INVX1TS)                         0.15       4.57 f
  U1046/Y (OAI21X1TS)                      0.17       4.73 r
  U96/Y (XOR2X1TS)                         0.20       4.93 r
  U217/Y (NOR2X1TS)                        0.15       5.08 f
  U83/Y (OR2X1TS)                          0.39       5.47 f
  U205/Y (AOI21X1TS)                       0.20       5.67 r
  U192/Y (OAI21X1TS)                       0.16       5.83 f
  U188/Y (AOI21X1TS)                       0.22       6.05 r
  U125/Y (INVX1TS)                         0.14       6.19 f
  U280/Y (XNOR2X1TS)                       0.21       6.41 f
  U1118/Y (NOR2BX1TS)                      0.28       6.69 f
  y_reg_16_/D (DFFQX1TS)                   0.00       6.69 f
  data arrival time                                   6.69

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_16_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.69
  -----------------------------------------------------------
  slack (MET)                                         2.99


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U224/Y (AOI21X1TS)                       0.20       5.12 f
  U218/Y (OAI21X1TS)                       0.22       5.34 r
  U214/Y (AOI21X1TS)                       0.20       5.54 f
  U192/Y (OAI21X1TS)                       0.25       5.79 r
  U285/Y (XNOR2X1TS)                       0.27       6.06 f
  U1119/Y (NOR2BX1TS)                      0.28       6.34 f
  y_reg_15_/D (DFFQX1TS)                   0.00       6.34 f
  data arrival time                                   6.34

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_15_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.34
  -----------------------------------------------------------
  slack (MET)                                         3.34


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U241/Y (INVX2TS)                         0.12       1.56 r
  U980/Y (OAI22X1TS)                       0.13       1.69 f
  U998/S (ADDHXLTS)                        0.29       1.97 r
  U982/Y (NOR2X1TS)                        0.24       2.22 f
  U994/Y (OAI21X1TS)                       0.21       2.42 r
  U1000/Y (AOI21X1TS)                      0.17       2.59 f
  U1005/Y (OA21XLTS)                       0.46       3.05 f
  U1007/Y (OAI21X1TS)                      0.28       3.33 r
  U1011/Y (AOI21X1TS)                      0.21       3.54 f
  U74/Y (OAI21XLTS)                        0.37       3.92 r
  U1015/Y (AOI21X1TS)                      0.26       4.18 f
  U230/Y (INVX1TS)                         0.15       4.33 r
  U97/Y (XOR2X1TS)                         0.18       4.51 r
  U508/Y (NOR2X1TS)                        0.15       4.66 f
  U82/Y (NOR2XLTS)                         0.28       4.94 r
  U218/Y (OAI21X1TS)                       0.26       5.20 f
  U214/Y (AOI21X1TS)                       0.25       5.46 r
  U128/Y (INVX2TS)                         0.14       5.59 f
  U291/Y (AOI21X1TS)                       0.17       5.76 r
  U193/Y (XOR2X1TS)                        0.24       6.00 f
  U1121/Y (NOR2BX1TS)                      0.28       6.28 f
  y_reg_14_/D (DFFQX1TS)                   0.00       6.28 f
  data arrival time                                   6.28

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_14_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.28
  -----------------------------------------------------------
  slack (MET)                                         3.40


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U224/Y (AOI21X1TS)                       0.20       5.12 f
  U218/Y (OAI21X1TS)                       0.22       5.34 r
  U214/Y (AOI21X1TS)                       0.20       5.54 f
  U128/Y (INVX2TS)                         0.11       5.65 r
  U289/Y (XNOR2X1TS)                       0.21       5.86 f
  U1122/Y (NOR2BX1TS)                      0.28       6.14 f
  y_reg_13_/D (DFFQX1TS)                   0.00       6.14 f
  data arrival time                                   6.14

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_13_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.14
  -----------------------------------------------------------
  slack (MET)                                         3.54


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U224/Y (AOI21X1TS)                       0.20       5.12 f
  U218/Y (OAI21X1TS)                       0.22       5.34 r
  U651/Y (XNOR2X1TS)                       0.28       5.62 f
  U1123/Y (NOR2BX1TS)                      0.28       5.90 f
  y_reg_12_/D (DFFQX1TS)                   0.00       5.90 f
  data arrival time                                   5.90

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_12_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.90
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U135/Y (INVX1TS)                         0.15       5.07 f
  U221/Y (OAI21X1TS)                       0.16       5.23 r
  U300/Y (XNOR2X1TS)                       0.24       5.47 f
  U1128/Y (NOR2BX1TS)                      0.28       5.75 f
  y_reg_10_/D (DFFQX1TS)                   0.00       5.75 f
  data arrival time                                   5.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_10_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.75
  -----------------------------------------------------------
  slack (MET)                                         3.92


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U241/Y (INVX2TS)                         0.12       1.56 r
  U980/Y (OAI22X1TS)                       0.13       1.69 f
  U998/S (ADDHXLTS)                        0.29       1.97 r
  U982/Y (NOR2X1TS)                        0.24       2.22 f
  U994/Y (OAI21X1TS)                       0.21       2.42 r
  U1000/Y (AOI21X1TS)                      0.17       2.59 f
  U1005/Y (OA21XLTS)                       0.46       3.05 f
  U1007/Y (OAI21X1TS)                      0.28       3.33 r
  U1011/Y (AOI21X1TS)                      0.21       3.54 f
  U74/Y (OAI21XLTS)                        0.37       3.92 r
  U1015/Y (AOI21X1TS)                      0.26       4.18 f
  U230/Y (INVX1TS)                         0.15       4.33 r
  U97/Y (XOR2X1TS)                         0.18       4.51 r
  U508/Y (NOR2X1TS)                        0.15       4.66 f
  U82/Y (NOR2XLTS)                         0.28       4.94 r
  U222/Y (INVX1TS)                         0.18       5.12 f
  U1124/Y (NAND2X1TS)                      0.11       5.22 r
  U1125/Y (XOR2X1TS)                       0.22       5.44 f
  U1126/Y (NOR2BX1TS)                      0.28       5.72 f
  y_reg_11_/D (DFFQX1TS)                   0.00       5.72 f
  data arrival time                                   5.72

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_11_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.72
  -----------------------------------------------------------
  slack (MET)                                         3.95


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U225/Y (OAI21X1TS)                       0.21       4.92 r
  U135/Y (INVX1TS)                         0.15       5.07 f
  U1130/Y (XOR2X1TS)                       0.22       5.29 f
  U1131/Y (NOR2BX1TS)                      0.28       5.57 f
  y_reg_9_/D (DFFQX1TS)                    0.00       5.57 f
  data arrival time                                   5.57

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_9_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.57
  -----------------------------------------------------------
  slack (MET)                                         4.11


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U229/Y (INVX1TS)                         0.17       4.56 r
  U226/Y (AOI21X1TS)                       0.15       4.71 f
  U133/Y (XOR2XLTS)                        0.22       4.93 f
  U1132/Y (NOR2BX1TS)                      0.28       5.21 f
  y_reg_8_/D (DFFQX1TS)                    0.00       5.21 f
  data arrival time                                   5.21

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_8_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.21
  -----------------------------------------------------------
  slack (MET)                                         4.47


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/CON (AFHCONX2TS)                   0.40       4.40 f
  U1134/Y (XOR2X1TS)                       0.30       4.69 f
  U1135/Y (NOR2BX1TS)                      0.28       4.97 f
  y_reg_7_/D (DFFQX1TS)                    0.00       4.97 f
  data arrival time                                   4.97

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_7_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -4.97
  -----------------------------------------------------------
  slack (MET)                                         4.70


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/CO (AFHCINX2TS)                    0.34       3.99 r
  U1136/S (AFHCONX2TS)                     0.50       4.49 f
  U1137/Y (NOR2BX1TS)                      0.25       4.74 f
  y_reg_6_/D (DFFQX1TS)                    0.00       4.74 f
  data arrival time                                   4.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_6_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -4.74
  -----------------------------------------------------------
  slack (MET)                                         4.93


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U240/Y (INVX2TS)                         0.12       1.56 r
  U997/Y (OAI22X1TS)                       0.14       1.69 f
  U1002/S (CMPR32X2TS)                     0.52       2.22 f
  U635/Y (OR2X2TS)                         0.32       2.53 f
  U1053/Y (NAND2X1TS)                      0.10       2.64 r
  U234/Y (XOR2XLTS)                        0.22       2.85 f
  U326/Y (NOR2X1TS)                        0.34       3.20 r
  U1087/CON (AFHCONX2TS)                   0.45       3.65 f
  U1138/S (AFHCINX2TS)                     0.44       4.09 f
  U1139/Y (NOR2BX1TS)                      0.25       4.34 f
  y_reg_5_/D (DFFQX1TS)                    0.00       4.34 f
  data arrival time                                   4.34

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_5_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -4.34
  -----------------------------------------------------------
  slack (MET)                                         5.34


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U241/Y (INVX2TS)                         0.12       1.56 r
  U980/Y (OAI22X1TS)                       0.13       1.69 f
  U998/S (ADDHXLTS)                        0.31       2.00 f
  U982/Y (NOR2X1TS)                        0.28       2.28 r
  U1054/Y (INVX2TS)                        0.12       2.40 f
  U1055/Y (NAND2X1TS)                      0.09       2.50 r
  U631/Y (XNOR2X1TS)                       0.23       2.72 f
  U323/Y (NOR2X1TS)                        0.28       3.00 r
  U1140/CO (AFHCINX2TS)                    0.42       3.42 r
  U1087/S (AFHCONX2TS)                     0.38       3.80 f
  U1090/Y (NOR2BX1TS)                      0.25       4.05 f
  y_reg_4_/D (DFFQX1TS)                    0.00       4.05 f
  data arrival time                                   4.05

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_4_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -4.05
  -----------------------------------------------------------
  slack (MET)                                         5.63


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U522/Y (INVX2TS)                         0.25       1.10 f
  U479/Y (NAND2X1TS)                       0.19       1.29 r
  U485/Y (INVX2TS)                         0.15       1.44 f
  U241/Y (INVX2TS)                         0.12       1.56 r
  U980/Y (OAI22X1TS)                       0.13       1.69 f
  U998/S (ADDHXLTS)                        0.31       2.00 f
  U982/Y (NOR2X1TS)                        0.28       2.28 r
  U1054/Y (INVX2TS)                        0.12       2.40 f
  U1055/Y (NAND2X1TS)                      0.09       2.50 r
  U631/Y (XNOR2X1TS)                       0.23       2.72 f
  U323/Y (NOR2X1TS)                        0.28       3.00 r
  U1140/S (AFHCINX2TS)                     0.56       3.56 f
  U1141/Y (NOR2BX1TS)                      0.25       3.81 f
  y_reg_3_/D (DFFQX1TS)                    0.00       3.81 f
  data arrival time                                   3.81

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_3_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (MET)                                         5.87


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  X[1] (in)                                0.01       0.06 f
  U480/Y (CLKBUFX2TS)                      0.23       0.30 f
  U486/Y (INVX2TS)                         0.15       0.44 r
  U487/Y (INVX2TS)                         0.10       0.54 f
  U817/Y (XOR2X1TS)                        0.30       0.84 r
  U247/Y (CLKINVX2TS)                      0.32       1.17 f
  U381/Y (INVX2TS)                         0.14       1.30 r
  U359/Y (INVX2TS)                         0.07       1.37 f
  U985/Y (NOR2BX1TS)                       0.16       1.54 r
  U75/Y (OR2X1TS)                          0.24       1.77 r
  U1056/Y (NAND2X1TS)                      0.11       1.88 f
  U329/Y (XOR2XLTS)                        0.21       2.09 f
  U328/Y (NOR2X1TS)                        0.34       2.44 r
  U1142/S (AFHCONX2TS)                     0.53       2.97 f
  U1143/Y (NOR2BX1TS)                      0.25       3.22 f
  y_reg_2_/D (DFFQX1TS)                    0.00       3.22 f
  data arrival time                                   3.22

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_2_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (MET)                                         6.46


  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[1] (in)                                0.02       0.07 r
  U480/Y (CLKBUFX2TS)                      0.20       0.27 r
  U486/Y (INVX2TS)                         0.11       0.37 f
  U487/Y (INVX2TS)                         0.11       0.48 r
  U518/Y (NAND2X1TS)                       0.14       0.62 f
  U405/Y (INVX2TS)                         0.16       0.78 r
  U394/Y (INVX2TS)                         0.12       0.90 f
  U986/Y (OAI22X1TS)                       0.17       1.07 r
  U1057/Y (OR2X1TS)                        0.23       1.30 r
  U630/Y (NAND2X1TS)                       0.09       1.38 f
  U86/Y (NOR2XLTS)                         0.46       1.84 r
  U1144/S (AFHCINX2TS)                     0.67       2.52 f
  U1145/Y (NOR2BX1TS)                      0.25       2.77 f
  y_reg_1_/D (DFFQX1TS)                    0.00       2.77 f
  data arrival time                                   2.77

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_1_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -2.77
  -----------------------------------------------------------
  slack (MET)                                         6.91


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (MDFFHQX1TS)                 0.00       0.00 r
  y_reg_0_/Q (MDFFHQX1TS)                  0.36       0.36 f
  U552/Y (INVX2TS)                         0.14       0.50 r
  U551/Y (BUFX20TS)                        0.63       1.13 r
  U1061/Y (NAND2X1TS)                      0.46       1.59 f
  U1085/Y (NAND2X1TS)                      0.18       1.77 r
  y_reg_0_/D0 (MDFFHQX1TS)                 0.00       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_0_/CK (MDFFHQX1TS)                 0.00      10.00 r
  library setup time                      -0.39       9.61
  data required time                                  9.61
  -----------------------------------------------------------
  data required time                                  9.61
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         7.84


  Startpoint: y_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_10_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_10_/Q (DFFQX1TS)                   0.77       0.77 r
  U619/Y (BUFX20TS)                        0.72       1.49 r
  y[10] (out)                              0.00       1.49 r
  data arrival time                                   1.49

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         8.46


  Startpoint: y_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_8_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_8_/Q (DFFQX1TS)                    0.77       0.77 r
  U623/Y (BUFX20TS)                        0.72       1.49 r
  y[8] (out)                               0.00       1.49 r
  data arrival time                                   1.49

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         8.46


  Startpoint: y_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_13_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_13_/Q (DFFQX1TS)                   0.77       0.77 r
  U584/Y (BUFX20TS)                        0.72       1.48 r
  y[13] (out)                              0.00       1.48 r
  data arrival time                                   1.48

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         8.47


  Startpoint: y_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_7_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_7_/Q (DFFQX1TS)                    0.77       0.77 r
  U588/Y (BUFX20TS)                        0.72       1.48 r
  y[7] (out)                               0.00       1.48 r
  data arrival time                                   1.48

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         8.47


  Startpoint: y_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_5_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_5_/Q (DFFQX1TS)                    0.76       0.76 r
  U550/Y (BUFX20TS)                        0.71       1.48 r
  y[5] (out)                               0.00       1.48 r
  data arrival time                                   1.48

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         8.47


  Startpoint: y_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_11_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_11_/Q (DFFQX1TS)                   0.74       0.74 r
  U617/Y (BUFX20TS)                        0.70       1.44 r
  y[11] (out)                              0.00       1.44 r
  data arrival time                                   1.44

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (MET)                                         8.51


  Startpoint: y_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_31_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_31_/Q (DFFQX1TS)                   0.72       0.72 r
  U557/Y (BUFX20TS)                        0.70       1.42 r
  y[31] (out)                              0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: y_reg_29_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_29_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_29_/Q (DFFQX1TS)                   0.72       0.72 r
  U561/Y (BUFX20TS)                        0.69       1.41 r
  y[29] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_27_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_27_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_27_/Q (DFFQX1TS)                   0.72       0.72 r
  U602/Y (BUFX20TS)                        0.69       1.41 r
  y[27] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_25_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_25_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_25_/Q (DFFQX1TS)                   0.72       0.72 r
  U605/Y (BUFX20TS)                        0.69       1.41 r
  y[25] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_23_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_23_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_23_/Q (DFFQX1TS)                   0.72       0.72 r
  U608/Y (BUFX20TS)                        0.69       1.41 r
  y[23] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_19_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_19_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_19_/Q (DFFQX1TS)                   0.72       0.72 r
  U614/Y (BUFX20TS)                        0.69       1.41 r
  y[19] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_18_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_18_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_18_/Q (DFFQX1TS)                   0.72       0.72 r
  U611/Y (BUFX20TS)                        0.69       1.41 r
  y[18] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_9_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_9_/Q (DFFQX1TS)                    0.72       0.72 r
  U621/Y (BUFX20TS)                        0.69       1.41 r
  y[9] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_28_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_28_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_28_/Q (DFFQX1TS)                   0.72       0.72 r
  U598/Y (BUFX20TS)                        0.69       1.41 r
  y[28] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_26_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_26_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_26_/Q (DFFQX1TS)                   0.72       0.72 r
  U600/Y (BUFX20TS)                        0.69       1.41 r
  y[26] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_24_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_24_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_24_/Q (DFFQX1TS)                   0.72       0.72 r
  U590/Y (BUFX20TS)                        0.69       1.41 r
  y[24] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_22_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_22_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_22_/Q (DFFQX1TS)                   0.72       0.72 r
  U576/Y (BUFX20TS)                        0.69       1.41 r
  y[22] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_21_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_21_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_21_/Q (DFFQX1TS)                   0.72       0.72 r
  U592/Y (BUFX20TS)                        0.69       1.41 r
  y[21] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_20_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_20_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_20_/Q (DFFQX1TS)                   0.72       0.72 r
  U578/Y (BUFX20TS)                        0.69       1.41 r
  y[20] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_17_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_17_/Q (DFFQX1TS)                   0.72       0.72 r
  U594/Y (BUFX20TS)                        0.69       1.41 r
  y[17] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_16_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_16_/Q (DFFQX1TS)                   0.72       0.72 r
  U580/Y (BUFX20TS)                        0.69       1.41 r
  y[16] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_15_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_15_/Q (DFFQX1TS)                   0.72       0.72 r
  U582/Y (BUFX20TS)                        0.69       1.41 r
  y[15] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_12_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_12_/Q (DFFQX1TS)                   0.72       0.72 r
  U586/Y (BUFX20TS)                        0.69       1.41 r
  y[12] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_6_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_6_/Q (DFFQX1TS)                    0.72       0.72 r
  U563/Y (BUFX20TS)                        0.69       1.41 r
  y[6] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_4_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_4_/Q (DFFQX1TS)                    0.72       0.72 r
  U556/Y (BUFX20TS)                        0.69       1.41 r
  y[4] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_2_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_2_/Q (DFFQX1TS)                    0.72       0.72 r
  U555/Y (BUFX20TS)                        0.69       1.41 r
  y[2] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_3_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_3_/Q (DFFQX1TS)                    0.72       0.72 r
  U554/Y (BUFX20TS)                        0.69       1.41 r
  y[3] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_1_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_1_/Q (DFFQX1TS)                    0.72       0.72 r
  U553/Y (BUFX20TS)                        0.69       1.41 r
  y[1] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_33_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[33] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_33_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_33_/Q (DFFQX1TS)                   0.72       0.72 r
  U558/Y (BUFX20TS)                        0.69       1.41 r
  y[33] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_34_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[34] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_34_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_34_/Q (DFFQX1TS)                   0.72       0.72 r
  U559/Y (BUFX20TS)                        0.69       1.41 r
  y[34] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_14_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_14_/Q (DFFQX1TS)                   0.72       0.72 r
  U596/Y (BUFX20TS)                        0.69       1.41 r
  y[14] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (MDFFHQX1TS)                 0.00       0.00 r
  y_reg_0_/Q (MDFFHQX1TS)                  0.36       0.36 f
  U552/Y (INVX2TS)                         0.14       0.50 r
  U551/Y (BUFX20TS)                        0.63       1.13 r
  y[0] (out)                               0.00       1.13 r
  data arrival time                                   1.13

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         8.82


  Startpoint: y_reg_36_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[36] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_36_/CK (MDFFHQX1TS)                0.00       0.00 r
  y_reg_36_/Q (MDFFHQX1TS)                 0.44       0.44 r
  U564/Y (BUFX20TS)                        0.67       1.11 r
  y[36] (out)                              0.00       1.11 r
  data arrival time                                   1.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.11
  -----------------------------------------------------------
  slack (MET)                                         8.84


  Startpoint: y_reg_32_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[32] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_32_/CK (MDFFHQX2TS)                0.00       0.00 r
  y_reg_32_/Q (MDFFHQX2TS)                 0.37       0.37 r
  U574/Y (BUFX20TS)                        0.63       1.00 r
  y[32] (out)                              0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         8.95


  Startpoint: y_reg_30_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_30_/CK (MDFFHQX2TS)                0.00       0.00 r
  y_reg_30_/Q (MDFFHQX2TS)                 0.35       0.35 r
  U572/Y (BUFX20TS)                        0.63       0.97 r
  y[30] (out)                              0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         8.98


  Startpoint: y_reg_37_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[37] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_37_/CK (MDFFHQX2TS)                0.00       0.00 r
  y_reg_37_/Q (MDFFHQX2TS)                 0.35       0.35 r
  U570/Y (BUFX20TS)                        0.62       0.97 r
  y[37] (out)                              0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         8.98


  Startpoint: y_reg_35_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[35] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_35_/CK (MDFFHQX2TS)                0.00       0.00 r
  y_reg_35_/Q (MDFFHQX2TS)                 0.35       0.35 r
  U568/Y (BUFX20TS)                        0.62       0.97 r
  y[35] (out)                              0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         8.98


  Startpoint: y_reg_38_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[38] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_38_/CK (MDFFHQX2TS)                0.00       0.00 r
  y_reg_38_/Q (MDFFHQX2TS)                 0.35       0.35 r
  U566/Y (BUFX20TS)                        0.62       0.97 r
  y[38] (out)                              0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         8.98


  Startpoint: R (input port clocked by clk)
  Endpoint: y_reg_32_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  R (in)                                   0.04       0.09 f
  U1091/Y (CLKBUFX2TS)                     0.24       0.33 f
  U1093/Y (CLKBUFX2TS)                     0.28       0.60 f
  y_reg_32_/S0 (MDFFHQX2TS)                0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_32_/CK (MDFFHQX2TS)                0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         9.05


  Startpoint: R (input port clocked by clk)
  Endpoint: y_reg_30_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  R (in)                                   0.04       0.09 f
  U1091/Y (CLKBUFX2TS)                     0.24       0.33 f
  U1092/Y (CLKBUFX2TS)                     0.28       0.60 f
  y_reg_30_/S0 (MDFFHQX2TS)                0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_30_/CK (MDFFHQX2TS)                0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         9.05


  Startpoint: R (input port clocked by clk)
  Endpoint: y_reg_37_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  R (in)                                   0.04       0.09 f
  U1086/Y (CLKBUFX2TS)                     0.24       0.33 f
  U1088/Y (CLKBUFX2TS)                     0.27       0.60 f
  y_reg_37_/S0 (MDFFHQX2TS)                0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_37_/CK (MDFFHQX2TS)                0.00      10.00 r
  library setup time                      -0.34       9.66
  data required time                                  9.66
  -----------------------------------------------------------
  data required time                                  9.66
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         9.06


  Startpoint: R (input port clocked by clk)
  Endpoint: y_reg_36_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.05       0.10 r
  U1086/Y (CLKBUFX2TS)                     0.22       0.32 r
  y_reg_36_/S0 (MDFFHQX1TS)                0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_36_/CK (MDFFHQX1TS)                0.00      10.00 r
  library setup time                      -0.51       9.49
  data required time                                  9.49
  -----------------------------------------------------------
  data required time                                  9.49
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         9.17


  Startpoint: R (input port clocked by clk)
  Endpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.05       0.10 r
  U1086/Y (CLKBUFX2TS)                     0.22       0.32 r
  y_reg_0_/S0 (MDFFHQX1TS)                 0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_0_/CK (MDFFHQX1TS)                 0.00      10.00 r
  library setup time                      -0.51       9.49
  data required time                                  9.49
  -----------------------------------------------------------
  data required time                                  9.49
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         9.17


  Startpoint: R (input port clocked by clk)
  Endpoint: y_reg_35_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.05       0.10 r
  U1091/Y (CLKBUFX2TS)                     0.21       0.32 r
  y_reg_35_/S0 (MDFFHQX2TS)                0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_35_/CK (MDFFHQX2TS)                0.00      10.00 r
  library setup time                      -0.37       9.63
  data required time                                  9.63
  -----------------------------------------------------------
  data required time                                  9.63
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         9.32


  Startpoint: R (input port clocked by clk)
  Endpoint: y_reg_38_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.05       0.10 r
  U653/Y (CLKBUFX2TS)                      0.21       0.32 r
  y_reg_38_/S0 (MDFFHQX2TS)                0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_38_/CK (MDFFHQX2TS)                0.00      10.00 r
  library setup time                      -0.37       9.63
  data required time                                  9.63
  -----------------------------------------------------------
  data required time                                  9.63
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         9.32


1
