/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_20z;
  reg [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [17:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [30:0] celloutsig_1_3z;
  wire [33:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z[0] & celloutsig_1_0z[0]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[16] & in_data[146]);
  assign celloutsig_1_7z = ~(in_data[109] & in_data[170]);
  assign celloutsig_1_8z = ~(celloutsig_1_2z & celloutsig_1_4z[9]);
  assign celloutsig_0_4z = ~(in_data[45] & celloutsig_0_1z);
  assign celloutsig_1_17z = ~(celloutsig_1_15z[1] & celloutsig_1_15z[2]);
  assign celloutsig_1_18z = ~(celloutsig_1_17z & celloutsig_1_0z[0]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z & celloutsig_0_5z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_1z & celloutsig_0_10z[1]);
  assign celloutsig_0_13z = ~(celloutsig_0_3z & celloutsig_0_1z);
  assign celloutsig_0_14z = ~(celloutsig_0_1z & celloutsig_0_6z);
  assign celloutsig_0_16z = ~(celloutsig_0_11z[1] & celloutsig_0_15z);
  assign celloutsig_0_0z = in_data[50:48] < in_data[44:42];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } < { in_data[85], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[54:48] < { in_data[28:24], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_11z[9:1] < { celloutsig_0_7z[2:0], celloutsig_0_10z };
  assign celloutsig_0_18z = { in_data[16:1], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_13z } < { celloutsig_0_9z[15:5], celloutsig_0_17z };
  assign celloutsig_0_2z = { in_data[19], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } < { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_23z = { in_data[57:55], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_7z } < { celloutsig_0_17z[4:1], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_30z = { celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_2z } < { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_31z = in_data[40:38] < { in_data[0], celloutsig_0_3z, celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[133:129] % { 1'h1, in_data[131:128] };
  assign celloutsig_1_1z = in_data[154:147] % { 1'h1, in_data[154:153], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[134:111], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, in_data[185:175], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_3z[22:2], celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[161:145], celloutsig_1_1z, celloutsig_1_1z[7:1], in_data[96] };
  assign celloutsig_1_5z = { celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, celloutsig_1_4z[20:13], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_3z[27:26], celloutsig_1_0z } % { 1'h1, celloutsig_1_3z[24:22], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_4z[26:23], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[5:1], in_data[96] };
  assign celloutsig_1_11z = celloutsig_1_0z[3:1] % { 1'h1, celloutsig_1_3z[19:18] };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_9z } % { 1'h1, celloutsig_1_5z[12:6], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_15z = { celloutsig_1_3z[25:14], celloutsig_1_7z, celloutsig_1_0z } % { 1'h1, celloutsig_1_10z[5:0], celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_3z[26:7], celloutsig_1_7z } % { 1'h1, celloutsig_1_3z[25:6] };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_5z[2:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, in_data[59:56] };
  assign celloutsig_0_8z = in_data[36:29] % { 1'h1, in_data[67:66], celloutsig_0_7z };
  assign celloutsig_0_9z = in_data[94:78] % { 1'h1, in_data[83:70], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_1z } % { 1'h1, celloutsig_0_7z };
  assign celloutsig_0_11z = { in_data[12:4], celloutsig_0_0z } % { 1'h1, celloutsig_0_8z[6:0], celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (clkin_data[0]) celloutsig_0_17z = 9'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_17z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_16z };
  always_latch
    if (clkin_data[0]) celloutsig_0_20z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_20z = { in_data[7:6], celloutsig_0_14z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_22z = 7'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_22z = { celloutsig_0_9z[5:0], celloutsig_0_0z };
  assign { out_data[128], out_data[116:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
