#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Sep 18 18:29:46 2019
# Process ID: 24024
# Current directory: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12196 C:\Users\KANG Jian\Desktop\PAM4-RGB-FPGA\prj\PAM4_RGB_EQ\PAM4_RGB_EQ.xpr
# Log file: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/vivado.log
# Journal file: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'V:/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'v:/vivado/Arm_ipi_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 794.145 ; gain = 181.613
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen_ook.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Wed Sep 18 19:45:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Wed Sep 18 19:53:24 2019] Launched synth_1...
Run output will be captured here: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Wed Sep 18 20:46:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Sep 18 20:47:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1830.742 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1830.742 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1830.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2038.512 ; gain = 1002.746
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -jobs 16
[Wed Sep 18 22:19:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.runs/synth_1/runme.log
[Wed Sep 18 22:19:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 2445.117 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 2445.117 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2445.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/top_io_cons.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/top_io_cons.xdc]
Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/time_cons.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/time_cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2445.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs impl_1 -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 18 22:28:25 2019] Launched synth_1...
Run output will be captured here: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.runs/synth_1/runme.log
[Wed Sep 18 22:28:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2445.117 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2445.117 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2445.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/top_io_cons.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/top_io_cons.xdc]
Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/time_cons.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/time_cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2445.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2469.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v:9]
	Parameter CLOCK_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [E:/xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [E:/xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:10]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
	Parameter CLK_PERIOD bound to: 5 - type: integer 
	Parameter CNT_BIT_NUM bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:12]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
	Parameter CLK_PERIOD bound to: 5 - type: integer 
	Parameter CNT_BIT_NUM bound to: 22 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:88]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:12]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:474]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'control' (3#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/control.v:10]
INFO: [Synth 8-6157] synthesizing module 'debounce__parameterized0' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:12]
	Parameter CLK_PERIOD bound to: 50 - type: integer 
	Parameter CNT_BIT_NUM bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce__parameterized0' (3#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/debounce.v:12]
INFO: [Synth 8-6157] synthesizing module 'divider_even' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:9]
	Parameter N bound to: 20 - type: integer 
	Parameter WD bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider_even' (4#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:9]
INFO: [Synth 8-6157] synthesizing module 'reset_gen' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v:9]
	Parameter WAIT_GEN_CLK_STABLE bound to: 0 - type: integer 
	Parameter SLOW_RESET_GEN bound to: 1 - type: integer 
	Parameter GEN_CLK_STABLE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reset_gen' (5#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v:9]
INFO: [Synth 8-6157] synthesizing module 'data_gen' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v:10]
	Parameter INV_PATTERN bound to: 0 - type: integer 
	Parameter POLY_LENGHT bound to: 7 - type: integer 
	Parameter POLY_TAP bound to: 1 - type: integer 
	Parameter HEAD_LENGTH bound to: 10 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND_HEAD bound to: 1 - type: integer 
	Parameter SEND_PRBS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PRBS_ANY' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v:109]
	Parameter CHK_MODE bound to: 0 - type: integer 
	Parameter INV_PATTERN bound to: 0 - type: integer 
	Parameter POLY_LENGHT bound to: 7 - type: integer 
	Parameter POLY_TAP bound to: 1 - type: integer 
	Parameter NBITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PRBS_ANY' (6#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v:109]
INFO: [Synth 8-6155] done synthesizing module 'data_gen' (7#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v:10]
INFO: [Synth 8-6157] synthesizing module 'encoder' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v:9]
INFO: [Synth 8-226] default block is never used [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v:24]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (8#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v:9]
INFO: [Synth 8-6157] synthesizing module 'data_gen_ook' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen_ook.v:10]
	Parameter INV_PATTERN bound to: 0 - type: integer 
	Parameter POLY_LENGHT bound to: 7 - type: integer 
	Parameter POLY_TAP bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND_HEAD bound to: 1 - type: integer 
	Parameter SEND_PRBS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PRBS_ANY__parameterized0' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v:109]
	Parameter CHK_MODE bound to: 0 - type: integer 
	Parameter INV_PATTERN bound to: 0 - type: integer 
	Parameter POLY_LENGHT bound to: 7 - type: integer 
	Parameter POLY_TAP bound to: 1 - type: integer 
	Parameter NBITS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PRBS_ANY__parameterized0' (8#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v:109]
INFO: [Synth 8-6155] done synthesizing module 'data_gen_ook' (9#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen_ook.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_det' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v:9]
INFO: [Synth 8-6155] done synthesizing module 'edge_det' (10#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v:9]
INFO: [Synth 8-6157] synthesizing module 'eq_delay' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v:9]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RISE_DELAY bound to: 1 - type: integer 
	Parameter HIGH_PERIOD bound to: 2 - type: integer 
	Parameter FALL_DELAY bound to: 3 - type: integer 
	Parameter LOW_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eq_delay' (11#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v:9]
INFO: [Synth 8-6157] synthesizing module 'init_delay' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:9]
	Parameter INITIALISE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [E:/xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (12#1) [E:/xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'init_delay' (13#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:9]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [E:/xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (14#1) [E:/xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2469.594 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2469.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2469.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/top_io_cons.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/top_io_cons.xdc]
Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/time_cons.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/time_cons.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2590.859 ; gain = 121.266
41 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2590.859 ; gain = 121.266
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/top_io_cons.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/top_io_cons.xdc]
Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/time_cons.xdc]
Finished Parsing XDC File [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/cons/time_cons.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -jobs 16
[Wed Sep 18 22:38:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.runs/synth_1/runme.log
[Wed Sep 18 22:38:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Sep 18 22:42:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.runs/impl_1/runme.log
close_design
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 22:56:24 2019...
