# RISC-V-systemverilog
# An assignment I did as a part of the CS Course "Computer Organisation and Networks (CON)" at TU Graz. 
# Would like to fully finish all tasks.
# More info will be added soon...
