http://scholar.google.com/scholar?q=40th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO-40+2007%29%2C+1-5+December+2007%2C+Chicago%2C+Illinois%2C+USA
http://scholar.google.com/scholar?q=Optimizing+NUCA+Organizations+and+Wiring+Alternatives+for+Large+Caches+with+CACTI+6.0.
http://scholar.google.com/scholar?q=Process+Variation+Tolerant+3T1D-Based+Cache+Architectures.
http://scholar.google.com/scholar?q=Mitigating+Parameter+Variation+with+Dynamic+Fine-Grain+Body+Biasing.
http://scholar.google.com/scholar?q=Optimal+versus+Heuristic+Global+Code+Scheduling.
http://scholar.google.com/scholar?q=Global+Multi-Threaded+Instruction+Scheduling.
http://scholar.google.com/scholar?q=Revisiting+the+Sequential+Programming+Model+for+Multi-Core.
http://scholar.google.com/scholar?q=Penelope%3A+The+NBTI-Aware+Processor.
http://scholar.google.com/scholar?q=Software-Based+Online+Detection+of+Hardware+Defects+Mechanisms%2C+Architectural+Support%2C+and+Evaluation.
http://scholar.google.com/scholar?q=Self-calibrating+Online+Wearout+Detection.
http://scholar.google.com/scholar?q=Implementing+Signatures+for+Transactional+Memory.
http://scholar.google.com/scholar?q=Smart+Refresh%3A+An+Enhanced+Memory+Controller+Design+for+Reducing+Energy+in+Conventional+and+3D+Die-Stacked+DRAMs.
http://scholar.google.com/scholar?q=Stall-Time+Fair+Memory+Access+Scheduling+for+Chip+Multiprocessors.
http://scholar.google.com/scholar?q=Impact+of+Cache+Coherence+Protocols+on+the+Processing+of+Network+Traffic.
http://scholar.google.com/scholar?q=Flattened+Butterfly+Topology+for+On-Chip+Networks.
http://scholar.google.com/scholar?q=Using+Address+Independent+Seed+Encryption+and+Bonsai+Merkle+Trees+to+Make+Secure+Processors+OS-+and+Performance-Friendly.
http://scholar.google.com/scholar?q=Multi-bit+Error+Tolerant+Caches+Using+Two-Dimensional+Error+Coding.
http://scholar.google.com/scholar?q=Argus%3A+Low-Cost%2C+Comprehensive+Error+Detection+in+Simple+Cores.
http://scholar.google.com/scholar?q=Leveraging+3D+Technology+for+Improved+Reliability.
http://scholar.google.com/scholar?q=Effective+Optimistic-Checker+Tandem+Core+Design+through+Architectural+Pruning.
http://scholar.google.com/scholar?q=FPGA-Accelerated+Simulation+Technologies+%28FAST%29%3A+Fast%2C+Full-System%2C+Cycle-Accurate+Simulators.
http://scholar.google.com/scholar?q=Microarchitectural+Design+Space+Exploration+Using+an+Architecture-Centric+Approach.
http://scholar.google.com/scholar?q=Informed+Microarchitecture+Design+Space+Exploration+Using+Workload+Dynamics.
http://scholar.google.com/scholar?q=Time+Interpolation%3A+So+Many+Metrics%2C+So+Few+Registers.
http://scholar.google.com/scholar?q=Low-Cost+Epoch-Based+Correlation+Prefetching+for+Commercial+Applications.
http://scholar.google.com/scholar?q=A+Framework+for+Coarse-Grain+Optimizations+in+the+On-Chip+Memory+Hierarchy.
http://scholar.google.com/scholar?q=Uncorq%3A+Unconstrained+Snoop+Request+Delivery+in+Embedded-Ring+Multiprocessors.
http://scholar.google.com/scholar?q=A+Framework+for+Providing+Quality+of+Service+in+Chip+Multi-Processors.
http://scholar.google.com/scholar?q=A+Practical+Approach+to+Exploiting+Coarse-Grained+Pipeline+Parallelism+in+C+Programs.
http://scholar.google.com/scholar?q=Data+Access+Partitioning+for+Fine-grain+Parallelism+on+Multicore+Architectures.
http://scholar.google.com/scholar?q=Composable+Lightweight+Processors.
http://scholar.google.com/scholar?q=The+Art+of+Deception%3A+Adaptive+Precision+Reduction+for+Area+Efficient+Physics+Acceleration.
http://scholar.google.com/scholar?q=Dynamic+Warp+Formation+and+Scheduling+for+Efficient+GPU+Control+Flow.
http://scholar.google.com/scholar?q=Scavenger%3A+A+New+Last+Level+Cache+Architecture+with+Global+Block+Priority.
http://scholar.google.com/scholar?q=Guaranteeing+Hits+to+Improve+the+Efficiency+of+a+Small+Instruction+Cache.
http://scholar.google.com/scholar?q=Emulating+Optimal+Replacement+with+a+Shepherd+Cache.
