#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 26 00:12:24 2022
# Process ID: 21468
# Current directory: /home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/synth_pipe3
# Command line: vivado -log cksum.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cksum.tcl
# Log file: /home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/synth_pipe3/cksum.vds
# Journal file: /home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/synth_pipe3/vivado.jou
# Running On: amd, OS: Linux, CPU Frequency: 2807.998 MHz, CPU Physical cores: 4, Host memory: 16778 MB
#-----------------------------------------------------------
source cksum.tcl -notrace
Command: synth_design -top cksum -part xcku040-ffva1156-2-e -verilog_define PIPELINED3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21505
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'SysClk', assumed default net type 'wire' [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.srcs/sources_1/imports/support/cksum.v:102]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2699.355 ; gain = 375.770 ; free physical = 9341 ; free virtual = 13533
Synthesis current peak Physical Memory [PSS] (MB): peak = 2109.469; parent = 1898.632; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3724.461; parent = 2699.359; children = 1025.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cksum' [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.srcs/sources_1/imports/support/cksum.v:14]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/synth_pipe3/.Xil/Vivado-21468-amd/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/synth_pipe3/.Xil/Vivado-21468-amd/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cksum' (0#1) [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.srcs/sources_1/imports/support/cksum.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2768.324 ; gain = 444.738 ; free physical = 9428 ; free virtual = 13621
Synthesis current peak Physical Memory [PSS] (MB): peak = 2109.469; parent = 1898.632; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3793.430; parent = 2768.328; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2786.137 ; gain = 462.551 ; free physical = 9427 ; free virtual = 13620
Synthesis current peak Physical Memory [PSS] (MB): peak = 2109.469; parent = 1898.632; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3811.242; parent = 2786.141; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.137 ; gain = 462.551 ; free physical = 9427 ; free virtual = 13620
Synthesis current peak Physical Memory [PSS] (MB): peak = 2109.469; parent = 1898.632; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3811.242; parent = 2786.141; children = 1025.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2786.137 ; gain = 0.000 ; free physical = 9423 ; free virtual = 13615
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'clk_gen_inst'
Finished Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'clk_gen_inst'
Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.srcs/constrs_1/imports/support/cksum.xdc]
WARNING: [Constraints 18-619] A clock with name 'SysClk_in' already exists, overwriting the previous clock with the same name. [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.srcs/constrs_1/imports/support/cksum.xdc:1]
Finished Parsing XDC File [/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.srcs/constrs_1/imports/support/cksum.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.840 ; gain = 0.000 ; free physical = 9371 ; free virtual = 13563
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.840 ; gain = 0.000 ; free physical = 9371 ; free virtual = 13563
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2918.840 ; gain = 595.254 ; free physical = 9405 ; free virtual = 13597
Synthesis current peak Physical Memory [PSS] (MB): peak = 2135.514; parent = 1925.558; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3943.945; parent = 2918.844; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2918.840 ; gain = 595.254 ; free physical = 9405 ; free virtual = 13597
Synthesis current peak Physical Memory [PSS] (MB): peak = 2135.514; parent = 1925.558; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3943.945; parent = 2918.844; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SysClk_in. (constraint file  /home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SysClk_in. (constraint file  /home/amd/training/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clk_gen_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2918.840 ; gain = 595.254 ; free physical = 9405 ; free virtual = 13597
Synthesis current peak Physical Memory [PSS] (MB): peak = 2135.514; parent = 1925.558; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3943.945; parent = 2918.844; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2918.840 ; gain = 595.254 ; free physical = 9397 ; free virtual = 13590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2135.514; parent = 1925.558; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3943.945; parent = 2918.844; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 13    
	   3 Input   16 Bit       Adders := 9     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2918.840 ; gain = 595.254 ; free physical = 9369 ; free virtual = 13566
Synthesis current peak Physical Memory [PSS] (MB): peak = 2135.514; parent = 1925.558; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3943.945; parent = 2918.844; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'SysClk_in'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2929.441 ; gain = 605.855 ; free physical = 9143 ; free virtual = 13340
Synthesis current peak Physical Memory [PSS] (MB): peak = 2320.014; parent = 2110.282; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3954.547; parent = 2929.445; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2929.441 ; gain = 605.855 ; free physical = 9133 ; free virtual = 13330
Synthesis current peak Physical Memory [PSS] (MB): peak = 2321.311; parent = 2111.579; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3954.547; parent = 2929.445; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2929.441 ; gain = 605.855 ; free physical = 9126 ; free virtual = 13323
Synthesis current peak Physical Memory [PSS] (MB): peak = 2322.584; parent = 2112.853; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3954.547; parent = 2929.445; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2932.410 ; gain = 608.824 ; free physical = 9118 ; free virtual = 13315
Synthesis current peak Physical Memory [PSS] (MB): peak = 2322.584; parent = 2112.853; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3957.516; parent = 2932.414; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2932.410 ; gain = 608.824 ; free physical = 9118 ; free virtual = 13315
Synthesis current peak Physical Memory [PSS] (MB): peak = 2322.584; parent = 2112.853; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3957.516; parent = 2932.414; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2932.410 ; gain = 608.824 ; free physical = 9118 ; free virtual = 13315
Synthesis current peak Physical Memory [PSS] (MB): peak = 2322.584; parent = 2112.853; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3957.516; parent = 2932.414; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2932.410 ; gain = 608.824 ; free physical = 9118 ; free virtual = 13315
Synthesis current peak Physical Memory [PSS] (MB): peak = 2322.584; parent = 2112.853; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3957.516; parent = 2932.414; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2932.410 ; gain = 608.824 ; free physical = 9123 ; free virtual = 13320
Synthesis current peak Physical Memory [PSS] (MB): peak = 2322.584; parent = 2112.853; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3957.516; parent = 2932.414; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2932.410 ; gain = 608.824 ; free physical = 9123 ; free virtual = 13320
Synthesis current peak Physical Memory [PSS] (MB): peak = 2322.584; parent = 2112.853; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3957.516; parent = 2932.414; children = 1025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cksum       | cksum_valid_reg | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_gen       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_gen |     1|
|2     |CARRY8  |    66|
|3     |LUT2    |   378|
|4     |LUT3    |   144|
|5     |LUT4    |     1|
|6     |LUT6    |     1|
|7     |SRL16E  |     1|
|8     |FDRE    |   421|
|9     |IBUF    |   137|
|10    |OBUF    |    17|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2932.410 ; gain = 608.824 ; free physical = 9123 ; free virtual = 13320
Synthesis current peak Physical Memory [PSS] (MB): peak = 2322.584; parent = 2112.853; children = 210.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3957.516; parent = 2932.414; children = 1025.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2932.410 ; gain = 476.121 ; free physical = 9145 ; free virtual = 13342
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2932.418 ; gain = 608.824 ; free physical = 9145 ; free virtual = 13342
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2942.316 ; gain = 0.000 ; free physical = 9252 ; free virtual = 13449
INFO: [Netlist 29-17] Analyzing 203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cksum' is not ideal for floorplanning, since the cellview 'cksum' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.129 ; gain = 0.000 ; free physical = 9213 ; free virtual = 13410
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 137 instances

Synth Design complete, checksum: 1e00f53a
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2963.129 ; gain = 1196.344 ; free physical = 9413 ; free virtual = 13610
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Pipelining/lab/KCU105/cksum/cksum.runs/synth_pipe3/cksum.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cksum_utilization_synth.rpt -pb cksum_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 26 00:13:03 2022...
