<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>AVR32 UC3 - Power Manager Driver Example 2: pm_example2.c Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>pm_example2.c</h1><a href="a00017.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*This file has been prepared for Doxygen automatic documentation generation.*/</span>
<a name="l00080"></a>00080 <span class="preprocessor">#include "gpio.h"</span>
<a name="l00081"></a>00081 <span class="preprocessor">#include "flashc.h"</span>
<a name="l00082"></a>00082 <span class="preprocessor">#include "<a class="code" href="a00016.html">pm.h</a>"</span>
<a name="l00083"></a>00083 <span class="preprocessor">#include "board.h"</span>
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="preprocessor">#if BOARD == EVK1100</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#  define EXAMPLE_GCLK_ID             0</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#  define EXAMPLE_GCLK_PIN            AVR32_PM_GCLK_0_1_PIN</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#  define EXAMPLE_GCLK_FUNCTION       AVR32_PM_GCLK_0_1_FUNCTION</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="comment">// Note that gclk0_1 is pin 51 pb19 on AT32UC3A0512 QFP144.</span>
<a name="l00095"></a>00095 <span class="preprocessor">#elif BOARD == EVK1101</span>
<a name="l00096"></a><a class="code" href="a00017.html#a9031e8d47d9197845848f32ad5ffd1d">00096</a> <span class="preprocessor"></span><span class="preprocessor">#  define EXAMPLE_GCLK_ID             2</span>
<a name="l00097"></a><a class="code" href="a00017.html#c2e93d8b349690c950c263b2149ee972">00097</a> <span class="preprocessor"></span><span class="preprocessor">#  define EXAMPLE_GCLK_PIN            AVR32_PM_GCLK_2_PIN</span>
<a name="l00098"></a><a class="code" href="a00017.html#9f141fb4a863e22ec9ab6e2c52cdab85">00098</a> <span class="preprocessor"></span><span class="preprocessor">#  define EXAMPLE_GCLK_FUNCTION       AVR32_PM_GCLK_2_FUNCTION</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="comment">// Note that gclk_2 is pin 30 pa30 on AT32UC3B0256 QFP64.</span>
<a name="l00100"></a>00100 <span class="preprocessor">#endif</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>
<a name="l00104"></a>00104 <span class="comment">/* Start PLL0, enable a generic clock with PLL0 output then switch main clock to PLL0 output.</span>
<a name="l00105"></a>00105 <span class="comment">   All calculations in this function suppose that the Osc0 frequency is 12MHz. */</span>
<a name="l00106"></a><a class="code" href="a00017.html#d0420a209f40ceffadb0e4f39c9f30db">00106</a> <span class="keywordtype">void</span> <a class="code" href="a00017.html#d0420a209f40ceffadb0e4f39c9f30db">local_start_pll0</a>(<span class="keyword">volatile</span> avr32_pm_t* pm)
<a name="l00107"></a>00107 {
<a name="l00108"></a>00108   <a class="code" href="a00015.html#3248d4f14f43849e01bca054da9fdb1e">pm_switch_to_osc0</a>(pm, FOSC0, OSC0_STARTUP);  <span class="comment">// Switch main clock to Osc0.</span>
<a name="l00109"></a>00109 
<a name="l00110"></a>00110   <span class="comment">/* Setup PLL0 on Osc0, mul=3 ,no divisor, lockcount=16, ie. 12Mhzx8 = 96MHz output */</span>
<a name="l00111"></a>00111   <span class="comment">/*void pm_pll_setup(volatile avr32_pm_t* pm,</span>
<a name="l00112"></a>00112 <span class="comment">                  unsigned int pll,</span>
<a name="l00113"></a>00113 <span class="comment">                  unsigned int mul,</span>
<a name="l00114"></a>00114 <span class="comment">                  unsigned int div,</span>
<a name="l00115"></a>00115 <span class="comment">                  unsigned int osc,</span>
<a name="l00116"></a>00116 <span class="comment">                  unsigned int lockcount) {</span>
<a name="l00117"></a>00117 <span class="comment">   */</span>
<a name="l00118"></a>00118   <a class="code" href="a00015.html#356dd97babbdf250ea51ccaa84992cf9">pm_pll_setup</a>(pm,
<a name="l00119"></a>00119                0,   <span class="comment">// use PLL0</span>
<a name="l00120"></a>00120                7,   <span class="comment">// MUL=7 in the formula</span>
<a name="l00121"></a>00121                1,   <span class="comment">// DIV=1 in the formula</span>
<a name="l00122"></a>00122                0,   <span class="comment">// Sel Osc0/PLL0 or Osc1/PLL1</span>
<a name="l00123"></a>00123                16); <span class="comment">// lockcount in main clock for the PLL wait lock</span>
<a name="l00124"></a>00124 
<a name="l00125"></a>00125   <span class="comment">/*</span>
<a name="l00126"></a>00126 <span class="comment">   This function will set a PLL option.</span>
<a name="l00127"></a>00127 <span class="comment">   *pm Base address of the Power Manager (i.e. &amp;AVR32_PM)</span>
<a name="l00128"></a>00128 <span class="comment">   pll PLL number 0</span>
<a name="l00129"></a>00129 <span class="comment">   pll_freq Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.</span>
<a name="l00130"></a>00130 <span class="comment">   pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)</span>
<a name="l00131"></a>00131 <span class="comment">   pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.</span>
<a name="l00132"></a>00132 <span class="comment">  */</span>
<a name="l00133"></a>00133   <span class="comment">/* PLL output VCO frequency is 96MHz. We divide it by 2 with the pll_div2=1. This enable to get later main clock to 48MHz */</span>
<a name="l00134"></a>00134   <a class="code" href="a00015.html#e3c68fa61aae34b1b4e064f2efd19ab8">pm_pll_set_option</a>(pm, 0, 1, 1, 0);
<a name="l00135"></a>00135 
<a name="l00136"></a>00136   <span class="comment">/* Enable PLL0 */</span>
<a name="l00137"></a>00137   <span class="comment">/*</span>
<a name="l00138"></a>00138 <span class="comment">    void pm_pll_enable(volatile avr32_pm_t* pm,</span>
<a name="l00139"></a>00139 <span class="comment">                  unsigned int pll) {</span>
<a name="l00140"></a>00140 <span class="comment">  */</span>
<a name="l00141"></a>00141   <a class="code" href="a00015.html#8a475c167a147ef710e63eb7074febc5">pm_pll_enable</a>(pm,0);
<a name="l00142"></a>00142 
<a name="l00143"></a>00143   <span class="comment">/* Wait for PLL0 locked */</span>
<a name="l00144"></a>00144   <a class="code" href="a00015.html#5cd1af7daf6f927465ce522b29265225">pm_wait_for_pll0_locked</a>(pm) ;
<a name="l00145"></a>00145 
<a name="l00146"></a>00146   <span class="comment">/* Setup generic clock on PLL0, with Osc0/PLL0, no divisor */</span>
<a name="l00147"></a>00147   <span class="comment">/*</span>
<a name="l00148"></a>00148 <span class="comment">  void pm_gc_setup(volatile avr32_pm_t* pm,</span>
<a name="l00149"></a>00149 <span class="comment">                  unsigned int gc,</span>
<a name="l00150"></a>00150 <span class="comment">                  unsigned int osc_or_pll, // Use Osc (=0) or PLL (=1)</span>
<a name="l00151"></a>00151 <span class="comment">                  unsigned int pll_osc, // Sel Osc0/PLL0 or Osc1/PLL1</span>
<a name="l00152"></a>00152 <span class="comment">                  unsigned int diven,</span>
<a name="l00153"></a>00153 <span class="comment">                  unsigned int div) {</span>
<a name="l00154"></a>00154 <span class="comment">  */</span>
<a name="l00155"></a>00155   <a class="code" href="a00015.html#18f43cfefefcc5ef47b1d6b7318184ea">pm_gc_setup</a>(pm,
<a name="l00156"></a>00156               <a class="code" href="a00017.html#a9031e8d47d9197845848f32ad5ffd1d">EXAMPLE_GCLK_ID</a>,
<a name="l00157"></a>00157               1,  <span class="comment">// Use Osc (=0) or PLL (=1), here PLL</span>
<a name="l00158"></a>00158               0,  <span class="comment">// Sel Osc0/PLL0 or Osc1/PLL1</span>
<a name="l00159"></a>00159               0,  <span class="comment">// disable divisor</span>
<a name="l00160"></a>00160               0); <span class="comment">// no divisor</span>
<a name="l00161"></a>00161 
<a name="l00162"></a>00162   <span class="comment">/* Enable Generic clock */</span>
<a name="l00163"></a>00163   <a class="code" href="a00015.html#f398f0b8b8c3ff5649d3d86d7591f349">pm_gc_enable</a>(pm, <a class="code" href="a00017.html#a9031e8d47d9197845848f32ad5ffd1d">EXAMPLE_GCLK_ID</a>);
<a name="l00164"></a>00164 
<a name="l00165"></a>00165   <span class="comment">/* Set the GCLOCK function to the GPIO pin */</span>
<a name="l00166"></a>00166   gpio_enable_module_pin(<a class="code" href="a00017.html#c2e93d8b349690c950c263b2149ee972">EXAMPLE_GCLK_PIN</a>, <a class="code" href="a00017.html#9f141fb4a863e22ec9ab6e2c52cdab85">EXAMPLE_GCLK_FUNCTION</a>);
<a name="l00167"></a>00167   
<a name="l00168"></a>00168 
<a name="l00169"></a>00169   <span class="comment">/* Divide PBA clock by 2 from main clock (PBA clock = 48MHz/2 = 24MHz).</span>
<a name="l00170"></a>00170 <span class="comment">     Pheripheral Bus A clock divisor enable = 1</span>
<a name="l00171"></a>00171 <span class="comment">     Pheripheral Bus A select = 0</span>
<a name="l00172"></a>00172 <span class="comment">     Pheripheral Bus B clock divisor enable = 0</span>
<a name="l00173"></a>00173 <span class="comment">     Pheripheral Bus B select = 0</span>
<a name="l00174"></a>00174 <span class="comment">     High Speed Bus clock divisor enable = 0</span>
<a name="l00175"></a>00175 <span class="comment">     High Speed Bus select = 0</span>
<a name="l00176"></a>00176 <span class="comment">  */</span>
<a name="l00177"></a>00177   <a class="code" href="a00015.html#8228de41932fd29324b2d9dc95d45b7c">pm_cksel</a>(pm, 1, 0, 0, 0, 0, 0);
<a name="l00178"></a>00178 
<a name="l00179"></a>00179   <span class="comment">// Set one wait-state (WS) for flash controller. 0 WS access is up to 30MHz for HSB/CPU clock.</span>
<a name="l00180"></a>00180   <span class="comment">// As we want to have 48MHz on HSB/CPU clock, we need to set 1 WS on flash controller.</span>
<a name="l00181"></a>00181   flashc_set_wait_state(1);
<a name="l00182"></a>00182 
<a name="l00183"></a>00183   <a class="code" href="a00015.html#ff34f78cd2e886452e22b0dd81f80fee">pm_switch_to_clock</a>(pm, AVR32_PM_MCSEL_PLL0); <span class="comment">/* Switch main clock to 48MHz */</span>
<a name="l00184"></a>00184 }
<a name="l00185"></a>00185 
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 <span class="comment">/* \brief Software Delay</span>
<a name="l00188"></a>00188 <span class="comment"> *</span>
<a name="l00189"></a>00189 <span class="comment"> */</span>
<a name="l00190"></a><a class="code" href="a00017.html#da279a6b3ed8513017d2ba5d002b22b3">00190</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a00017.html#da279a6b3ed8513017d2ba5d002b22b3">software_delay</a>(<span class="keywordtype">void</span>)
<a name="l00191"></a>00191 {
<a name="l00192"></a>00192   <span class="keywordtype">int</span> i;
<a name="l00193"></a>00193   <span class="keywordflow">for</span> (i=0; i&lt;1000000; i++);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 
<a name="l00196"></a>00196 
<a name="l00197"></a>00197 <span class="comment">/* \brief This is an example of how to configure and start a PLL from Osc0</span>
<a name="l00198"></a>00198 <span class="comment"> * then configure the GCLK output to GLCK_0_1, and switch the main clock to</span>
<a name="l00199"></a>00199 <span class="comment"> * PLL0 output.</span>
<a name="l00200"></a>00200 <span class="comment"> *</span>
<a name="l00201"></a>00201 <span class="comment"> */</span>
<a name="l00202"></a><a class="code" href="a00017.html#840291bc02cba5474a4cb46a9b9566fe">00202</a> <span class="keywordtype">int</span> <a class="code" href="a00017.html#840291bc02cba5474a4cb46a9b9566fe">main</a>(<span class="keywordtype">void</span>)
<a name="l00203"></a>00203 {
<a name="l00204"></a>00204   <span class="keyword">volatile</span> avr32_pm_t* pm = &amp;AVR32_PM;
<a name="l00205"></a>00205 
<a name="l00206"></a>00206   <span class="comment">/* start PLL0 and switch main clock to PLL0 output */</span>
<a name="l00207"></a>00207   <span class="comment">/* Also set-up a generic clock from PLL0 and output it to a gpio pin. */</span>
<a name="l00208"></a>00208   <a class="code" href="a00017.html#d0420a209f40ceffadb0e4f39c9f30db">local_start_pll0</a>(pm);
<a name="l00209"></a>00209 
<a name="l00210"></a>00210   <span class="comment">/* Now toggle LED0 using a GPIO */</span>
<a name="l00211"></a>00211   <span class="keywordflow">while</span>(1)
<a name="l00212"></a>00212   {
<a name="l00213"></a>00213     gpio_tgl_gpio_pin(LED0_GPIO);
<a name="l00214"></a>00214     <a class="code" href="a00017.html#da279a6b3ed8513017d2ba5d002b22b3">software_delay</a>();
<a name="l00215"></a>00215   }
<a name="l00216"></a>00216 }
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Thu Sep 20 12:12:50 2007 for AVR32 UC3 - Power Manager Driver Example 2 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
