
RUthless_ECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000403c  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008403c  0008403c  0001403c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000970  20070000  00084044  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000018fc  20070970  000849b4  00020970  2**2
                  ALLOC
  4 .stack        00002004  2007226c  000862b0  00020970  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020970  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020999  2**0
                  CONTENTS, READONLY
  7 .debug_info   00035a94  00000000  00000000  000209f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004f53  00000000  00000000  00056486  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006805  00000000  00000000  0005b3d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cc8  00000000  00000000  00061bde  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c18  00000000  00000000  000628a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001eb73  00000000  00000000  000634be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00019c91  00000000  00000000  00082031  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00066b82  00000000  00000000  0009bcc2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001fc0  00000000  00000000  00102844  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	70 42 07 20 f1 09 08 00 ed 09 08 00 ed 09 08 00     pB. ............
   80010:	ed 09 08 00 ed 09 08 00 ed 09 08 00 00 00 00 00     ................
	...
   8002c:	ed 09 08 00 ed 09 08 00 00 00 00 00 ed 09 08 00     ................
   8003c:	ed 09 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
   8004c:	ed 09 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
   8005c:	ed 09 08 00 65 28 08 00 ed 09 08 00 00 00 00 00     ....e(..........
   8006c:	85 16 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
	...
   80084:	ed 09 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
   80094:	ed 09 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
   800a4:	00 00 00 00 ed 09 08 00 c1 1e 08 00 d9 1e 08 00     ................
   800b4:	f1 1e 08 00 09 1f 08 00 21 1f 08 00 39 1f 08 00     ........!...9...
   800c4:	51 1f 08 00 69 1f 08 00 81 1f 08 00 ed 09 08 00     Q...i...........
   800d4:	d1 0c 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
   800e4:	ed 09 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070970 	.word	0x20070970
   80110:	00000000 	.word	0x00000000
   80114:	00084044 	.word	0x00084044

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084044 	.word	0x00084044
   80154:	20070974 	.word	0x20070974
   80158:	00084044 	.word	0x00084044
   8015c:	00000000 	.word	0x00000000

00080160 <at24cxx_acknowledge_polling>:
   80160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80164:	b082      	sub	sp, #8
   80166:	4604      	mov	r4, r0
   80168:	2200      	movs	r2, #0
   8016a:	ab02      	add	r3, sp, #8
   8016c:	f803 2d01 	strb.w	r2, [r3, #-1]!
   80170:	f890 a000 	ldrb.w	sl, [r0]
   80174:	f8d0 9004 	ldr.w	r9, [r0, #4]
   80178:	f8d0 8008 	ldr.w	r8, [r0, #8]
   8017c:	68c7      	ldr	r7, [r0, #12]
   8017e:	7002      	strb	r2, [r0, #0]
   80180:	6042      	str	r2, [r0, #4]
   80182:	6083      	str	r3, [r0, #8]
   80184:	2301      	movs	r3, #1
   80186:	60c3      	str	r3, [r0, #12]
   80188:	4e08      	ldr	r6, [pc, #32]	; (801ac <at24cxx_acknowledge_polling+0x4c>)
   8018a:	4d09      	ldr	r5, [pc, #36]	; (801b0 <at24cxx_acknowledge_polling+0x50>)
   8018c:	4621      	mov	r1, r4
   8018e:	4630      	mov	r0, r6
   80190:	47a8      	blx	r5
   80192:	2800      	cmp	r0, #0
   80194:	d1fa      	bne.n	8018c <at24cxx_acknowledge_polling+0x2c>
   80196:	f884 a000 	strb.w	sl, [r4]
   8019a:	f8c4 9004 	str.w	r9, [r4, #4]
   8019e:	f8c4 8008 	str.w	r8, [r4, #8]
   801a2:	60e7      	str	r7, [r4, #12]
   801a4:	b002      	add	sp, #8
   801a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   801aa:	bf00      	nop
   801ac:	40090000 	.word	0x40090000
   801b0:	00080965 	.word	0x00080965

000801b4 <at24cxx_write_byte>:
   801b4:	b510      	push	{r4, lr}
   801b6:	b088      	sub	sp, #32
   801b8:	f88d 1007 	strb.w	r1, [sp, #7]
   801bc:	2350      	movs	r3, #80	; 0x50
   801be:	f88d 301c 	strb.w	r3, [sp, #28]
   801c2:	0a03      	lsrs	r3, r0, #8
   801c4:	f88d 300c 	strb.w	r3, [sp, #12]
   801c8:	f88d 000d 	strb.w	r0, [sp, #13]
   801cc:	2302      	movs	r3, #2
   801ce:	9304      	str	r3, [sp, #16]
   801d0:	f10d 0307 	add.w	r3, sp, #7
   801d4:	9305      	str	r3, [sp, #20]
   801d6:	2301      	movs	r3, #1
   801d8:	9306      	str	r3, [sp, #24]
   801da:	a903      	add	r1, sp, #12
   801dc:	4806      	ldr	r0, [pc, #24]	; (801f8 <at24cxx_write_byte+0x44>)
   801de:	4b07      	ldr	r3, [pc, #28]	; (801fc <at24cxx_write_byte+0x48>)
   801e0:	4798      	blx	r3
   801e2:	b118      	cbz	r0, 801ec <at24cxx_write_byte+0x38>
   801e4:	2401      	movs	r4, #1
   801e6:	4620      	mov	r0, r4
   801e8:	b008      	add	sp, #32
   801ea:	bd10      	pop	{r4, pc}
   801ec:	4604      	mov	r4, r0
   801ee:	a803      	add	r0, sp, #12
   801f0:	4b03      	ldr	r3, [pc, #12]	; (80200 <at24cxx_write_byte+0x4c>)
   801f2:	4798      	blx	r3
   801f4:	e7f7      	b.n	801e6 <at24cxx_write_byte+0x32>
   801f6:	bf00      	nop
   801f8:	40090000 	.word	0x40090000
   801fc:	00080965 	.word	0x00080965
   80200:	00080161 	.word	0x00080161

00080204 <at24cxx_read_byte>:
   80204:	b500      	push	{lr}
   80206:	b087      	sub	sp, #28
   80208:	2350      	movs	r3, #80	; 0x50
   8020a:	f88d 3014 	strb.w	r3, [sp, #20]
   8020e:	0a03      	lsrs	r3, r0, #8
   80210:	f88d 3004 	strb.w	r3, [sp, #4]
   80214:	f88d 0005 	strb.w	r0, [sp, #5]
   80218:	2302      	movs	r3, #2
   8021a:	9302      	str	r3, [sp, #8]
   8021c:	9103      	str	r1, [sp, #12]
   8021e:	2301      	movs	r3, #1
   80220:	9304      	str	r3, [sp, #16]
   80222:	a901      	add	r1, sp, #4
   80224:	4804      	ldr	r0, [pc, #16]	; (80238 <at24cxx_read_byte+0x34>)
   80226:	4b05      	ldr	r3, [pc, #20]	; (8023c <at24cxx_read_byte+0x38>)
   80228:	4798      	blx	r3
   8022a:	3000      	adds	r0, #0
   8022c:	bf18      	it	ne
   8022e:	2001      	movne	r0, #1
   80230:	b007      	add	sp, #28
   80232:	f85d fb04 	ldr.w	pc, [sp], #4
   80236:	bf00      	nop
   80238:	40090000 	.word	0x40090000
   8023c:	000808a5 	.word	0x000808a5

00080240 <at24cxx_read_continuous>:
   80240:	b500      	push	{lr}
   80242:	b087      	sub	sp, #28
   80244:	2350      	movs	r3, #80	; 0x50
   80246:	f88d 3014 	strb.w	r3, [sp, #20]
   8024a:	0a03      	lsrs	r3, r0, #8
   8024c:	f88d 3004 	strb.w	r3, [sp, #4]
   80250:	f88d 0005 	strb.w	r0, [sp, #5]
   80254:	2302      	movs	r3, #2
   80256:	9302      	str	r3, [sp, #8]
   80258:	9203      	str	r2, [sp, #12]
   8025a:	9104      	str	r1, [sp, #16]
   8025c:	a901      	add	r1, sp, #4
   8025e:	4804      	ldr	r0, [pc, #16]	; (80270 <at24cxx_read_continuous+0x30>)
   80260:	4b04      	ldr	r3, [pc, #16]	; (80274 <at24cxx_read_continuous+0x34>)
   80262:	4798      	blx	r3
   80264:	3000      	adds	r0, #0
   80266:	bf18      	it	ne
   80268:	2001      	movne	r0, #1
   8026a:	b007      	add	sp, #28
   8026c:	f85d fb04 	ldr.w	pc, [sp], #4
   80270:	40090000 	.word	0x40090000
   80274:	000808a5 	.word	0x000808a5

00080278 <adc_init>:
   80278:	b430      	push	{r4, r5}
   8027a:	2401      	movs	r4, #1
   8027c:	6004      	str	r4, [r0, #0]
   8027e:	2400      	movs	r4, #0
   80280:	6044      	str	r4, [r0, #4]
   80282:	f240 2502 	movw	r5, #514	; 0x202
   80286:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
   8028a:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
   8028e:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114
   80292:	6845      	ldr	r5, [r0, #4]
   80294:	0052      	lsls	r2, r2, #1
   80296:	fbb1 f2f2 	udiv	r2, r1, r2
   8029a:	3a01      	subs	r2, #1
   8029c:	0212      	lsls	r2, r2, #8
   8029e:	b292      	uxth	r2, r2
   802a0:	432b      	orrs	r3, r5
   802a2:	431a      	orrs	r2, r3
   802a4:	6042      	str	r2, [r0, #4]
   802a6:	4620      	mov	r0, r4
   802a8:	bc30      	pop	{r4, r5}
   802aa:	4770      	bx	lr

000802ac <adc_set_resolution>:
   802ac:	6843      	ldr	r3, [r0, #4]
   802ae:	f023 0310 	bic.w	r3, r3, #16
   802b2:	6043      	str	r3, [r0, #4]
   802b4:	6843      	ldr	r3, [r0, #4]
   802b6:	4319      	orrs	r1, r3
   802b8:	6041      	str	r1, [r0, #4]
   802ba:	4770      	bx	lr

000802bc <adc_configure_trigger>:
   802bc:	6843      	ldr	r3, [r0, #4]
   802be:	01d2      	lsls	r2, r2, #7
   802c0:	b2d2      	uxtb	r2, r2
   802c2:	4319      	orrs	r1, r3
   802c4:	430a      	orrs	r2, r1
   802c6:	6042      	str	r2, [r0, #4]
   802c8:	4770      	bx	lr

000802ca <adc_configure_timing>:
   802ca:	b410      	push	{r4}
   802cc:	6844      	ldr	r4, [r0, #4]
   802ce:	0609      	lsls	r1, r1, #24
   802d0:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   802d4:	4321      	orrs	r1, r4
   802d6:	430a      	orrs	r2, r1
   802d8:	0719      	lsls	r1, r3, #28
   802da:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
   802de:	4311      	orrs	r1, r2
   802e0:	6041      	str	r1, [r0, #4]
   802e2:	bc10      	pop	{r4}
   802e4:	4770      	bx	lr

000802e6 <adc_start>:
   802e6:	2302      	movs	r3, #2
   802e8:	6003      	str	r3, [r0, #0]
   802ea:	4770      	bx	lr

000802ec <adc_enable_channel>:
   802ec:	2301      	movs	r3, #1
   802ee:	fa03 f101 	lsl.w	r1, r3, r1
   802f2:	6101      	str	r1, [r0, #16]
   802f4:	4770      	bx	lr

000802f6 <adc_enable_tag>:
   802f6:	6c03      	ldr	r3, [r0, #64]	; 0x40
   802f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   802fc:	6403      	str	r3, [r0, #64]	; 0x40
   802fe:	4770      	bx	lr

00080300 <adc_enable_interrupt>:
   80300:	6241      	str	r1, [r0, #36]	; 0x24
   80302:	4770      	bx	lr

00080304 <sysclk_init>:
   80304:	b510      	push	{r4, lr}
   80306:	480e      	ldr	r0, [pc, #56]	; (80340 <sysclk_init+0x3c>)
   80308:	4b0e      	ldr	r3, [pc, #56]	; (80344 <sysclk_init+0x40>)
   8030a:	4798      	blx	r3
   8030c:	213e      	movs	r1, #62	; 0x3e
   8030e:	2000      	movs	r0, #0
   80310:	4b0d      	ldr	r3, [pc, #52]	; (80348 <sysclk_init+0x44>)
   80312:	4798      	blx	r3
   80314:	4c0d      	ldr	r4, [pc, #52]	; (8034c <sysclk_init+0x48>)
   80316:	47a0      	blx	r4
   80318:	2800      	cmp	r0, #0
   8031a:	d0fc      	beq.n	80316 <sysclk_init+0x12>
   8031c:	4b0c      	ldr	r3, [pc, #48]	; (80350 <sysclk_init+0x4c>)
   8031e:	4798      	blx	r3
   80320:	4a0c      	ldr	r2, [pc, #48]	; (80354 <sysclk_init+0x50>)
   80322:	4b0d      	ldr	r3, [pc, #52]	; (80358 <sysclk_init+0x54>)
   80324:	629a      	str	r2, [r3, #40]	; 0x28
   80326:	4c0d      	ldr	r4, [pc, #52]	; (8035c <sysclk_init+0x58>)
   80328:	47a0      	blx	r4
   8032a:	2800      	cmp	r0, #0
   8032c:	d0fc      	beq.n	80328 <sysclk_init+0x24>
   8032e:	2010      	movs	r0, #16
   80330:	4b0b      	ldr	r3, [pc, #44]	; (80360 <sysclk_init+0x5c>)
   80332:	4798      	blx	r3
   80334:	4b0b      	ldr	r3, [pc, #44]	; (80364 <sysclk_init+0x60>)
   80336:	4798      	blx	r3
   80338:	4801      	ldr	r0, [pc, #4]	; (80340 <sysclk_init+0x3c>)
   8033a:	4b02      	ldr	r3, [pc, #8]	; (80344 <sysclk_init+0x40>)
   8033c:	4798      	blx	r3
   8033e:	bd10      	pop	{r4, pc}
   80340:	0501bd00 	.word	0x0501bd00
   80344:	200700a5 	.word	0x200700a5
   80348:	00080679 	.word	0x00080679
   8034c:	000806cd 	.word	0x000806cd
   80350:	000806dd 	.word	0x000806dd
   80354:	200d3f01 	.word	0x200d3f01
   80358:	400e0600 	.word	0x400e0600
   8035c:	000806ed 	.word	0x000806ed
   80360:	00080615 	.word	0x00080615
   80364:	00080a89 	.word	0x00080a89

00080368 <board_init>:
   80368:	b510      	push	{r4, lr}
   8036a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8036e:	4b16      	ldr	r3, [pc, #88]	; (803c8 <board_init+0x60>)
   80370:	605a      	str	r2, [r3, #4]
   80372:	200b      	movs	r0, #11
   80374:	4c15      	ldr	r4, [pc, #84]	; (803cc <board_init+0x64>)
   80376:	47a0      	blx	r4
   80378:	200c      	movs	r0, #12
   8037a:	47a0      	blx	r4
   8037c:	200d      	movs	r0, #13
   8037e:	47a0      	blx	r4
   80380:	200e      	movs	r0, #14
   80382:	47a0      	blx	r4
   80384:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80388:	203b      	movs	r0, #59	; 0x3b
   8038a:	4c11      	ldr	r4, [pc, #68]	; (803d0 <board_init+0x68>)
   8038c:	47a0      	blx	r4
   8038e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80392:	2055      	movs	r0, #85	; 0x55
   80394:	47a0      	blx	r4
   80396:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8039a:	2056      	movs	r0, #86	; 0x56
   8039c:	47a0      	blx	r4
   8039e:	490d      	ldr	r1, [pc, #52]	; (803d4 <board_init+0x6c>)
   803a0:	2068      	movs	r0, #104	; 0x68
   803a2:	47a0      	blx	r4
   803a4:	490c      	ldr	r1, [pc, #48]	; (803d8 <board_init+0x70>)
   803a6:	205c      	movs	r0, #92	; 0x5c
   803a8:	47a0      	blx	r4
   803aa:	4a0c      	ldr	r2, [pc, #48]	; (803dc <board_init+0x74>)
   803ac:	f44f 7140 	mov.w	r1, #768	; 0x300
   803b0:	480b      	ldr	r0, [pc, #44]	; (803e0 <board_init+0x78>)
   803b2:	4b0c      	ldr	r3, [pc, #48]	; (803e4 <board_init+0x7c>)
   803b4:	4798      	blx	r3
   803b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803ba:	202b      	movs	r0, #43	; 0x2b
   803bc:	47a0      	blx	r4
   803be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803c2:	202a      	movs	r0, #42	; 0x2a
   803c4:	47a0      	blx	r4
   803c6:	bd10      	pop	{r4, pc}
   803c8:	400e1a50 	.word	0x400e1a50
   803cc:	000806fd 	.word	0x000806fd
   803d0:	000804a9 	.word	0x000804a9
   803d4:	28000079 	.word	0x28000079
   803d8:	28000001 	.word	0x28000001
   803dc:	08000001 	.word	0x08000001
   803e0:	400e0e00 	.word	0x400e0e00
   803e4:	00080579 	.word	0x00080579

000803e8 <pdc_tx_init>:
   803e8:	460b      	mov	r3, r1
   803ea:	b119      	cbz	r1, 803f4 <pdc_tx_init+0xc>
   803ec:	6809      	ldr	r1, [r1, #0]
   803ee:	6081      	str	r1, [r0, #8]
   803f0:	685b      	ldr	r3, [r3, #4]
   803f2:	60c3      	str	r3, [r0, #12]
   803f4:	b11a      	cbz	r2, 803fe <pdc_tx_init+0x16>
   803f6:	6813      	ldr	r3, [r2, #0]
   803f8:	6183      	str	r3, [r0, #24]
   803fa:	6853      	ldr	r3, [r2, #4]
   803fc:	61c3      	str	r3, [r0, #28]
   803fe:	4770      	bx	lr

00080400 <pdc_enable_transfer>:
   80400:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
   80404:	05c9      	lsls	r1, r1, #23
   80406:	0dc9      	lsrs	r1, r1, #23
   80408:	6201      	str	r1, [r0, #32]
   8040a:	4770      	bx	lr

0008040c <pio_clear>:
   8040c:	6341      	str	r1, [r0, #52]	; 0x34
   8040e:	4770      	bx	lr

00080410 <pio_set_peripheral>:
   80410:	6442      	str	r2, [r0, #68]	; 0x44
   80412:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80416:	d016      	beq.n	80446 <pio_set_peripheral+0x36>
   80418:	d80b      	bhi.n	80432 <pio_set_peripheral+0x22>
   8041a:	b149      	cbz	r1, 80430 <pio_set_peripheral+0x20>
   8041c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80420:	d105      	bne.n	8042e <pio_set_peripheral+0x1e>
   80422:	6f03      	ldr	r3, [r0, #112]	; 0x70
   80424:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80426:	400b      	ands	r3, r1
   80428:	ea23 0302 	bic.w	r3, r3, r2
   8042c:	6703      	str	r3, [r0, #112]	; 0x70
   8042e:	6042      	str	r2, [r0, #4]
   80430:	4770      	bx	lr
   80432:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80436:	d0fb      	beq.n	80430 <pio_set_peripheral+0x20>
   80438:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8043c:	d0f8      	beq.n	80430 <pio_set_peripheral+0x20>
   8043e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80442:	d1f4      	bne.n	8042e <pio_set_peripheral+0x1e>
   80444:	4770      	bx	lr
   80446:	6f03      	ldr	r3, [r0, #112]	; 0x70
   80448:	4313      	orrs	r3, r2
   8044a:	6703      	str	r3, [r0, #112]	; 0x70
   8044c:	e7ef      	b.n	8042e <pio_set_peripheral+0x1e>

0008044e <pio_set_input>:
   8044e:	6441      	str	r1, [r0, #68]	; 0x44
   80450:	f012 0f01 	tst.w	r2, #1
   80454:	bf14      	ite	ne
   80456:	6641      	strne	r1, [r0, #100]	; 0x64
   80458:	6601      	streq	r1, [r0, #96]	; 0x60
   8045a:	f012 0f0a 	tst.w	r2, #10
   8045e:	bf14      	ite	ne
   80460:	6201      	strne	r1, [r0, #32]
   80462:	6241      	streq	r1, [r0, #36]	; 0x24
   80464:	f012 0f02 	tst.w	r2, #2
   80468:	d107      	bne.n	8047a <pio_set_input+0x2c>
   8046a:	f012 0f08 	tst.w	r2, #8
   8046e:	bf18      	it	ne
   80470:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
   80474:	6141      	str	r1, [r0, #20]
   80476:	6001      	str	r1, [r0, #0]
   80478:	4770      	bx	lr
   8047a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8047e:	e7f9      	b.n	80474 <pio_set_input+0x26>

00080480 <pio_set_output>:
   80480:	b410      	push	{r4}
   80482:	9c01      	ldr	r4, [sp, #4]
   80484:	6441      	str	r1, [r0, #68]	; 0x44
   80486:	b944      	cbnz	r4, 8049a <pio_set_output+0x1a>
   80488:	6601      	str	r1, [r0, #96]	; 0x60
   8048a:	b143      	cbz	r3, 8049e <pio_set_output+0x1e>
   8048c:	6501      	str	r1, [r0, #80]	; 0x50
   8048e:	b942      	cbnz	r2, 804a2 <pio_set_output+0x22>
   80490:	6341      	str	r1, [r0, #52]	; 0x34
   80492:	6101      	str	r1, [r0, #16]
   80494:	6001      	str	r1, [r0, #0]
   80496:	bc10      	pop	{r4}
   80498:	4770      	bx	lr
   8049a:	6641      	str	r1, [r0, #100]	; 0x64
   8049c:	e7f5      	b.n	8048a <pio_set_output+0xa>
   8049e:	6541      	str	r1, [r0, #84]	; 0x54
   804a0:	e7f5      	b.n	8048e <pio_set_output+0xe>
   804a2:	6301      	str	r1, [r0, #48]	; 0x30
   804a4:	e7f5      	b.n	80492 <pio_set_output+0x12>
	...

000804a8 <pio_configure_pin>:
   804a8:	b570      	push	{r4, r5, r6, lr}
   804aa:	b082      	sub	sp, #8
   804ac:	460d      	mov	r5, r1
   804ae:	0943      	lsrs	r3, r0, #5
   804b0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   804b4:	f203 7307 	addw	r3, r3, #1799	; 0x707
   804b8:	025c      	lsls	r4, r3, #9
   804ba:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   804be:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   804c2:	d031      	beq.n	80528 <pio_configure_pin+0x80>
   804c4:	d816      	bhi.n	804f4 <pio_configure_pin+0x4c>
   804c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   804ca:	d01b      	beq.n	80504 <pio_configure_pin+0x5c>
   804cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   804d0:	d116      	bne.n	80500 <pio_configure_pin+0x58>
   804d2:	f000 001f 	and.w	r0, r0, #31
   804d6:	2601      	movs	r6, #1
   804d8:	4086      	lsls	r6, r0
   804da:	4632      	mov	r2, r6
   804dc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804e0:	4620      	mov	r0, r4
   804e2:	4b22      	ldr	r3, [pc, #136]	; (8056c <pio_configure_pin+0xc4>)
   804e4:	4798      	blx	r3
   804e6:	f015 0f01 	tst.w	r5, #1
   804ea:	bf14      	ite	ne
   804ec:	6666      	strne	r6, [r4, #100]	; 0x64
   804ee:	6626      	streq	r6, [r4, #96]	; 0x60
   804f0:	2001      	movs	r0, #1
   804f2:	e017      	b.n	80524 <pio_configure_pin+0x7c>
   804f4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   804f8:	d021      	beq.n	8053e <pio_configure_pin+0x96>
   804fa:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   804fe:	d01e      	beq.n	8053e <pio_configure_pin+0x96>
   80500:	2000      	movs	r0, #0
   80502:	e00f      	b.n	80524 <pio_configure_pin+0x7c>
   80504:	f000 001f 	and.w	r0, r0, #31
   80508:	2601      	movs	r6, #1
   8050a:	4086      	lsls	r6, r0
   8050c:	4632      	mov	r2, r6
   8050e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80512:	4620      	mov	r0, r4
   80514:	4b15      	ldr	r3, [pc, #84]	; (8056c <pio_configure_pin+0xc4>)
   80516:	4798      	blx	r3
   80518:	f015 0f01 	tst.w	r5, #1
   8051c:	bf14      	ite	ne
   8051e:	6666      	strne	r6, [r4, #100]	; 0x64
   80520:	6626      	streq	r6, [r4, #96]	; 0x60
   80522:	2001      	movs	r0, #1
   80524:	b002      	add	sp, #8
   80526:	bd70      	pop	{r4, r5, r6, pc}
   80528:	f000 011f 	and.w	r1, r0, #31
   8052c:	2601      	movs	r6, #1
   8052e:	462a      	mov	r2, r5
   80530:	fa06 f101 	lsl.w	r1, r6, r1
   80534:	4620      	mov	r0, r4
   80536:	4b0e      	ldr	r3, [pc, #56]	; (80570 <pio_configure_pin+0xc8>)
   80538:	4798      	blx	r3
   8053a:	4630      	mov	r0, r6
   8053c:	e7f2      	b.n	80524 <pio_configure_pin+0x7c>
   8053e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   80542:	f000 011f 	and.w	r1, r0, #31
   80546:	2601      	movs	r6, #1
   80548:	ea05 0306 	and.w	r3, r5, r6
   8054c:	9300      	str	r3, [sp, #0]
   8054e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80552:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80556:	bf14      	ite	ne
   80558:	2200      	movne	r2, #0
   8055a:	2201      	moveq	r2, #1
   8055c:	fa06 f101 	lsl.w	r1, r6, r1
   80560:	4620      	mov	r0, r4
   80562:	4c04      	ldr	r4, [pc, #16]	; (80574 <pio_configure_pin+0xcc>)
   80564:	47a0      	blx	r4
   80566:	4630      	mov	r0, r6
   80568:	e7dc      	b.n	80524 <pio_configure_pin+0x7c>
   8056a:	bf00      	nop
   8056c:	00080411 	.word	0x00080411
   80570:	0008044f 	.word	0x0008044f
   80574:	00080481 	.word	0x00080481

00080578 <pio_configure_pin_group>:
   80578:	b570      	push	{r4, r5, r6, lr}
   8057a:	b082      	sub	sp, #8
   8057c:	4605      	mov	r5, r0
   8057e:	460e      	mov	r6, r1
   80580:	4614      	mov	r4, r2
   80582:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80586:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8058a:	d027      	beq.n	805dc <pio_configure_pin_group+0x64>
   8058c:	d811      	bhi.n	805b2 <pio_configure_pin_group+0x3a>
   8058e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80592:	d016      	beq.n	805c2 <pio_configure_pin_group+0x4a>
   80594:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80598:	d111      	bne.n	805be <pio_configure_pin_group+0x46>
   8059a:	460a      	mov	r2, r1
   8059c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   805a0:	4b19      	ldr	r3, [pc, #100]	; (80608 <pio_configure_pin_group+0x90>)
   805a2:	4798      	blx	r3
   805a4:	f014 0f01 	tst.w	r4, #1
   805a8:	bf14      	ite	ne
   805aa:	666e      	strne	r6, [r5, #100]	; 0x64
   805ac:	662e      	streq	r6, [r5, #96]	; 0x60
   805ae:	2001      	movs	r0, #1
   805b0:	e012      	b.n	805d8 <pio_configure_pin_group+0x60>
   805b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   805b6:	d015      	beq.n	805e4 <pio_configure_pin_group+0x6c>
   805b8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   805bc:	d012      	beq.n	805e4 <pio_configure_pin_group+0x6c>
   805be:	2000      	movs	r0, #0
   805c0:	e00a      	b.n	805d8 <pio_configure_pin_group+0x60>
   805c2:	460a      	mov	r2, r1
   805c4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   805c8:	4b0f      	ldr	r3, [pc, #60]	; (80608 <pio_configure_pin_group+0x90>)
   805ca:	4798      	blx	r3
   805cc:	f014 0f01 	tst.w	r4, #1
   805d0:	bf14      	ite	ne
   805d2:	666e      	strne	r6, [r5, #100]	; 0x64
   805d4:	662e      	streq	r6, [r5, #96]	; 0x60
   805d6:	2001      	movs	r0, #1
   805d8:	b002      	add	sp, #8
   805da:	bd70      	pop	{r4, r5, r6, pc}
   805dc:	4b0b      	ldr	r3, [pc, #44]	; (8060c <pio_configure_pin_group+0x94>)
   805de:	4798      	blx	r3
   805e0:	2001      	movs	r0, #1
   805e2:	e7f9      	b.n	805d8 <pio_configure_pin_group+0x60>
   805e4:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   805e8:	f004 0301 	and.w	r3, r4, #1
   805ec:	9300      	str	r3, [sp, #0]
   805ee:	f3c4 0380 	ubfx	r3, r4, #2, #1
   805f2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   805f6:	bf14      	ite	ne
   805f8:	2200      	movne	r2, #0
   805fa:	2201      	moveq	r2, #1
   805fc:	4631      	mov	r1, r6
   805fe:	4628      	mov	r0, r5
   80600:	4c03      	ldr	r4, [pc, #12]	; (80610 <pio_configure_pin_group+0x98>)
   80602:	47a0      	blx	r4
   80604:	2001      	movs	r0, #1
   80606:	e7e7      	b.n	805d8 <pio_configure_pin_group+0x60>
   80608:	00080411 	.word	0x00080411
   8060c:	0008044f 	.word	0x0008044f
   80610:	00080481 	.word	0x00080481

00080614 <pmc_switch_mck_to_pllack>:
   80614:	4a17      	ldr	r2, [pc, #92]	; (80674 <pmc_switch_mck_to_pllack+0x60>)
   80616:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80618:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   8061c:	4318      	orrs	r0, r3
   8061e:	6310      	str	r0, [r2, #48]	; 0x30
   80620:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80622:	f013 0f08 	tst.w	r3, #8
   80626:	d10a      	bne.n	8063e <pmc_switch_mck_to_pllack+0x2a>
   80628:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8062c:	4911      	ldr	r1, [pc, #68]	; (80674 <pmc_switch_mck_to_pllack+0x60>)
   8062e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80630:	f012 0f08 	tst.w	r2, #8
   80634:	d103      	bne.n	8063e <pmc_switch_mck_to_pllack+0x2a>
   80636:	3b01      	subs	r3, #1
   80638:	d1f9      	bne.n	8062e <pmc_switch_mck_to_pllack+0x1a>
   8063a:	2001      	movs	r0, #1
   8063c:	4770      	bx	lr
   8063e:	4a0d      	ldr	r2, [pc, #52]	; (80674 <pmc_switch_mck_to_pllack+0x60>)
   80640:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80642:	f023 0303 	bic.w	r3, r3, #3
   80646:	f043 0302 	orr.w	r3, r3, #2
   8064a:	6313      	str	r3, [r2, #48]	; 0x30
   8064c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8064e:	f013 0f08 	tst.w	r3, #8
   80652:	d10a      	bne.n	8066a <pmc_switch_mck_to_pllack+0x56>
   80654:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80658:	4906      	ldr	r1, [pc, #24]	; (80674 <pmc_switch_mck_to_pllack+0x60>)
   8065a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8065c:	f012 0f08 	tst.w	r2, #8
   80660:	d105      	bne.n	8066e <pmc_switch_mck_to_pllack+0x5a>
   80662:	3b01      	subs	r3, #1
   80664:	d1f9      	bne.n	8065a <pmc_switch_mck_to_pllack+0x46>
   80666:	2001      	movs	r0, #1
   80668:	4770      	bx	lr
   8066a:	2000      	movs	r0, #0
   8066c:	4770      	bx	lr
   8066e:	2000      	movs	r0, #0
   80670:	4770      	bx	lr
   80672:	bf00      	nop
   80674:	400e0600 	.word	0x400e0600

00080678 <pmc_switch_mainck_to_xtal>:
   80678:	b9c8      	cbnz	r0, 806ae <pmc_switch_mainck_to_xtal+0x36>
   8067a:	4a11      	ldr	r2, [pc, #68]	; (806c0 <pmc_switch_mainck_to_xtal+0x48>)
   8067c:	6a13      	ldr	r3, [r2, #32]
   8067e:	0209      	lsls	r1, r1, #8
   80680:	b289      	uxth	r1, r1
   80682:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80686:	f023 0303 	bic.w	r3, r3, #3
   8068a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8068e:	f043 0301 	orr.w	r3, r3, #1
   80692:	430b      	orrs	r3, r1
   80694:	6213      	str	r3, [r2, #32]
   80696:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80698:	f013 0f01 	tst.w	r3, #1
   8069c:	d0fb      	beq.n	80696 <pmc_switch_mainck_to_xtal+0x1e>
   8069e:	4a08      	ldr	r2, [pc, #32]	; (806c0 <pmc_switch_mainck_to_xtal+0x48>)
   806a0:	6a13      	ldr	r3, [r2, #32]
   806a2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   806a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   806aa:	6213      	str	r3, [r2, #32]
   806ac:	4770      	bx	lr
   806ae:	4904      	ldr	r1, [pc, #16]	; (806c0 <pmc_switch_mainck_to_xtal+0x48>)
   806b0:	6a0b      	ldr	r3, [r1, #32]
   806b2:	4a04      	ldr	r2, [pc, #16]	; (806c4 <pmc_switch_mainck_to_xtal+0x4c>)
   806b4:	401a      	ands	r2, r3
   806b6:	4b04      	ldr	r3, [pc, #16]	; (806c8 <pmc_switch_mainck_to_xtal+0x50>)
   806b8:	4313      	orrs	r3, r2
   806ba:	620b      	str	r3, [r1, #32]
   806bc:	4770      	bx	lr
   806be:	bf00      	nop
   806c0:	400e0600 	.word	0x400e0600
   806c4:	fec8fffc 	.word	0xfec8fffc
   806c8:	01370002 	.word	0x01370002

000806cc <pmc_osc_is_ready_mainck>:
   806cc:	4b02      	ldr	r3, [pc, #8]	; (806d8 <pmc_osc_is_ready_mainck+0xc>)
   806ce:	6e98      	ldr	r0, [r3, #104]	; 0x68
   806d0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   806d4:	4770      	bx	lr
   806d6:	bf00      	nop
   806d8:	400e0600 	.word	0x400e0600

000806dc <pmc_disable_pllack>:
   806dc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   806e0:	4b01      	ldr	r3, [pc, #4]	; (806e8 <pmc_disable_pllack+0xc>)
   806e2:	629a      	str	r2, [r3, #40]	; 0x28
   806e4:	4770      	bx	lr
   806e6:	bf00      	nop
   806e8:	400e0600 	.word	0x400e0600

000806ec <pmc_is_locked_pllack>:
   806ec:	4b02      	ldr	r3, [pc, #8]	; (806f8 <pmc_is_locked_pllack+0xc>)
   806ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
   806f0:	f000 0002 	and.w	r0, r0, #2
   806f4:	4770      	bx	lr
   806f6:	bf00      	nop
   806f8:	400e0600 	.word	0x400e0600

000806fc <pmc_enable_periph_clk>:
   806fc:	282c      	cmp	r0, #44	; 0x2c
   806fe:	d81e      	bhi.n	8073e <pmc_enable_periph_clk+0x42>
   80700:	281f      	cmp	r0, #31
   80702:	d80c      	bhi.n	8071e <pmc_enable_periph_clk+0x22>
   80704:	4b11      	ldr	r3, [pc, #68]	; (8074c <pmc_enable_periph_clk+0x50>)
   80706:	699a      	ldr	r2, [r3, #24]
   80708:	2301      	movs	r3, #1
   8070a:	4083      	lsls	r3, r0
   8070c:	4393      	bics	r3, r2
   8070e:	d018      	beq.n	80742 <pmc_enable_periph_clk+0x46>
   80710:	2301      	movs	r3, #1
   80712:	fa03 f000 	lsl.w	r0, r3, r0
   80716:	4b0d      	ldr	r3, [pc, #52]	; (8074c <pmc_enable_periph_clk+0x50>)
   80718:	6118      	str	r0, [r3, #16]
   8071a:	2000      	movs	r0, #0
   8071c:	4770      	bx	lr
   8071e:	3820      	subs	r0, #32
   80720:	4b0a      	ldr	r3, [pc, #40]	; (8074c <pmc_enable_periph_clk+0x50>)
   80722:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80726:	2301      	movs	r3, #1
   80728:	4083      	lsls	r3, r0
   8072a:	4393      	bics	r3, r2
   8072c:	d00b      	beq.n	80746 <pmc_enable_periph_clk+0x4a>
   8072e:	2301      	movs	r3, #1
   80730:	fa03 f000 	lsl.w	r0, r3, r0
   80734:	4b05      	ldr	r3, [pc, #20]	; (8074c <pmc_enable_periph_clk+0x50>)
   80736:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
   8073a:	2000      	movs	r0, #0
   8073c:	4770      	bx	lr
   8073e:	2001      	movs	r0, #1
   80740:	4770      	bx	lr
   80742:	2000      	movs	r0, #0
   80744:	4770      	bx	lr
   80746:	2000      	movs	r0, #0
   80748:	4770      	bx	lr
   8074a:	bf00      	nop
   8074c:	400e0600 	.word	0x400e0600

00080750 <tc_init>:
   80750:	b410      	push	{r4}
   80752:	0189      	lsls	r1, r1, #6
   80754:	1843      	adds	r3, r0, r1
   80756:	2402      	movs	r4, #2
   80758:	5044      	str	r4, [r0, r1]
   8075a:	f04f 31ff 	mov.w	r1, #4294967295
   8075e:	6299      	str	r1, [r3, #40]	; 0x28
   80760:	6a19      	ldr	r1, [r3, #32]
   80762:	605a      	str	r2, [r3, #4]
   80764:	bc10      	pop	{r4}
   80766:	4770      	bx	lr

00080768 <tc_start>:
   80768:	0189      	lsls	r1, r1, #6
   8076a:	2305      	movs	r3, #5
   8076c:	5043      	str	r3, [r0, r1]
   8076e:	4770      	bx	lr

00080770 <tc_write_ra>:
   80770:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80774:	614a      	str	r2, [r1, #20]
   80776:	4770      	bx	lr

00080778 <tc_write_rc>:
   80778:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   8077c:	61ca      	str	r2, [r1, #28]
   8077e:	4770      	bx	lr

00080780 <tc_enable_interrupt>:
   80780:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80784:	624a      	str	r2, [r1, #36]	; 0x24
   80786:	4770      	bx	lr

00080788 <twi_set_speed>:
   80788:	4b2a      	ldr	r3, [pc, #168]	; (80834 <twi_set_speed+0xac>)
   8078a:	4299      	cmp	r1, r3
   8078c:	d849      	bhi.n	80822 <twi_set_speed+0x9a>
   8078e:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
   80792:	4299      	cmp	r1, r3
   80794:	d92b      	bls.n	807ee <twi_set_speed+0x66>
   80796:	b410      	push	{r4}
   80798:	4c27      	ldr	r4, [pc, #156]	; (80838 <twi_set_speed+0xb0>)
   8079a:	fba4 3402 	umull	r3, r4, r4, r2
   8079e:	0ba4      	lsrs	r4, r4, #14
   807a0:	3c04      	subs	r4, #4
   807a2:	4b26      	ldr	r3, [pc, #152]	; (8083c <twi_set_speed+0xb4>)
   807a4:	440b      	add	r3, r1
   807a6:	009b      	lsls	r3, r3, #2
   807a8:	fbb2 f2f3 	udiv	r2, r2, r3
   807ac:	3a04      	subs	r2, #4
   807ae:	2cff      	cmp	r4, #255	; 0xff
   807b0:	d939      	bls.n	80826 <twi_set_speed+0x9e>
   807b2:	2100      	movs	r1, #0
   807b4:	3101      	adds	r1, #1
   807b6:	0864      	lsrs	r4, r4, #1
   807b8:	2cff      	cmp	r4, #255	; 0xff
   807ba:	d90d      	bls.n	807d8 <twi_set_speed+0x50>
   807bc:	2907      	cmp	r1, #7
   807be:	d1f9      	bne.n	807b4 <twi_set_speed+0x2c>
   807c0:	0213      	lsls	r3, r2, #8
   807c2:	b29b      	uxth	r3, r3
   807c4:	0409      	lsls	r1, r1, #16
   807c6:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
   807ca:	430b      	orrs	r3, r1
   807cc:	b2e4      	uxtb	r4, r4
   807ce:	4323      	orrs	r3, r4
   807d0:	6103      	str	r3, [r0, #16]
   807d2:	2000      	movs	r0, #0
   807d4:	bc10      	pop	{r4}
   807d6:	4770      	bx	lr
   807d8:	2aff      	cmp	r2, #255	; 0xff
   807da:	d9f1      	bls.n	807c0 <twi_set_speed+0x38>
   807dc:	2906      	cmp	r1, #6
   807de:	d8ef      	bhi.n	807c0 <twi_set_speed+0x38>
   807e0:	3101      	adds	r1, #1
   807e2:	0852      	lsrs	r2, r2, #1
   807e4:	2aff      	cmp	r2, #255	; 0xff
   807e6:	d9eb      	bls.n	807c0 <twi_set_speed+0x38>
   807e8:	2906      	cmp	r1, #6
   807ea:	d9f9      	bls.n	807e0 <twi_set_speed+0x58>
   807ec:	e7e8      	b.n	807c0 <twi_set_speed+0x38>
   807ee:	0049      	lsls	r1, r1, #1
   807f0:	fbb2 f2f1 	udiv	r2, r2, r1
   807f4:	3a04      	subs	r2, #4
   807f6:	2aff      	cmp	r2, #255	; 0xff
   807f8:	d911      	bls.n	8081e <twi_set_speed+0x96>
   807fa:	2300      	movs	r3, #0
   807fc:	3301      	adds	r3, #1
   807fe:	0852      	lsrs	r2, r2, #1
   80800:	2aff      	cmp	r2, #255	; 0xff
   80802:	d901      	bls.n	80808 <twi_set_speed+0x80>
   80804:	2b07      	cmp	r3, #7
   80806:	d1f9      	bne.n	807fc <twi_set_speed+0x74>
   80808:	0211      	lsls	r1, r2, #8
   8080a:	b289      	uxth	r1, r1
   8080c:	041b      	lsls	r3, r3, #16
   8080e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
   80812:	430b      	orrs	r3, r1
   80814:	b2d2      	uxtb	r2, r2
   80816:	431a      	orrs	r2, r3
   80818:	6102      	str	r2, [r0, #16]
   8081a:	2000      	movs	r0, #0
   8081c:	4770      	bx	lr
   8081e:	2300      	movs	r3, #0
   80820:	e7f2      	b.n	80808 <twi_set_speed+0x80>
   80822:	2001      	movs	r0, #1
   80824:	4770      	bx	lr
   80826:	2aff      	cmp	r2, #255	; 0xff
   80828:	bf88      	it	hi
   8082a:	2100      	movhi	r1, #0
   8082c:	d8d8      	bhi.n	807e0 <twi_set_speed+0x58>
   8082e:	2100      	movs	r1, #0
   80830:	e7c6      	b.n	807c0 <twi_set_speed+0x38>
   80832:	bf00      	nop
   80834:	00061a80 	.word	0x00061a80
   80838:	057619f1 	.word	0x057619f1
   8083c:	3ffd1200 	.word	0x3ffd1200

00080840 <twi_master_init>:
   80840:	b538      	push	{r3, r4, r5, lr}
   80842:	4604      	mov	r4, r0
   80844:	460d      	mov	r5, r1
   80846:	f04f 33ff 	mov.w	r3, #4294967295
   8084a:	6283      	str	r3, [r0, #40]	; 0x28
   8084c:	6a03      	ldr	r3, [r0, #32]
   8084e:	2380      	movs	r3, #128	; 0x80
   80850:	6003      	str	r3, [r0, #0]
   80852:	6b03      	ldr	r3, [r0, #48]	; 0x30
   80854:	2308      	movs	r3, #8
   80856:	6003      	str	r3, [r0, #0]
   80858:	2320      	movs	r3, #32
   8085a:	6003      	str	r3, [r0, #0]
   8085c:	2304      	movs	r3, #4
   8085e:	6003      	str	r3, [r0, #0]
   80860:	680a      	ldr	r2, [r1, #0]
   80862:	6849      	ldr	r1, [r1, #4]
   80864:	4b05      	ldr	r3, [pc, #20]	; (8087c <twi_master_init+0x3c>)
   80866:	4798      	blx	r3
   80868:	2801      	cmp	r0, #1
   8086a:	bf14      	ite	ne
   8086c:	2000      	movne	r0, #0
   8086e:	2001      	moveq	r0, #1
   80870:	7a6b      	ldrb	r3, [r5, #9]
   80872:	2b01      	cmp	r3, #1
   80874:	bf04      	itt	eq
   80876:	2340      	moveq	r3, #64	; 0x40
   80878:	6023      	streq	r3, [r4, #0]
   8087a:	bd38      	pop	{r3, r4, r5, pc}
   8087c:	00080789 	.word	0x00080789

00080880 <twi_mk_addr>:
   80880:	460a      	mov	r2, r1
   80882:	b159      	cbz	r1, 8089c <twi_mk_addr+0x1c>
   80884:	7803      	ldrb	r3, [r0, #0]
   80886:	2901      	cmp	r1, #1
   80888:	bfc4      	itt	gt
   8088a:	7841      	ldrbgt	r1, [r0, #1]
   8088c:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
   80890:	2a02      	cmp	r2, #2
   80892:	dd04      	ble.n	8089e <twi_mk_addr+0x1e>
   80894:	7882      	ldrb	r2, [r0, #2]
   80896:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
   8089a:	e000      	b.n	8089e <twi_mk_addr+0x1e>
   8089c:	2300      	movs	r3, #0
   8089e:	4618      	mov	r0, r3
   808a0:	4770      	bx	lr
	...

000808a4 <twi_master_read>:
   808a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   808a6:	68cc      	ldr	r4, [r1, #12]
   808a8:	2c00      	cmp	r4, #0
   808aa:	d04f      	beq.n	8094c <twi_master_read+0xa8>
   808ac:	460b      	mov	r3, r1
   808ae:	4605      	mov	r5, r0
   808b0:	688e      	ldr	r6, [r1, #8]
   808b2:	2000      	movs	r0, #0
   808b4:	6068      	str	r0, [r5, #4]
   808b6:	684a      	ldr	r2, [r1, #4]
   808b8:	0212      	lsls	r2, r2, #8
   808ba:	f402 7240 	and.w	r2, r2, #768	; 0x300
   808be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   808c2:	7c09      	ldrb	r1, [r1, #16]
   808c4:	0409      	lsls	r1, r1, #16
   808c6:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
   808ca:	430a      	orrs	r2, r1
   808cc:	606a      	str	r2, [r5, #4]
   808ce:	60e8      	str	r0, [r5, #12]
   808d0:	6859      	ldr	r1, [r3, #4]
   808d2:	4618      	mov	r0, r3
   808d4:	4b22      	ldr	r3, [pc, #136]	; (80960 <twi_master_read+0xbc>)
   808d6:	4798      	blx	r3
   808d8:	60e8      	str	r0, [r5, #12]
   808da:	2c01      	cmp	r4, #1
   808dc:	d00f      	beq.n	808fe <twi_master_read+0x5a>
   808de:	2301      	movs	r3, #1
   808e0:	602b      	str	r3, [r5, #0]
   808e2:	2000      	movs	r0, #0
   808e4:	6a2b      	ldr	r3, [r5, #32]
   808e6:	f413 7f80 	tst.w	r3, #256	; 0x100
   808ea:	d136      	bne.n	8095a <twi_master_read+0xb6>
   808ec:	f643 2197 	movw	r1, #14999	; 0x3a97
   808f0:	f643 2798 	movw	r7, #15000	; 0x3a98
   808f4:	f04f 0e01 	mov.w	lr, #1
   808f8:	f04f 0c02 	mov.w	ip, #2
   808fc:	e019      	b.n	80932 <twi_master_read+0x8e>
   808fe:	2303      	movs	r3, #3
   80900:	602b      	str	r3, [r5, #0]
   80902:	2001      	movs	r0, #1
   80904:	e7ee      	b.n	808e4 <twi_master_read+0x40>
   80906:	460a      	mov	r2, r1
   80908:	4670      	mov	r0, lr
   8090a:	e00c      	b.n	80926 <twi_master_read+0x82>
   8090c:	b908      	cbnz	r0, 80912 <twi_master_read+0x6e>
   8090e:	f8c5 c000 	str.w	ip, [r5]
   80912:	f013 0f02 	tst.w	r3, #2
   80916:	d0f6      	beq.n	80906 <twi_master_read+0x62>
   80918:	4670      	mov	r0, lr
   8091a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8091c:	7033      	strb	r3, [r6, #0]
   8091e:	3c01      	subs	r4, #1
   80920:	3601      	adds	r6, #1
   80922:	463a      	mov	r2, r7
   80924:	b164      	cbz	r4, 80940 <twi_master_read+0x9c>
   80926:	6a2b      	ldr	r3, [r5, #32]
   80928:	f413 7f80 	tst.w	r3, #256	; 0x100
   8092c:	d111      	bne.n	80952 <twi_master_read+0xae>
   8092e:	1e51      	subs	r1, r2, #1
   80930:	b18a      	cbz	r2, 80956 <twi_master_read+0xb2>
   80932:	2c01      	cmp	r4, #1
   80934:	d0ea      	beq.n	8090c <twi_master_read+0x68>
   80936:	f013 0f02 	tst.w	r3, #2
   8093a:	d1ee      	bne.n	8091a <twi_master_read+0x76>
   8093c:	460a      	mov	r2, r1
   8093e:	e7f1      	b.n	80924 <twi_master_read+0x80>
   80940:	6a2b      	ldr	r3, [r5, #32]
   80942:	f013 0f01 	tst.w	r3, #1
   80946:	d0fb      	beq.n	80940 <twi_master_read+0x9c>
   80948:	6a2b      	ldr	r3, [r5, #32]
   8094a:	e000      	b.n	8094e <twi_master_read+0xaa>
   8094c:	2401      	movs	r4, #1
   8094e:	4620      	mov	r0, r4
   80950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80952:	2405      	movs	r4, #5
   80954:	e7fb      	b.n	8094e <twi_master_read+0xaa>
   80956:	2409      	movs	r4, #9
   80958:	e7f9      	b.n	8094e <twi_master_read+0xaa>
   8095a:	2405      	movs	r4, #5
   8095c:	e7f7      	b.n	8094e <twi_master_read+0xaa>
   8095e:	bf00      	nop
   80960:	00080881 	.word	0x00080881

00080964 <twi_master_write>:
   80964:	b570      	push	{r4, r5, r6, lr}
   80966:	68cd      	ldr	r5, [r1, #12]
   80968:	2d00      	cmp	r5, #0
   8096a:	d035      	beq.n	809d8 <twi_master_write+0x74>
   8096c:	460b      	mov	r3, r1
   8096e:	4604      	mov	r4, r0
   80970:	688e      	ldr	r6, [r1, #8]
   80972:	2000      	movs	r0, #0
   80974:	6060      	str	r0, [r4, #4]
   80976:	7c0a      	ldrb	r2, [r1, #16]
   80978:	0412      	lsls	r2, r2, #16
   8097a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
   8097e:	6849      	ldr	r1, [r1, #4]
   80980:	0209      	lsls	r1, r1, #8
   80982:	f401 7140 	and.w	r1, r1, #768	; 0x300
   80986:	430a      	orrs	r2, r1
   80988:	6062      	str	r2, [r4, #4]
   8098a:	60e0      	str	r0, [r4, #12]
   8098c:	6859      	ldr	r1, [r3, #4]
   8098e:	4618      	mov	r0, r3
   80990:	4b15      	ldr	r3, [pc, #84]	; (809e8 <twi_master_write+0x84>)
   80992:	4798      	blx	r3
   80994:	60e0      	str	r0, [r4, #12]
   80996:	6a23      	ldr	r3, [r4, #32]
   80998:	f413 7f80 	tst.w	r3, #256	; 0x100
   8099c:	d006      	beq.n	809ac <twi_master_write+0x48>
   8099e:	2505      	movs	r5, #5
   809a0:	e01b      	b.n	809da <twi_master_write+0x76>
   809a2:	b15d      	cbz	r5, 809bc <twi_master_write+0x58>
   809a4:	6a23      	ldr	r3, [r4, #32]
   809a6:	f413 7f80 	tst.w	r3, #256	; 0x100
   809aa:	d118      	bne.n	809de <twi_master_write+0x7a>
   809ac:	f013 0f04 	tst.w	r3, #4
   809b0:	d0f7      	beq.n	809a2 <twi_master_write+0x3e>
   809b2:	7833      	ldrb	r3, [r6, #0]
   809b4:	6363      	str	r3, [r4, #52]	; 0x34
   809b6:	3d01      	subs	r5, #1
   809b8:	3601      	adds	r6, #1
   809ba:	e7f2      	b.n	809a2 <twi_master_write+0x3e>
   809bc:	6a23      	ldr	r3, [r4, #32]
   809be:	f413 7f80 	tst.w	r3, #256	; 0x100
   809c2:	d10e      	bne.n	809e2 <twi_master_write+0x7e>
   809c4:	f013 0f04 	tst.w	r3, #4
   809c8:	d0f8      	beq.n	809bc <twi_master_write+0x58>
   809ca:	2302      	movs	r3, #2
   809cc:	6023      	str	r3, [r4, #0]
   809ce:	6a23      	ldr	r3, [r4, #32]
   809d0:	f013 0f01 	tst.w	r3, #1
   809d4:	d0fb      	beq.n	809ce <twi_master_write+0x6a>
   809d6:	e000      	b.n	809da <twi_master_write+0x76>
   809d8:	2501      	movs	r5, #1
   809da:	4628      	mov	r0, r5
   809dc:	bd70      	pop	{r4, r5, r6, pc}
   809de:	2505      	movs	r5, #5
   809e0:	e7fb      	b.n	809da <twi_master_write+0x76>
   809e2:	2505      	movs	r5, #5
   809e4:	e7f9      	b.n	809da <twi_master_write+0x76>
   809e6:	bf00      	nop
   809e8:	00080881 	.word	0x00080881

000809ec <Dummy_Handler>:
   809ec:	e7fe      	b.n	809ec <Dummy_Handler>
	...

000809f0 <Reset_Handler>:
   809f0:	b508      	push	{r3, lr}
   809f2:	4b1c      	ldr	r3, [pc, #112]	; (80a64 <Reset_Handler+0x74>)
   809f4:	4a1c      	ldr	r2, [pc, #112]	; (80a68 <Reset_Handler+0x78>)
   809f6:	429a      	cmp	r2, r3
   809f8:	d010      	beq.n	80a1c <Reset_Handler+0x2c>
   809fa:	4b1c      	ldr	r3, [pc, #112]	; (80a6c <Reset_Handler+0x7c>)
   809fc:	4a19      	ldr	r2, [pc, #100]	; (80a64 <Reset_Handler+0x74>)
   809fe:	429a      	cmp	r2, r3
   80a00:	d20c      	bcs.n	80a1c <Reset_Handler+0x2c>
   80a02:	3b01      	subs	r3, #1
   80a04:	1a9b      	subs	r3, r3, r2
   80a06:	f023 0303 	bic.w	r3, r3, #3
   80a0a:	3304      	adds	r3, #4
   80a0c:	4413      	add	r3, r2
   80a0e:	4916      	ldr	r1, [pc, #88]	; (80a68 <Reset_Handler+0x78>)
   80a10:	f851 0b04 	ldr.w	r0, [r1], #4
   80a14:	f842 0b04 	str.w	r0, [r2], #4
   80a18:	429a      	cmp	r2, r3
   80a1a:	d1f9      	bne.n	80a10 <Reset_Handler+0x20>
   80a1c:	4b14      	ldr	r3, [pc, #80]	; (80a70 <Reset_Handler+0x80>)
   80a1e:	4a15      	ldr	r2, [pc, #84]	; (80a74 <Reset_Handler+0x84>)
   80a20:	429a      	cmp	r2, r3
   80a22:	d20a      	bcs.n	80a3a <Reset_Handler+0x4a>
   80a24:	3b01      	subs	r3, #1
   80a26:	1a9b      	subs	r3, r3, r2
   80a28:	f023 0303 	bic.w	r3, r3, #3
   80a2c:	3304      	adds	r3, #4
   80a2e:	4413      	add	r3, r2
   80a30:	2100      	movs	r1, #0
   80a32:	f842 1b04 	str.w	r1, [r2], #4
   80a36:	4293      	cmp	r3, r2
   80a38:	d1fb      	bne.n	80a32 <Reset_Handler+0x42>
   80a3a:	4b0f      	ldr	r3, [pc, #60]	; (80a78 <Reset_Handler+0x88>)
   80a3c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80a40:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80a44:	490d      	ldr	r1, [pc, #52]	; (80a7c <Reset_Handler+0x8c>)
   80a46:	608a      	str	r2, [r1, #8]
   80a48:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80a4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80a50:	d203      	bcs.n	80a5a <Reset_Handler+0x6a>
   80a52:	688b      	ldr	r3, [r1, #8]
   80a54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80a58:	608b      	str	r3, [r1, #8]
   80a5a:	4b09      	ldr	r3, [pc, #36]	; (80a80 <Reset_Handler+0x90>)
   80a5c:	4798      	blx	r3
   80a5e:	4b09      	ldr	r3, [pc, #36]	; (80a84 <Reset_Handler+0x94>)
   80a60:	4798      	blx	r3
   80a62:	e7fe      	b.n	80a62 <Reset_Handler+0x72>
   80a64:	20070000 	.word	0x20070000
   80a68:	00084044 	.word	0x00084044
   80a6c:	20070970 	.word	0x20070970
   80a70:	2007226c 	.word	0x2007226c
   80a74:	20070970 	.word	0x20070970
   80a78:	00080000 	.word	0x00080000
   80a7c:	e000ed00 	.word	0xe000ed00
   80a80:	00083639 	.word	0x00083639
   80a84:	00082951 	.word	0x00082951

00080a88 <SystemCoreClockUpdate>:
   80a88:	4b3d      	ldr	r3, [pc, #244]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a8c:	f003 0303 	and.w	r3, r3, #3
   80a90:	2b03      	cmp	r3, #3
   80a92:	d80e      	bhi.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80a94:	e8df f003 	tbb	[pc, r3]
   80a98:	38381c02 	.word	0x38381c02
   80a9c:	4b39      	ldr	r3, [pc, #228]	; (80b84 <SystemCoreClockUpdate+0xfc>)
   80a9e:	695b      	ldr	r3, [r3, #20]
   80aa0:	f013 0f80 	tst.w	r3, #128	; 0x80
   80aa4:	bf14      	ite	ne
   80aa6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
   80aaa:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80aae:	4b36      	ldr	r3, [pc, #216]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80ab0:	601a      	str	r2, [r3, #0]
   80ab2:	4b33      	ldr	r3, [pc, #204]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80ab6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80aba:	2b70      	cmp	r3, #112	; 0x70
   80abc:	d057      	beq.n	80b6e <SystemCoreClockUpdate+0xe6>
   80abe:	4b30      	ldr	r3, [pc, #192]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80ac0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80ac2:	4931      	ldr	r1, [pc, #196]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80ac4:	f3c2 1202 	ubfx	r2, r2, #4, #3
   80ac8:	680b      	ldr	r3, [r1, #0]
   80aca:	40d3      	lsrs	r3, r2
   80acc:	600b      	str	r3, [r1, #0]
   80ace:	4770      	bx	lr
   80ad0:	4b2b      	ldr	r3, [pc, #172]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80ad2:	6a1b      	ldr	r3, [r3, #32]
   80ad4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ad8:	d003      	beq.n	80ae2 <SystemCoreClockUpdate+0x5a>
   80ada:	4a2c      	ldr	r2, [pc, #176]	; (80b8c <SystemCoreClockUpdate+0x104>)
   80adc:	4b2a      	ldr	r3, [pc, #168]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80ade:	601a      	str	r2, [r3, #0]
   80ae0:	e7e7      	b.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80ae2:	4a2b      	ldr	r2, [pc, #172]	; (80b90 <SystemCoreClockUpdate+0x108>)
   80ae4:	4b28      	ldr	r3, [pc, #160]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80ae6:	601a      	str	r2, [r3, #0]
   80ae8:	4b25      	ldr	r3, [pc, #148]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80aea:	6a1b      	ldr	r3, [r3, #32]
   80aec:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80af0:	2b10      	cmp	r3, #16
   80af2:	d005      	beq.n	80b00 <SystemCoreClockUpdate+0x78>
   80af4:	2b20      	cmp	r3, #32
   80af6:	d1dc      	bne.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80af8:	4a24      	ldr	r2, [pc, #144]	; (80b8c <SystemCoreClockUpdate+0x104>)
   80afa:	4b23      	ldr	r3, [pc, #140]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80afc:	601a      	str	r2, [r3, #0]
   80afe:	e7d8      	b.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80b00:	4a24      	ldr	r2, [pc, #144]	; (80b94 <SystemCoreClockUpdate+0x10c>)
   80b02:	4b21      	ldr	r3, [pc, #132]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b04:	601a      	str	r2, [r3, #0]
   80b06:	e7d4      	b.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80b08:	4b1d      	ldr	r3, [pc, #116]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80b0a:	6a1b      	ldr	r3, [r3, #32]
   80b0c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b10:	d00c      	beq.n	80b2c <SystemCoreClockUpdate+0xa4>
   80b12:	4a1e      	ldr	r2, [pc, #120]	; (80b8c <SystemCoreClockUpdate+0x104>)
   80b14:	4b1c      	ldr	r3, [pc, #112]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b16:	601a      	str	r2, [r3, #0]
   80b18:	4b19      	ldr	r3, [pc, #100]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b1c:	f003 0303 	and.w	r3, r3, #3
   80b20:	2b02      	cmp	r3, #2
   80b22:	d016      	beq.n	80b52 <SystemCoreClockUpdate+0xca>
   80b24:	4a1c      	ldr	r2, [pc, #112]	; (80b98 <SystemCoreClockUpdate+0x110>)
   80b26:	4b18      	ldr	r3, [pc, #96]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b28:	601a      	str	r2, [r3, #0]
   80b2a:	e7c2      	b.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80b2c:	4a18      	ldr	r2, [pc, #96]	; (80b90 <SystemCoreClockUpdate+0x108>)
   80b2e:	4b16      	ldr	r3, [pc, #88]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b30:	601a      	str	r2, [r3, #0]
   80b32:	4b13      	ldr	r3, [pc, #76]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80b34:	6a1b      	ldr	r3, [r3, #32]
   80b36:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b3a:	2b10      	cmp	r3, #16
   80b3c:	d005      	beq.n	80b4a <SystemCoreClockUpdate+0xc2>
   80b3e:	2b20      	cmp	r3, #32
   80b40:	d1ea      	bne.n	80b18 <SystemCoreClockUpdate+0x90>
   80b42:	4a12      	ldr	r2, [pc, #72]	; (80b8c <SystemCoreClockUpdate+0x104>)
   80b44:	4b10      	ldr	r3, [pc, #64]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b46:	601a      	str	r2, [r3, #0]
   80b48:	e7e6      	b.n	80b18 <SystemCoreClockUpdate+0x90>
   80b4a:	4a12      	ldr	r2, [pc, #72]	; (80b94 <SystemCoreClockUpdate+0x10c>)
   80b4c:	4b0e      	ldr	r3, [pc, #56]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b4e:	601a      	str	r2, [r3, #0]
   80b50:	e7e2      	b.n	80b18 <SystemCoreClockUpdate+0x90>
   80b52:	4a0b      	ldr	r2, [pc, #44]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80b54:	6a91      	ldr	r1, [r2, #40]	; 0x28
   80b56:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80b58:	480b      	ldr	r0, [pc, #44]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b5a:	f3c1 410a 	ubfx	r1, r1, #16, #11
   80b5e:	6803      	ldr	r3, [r0, #0]
   80b60:	fb01 3303 	mla	r3, r1, r3, r3
   80b64:	b2d2      	uxtb	r2, r2
   80b66:	fbb3 f3f2 	udiv	r3, r3, r2
   80b6a:	6003      	str	r3, [r0, #0]
   80b6c:	e7a1      	b.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80b6e:	4a06      	ldr	r2, [pc, #24]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b70:	6813      	ldr	r3, [r2, #0]
   80b72:	490a      	ldr	r1, [pc, #40]	; (80b9c <SystemCoreClockUpdate+0x114>)
   80b74:	fba1 1303 	umull	r1, r3, r1, r3
   80b78:	085b      	lsrs	r3, r3, #1
   80b7a:	6013      	str	r3, [r2, #0]
   80b7c:	4770      	bx	lr
   80b7e:	bf00      	nop
   80b80:	400e0600 	.word	0x400e0600
   80b84:	400e1a10 	.word	0x400e1a10
   80b88:	2007012c 	.word	0x2007012c
   80b8c:	00b71b00 	.word	0x00b71b00
   80b90:	003d0900 	.word	0x003d0900
   80b94:	007a1200 	.word	0x007a1200
   80b98:	0e4e1c00 	.word	0x0e4e1c00
   80b9c:	aaaaaaab 	.word	0xaaaaaaab

00080ba0 <_sbrk>:
   80ba0:	4b0a      	ldr	r3, [pc, #40]	; (80bcc <_sbrk+0x2c>)
   80ba2:	681b      	ldr	r3, [r3, #0]
   80ba4:	b153      	cbz	r3, 80bbc <_sbrk+0x1c>
   80ba6:	4b09      	ldr	r3, [pc, #36]	; (80bcc <_sbrk+0x2c>)
   80ba8:	681b      	ldr	r3, [r3, #0]
   80baa:	181a      	adds	r2, r3, r0
   80bac:	4908      	ldr	r1, [pc, #32]	; (80bd0 <_sbrk+0x30>)
   80bae:	4291      	cmp	r1, r2
   80bb0:	db08      	blt.n	80bc4 <_sbrk+0x24>
   80bb2:	4610      	mov	r0, r2
   80bb4:	4a05      	ldr	r2, [pc, #20]	; (80bcc <_sbrk+0x2c>)
   80bb6:	6010      	str	r0, [r2, #0]
   80bb8:	4618      	mov	r0, r3
   80bba:	4770      	bx	lr
   80bbc:	4a05      	ldr	r2, [pc, #20]	; (80bd4 <_sbrk+0x34>)
   80bbe:	4b03      	ldr	r3, [pc, #12]	; (80bcc <_sbrk+0x2c>)
   80bc0:	601a      	str	r2, [r3, #0]
   80bc2:	e7f0      	b.n	80ba6 <_sbrk+0x6>
   80bc4:	f04f 30ff 	mov.w	r0, #4294967295
   80bc8:	4770      	bx	lr
   80bca:	bf00      	nop
   80bcc:	2007098c 	.word	0x2007098c
   80bd0:	20087ffc 	.word	0x20087ffc
   80bd4:	20074270 	.word	0x20074270

00080bd8 <adc_initialize>:

#include "ADC.h" 

/* A global Analog to Digital Controller initialization function */
void adc_initialize(void)
{
   80bd8:	b570      	push	{r4, r5, r6, lr}
	pmc_enable_periph_clk(ID_ADC);
   80bda:	2025      	movs	r0, #37	; 0x25
   80bdc:	4b19      	ldr	r3, [pc, #100]	; (80c44 <adc_initialize+0x6c>)
   80bde:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), ADC_FREQ_MIN, ADC_STARTUP_TIME_4);
   80be0:	4c19      	ldr	r4, [pc, #100]	; (80c48 <adc_initialize+0x70>)
   80be2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
   80be6:	4a19      	ldr	r2, [pc, #100]	; (80c4c <adc_initialize+0x74>)
   80be8:	4919      	ldr	r1, [pc, #100]	; (80c50 <adc_initialize+0x78>)
   80bea:	4620      	mov	r0, r4
   80bec:	4d19      	ldr	r5, [pc, #100]	; (80c54 <adc_initialize+0x7c>)
   80bee:	47a8      	blx	r5
	adc_configure_timing(ADC, 1, ADC_SETTLING_TIME_3, 1);
   80bf0:	2301      	movs	r3, #1
   80bf2:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80bf6:	4619      	mov	r1, r3
   80bf8:	4620      	mov	r0, r4
   80bfa:	4d17      	ldr	r5, [pc, #92]	; (80c58 <adc_initialize+0x80>)
   80bfc:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   80bfe:	2110      	movs	r1, #16
   80c00:	4620      	mov	r0, r4
   80c02:	4b16      	ldr	r3, [pc, #88]	; (80c5c <adc_initialize+0x84>)
   80c04:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
   80c06:	2200      	movs	r2, #0
   80c08:	4611      	mov	r1, r2
   80c0a:	4620      	mov	r0, r4
   80c0c:	4b14      	ldr	r3, [pc, #80]	; (80c60 <adc_initialize+0x88>)
   80c0e:	4798      	blx	r3
	adc_enable_tag(ADC);
   80c10:	4620      	mov	r0, r4
   80c12:	4b14      	ldr	r3, [pc, #80]	; (80c64 <adc_initialize+0x8c>)
   80c14:	4798      	blx	r3
   80c16:	2300      	movs	r3, #0

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
			AdcChannels[i] = 0;
   80c18:	4e13      	ldr	r6, [pc, #76]	; (80c68 <adc_initialize+0x90>)
   80c1a:	461a      	mov	r2, r3
		for (uint16_t j = 0; j < ADC_MEDIAN_FILTER_LENGTH; j++)
			AdcData[i][j] = 0;
   80c1c:	4c13      	ldr	r4, [pc, #76]	; (80c6c <adc_initialize+0x94>)
		AdcMedianCounter[i] = 0;
   80c1e:	4d14      	ldr	r5, [pc, #80]	; (80c70 <adc_initialize+0x98>)
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
   80c20:	b2d9      	uxtb	r1, r3
   80c22:	2906      	cmp	r1, #6
			AdcChannels[i] = 0;
   80c24:	bf98      	it	ls
   80c26:	54f2      	strbls	r2, [r6, r3]
			AdcData[i][j] = 0;
   80c28:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   80c2c:	eb04 0140 	add.w	r1, r4, r0, lsl #1
   80c30:	f824 2010 	strh.w	r2, [r4, r0, lsl #1]
   80c34:	804a      	strh	r2, [r1, #2]
   80c36:	808a      	strh	r2, [r1, #4]
		AdcMedianCounter[i] = 0;
   80c38:	54ea      	strb	r2, [r5, r3]
   80c3a:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
   80c3c:	2b0f      	cmp	r3, #15
   80c3e:	d1ef      	bne.n	80c20 <adc_initialize+0x48>
	}

	
}
   80c40:	bd70      	pop	{r4, r5, r6, pc}
   80c42:	bf00      	nop
   80c44:	000806fd 	.word	0x000806fd
   80c48:	400c0000 	.word	0x400c0000
   80c4c:	000f4240 	.word	0x000f4240
   80c50:	0a037a00 	.word	0x0a037a00
   80c54:	00080279 	.word	0x00080279
   80c58:	000802cb 	.word	0x000802cb
   80c5c:	000802ad 	.word	0x000802ad
   80c60:	000802bd 	.word	0x000802bd
   80c64:	000802f7 	.word	0x000802f7
   80c68:	20071d9c 	.word	0x20071d9c
   80c6c:	2007189c 	.word	0x2007189c
   80c70:	20071904 	.word	0x20071904

00080c74 <adc_turn_on_multiple_channels>:
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
   80c74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c78:	468a      	mov	sl, r1
   80c7a:	4693      	mov	fp, r2
   80c7c:	4681      	mov	r9, r0
   80c7e:	f100 0807 	add.w	r8, r0, #7
   80c82:	4604      	mov	r4, r0
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c84:	4f0d      	ldr	r7, [pc, #52]	; (80cbc <adc_turn_on_multiple_channels+0x48>)
   80c86:	4e0e      	ldr	r6, [pc, #56]	; (80cc0 <adc_turn_on_multiple_channels+0x4c>)
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80c88:	4d0e      	ldr	r5, [pc, #56]	; (80cc4 <adc_turn_on_multiple_channels+0x50>)
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c8a:	7821      	ldrb	r1, [r4, #0]
   80c8c:	4638      	mov	r0, r7
   80c8e:	47b0      	blx	r6
   80c90:	eba4 0309 	sub.w	r3, r4, r9
		AdcChannels[i] = ChannelNumber[i];	
   80c94:	f814 2b01 	ldrb.w	r2, [r4], #1
   80c98:	54ea      	strb	r2, [r5, r3]
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
   80c9a:	4544      	cmp	r4, r8
   80c9c:	d1f5      	bne.n	80c8a <adc_turn_on_multiple_channels+0x16>
		//uart_print_string("Channel: "); uart_print_int(channel_number[i]);
	}
	if (EnableAdcInterrupt)
   80c9e:	f1ba 0f00 	cmp.w	sl, #0
   80ca2:	d101      	bne.n	80ca8 <adc_turn_on_multiple_channels+0x34>
   80ca4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	{
		adc_enable_interrupt(ADC, ADC_IER_DRDY);
   80ca8:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
   80cac:	4803      	ldr	r0, [pc, #12]	; (80cbc <adc_turn_on_multiple_channels+0x48>)
   80cae:	4b06      	ldr	r3, [pc, #24]	; (80cc8 <adc_turn_on_multiple_channels+0x54>)
   80cb0:	4798      	blx	r3
		interrupts_enable_interrupt_vector(ADC_IRQn, AdcInterruptPriority);
   80cb2:	4659      	mov	r1, fp
   80cb4:	2025      	movs	r0, #37	; 0x25
   80cb6:	4b05      	ldr	r3, [pc, #20]	; (80ccc <adc_turn_on_multiple_channels+0x58>)
   80cb8:	4798      	blx	r3
	}
}
   80cba:	e7f3      	b.n	80ca4 <adc_turn_on_multiple_channels+0x30>
   80cbc:	400c0000 	.word	0x400c0000
   80cc0:	000802ed 	.word	0x000802ed
   80cc4:	20071d9c 	.word	0x20071d9c
   80cc8:	00080301 	.word	0x00080301
   80ccc:	000815b9 	.word	0x000815b9

00080cd0 <ADC_Handler>:

void ADC_Handler(void)
{
   80cd0:	b410      	push	{r4}
	7 6 5 4 3 2 1 0
	     LDATA   
	CHNB: Channel number
	LDATA: Last Data Converted */
	/************************************************************************/
	uint16_t Result = ADC->ADC_LCDR; //Last converted data register
   80cd2:	4b0f      	ldr	r3, [pc, #60]	; (80d10 <ADC_Handler+0x40>)
   80cd4:	6a1b      	ldr	r3, [r3, #32]
   80cd6:	b29b      	uxth	r3, r3
	uint16_t ChannelNumber = ((Result & 0xF000) >> 12);
	AdcData[ChannelNumber][AdcMedianCounter[ChannelNumber]] = (0x0FFF & Result); // Discard channel number from results
   80cd8:	0b19      	lsrs	r1, r3, #12
   80cda:	480e      	ldr	r0, [pc, #56]	; (80d14 <ADC_Handler+0x44>)
   80cdc:	5c42      	ldrb	r2, [r0, r1]
   80cde:	f3c3 030b 	ubfx	r3, r3, #0, #12
   80ce2:	eb01 0441 	add.w	r4, r1, r1, lsl #1
   80ce6:	4422      	add	r2, r4
   80ce8:	4c0b      	ldr	r4, [pc, #44]	; (80d18 <ADC_Handler+0x48>)
   80cea:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
	AdcMedianCounter[ChannelNumber] = (AdcMedianCounter[ChannelNumber] + 1) % ADC_MEDIAN_FILTER_LENGTH;
   80cee:	5c43      	ldrb	r3, [r0, r1]
   80cf0:	3301      	adds	r3, #1
   80cf2:	4a0a      	ldr	r2, [pc, #40]	; (80d1c <ADC_Handler+0x4c>)
   80cf4:	fb82 4203 	smull	r4, r2, r2, r3
   80cf8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
   80cfc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   80d00:	1a9b      	subs	r3, r3, r2
   80d02:	b2db      	uxtb	r3, r3
   80d04:	5443      	strb	r3, [r0, r1]
	AdcFlag = TRUE;
   80d06:	2201      	movs	r2, #1
   80d08:	4b05      	ldr	r3, [pc, #20]	; (80d20 <ADC_Handler+0x50>)
   80d0a:	701a      	strb	r2, [r3, #0]
   80d0c:	bc10      	pop	{r4}
   80d0e:	4770      	bx	lr
   80d10:	400c0000 	.word	0x400c0000
   80d14:	20071904 	.word	0x20071904
   80d18:	2007189c 	.word	0x2007189c
   80d1c:	55555556 	.word	0x55555556
   80d20:	20071d98 	.word	0x20071d98

00080d24 <decoders_tach_event>:
   80d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80d28:	4605      	mov	r5, r0
   80d2a:	468a      	mov	sl, r1
   80d2c:	4933      	ldr	r1, [pc, #204]	; (80dfc <decoders_tach_event+0xd8>)
   80d2e:	f891 4036 	ldrb.w	r4, [r1, #54]	; 0x36
   80d32:	4b33      	ldr	r3, [pc, #204]	; (80e00 <decoders_tach_event+0xdc>)
   80d34:	781b      	ldrb	r3, [r3, #0]
   80d36:	4a33      	ldr	r2, [pc, #204]	; (80e04 <decoders_tach_event+0xe0>)
   80d38:	7812      	ldrb	r2, [r2, #0]
   80d3a:	b2d2      	uxtb	r2, r2
   80d3c:	4832      	ldr	r0, [pc, #200]	; (80e08 <decoders_tach_event+0xe4>)
   80d3e:	7800      	ldrb	r0, [r0, #0]
   80d40:	0964      	lsrs	r4, r4, #5
   80d42:	1aeb      	subs	r3, r5, r3
   80d44:	fb93 f3f2 	sdiv	r3, r3, r2
   80d48:	fb00 3404 	mla	r4, r0, r4, r3
   80d4c:	f891 3036 	ldrb.w	r3, [r1, #54]	; 0x36
   80d50:	4b2e      	ldr	r3, [pc, #184]	; (80e0c <decoders_tach_event+0xe8>)
   80d52:	681b      	ldr	r3, [r3, #0]
   80d54:	b12b      	cbz	r3, 80d62 <decoders_tach_event+0x3e>
   80d56:	4a2e      	ldr	r2, [pc, #184]	; (80e10 <decoders_tach_event+0xec>)
   80d58:	6813      	ldr	r3, [r2, #0]
   80d5a:	3301      	adds	r3, #1
   80d5c:	6013      	str	r3, [r2, #0]
   80d5e:	2b65      	cmp	r3, #101	; 0x65
   80d60:	d03f      	beq.n	80de2 <decoders_tach_event+0xbe>
   80d62:	4b2c      	ldr	r3, [pc, #176]	; (80e14 <decoders_tach_event+0xf0>)
   80d64:	4798      	blx	r3
   80d66:	4681      	mov	r9, r0
   80d68:	4e24      	ldr	r6, [pc, #144]	; (80dfc <decoders_tach_event+0xd8>)
   80d6a:	f104 0310 	add.w	r3, r4, #16
   80d6e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   80d72:	88d8      	ldrh	r0, [r3, #6]
   80d74:	f500 70b4 	add.w	r0, r0, #360	; 0x168
   80d78:	b280      	uxth	r0, r0
   80d7a:	4b27      	ldr	r3, [pc, #156]	; (80e18 <decoders_tach_event+0xf4>)
   80d7c:	4798      	blx	r3
   80d7e:	fa1f f880 	uxth.w	r8, r0
   80d82:	f896 0025 	ldrb.w	r0, [r6, #37]	; 0x25
   80d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   80d8a:	fb00 9003 	mla	r0, r0, r3, r9
   80d8e:	4b23      	ldr	r3, [pc, #140]	; (80e1c <decoders_tach_event+0xf8>)
   80d90:	4798      	blx	r3
   80d92:	f108 36ff 	add.w	r6, r8, #4294967295
   80d96:	1a36      	subs	r6, r6, r0
   80d98:	b2b6      	uxth	r6, r6
   80d9a:	b2ad      	uxth	r5, r5
   80d9c:	4642      	mov	r2, r8
   80d9e:	4651      	mov	r1, sl
   80da0:	4628      	mov	r0, r5
   80da2:	4f1f      	ldr	r7, [pc, #124]	; (80e20 <decoders_tach_event+0xfc>)
   80da4:	47b8      	blx	r7
   80da6:	4681      	mov	r9, r0
   80da8:	4632      	mov	r2, r6
   80daa:	4651      	mov	r1, sl
   80dac:	4628      	mov	r0, r5
   80dae:	47b8      	blx	r7
   80db0:	2234      	movs	r2, #52	; 0x34
   80db2:	4b1c      	ldr	r3, [pc, #112]	; (80e24 <decoders_tach_event+0x100>)
   80db4:	fb02 3404 	mla	r4, r2, r4, r3
   80db8:	f8c4 9020 	str.w	r9, [r4, #32]
   80dbc:	61e0      	str	r0, [r4, #28]
   80dbe:	4b13      	ldr	r3, [pc, #76]	; (80e0c <decoders_tach_event+0xe8>)
   80dc0:	681b      	ldr	r3, [r3, #0]
   80dc2:	b11b      	cbz	r3, 80dcc <decoders_tach_event+0xa8>
   80dc4:	4b12      	ldr	r3, [pc, #72]	; (80e10 <decoders_tach_event+0xec>)
   80dc6:	681b      	ldr	r3, [r3, #0]
   80dc8:	2b65      	cmp	r3, #101	; 0x65
   80dca:	d013      	beq.n	80df4 <decoders_tach_event+0xd0>
   80dcc:	4b16      	ldr	r3, [pc, #88]	; (80e28 <decoders_tach_event+0x104>)
   80dce:	89d8      	ldrh	r0, [r3, #14]
   80dd0:	8899      	ldrh	r1, [r3, #4]
   80dd2:	230a      	movs	r3, #10
   80dd4:	4a15      	ldr	r2, [pc, #84]	; (80e2c <decoders_tach_event+0x108>)
   80dd6:	b289      	uxth	r1, r1
   80dd8:	b280      	uxth	r0, r0
   80dda:	4c15      	ldr	r4, [pc, #84]	; (80e30 <decoders_tach_event+0x10c>)
   80ddc:	47a0      	blx	r4
   80dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80de2:	4814      	ldr	r0, [pc, #80]	; (80e34 <decoders_tach_event+0x110>)
   80de4:	4b14      	ldr	r3, [pc, #80]	; (80e38 <decoders_tach_event+0x114>)
   80de6:	4798      	blx	r3
   80de8:	4628      	mov	r0, r5
   80dea:	4b14      	ldr	r3, [pc, #80]	; (80e3c <decoders_tach_event+0x118>)
   80dec:	4798      	blx	r3
   80dee:	4b14      	ldr	r3, [pc, #80]	; (80e40 <decoders_tach_event+0x11c>)
   80df0:	4798      	blx	r3
   80df2:	e7b6      	b.n	80d62 <decoders_tach_event+0x3e>
   80df4:	2200      	movs	r2, #0
   80df6:	4b06      	ldr	r3, [pc, #24]	; (80e10 <decoders_tach_event+0xec>)
   80df8:	601a      	str	r2, [r3, #0]
   80dfa:	e7e7      	b.n	80dcc <decoders_tach_event+0xa8>
   80dfc:	20070fd4 	.word	0x20070fd4
   80e00:	2007189a 	.word	0x2007189a
   80e04:	2007225a 	.word	0x2007225a
   80e08:	20071d90 	.word	0x20071d90
   80e0c:	20071d38 	.word	0x20071d38
   80e10:	20070a28 	.word	0x20070a28
   80e14:	00081119 	.word	0x00081119
   80e18:	00081acd 	.word	0x00081acd
   80e1c:	00081af1 	.word	0x00081af1
   80e20:	00081b2d 	.word	0x00081b2d
   80e24:	20070e34 	.word	0x20070e34
   80e28:	20071464 	.word	0x20071464
   80e2c:	20071d80 	.word	0x20071d80
   80e30:	00081961 	.word	0x00081961
   80e34:	00083f74 	.word	0x00083f74
   80e38:	0008283d 	.word	0x0008283d
   80e3c:	000827d9 	.word	0x000827d9
   80e40:	0008282d 	.word	0x0008282d

00080e44 <decoders_crank_primary>:
   80e44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80e48:	4b3c      	ldr	r3, [pc, #240]	; (80f3c <decoders_crank_primary+0xf8>)
   80e4a:	781b      	ldrb	r3, [r3, #0]
   80e4c:	b1e3      	cbz	r3, 80e88 <decoders_crank_primary+0x44>
   80e4e:	4b3c      	ldr	r3, [pc, #240]	; (80f40 <decoders_crank_primary+0xfc>)
   80e50:	681b      	ldr	r3, [r3, #0]
   80e52:	4a3c      	ldr	r2, [pc, #240]	; (80f44 <decoders_crank_primary+0x100>)
   80e54:	6812      	ldr	r2, [r2, #0]
   80e56:	085b      	lsrs	r3, r3, #1
   80e58:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   80e5c:	4293      	cmp	r3, r2
   80e5e:	d315      	bcc.n	80e8c <decoders_crank_primary+0x48>
   80e60:	4b39      	ldr	r3, [pc, #228]	; (80f48 <decoders_crank_primary+0x104>)
   80e62:	7818      	ldrb	r0, [r3, #0]
   80e64:	b2c0      	uxtb	r0, r0
   80e66:	4b39      	ldr	r3, [pc, #228]	; (80f4c <decoders_crank_primary+0x108>)
   80e68:	6819      	ldr	r1, [r3, #0]
   80e6a:	4b39      	ldr	r3, [pc, #228]	; (80f50 <decoders_crank_primary+0x10c>)
   80e6c:	781a      	ldrb	r2, [r3, #0]
   80e6e:	4b39      	ldr	r3, [pc, #228]	; (80f54 <decoders_crank_primary+0x110>)
   80e70:	781b      	ldrb	r3, [r3, #0]
   80e72:	b2db      	uxtb	r3, r3
   80e74:	1a82      	subs	r2, r0, r2
   80e76:	fb92 f4f3 	sdiv	r4, r2, r3
   80e7a:	fb03 2314 	mls	r3, r3, r4, r2
   80e7e:	2b00      	cmp	r3, #0
   80e80:	d053      	beq.n	80f2a <decoders_crank_primary+0xe6>
   80e82:	2200      	movs	r2, #0
   80e84:	4b2d      	ldr	r3, [pc, #180]	; (80f3c <decoders_crank_primary+0xf8>)
   80e86:	701a      	strb	r2, [r3, #0]
   80e88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80e8c:	2600      	movs	r6, #0
   80e8e:	4b2e      	ldr	r3, [pc, #184]	; (80f48 <decoders_crank_primary+0x104>)
   80e90:	701e      	strb	r6, [r3, #0]
   80e92:	4a31      	ldr	r2, [pc, #196]	; (80f58 <decoders_crank_primary+0x114>)
   80e94:	7813      	ldrb	r3, [r2, #0]
   80e96:	f083 0301 	eor.w	r3, r3, #1
   80e9a:	7013      	strb	r3, [r2, #0]
   80e9c:	4c2f      	ldr	r4, [pc, #188]	; (80f5c <decoders_crank_primary+0x118>)
   80e9e:	89e0      	ldrh	r0, [r4, #14]
   80ea0:	88a1      	ldrh	r1, [r4, #4]
   80ea2:	2301      	movs	r3, #1
   80ea4:	4a2e      	ldr	r2, [pc, #184]	; (80f60 <decoders_crank_primary+0x11c>)
   80ea6:	b289      	uxth	r1, r1
   80ea8:	b280      	uxth	r0, r0
   80eaa:	4d2e      	ldr	r5, [pc, #184]	; (80f64 <decoders_crank_primary+0x120>)
   80eac:	47a8      	blx	r5
   80eae:	4d2e      	ldr	r5, [pc, #184]	; (80f68 <decoders_crank_primary+0x124>)
   80eb0:	8028      	strh	r0, [r5, #0]
   80eb2:	4b2e      	ldr	r3, [pc, #184]	; (80f6c <decoders_crank_primary+0x128>)
   80eb4:	4798      	blx	r3
   80eb6:	882b      	ldrh	r3, [r5, #0]
   80eb8:	4418      	add	r0, r3
   80eba:	b280      	uxth	r0, r0
   80ebc:	4f2c      	ldr	r7, [pc, #176]	; (80f70 <decoders_crank_primary+0x12c>)
   80ebe:	8038      	strh	r0, [r7, #0]
   80ec0:	8838      	ldrh	r0, [r7, #0]
   80ec2:	b280      	uxth	r0, r0
   80ec4:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 80fa4 <decoders_crank_primary+0x160>
   80ec8:	47c0      	blx	r8
   80eca:	b2c0      	uxtb	r0, r0
   80ecc:	4b29      	ldr	r3, [pc, #164]	; (80f74 <decoders_crank_primary+0x130>)
   80ece:	7018      	strb	r0, [r3, #0]
   80ed0:	8838      	ldrh	r0, [r7, #0]
   80ed2:	b280      	uxth	r0, r0
   80ed4:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 80fa8 <decoders_crank_primary+0x164>
   80ed8:	47c8      	blx	r9
   80eda:	4f19      	ldr	r7, [pc, #100]	; (80f40 <decoders_crank_primary+0xfc>)
   80edc:	683b      	ldr	r3, [r7, #0]
   80ede:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   80ee2:	4b25      	ldr	r3, [pc, #148]	; (80f78 <decoders_crank_primary+0x134>)
   80ee4:	6018      	str	r0, [r3, #0]
   80ee6:	8828      	ldrh	r0, [r5, #0]
   80ee8:	b280      	uxth	r0, r0
   80eea:	47c0      	blx	r8
   80eec:	b2c0      	uxtb	r0, r0
   80eee:	4b23      	ldr	r3, [pc, #140]	; (80f7c <decoders_crank_primary+0x138>)
   80ef0:	7018      	strb	r0, [r3, #0]
   80ef2:	8828      	ldrh	r0, [r5, #0]
   80ef4:	b280      	uxth	r0, r0
   80ef6:	47c8      	blx	r9
   80ef8:	683b      	ldr	r3, [r7, #0]
   80efa:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   80efe:	4b20      	ldr	r3, [pc, #128]	; (80f80 <decoders_crank_primary+0x13c>)
   80f00:	6018      	str	r0, [r3, #0]
   80f02:	4d20      	ldr	r5, [pc, #128]	; (80f84 <decoders_crank_primary+0x140>)
   80f04:	682a      	ldr	r2, [r5, #0]
   80f06:	4b20      	ldr	r3, [pc, #128]	; (80f88 <decoders_crank_primary+0x144>)
   80f08:	fbb3 f3f2 	udiv	r3, r3, r2
   80f0c:	b29b      	uxth	r3, r3
   80f0e:	81e3      	strh	r3, [r4, #14]
   80f10:	4b1e      	ldr	r3, [pc, #120]	; (80f8c <decoders_crank_primary+0x148>)
   80f12:	4798      	blx	r3
   80f14:	4b1e      	ldr	r3, [pc, #120]	; (80f90 <decoders_crank_primary+0x14c>)
   80f16:	fba3 3000 	umull	r3, r0, r3, r0
   80f1a:	f3c0 1087 	ubfx	r0, r0, #6, #8
   80f1e:	7560      	strb	r0, [r4, #21]
   80f20:	682a      	ldr	r2, [r5, #0]
   80f22:	4b1c      	ldr	r3, [pc, #112]	; (80f94 <decoders_crank_primary+0x150>)
   80f24:	601a      	str	r2, [r3, #0]
   80f26:	602e      	str	r6, [r5, #0]
   80f28:	e79a      	b.n	80e60 <decoders_crank_primary+0x1c>
   80f2a:	4b1b      	ldr	r3, [pc, #108]	; (80f98 <decoders_crank_primary+0x154>)
   80f2c:	4798      	blx	r3
   80f2e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   80f32:	481a      	ldr	r0, [pc, #104]	; (80f9c <decoders_crank_primary+0x158>)
   80f34:	4b1a      	ldr	r3, [pc, #104]	; (80fa0 <decoders_crank_primary+0x15c>)
   80f36:	4798      	blx	r3
   80f38:	e7a3      	b.n	80e82 <decoders_crank_primary+0x3e>
   80f3a:	bf00      	nop
   80f3c:	20072258 	.word	0x20072258
   80f40:	2007224c 	.word	0x2007224c
   80f44:	20070a2c 	.word	0x20070a2c
   80f48:	200721a5 	.word	0x200721a5
   80f4c:	20071d94 	.word	0x20071d94
   80f50:	2007189a 	.word	0x2007189a
   80f54:	2007225a 	.word	0x2007225a
   80f58:	20071d90 	.word	0x20071d90
   80f5c:	20071464 	.word	0x20071464
   80f60:	20071d80 	.word	0x20071d80
   80f64:	00081961 	.word	0x00081961
   80f68:	200709c4 	.word	0x200709c4
   80f6c:	0008153d 	.word	0x0008153d
   80f70:	20072260 	.word	0x20072260
   80f74:	20071494 	.word	0x20071494
   80f78:	20071d30 	.word	0x20071d30
   80f7c:	20071900 	.word	0x20071900
   80f80:	200718fc 	.word	0x200718fc
   80f84:	200709e0 	.word	0x200709e0
   80f88:	09634260 	.word	0x09634260
   80f8c:	00081119 	.word	0x00081119
   80f90:	10624dd3 	.word	0x10624dd3
   80f94:	200709d8 	.word	0x200709d8
   80f98:	00080d25 	.word	0x00080d25
   80f9c:	400e1200 	.word	0x400e1200
   80fa0:	00081445 	.word	0x00081445
   80fa4:	00081451 	.word	0x00081451
   80fa8:	00081485 	.word	0x00081485

00080fac <eeprom_init>:

 #include "eeprom.h"

 // Initialization function
 void eeprom_init(void)
 {
   80fac:	b500      	push	{lr}
   80fae:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_TWI1);				// Enable peripheral clock
   80fb0:	2017      	movs	r0, #23
   80fb2:	4b10      	ldr	r3, [pc, #64]	; (80ff4 <eeprom_init+0x48>)
   80fb4:	4798      	blx	r3
	#define TWI_DATA_PIN PIO_PB12A_TWD1			// Define TWI data pin
	#define TWI_CLOCK_PIN PIO_PB13A_TWCK1		// Define TWI clock pin
	#define TWI_PERIPHERAL PIOB					// Define TWI peripheral (either A(TWI0) or B(TWI1))
	TWI_PERIPHERAL->PIO_IDR = TWI_DATA_PIN;		// Interrupt disable register
   80fb6:	4b10      	ldr	r3, [pc, #64]	; (80ff8 <eeprom_init+0x4c>)
   80fb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80fbc:	6459      	str	r1, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_IDR = TWI_CLOCK_PIN;	
   80fbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80fc2:	645a      	str	r2, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_PDR = TWI_DATA_PIN;		// Disable input/output which enables peripheral mode
   80fc4:	6059      	str	r1, [r3, #4]
	TWI_PERIPHERAL->PIO_PDR = TWI_CLOCK_PIN;
   80fc6:	605a      	str	r2, [r3, #4]
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_DATA_PIN;	// Enable Peripheral A (TWI)
   80fc8:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80fca:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
   80fce:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_CLOCK_PIN;
   80fd0:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80fd2:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
   80fd6:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_PUER = TWI_DATA_PIN;
   80fd8:	6659      	str	r1, [r3, #100]	; 0x64
	TWI_PERIPHERAL->PIO_PUER = TWI_CLOCK_PIN;
   80fda:	665a      	str	r2, [r3, #100]	; 0x64
	// Initialize TWI 
	twi_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz(); opt.speed = 400000; // 400KHz clock frequency
   80fdc:	4b07      	ldr	r3, [pc, #28]	; (80ffc <eeprom_init+0x50>)
   80fde:	9301      	str	r3, [sp, #4]
   80fe0:	4b07      	ldr	r3, [pc, #28]	; (81000 <eeprom_init+0x54>)
   80fe2:	9302      	str	r3, [sp, #8]
	twi_master_init(TWI1, &opt);
   80fe4:	a901      	add	r1, sp, #4
   80fe6:	4807      	ldr	r0, [pc, #28]	; (81004 <eeprom_init+0x58>)
   80fe8:	4b07      	ldr	r3, [pc, #28]	; (81008 <eeprom_init+0x5c>)
   80fea:	4798      	blx	r3
 }
   80fec:	b005      	add	sp, #20
   80fee:	f85d fb04 	ldr.w	pc, [sp], #4
   80ff2:	bf00      	nop
   80ff4:	000806fd 	.word	0x000806fd
   80ff8:	400e1000 	.word	0x400e1000
   80ffc:	0501bd00 	.word	0x0501bd00
   81000:	00061a80 	.word	0x00061a80
   81004:	40090000 	.word	0x40090000
   81008:	00080841 	.word	0x00080841

0008100c <eeprom_read_byte>:

// More advanced function to read from the EEPROM
// It basicly checks for TWI comm. success and retries until it enables a Fault
uint8_t eeprom_read_byte(uint16_t address)
{
   8100c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8100e:	b083      	sub	sp, #12
   81010:	4607      	mov	r7, r0
	uint8_t result = 0;
   81012:	ad02      	add	r5, sp, #8
   81014:	2300      	movs	r3, #0
   81016:	f805 3d01 	strb.w	r3, [r5, #-1]!
   8101a:	240a      	movs	r4, #10
	// Try to read specific number of times otherwise FAULT
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
		if (!(at24cxx_read_byte(address, &result) & AT24C_READ_FAIL))
   8101c:	4e0d      	ldr	r6, [pc, #52]	; (81054 <eeprom_read_byte+0x48>)
   8101e:	4629      	mov	r1, r5
   81020:	4638      	mov	r0, r7
   81022:	47b0      	blx	r6
   81024:	f010 0f01 	tst.w	r0, #1
   81028:	d011      	beq.n	8104e <eeprom_read_byte+0x42>
   8102a:	1e63      	subs	r3, r4, #1
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
   8102c:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   81030:	d1f5      	bne.n	8101e <eeprom_read_byte+0x12>
			return result;

	// Let know that there is a fault on the Two wire interface
	engine_realtime.TwiFault = TRUE;
   81032:	4d09      	ldr	r5, [pc, #36]	; (81058 <eeprom_read_byte+0x4c>)
   81034:	2401      	movs	r4, #1
   81036:	77ec      	strb	r4, [r5, #31]
	uart_print_string("TwiFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   81038:	4808      	ldr	r0, [pc, #32]	; (8105c <eeprom_read_byte+0x50>)
   8103a:	4b09      	ldr	r3, [pc, #36]	; (81060 <eeprom_read_byte+0x54>)
   8103c:	4798      	blx	r3
   8103e:	7fe8      	ldrb	r0, [r5, #31]
   81040:	4b08      	ldr	r3, [pc, #32]	; (81064 <eeprom_read_byte+0x58>)
   81042:	4798      	blx	r3
   81044:	4b08      	ldr	r3, [pc, #32]	; (81068 <eeprom_read_byte+0x5c>)
   81046:	4798      	blx	r3
	return 1; // 1 is the safest number regarding IGN, VE and AFR map
   81048:	4620      	mov	r0, r4
}
   8104a:	b003      	add	sp, #12
   8104c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return result;
   8104e:	f89d 0007 	ldrb.w	r0, [sp, #7]
   81052:	e7fa      	b.n	8104a <eeprom_read_byte+0x3e>
   81054:	00080205 	.word	0x00080205
   81058:	20071464 	.word	0x20071464
   8105c:	00083f88 	.word	0x00083f88
   81060:	0008283d 	.word	0x0008283d
   81064:	000827d9 	.word	0x000827d9
   81068:	0008282d 	.word	0x0008282d

0008106c <fuelcalc_GammaEnrich>:
Warmup Enrichment
Afterstart Enrichment
                                                                     */
/************************************************************************/
uint16_t fuelcalc_GammaEnrich(void)
{
   8106c:	b530      	push	{r4, r5, lr}
   8106e:	b083      	sub	sp, #12
	uint16_t TotalEnrich = 100;
	uint8_t CoolantTemperature = engine_realtime.Clt;
   81070:	4b22      	ldr	r3, [pc, #136]	; (810fc <fuelcalc_GammaEnrich+0x90>)
   81072:	79da      	ldrb	r2, [r3, #7]
	// Calculate warm up enrichment
	TotalEnrich *= math_interpolation_vector(&engine_config2.WarmUpEnrichTemp ,&engine_config2.WarmUpEnrichPct, CoolantTemperature, 1, WARMUP_ENRICH_SIZE);
   81074:	4c22      	ldr	r4, [pc, #136]	; (81100 <fuelcalc_GammaEnrich+0x94>)
   81076:	230a      	movs	r3, #10
   81078:	9300      	str	r3, [sp, #0]
   8107a:	2301      	movs	r3, #1
   8107c:	4621      	mov	r1, r4
   8107e:	f104 000a 	add.w	r0, r4, #10
   81082:	4d20      	ldr	r5, [pc, #128]	; (81104 <fuelcalc_GammaEnrich+0x98>)
   81084:	47a8      	blx	r5
   81086:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8108a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8108e:	0080      	lsls	r0, r0, #2
   81090:	b280      	uxth	r0, r0
	TotalEnrich /= 100;
   81092:	4b1d      	ldr	r3, [pc, #116]	; (81108 <fuelcalc_GammaEnrich+0x9c>)
   81094:	fba3 3000 	umull	r3, r0, r3, r0
   81098:	0940      	lsrs	r0, r0, #5

	// Calculate after start enrichment
	// TODO: Make more efficient way to add after start enrichment
	if (millis/MILLI_SEC < engine_config2.AfterStartEnrichSec)
   8109a:	f814 3c01 	ldrb.w	r3, [r4, #-1]
   8109e:	b2db      	uxtb	r3, r3
   810a0:	4a1a      	ldr	r2, [pc, #104]	; (8110c <fuelcalc_GammaEnrich+0xa0>)
   810a2:	6812      	ldr	r2, [r2, #0]
   810a4:	491a      	ldr	r1, [pc, #104]	; (81110 <fuelcalc_GammaEnrich+0xa4>)
   810a6:	fba1 1202 	umull	r1, r2, r1, r2
   810aa:	ebb3 1f92 	cmp.w	r3, r2, lsr #6
   810ae:	d909      	bls.n	810c4 <fuelcalc_GammaEnrich+0x58>
   810b0:	3c02      	subs	r4, #2
	{
		TotalEnrich *= (100 + engine_config2.AfterStartEnrichPct);
   810b2:	7823      	ldrb	r3, [r4, #0]
   810b4:	3364      	adds	r3, #100	; 0x64
   810b6:	fb03 f000 	mul.w	r0, r3, r0
   810ba:	b280      	uxth	r0, r0
		TotalEnrich /= 100;
   810bc:	4b12      	ldr	r3, [pc, #72]	; (81108 <fuelcalc_GammaEnrich+0x9c>)
   810be:	fba3 3000 	umull	r3, r0, r3, r0
   810c2:	0940      	lsrs	r0, r0, #5
	}

	// Calculate cranking enrichment
	if (engine_config2.CrankingRpm * RPM_SCALER > engine_realtime.Rpm)
   810c4:	4b13      	ldr	r3, [pc, #76]	; (81114 <fuelcalc_GammaEnrich+0xa8>)
   810c6:	7dda      	ldrb	r2, [r3, #23]
   810c8:	4b0c      	ldr	r3, [pc, #48]	; (810fc <fuelcalc_GammaEnrich+0x90>)
   810ca:	89db      	ldrh	r3, [r3, #14]
   810cc:	b29b      	uxth	r3, r3
   810ce:	2164      	movs	r1, #100	; 0x64
   810d0:	fb02 f201 	mul.w	r2, r2, r1
   810d4:	429a      	cmp	r2, r3
   810d6:	dd09      	ble.n	810ec <fuelcalc_GammaEnrich+0x80>
	{
		TotalEnrich *= (100 + engine_config2.CrankingEnrichPct);
   810d8:	4b0e      	ldr	r3, [pc, #56]	; (81114 <fuelcalc_GammaEnrich+0xa8>)
   810da:	7d9b      	ldrb	r3, [r3, #22]
   810dc:	440b      	add	r3, r1
   810de:	fb03 f000 	mul.w	r0, r3, r0
   810e2:	b280      	uxth	r0, r0
		TotalEnrich /= 100;
   810e4:	4b08      	ldr	r3, [pc, #32]	; (81108 <fuelcalc_GammaEnrich+0x9c>)
   810e6:	fba3 3000 	umull	r3, r0, r3, r0
   810ea:	0940      	lsrs	r0, r0, #5
   810ec:	28ff      	cmp	r0, #255	; 0xff
   810ee:	bf28      	it	cs
   810f0:	20ff      	movcs	r0, #255	; 0xff
	if (TotalEnrich > 255)
	{
		TotalEnrich = 255;
	}
	
	engine_realtime.GammaEnrich = TotalEnrich;
   810f2:	b2c2      	uxtb	r2, r0
   810f4:	4b01      	ldr	r3, [pc, #4]	; (810fc <fuelcalc_GammaEnrich+0x90>)
   810f6:	749a      	strb	r2, [r3, #18]
	return TotalEnrich;
   810f8:	b003      	add	sp, #12
   810fa:	bd30      	pop	{r4, r5, pc}
   810fc:	20071464 	.word	0x20071464
   81100:	20070fd6 	.word	0x20070fd6
   81104:	00081a45 	.word	0x00081a45
   81108:	51eb851f 	.word	0x51eb851f
   8110c:	2007225c 	.word	0x2007225c
   81110:	10624dd3 	.word	0x10624dd3
   81114:	20070fd4 	.word	0x20070fd4

00081118 <fuelcalc_pulsewidth>:
{
   81118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t Rpm = engine_realtime.Rpm, Map = engine_realtime.Map;
   8111c:	4f36      	ldr	r7, [pc, #216]	; (811f8 <fuelcalc_pulsewidth+0xe0>)
   8111e:	89fe      	ldrh	r6, [r7, #14]
   81120:	b2b6      	uxth	r6, r6
   81122:	88ba      	ldrh	r2, [r7, #4]
   81124:	b294      	uxth	r4, r2
	int16_t Temperature = engine_realtime.Iat - TEMPERATURE_OFFSET;
   81126:	79bd      	ldrb	r5, [r7, #6]
   81128:	b2ed      	uxtb	r5, r5
	uint16_t Ve = math_interpolation_array(Rpm, Map, &VE, 1);
   8112a:	2301      	movs	r3, #1
   8112c:	4a33      	ldr	r2, [pc, #204]	; (811fc <fuelcalc_pulsewidth+0xe4>)
   8112e:	4621      	mov	r1, r4
   81130:	4630      	mov	r0, r6
   81132:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 81210 <fuelcalc_pulsewidth+0xf8>
   81136:	47c8      	blx	r9
   81138:	4680      	mov	r8, r0
	engine_realtime.VeTarget = Ve;
   8113a:	b2c3      	uxtb	r3, r0
   8113c:	74fb      	strb	r3, [r7, #19]
	uint16_t Afr = math_interpolation_array(Rpm, Map, &AFR, 1);
   8113e:	2301      	movs	r3, #1
   81140:	4a2f      	ldr	r2, [pc, #188]	; (81200 <fuelcalc_pulsewidth+0xe8>)
   81142:	4621      	mov	r1, r4
   81144:	4630      	mov	r0, r6
   81146:	47c8      	blx	r9
   81148:	4606      	mov	r6, r0
	engine_realtime.AfrTarget = Afr;
   8114a:	b2c3      	uxtb	r3, r0
   8114c:	753b      	strb	r3, [r7, #20]
	uint64_t Numerator = (uint64_t)Map * Ve * FUEL_CONST; 
   8114e:	4a2d      	ldr	r2, [pc, #180]	; (81204 <fuelcalc_pulsewidth+0xec>)
   81150:	fba4 2302 	umull	r2, r3, r4, r2
   81154:	fa1f f888 	uxth.w	r8, r8
   81158:	fba2 0108 	umull	r0, r1, r2, r8
   8115c:	fb08 1103 	mla	r1, r8, r3, r1
   81160:	4c29      	ldr	r4, [pc, #164]	; (81208 <fuelcalc_pulsewidth+0xf0>)
   81162:	f44f 7239 	mov.w	r2, #740	; 0x2e4
   81166:	2300      	movs	r3, #0
   81168:	47a0      	blx	r4
   8116a:	014f      	lsls	r7, r1, #5
   8116c:	0142      	lsls	r2, r0, #5
   8116e:	ea47 63d0 	orr.w	r3, r7, r0, lsr #27
   81172:	1a12      	subs	r2, r2, r0
   81174:	eb63 0301 	sbc.w	r3, r3, r1
   81178:	009f      	lsls	r7, r3, #2
   8117a:	ea47 7792 	orr.w	r7, r7, r2, lsr #30
   8117e:	ea4f 0e82 	mov.w	lr, r2, lsl #2
   81182:	eb10 000e 	adds.w	r0, r0, lr
   81186:	4179      	adcs	r1, r7
   81188:	00cb      	lsls	r3, r1, #3
   8118a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   8118e:	00c2      	lsls	r2, r0, #3
   81190:	4610      	mov	r0, r2
   81192:	4619      	mov	r1, r3
   81194:	f240 427c 	movw	r2, #1148	; 0x47c
   81198:	2300      	movs	r3, #0
   8119a:	47a0      	blx	r4
   8119c:	014f      	lsls	r7, r1, #5
   8119e:	ea4f 1840 	mov.w	r8, r0, lsl #5
   811a2:	ea47 69d0 	orr.w	r9, r7, r0, lsr #27
   811a6:	ebb8 0800 	subs.w	r8, r8, r0
   811aa:	eb69 0901 	sbc.w	r9, r9, r1
   811ae:	ea4f 0389 	mov.w	r3, r9, lsl #2
   811b2:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
   811b6:	ea4f 0288 	mov.w	r2, r8, lsl #2
   811ba:	1880      	adds	r0, r0, r2
   811bc:	4159      	adcs	r1, r3
   811be:	00cb      	lsls	r3, r1, #3
   811c0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   811c4:	00c2      	lsls	r2, r0, #3
   811c6:	4610      	mov	r0, r2
   811c8:	4619      	mov	r1, r3
   811ca:	22c8      	movs	r2, #200	; 0xc8
   811cc:	2300      	movs	r3, #0
   811ce:	47a0      	blx	r4
	uint32_t Denominator = (uint32_t)Afr * (Temperature + 273);  
   811d0:	f105 02e9 	add.w	r2, r5, #233	; 0xe9
	uint64_t InjectorTime = Numerator / Denominator;
   811d4:	fb06 f202 	mul.w	r2, r6, r2
   811d8:	2300      	movs	r3, #0
   811da:	47a0      	blx	r4
   811dc:	4605      	mov	r5, r0
   811de:	460e      	mov	r6, r1
	uint16_t gammaEnrich = fuelcalc_GammaEnrich();
   811e0:	4b0a      	ldr	r3, [pc, #40]	; (8120c <fuelcalc_pulsewidth+0xf4>)
   811e2:	4798      	blx	r3
	InjectorTime = (InjectorTime * gammaEnrich) /100;
   811e4:	b282      	uxth	r2, r0
   811e6:	fba2 0105 	umull	r0, r1, r2, r5
   811ea:	fb02 1106 	mla	r1, r2, r6, r1
   811ee:	2264      	movs	r2, #100	; 0x64
   811f0:	2300      	movs	r3, #0
   811f2:	47a0      	blx	r4
}
   811f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   811f8:	20071464 	.word	0x20071464
   811fc:	20070f04 	.word	0x20070f04
   81200:	20071d1c 	.word	0x20071d1c
   81204:	02255100 	.word	0x02255100
   81208:	00083329 	.word	0x00083329
   8120c:	0008106d 	.word	0x0008106d
   81210:	00081961 	.word	0x00081961

00081214 <cylinder_init>:
	table_init();
	cylinder_init();
}

void cylinder_init(void)
{
   81214:	b470      	push	{r4, r5, r6}
   81216:	2100      	movs	r1, #0
	for (uint8_t i = 0; i < NR_OF_CYL; i++)
	{
		cylinder[i].FireEventPending = FALSE;
   81218:	4d28      	ldr	r5, [pc, #160]	; (812bc <cylinder_init+0xa8>)
   8121a:	2634      	movs	r6, #52	; 0x34
   8121c:	460a      	mov	r2, r1
		cylinder[i].IgnToothOff = 0;
		cylinder[i].InjCntTimingOn = 0;
		cylinder[i].InjCntTimingOff = 0;
		cylinder[i].InjToothOn = 0;
		cylinder[i].InjToothOff = 0;
		cylinder[i].Ign_pio = PIOC;
   8121e:	4c28      	ldr	r4, [pc, #160]	; (812c0 <cylinder_init+0xac>)
		cylinder[i].FireEventPending = FALSE;
   81220:	fb06 f001 	mul.w	r0, r6, r1
   81224:	182b      	adds	r3, r5, r0
   81226:	542a      	strb	r2, [r5, r0]
		cylinder[i].IgnCntTimingOn = 0;
   81228:	605a      	str	r2, [r3, #4]
		cylinder[i].IgnCntTimingOff = 0;
   8122a:	609a      	str	r2, [r3, #8]
		cylinder[i].IgnToothOn = 0;
   8122c:	60da      	str	r2, [r3, #12]
		cylinder[i].IgnToothOff = 0;
   8122e:	611a      	str	r2, [r3, #16]
		cylinder[i].InjCntTimingOn = 0;
   81230:	615a      	str	r2, [r3, #20]
		cylinder[i].InjCntTimingOff = 0;
   81232:	619a      	str	r2, [r3, #24]
		cylinder[i].InjToothOn = 0;
   81234:	61da      	str	r2, [r3, #28]
		cylinder[i].InjToothOff = 0;
   81236:	621a      	str	r2, [r3, #32]
		cylinder[i].Ign_pio = PIOC;
   81238:	629c      	str	r4, [r3, #40]	; 0x28
		cylinder[i].Inj_pio = PIOC;
   8123a:	631c      	str	r4, [r3, #48]	; 0x30
   8123c:	3101      	adds	r1, #1
	for (uint8_t i = 0; i < NR_OF_CYL; i++)
   8123e:	2904      	cmp	r1, #4
   81240:	d1ee      	bne.n	81220 <cylinder_init+0xc>
	}
	cylinder[1].Inj_pio = PIOD; // Because the board developer did not thought it through :)
   81242:	4b1e      	ldr	r3, [pc, #120]	; (812bc <cylinder_init+0xa8>)
   81244:	4a1f      	ldr	r2, [pc, #124]	; (812c4 <cylinder_init+0xb0>)
   81246:	665a      	str	r2, [r3, #100]	; 0x64
	cylinder[0].IgnOutputPin = IGN1_OUT;
   81248:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   8124c:	625a      	str	r2, [r3, #36]	; 0x24
	cylinder[1].IgnOutputPin = IGN2_OUT;
   8124e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   81252:	659a      	str	r2, [r3, #88]	; 0x58
	cylinder[2].IgnOutputPin = IGN3_OUT;
   81254:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   81258:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	cylinder[3].IgnOutputPin = IGN4_OUT;
   8125c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   81260:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	cylinder[4].IgnOutputPin = IGN5_OUT;
   81264:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   81268:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	cylinder[5].IgnOutputPin = IGN6_OUT;
   8126c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81270:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	cylinder[6].IgnOutputPin = IGN7_OUT;
   81274:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81278:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	cylinder[7].IgnOutputPin = IGN8_OUT;
   8127c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   81280:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	cylinder[0].InjOutputPin = INJ1_OUT;
   81284:	2202      	movs	r2, #2
   81286:	62da      	str	r2, [r3, #44]	; 0x2c
	cylinder[1].InjOutputPin = INJ2_OUT;
   81288:	2201      	movs	r2, #1
   8128a:	661a      	str	r2, [r3, #96]	; 0x60
	cylinder[2].InjOutputPin = INJ3_OUT;
   8128c:	2208      	movs	r2, #8
   8128e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	cylinder[3].InjOutputPin = INJ4_OUT;
   81292:	2220      	movs	r2, #32
   81294:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	cylinder[4].InjOutputPin = INJ5_OUT;
   81298:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   8129c:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	cylinder[5].InjOutputPin = INJ6_OUT;
   812a0:	2280      	movs	r2, #128	; 0x80
   812a2:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	cylinder[6].InjOutputPin = INJ7_OUT;
   812a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   812aa:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	cylinder[7].InjOutputPin = INJ8_OUT;
   812ae:	f44f 7200 	mov.w	r2, #512	; 0x200
   812b2:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
}
   812b6:	bc70      	pop	{r4, r5, r6}
   812b8:	4770      	bx	lr
   812ba:	bf00      	nop
   812bc:	20070e34 	.word	0x20070e34
   812c0:	400e1200 	.word	0x400e1200
   812c4:	400e1400 	.word	0x400e1400

000812c8 <global_init>:
{
   812c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	DebugCounter = 0;
   812ca:	2300      	movs	r3, #0
   812cc:	4a3d      	ldr	r2, [pc, #244]	; (813c4 <global_init+0xfc>)
   812ce:	6013      	str	r3, [r2, #0]
	isDebug = 0;
   812d0:	4a3d      	ldr	r2, [pc, #244]	; (813c8 <global_init+0x100>)
   812d2:	6013      	str	r3, [r2, #0]
	GlobalTimerFreqADCScaler = 50;
   812d4:	2132      	movs	r1, #50	; 0x32
   812d6:	4a3d      	ldr	r2, [pc, #244]	; (813cc <global_init+0x104>)
   812d8:	8011      	strh	r1, [r2, #0]
	GlobalTimerFreqUARTScaler = 1;
   812da:	2501      	movs	r5, #1
   812dc:	4a3c      	ldr	r2, [pc, #240]	; (813d0 <global_init+0x108>)
   812de:	8015      	strh	r5, [r2, #0]
	GlobalTimerFreqTelemetryScaler = 1;
   812e0:	4a3c      	ldr	r2, [pc, #240]	; (813d4 <global_init+0x10c>)
   812e2:	8015      	strh	r5, [r2, #0]
	CrankCurrCycleCounts = 0;
   812e4:	4a3c      	ldr	r2, [pc, #240]	; (813d8 <global_init+0x110>)
   812e6:	6013      	str	r3, [r2, #0]
	CrankPrevCycleCounts = 0;
   812e8:	4a3c      	ldr	r2, [pc, #240]	; (813dc <global_init+0x114>)
   812ea:	6013      	str	r3, [r2, #0]
	CamCurrCycleCounts = 0;
   812ec:	4a3c      	ldr	r2, [pc, #240]	; (813e0 <global_init+0x118>)
   812ee:	6013      	str	r3, [r2, #0]
	CrankTimerCounts = 0;
   812f0:	4a3c      	ldr	r2, [pc, #240]	; (813e4 <global_init+0x11c>)
   812f2:	6013      	str	r3, [r2, #0]
	CamTimerCounts = 0;
   812f4:	4a3c      	ldr	r2, [pc, #240]	; (813e8 <global_init+0x120>)
   812f6:	6013      	str	r3, [r2, #0]
	CrankTooth = 0;
   812f8:	4a3c      	ldr	r2, [pc, #240]	; (813ec <global_init+0x124>)
   812fa:	7013      	strb	r3, [r2, #0]
	CrankToothCounter = 0;
   812fc:	4a3c      	ldr	r2, [pc, #240]	; (813f0 <global_init+0x128>)
   812fe:	6013      	str	r3, [r2, #0]
	CrankSignalFlag = FALSE;
   81300:	4a3c      	ldr	r2, [pc, #240]	; (813f4 <global_init+0x12c>)
   81302:	7013      	strb	r3, [r2, #0]
	CamSignalFlag = FALSE;
   81304:	4a3c      	ldr	r2, [pc, #240]	; (813f8 <global_init+0x130>)
   81306:	7013      	strb	r3, [r2, #0]
	CrankRevCounts = 0;
   81308:	4a3c      	ldr	r2, [pc, #240]	; (813fc <global_init+0x134>)
   8130a:	6013      	str	r3, [r2, #0]
	LastCrankRevCounts = 0;
   8130c:	4a3c      	ldr	r2, [pc, #240]	; (81400 <global_init+0x138>)
   8130e:	6013      	str	r3, [r2, #0]
	storage_struct_read_eeprom_init(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);
   81310:	4c3c      	ldr	r4, [pc, #240]	; (81404 <global_init+0x13c>)
   81312:	f241 3288 	movw	r2, #5000	; 0x1388
   81316:	214a      	movs	r1, #74	; 0x4a
   81318:	4620      	mov	r0, r4
   8131a:	4e3b      	ldr	r6, [pc, #236]	; (81408 <global_init+0x140>)
   8131c:	47b0      	blx	r6
	storage_struct_read_eeprom_init(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);
   8131e:	4f3b      	ldr	r7, [pc, #236]	; (8140c <global_init+0x144>)
   81320:	f241 4250 	movw	r2, #5200	; 0x1450
   81324:	2140      	movs	r1, #64	; 0x40
   81326:	4638      	mov	r0, r7
   81328:	47b0      	blx	r6
	storage_struct_read_eeprom_init(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);
   8132a:	f241 5218 	movw	r2, #5400	; 0x1518
   8132e:	2140      	movs	r1, #64	; 0x40
   81330:	4837      	ldr	r0, [pc, #220]	; (81410 <global_init+0x148>)
   81332:	47b0      	blx	r6
	storage_struct_read_eeprom_init(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);
   81334:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   81338:	2140      	movs	r1, #64	; 0x40
   8133a:	4836      	ldr	r0, [pc, #216]	; (81414 <global_init+0x14c>)
   8133c:	47b0      	blx	r6
	storage_struct_read_eeprom_init(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);
   8133e:	f241 62a8 	movw	r2, #5800	; 0x16a8
   81342:	21a0      	movs	r1, #160	; 0xa0
   81344:	4834      	ldr	r0, [pc, #208]	; (81418 <global_init+0x150>)
   81346:	47b0      	blx	r6
	storage_struct_read_eeprom_init(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);
   81348:	f241 7270 	movw	r2, #6000	; 0x1770
   8134c:	21c0      	movs	r1, #192	; 0xc0
   8134e:	4833      	ldr	r0, [pc, #204]	; (8141c <global_init+0x154>)
   81350:	47b0      	blx	r6
	TachEvents = engine_config2.NrCylinders / 2; // TODO: should be divided by one for two stroke
   81352:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
   81356:	095b      	lsrs	r3, r3, #5
   81358:	4931      	ldr	r1, [pc, #196]	; (81420 <global_init+0x158>)
   8135a:	800b      	strh	r3, [r1, #0]
	TachPulse = engine_config4.TriggerTeethCount/TachEvents; // Calculate new RPM every half of the trigger wheel (24 tooths)
   8135c:	7bfb      	ldrb	r3, [r7, #15]
   8135e:	b2db      	uxtb	r3, r3
   81360:	880a      	ldrh	r2, [r1, #0]
   81362:	b292      	uxth	r2, r2
   81364:	fb93 f3f2 	sdiv	r3, r3, r2
   81368:	4a2e      	ldr	r2, [pc, #184]	; (81424 <global_init+0x15c>)
   8136a:	7013      	strb	r3, [r2, #0]
	TachEventDelayTeeths = (engine_config4.TriggerTeethCount * engine_config4.TriggerAngle) / (360);
   8136c:	7bfb      	ldrb	r3, [r7, #15]
   8136e:	883a      	ldrh	r2, [r7, #0]
   81370:	b212      	sxth	r2, r2
   81372:	fb03 f302 	mul.w	r3, r3, r2
   81376:	4a2c      	ldr	r2, [pc, #176]	; (81428 <global_init+0x160>)
   81378:	fb82 0203 	smull	r0, r2, r2, r3
   8137c:	441a      	add	r2, r3
   8137e:	17db      	asrs	r3, r3, #31
   81380:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   81384:	b2db      	uxtb	r3, r3
   81386:	4a29      	ldr	r2, [pc, #164]	; (8142c <global_init+0x164>)
   81388:	7013      	strb	r3, [r2, #0]
	TachCrankDegreeInterval = 360 / TachEvents;
   8138a:	880b      	ldrh	r3, [r1, #0]
   8138c:	b29a      	uxth	r2, r3
   8138e:	f44f 73b4 	mov.w	r3, #360	; 0x168
   81392:	fb93 f3f2 	sdiv	r3, r3, r2
   81396:	4a26      	ldr	r2, [pc, #152]	; (81430 <global_init+0x168>)
   81398:	8013      	strh	r3, [r2, #0]
	engine_config2.FiringOrder[0] = 1;
   8139a:	f884 5042 	strb.w	r5, [r4, #66]	; 0x42
	engine_config2.FiringOrder[1] = 2;
   8139e:	2302      	movs	r3, #2
   813a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	engine_config2.FiringOrder[2] = 4;
   813a4:	2304      	movs	r3, #4
   813a6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	engine_config2.FiringOrder[3] = 3;
   813aa:	2303      	movs	r3, #3
   813ac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	storage_init_struct_to_zero(&engine_realtime, sizeof(engine_realtime));
   813b0:	2122      	movs	r1, #34	; 0x22
   813b2:	4820      	ldr	r0, [pc, #128]	; (81434 <global_init+0x16c>)
   813b4:	4b20      	ldr	r3, [pc, #128]	; (81438 <global_init+0x170>)
   813b6:	4798      	blx	r3
	table_init();
   813b8:	4b20      	ldr	r3, [pc, #128]	; (8143c <global_init+0x174>)
   813ba:	4798      	blx	r3
	cylinder_init();
   813bc:	4b20      	ldr	r3, [pc, #128]	; (81440 <global_init+0x178>)
   813be:	4798      	blx	r3
   813c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   813c2:	bf00      	nop
   813c4:	20070a28 	.word	0x20070a28
   813c8:	20071d38 	.word	0x20071d38
   813cc:	20071914 	.word	0x20071914
   813d0:	200718f8 	.word	0x200718f8
   813d4:	20071d34 	.word	0x20071d34
   813d8:	20070a2c 	.word	0x20070a2c
   813dc:	2007224c 	.word	0x2007224c
   813e0:	200709d0 	.word	0x200709d0
   813e4:	200709c8 	.word	0x200709c8
   813e8:	20071488 	.word	0x20071488
   813ec:	200721a5 	.word	0x200721a5
   813f0:	20071d94 	.word	0x20071d94
   813f4:	20072258 	.word	0x20072258
   813f8:	20071d90 	.word	0x20071d90
   813fc:	200709e0 	.word	0x200709e0
   81400:	200709d8 	.word	0x200709d8
   81404:	20070fd4 	.word	0x20070fd4
   81408:	00081c8d 	.word	0x00081c8d
   8140c:	20071020 	.word	0x20071020
   81410:	200709e4 	.word	0x200709e4
   81414:	20071d3c 	.word	0x20071d3c
   81418:	200721a8 	.word	0x200721a8
   8141c:	20070f14 	.word	0x20070f14
   81420:	20071060 	.word	0x20071060
   81424:	2007225a 	.word	0x2007225a
   81428:	b60b60b7 	.word	0xb60b60b7
   8142c:	2007189a 	.word	0x2007189a
   81430:	200718f6 	.word	0x200718f6
   81434:	20071464 	.word	0x20071464
   81438:	00081ca1 	.word	0x00081ca1
   8143c:	00081d7d 	.word	0x00081d7d
   81440:	00081215 	.word	0x00081215

00081444 <global_toggle_pin>:

void global_toggle_pin(Pio *PioInterface, uint32_t Pin)
{
	uint32_t Status = PioInterface->PIO_ODSR; // Should return 0 or 
   81444:	6b83      	ldr	r3, [r0, #56]	; 0x38
	if (Status & Pin)
   81446:	420b      	tst	r3, r1
		PioInterface->PIO_CODR = Pin;
   81448:	bf14      	ite	ne
   8144a:	6341      	strne	r1, [r0, #52]	; 0x34
	else
		PioInterface->PIO_SODR = Pin;
   8144c:	6301      	streq	r1, [r0, #48]	; 0x30
   8144e:	4770      	bx	lr

00081450 <igncalc_ign_time_teeth>:
// Calculate the amount of teeth to skip for the next ignition event
// Returns an integer to skip
// Example: Skip 7,4 teeth ---> the function returns the integer 7
uint16_t igncalc_ign_time_teeth(uint16_t ign_degree)
{
	uint32_t temp = ((CRANK_DEGREE_INTERVAL * 10 - ign_degree) * 10) / CRANK_DEGREE_INTERVAL;
   81450:	f5c0 60e1 	rsb	r0, r0, #1800	; 0x708
   81454:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81458:	0040      	lsls	r0, r0, #1
   8145a:	4b08      	ldr	r3, [pc, #32]	; (8147c <igncalc_ign_time_teeth+0x2c>)
   8145c:	fb83 2300 	smull	r2, r3, r3, r0
   81460:	4403      	add	r3, r0
   81462:	17c0      	asrs	r0, r0, #31
   81464:	ebc0 10e3 	rsb	r0, r0, r3, asr #7
	uint32_t temp1 = (temp * (CRANK_TEETH/TACH_EVENTS))/100;
   81468:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   8146c:	0080      	lsls	r0, r0, #2
   8146e:	4b04      	ldr	r3, [pc, #16]	; (81480 <igncalc_ign_time_teeth+0x30>)
   81470:	fba3 3000 	umull	r3, r0, r3, r0
// 			uart_transfer('R'); uart_print_int(temp1); uart_new_line();
// 		}
// 		
// 		return	temp1;
// 	}
}
   81474:	f3c0 104f 	ubfx	r0, r0, #5, #16
   81478:	4770      	bx	lr
   8147a:	bf00      	nop
   8147c:	b60b60b7 	.word	0xb60b60b7
   81480:	51eb851f 	.word	0x51eb851f

00081484 <igncalc_ign_time_interval>:

// Calculate the time between 2 teeth
// Returns the counts to interval from the current tooth
// Example: Skip 7,4 teeth ---> the function uses the decimal number 0,4 to calculate the spark event
uint32_t igncalc_ign_time_interval(uint16_t ign_degree)
{
   81484:	b510      	push	{r4, lr}
   81486:	4604      	mov	r4, r0
	uint32_t temp1;
	if (IgnATDC)
   81488:	4b1c      	ldr	r3, [pc, #112]	; (814fc <igncalc_ign_time_interval+0x78>)
   8148a:	781b      	ldrb	r3, [r3, #0]
   8148c:	b9f3      	cbnz	r3, 814cc <igncalc_ign_time_interval+0x48>
	{
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 + ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
	}
	else
	{
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 - ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
   8148e:	4b1c      	ldr	r3, [pc, #112]	; (81500 <igncalc_ign_time_interval+0x7c>)
   81490:	4798      	blx	r3
   81492:	f5c4 64e1 	rsb	r4, r4, #1800	; 0x708
   81496:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   8149a:	0064      	lsls	r4, r4, #1
   8149c:	4b19      	ldr	r3, [pc, #100]	; (81504 <igncalc_ign_time_interval+0x80>)
   8149e:	fb83 2304 	smull	r2, r3, r3, r4
   814a2:	4423      	add	r3, r4
   814a4:	17e4      	asrs	r4, r4, #31
   814a6:	ebc4 14e3 	rsb	r4, r4, r3, asr #7
   814aa:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   814ae:	f06f 0363 	mvn.w	r3, #99	; 0x63
   814b2:	fb03 f000 	mul.w	r0, r3, r0
   814b6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
	}
	
	return (temp1 * CrankPrevCycleCounts)/100;
   814ba:	4b13      	ldr	r3, [pc, #76]	; (81508 <igncalc_ign_time_interval+0x84>)
   814bc:	6818      	ldr	r0, [r3, #0]
   814be:	fb00 f404 	mul.w	r4, r0, r4
   814c2:	4812      	ldr	r0, [pc, #72]	; (8150c <igncalc_ign_time_interval+0x88>)
   814c4:	fba0 3004 	umull	r3, r0, r0, r4
}
   814c8:	0940      	lsrs	r0, r0, #5
   814ca:	bd10      	pop	{r4, pc}
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 + ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
   814cc:	4b0c      	ldr	r3, [pc, #48]	; (81500 <igncalc_ign_time_interval+0x7c>)
   814ce:	4798      	blx	r3
   814d0:	f504 64e1 	add.w	r4, r4, #1800	; 0x708
   814d4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   814d8:	0064      	lsls	r4, r4, #1
   814da:	4b0a      	ldr	r3, [pc, #40]	; (81504 <igncalc_ign_time_interval+0x80>)
   814dc:	fb83 2304 	smull	r2, r3, r3, r4
   814e0:	4423      	add	r3, r4
   814e2:	17e4      	asrs	r4, r4, #31
   814e4:	ebc4 14e3 	rsb	r4, r4, r3, asr #7
   814e8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   814ec:	f06f 0363 	mvn.w	r3, #99	; 0x63
   814f0:	fb03 f000 	mul.w	r0, r3, r0
   814f4:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   814f8:	e7df      	b.n	814ba <igncalc_ign_time_interval+0x36>
   814fa:	bf00      	nop
   814fc:	20071d18 	.word	0x20071d18
   81500:	00081451 	.word	0x00081451
   81504:	b60b60b7 	.word	0xb60b60b7
   81508:	2007224c 	.word	0x2007224c
   8150c:	51eb851f 	.word	0x51eb851f

00081510 <igncalc_dwell_correction>:


// Correction for dwell in regards to battery voltage
// Returns the dwell correction in percentage (%) 0 - 255% depending on the parameters set in TunerStudio
uint8_t igncalc_dwell_correction(void)
{
   81510:	b510      	push	{r4, lr}
   81512:	b082      	sub	sp, #8
	uint8_t voltage = engine_realtime.BattVolt;
   81514:	4b05      	ldr	r3, [pc, #20]	; (8152c <igncalc_dwell_correction+0x1c>)
   81516:	7a5a      	ldrb	r2, [r3, #9]
	uint32_t totalDwell = math_interpolation_vector(&engine_config6.BattRefVoltBins, &engine_config4.DwellCorrectionValues, voltage, 1, sizeof(engine_config4.DwellCorrectionValues));
   81518:	2306      	movs	r3, #6
   8151a:	9300      	str	r3, [sp, #0]
   8151c:	2301      	movs	r3, #1
   8151e:	4904      	ldr	r1, [pc, #16]	; (81530 <igncalc_dwell_correction+0x20>)
   81520:	4804      	ldr	r0, [pc, #16]	; (81534 <igncalc_dwell_correction+0x24>)
   81522:	4c05      	ldr	r4, [pc, #20]	; (81538 <igncalc_dwell_correction+0x28>)
   81524:	47a0      	blx	r4
	return totalDwell;
}
   81526:	b2c0      	uxtb	r0, r0
   81528:	b002      	add	sp, #8
   8152a:	bd10      	pop	{r4, pc}
   8152c:	20071464 	.word	0x20071464
   81530:	20071040 	.word	0x20071040
   81534:	200709f3 	.word	0x200709f3
   81538:	00081a45 	.word	0x00081a45

0008153c <igncalc_dwell_degree>:
{
   8153c:	b508      	push	{r3, lr}
	uint8_t correction = igncalc_dwell_correction();
   8153e:	4b18      	ldr	r3, [pc, #96]	; (815a0 <igncalc_dwell_degree+0x64>)
   81540:	4798      	blx	r3
	uint16_t totalDwellms = (engine_config4.DwellTimeRunning * correction)/100; // tenths of milliseconds 
   81542:	4918      	ldr	r1, [pc, #96]	; (815a4 <igncalc_dwell_degree+0x68>)
   81544:	7b8b      	ldrb	r3, [r1, #14]
   81546:	fb03 f000 	mul.w	r0, r3, r0
   8154a:	4a17      	ldr	r2, [pc, #92]	; (815a8 <igncalc_dwell_degree+0x6c>)
   8154c:	fb82 3200 	smull	r3, r2, r2, r0
   81550:	17c3      	asrs	r3, r0, #31
   81552:	ebc3 1362 	rsb	r3, r3, r2, asr #5
   81556:	b29b      	uxth	r3, r3
	if ((totalDwellms > (engine_config4.DwellLimit * 10)) && engine_config4.DwellLimitEnable)
   81558:	7fca      	ldrb	r2, [r1, #31]
   8155a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   8155e:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
   81562:	dd07      	ble.n	81574 <igncalc_dwell_degree+0x38>
   81564:	7b0a      	ldrb	r2, [r1, #12]
   81566:	f012 0f02 	tst.w	r2, #2
   8156a:	d003      	beq.n	81574 <igncalc_dwell_degree+0x38>
		totalDwellms = engine_config4.DwellLimit * 10;
   8156c:	7fcb      	ldrb	r3, [r1, #31]
   8156e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81572:	005b      	lsls	r3, r3, #1
	engine_realtime.Dwell = totalDwellms;
   81574:	b2d9      	uxtb	r1, r3
   81576:	4a0d      	ldr	r2, [pc, #52]	; (815ac <igncalc_dwell_degree+0x70>)
   81578:	70d1      	strb	r1, [r2, #3]
	return (3600*temp2)/LastCrankRevCounts;
   8157a:	4a0d      	ldr	r2, [pc, #52]	; (815b0 <igncalc_dwell_degree+0x74>)
   8157c:	6810      	ldr	r0, [r2, #0]
	uint32_t temp2 = ((GLOBAL_TIMER_FREQ/1000)*totalDwellms)/10;
   8157e:	f640 2241 	movw	r2, #2625	; 0xa41
   81582:	fb02 f303 	mul.w	r3, r2, r3
   81586:	4a0b      	ldr	r2, [pc, #44]	; (815b4 <igncalc_dwell_degree+0x78>)
   81588:	fb82 1203 	smull	r1, r2, r2, r3
   8158c:	17db      	asrs	r3, r3, #31
   8158e:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
	return (3600*temp2)/LastCrankRevCounts;
   81592:	f44f 6261 	mov.w	r2, #3600	; 0xe10
   81596:	fb02 f303 	mul.w	r3, r2, r3
}
   8159a:	fbb3 f0f0 	udiv	r0, r3, r0
   8159e:	bd08      	pop	{r3, pc}
   815a0:	00081511 	.word	0x00081511
   815a4:	20071020 	.word	0x20071020
   815a8:	51eb851f 	.word	0x51eb851f
   815ac:	20071464 	.word	0x20071464
   815b0:	200709d8 	.word	0x200709d8
   815b4:	66666667 	.word	0x66666667

000815b8 <interrupts_enable_interrupt_vector>:

#include "interrupts.h"

/* Initialize nested vector interrupts */
void interrupts_enable_interrupt_vector(uint32_t IRQN, uint32_t Priority)
{
   815b8:	b410      	push	{r4}
	NVIC_DisableIRQ(IRQN);
   815ba:	b242      	sxtb	r2, r0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   815bc:	b2c0      	uxtb	r0, r0
   815be:	f000 031f 	and.w	r3, r0, #31
   815c2:	2401      	movs	r4, #1
   815c4:	409c      	lsls	r4, r3
   815c6:	0953      	lsrs	r3, r2, #5
   815c8:	009b      	lsls	r3, r3, #2
   815ca:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   815ce:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   815d2:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   815d6:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
   815da:	2a00      	cmp	r2, #0
   815dc:	db0a      	blt.n	815f4 <interrupts_enable_interrupt_vector+0x3c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   815de:	0109      	lsls	r1, r1, #4
   815e0:	b2c9      	uxtb	r1, r1
   815e2:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   815e6:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
   815ea:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   815ee:	601c      	str	r4, [r3, #0]
	NVIC_ClearPendingIRQ(IRQN);
	NVIC_SetPriority(IRQN, Priority); 
	NVIC_EnableIRQ(IRQN);
}
   815f0:	bc10      	pop	{r4}
   815f2:	4770      	bx	lr
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   815f4:	f000 000f 	and.w	r0, r0, #15
   815f8:	0109      	lsls	r1, r1, #4
   815fa:	b2c9      	uxtb	r1, r1
   815fc:	4a01      	ldr	r2, [pc, #4]	; (81604 <interrupts_enable_interrupt_vector+0x4c>)
   815fe:	5411      	strb	r1, [r2, r0]
   81600:	e7f5      	b.n	815ee <interrupts_enable_interrupt_vector+0x36>
   81602:	bf00      	nop
   81604:	e000ed14 	.word	0xe000ed14

00081608 <interrupts_enable_pio>:


void interrupts_enable_pio(uint32_t PeripheralID, uint32_t Pin, uint32_t Priority, uint8_t Mode)
{
   81608:	b570      	push	{r4, r5, r6, lr}
	// Check if the programmer is legit
	if (PeripheralID < ID_PIOA || PeripheralID > ID_PIOD)	// PIOD is the last register in SAM3x8e
   8160a:	f1a0 040b 	sub.w	r4, r0, #11
   8160e:	2c03      	cmp	r4, #3
   81610:	d82a      	bhi.n	81668 <interrupts_enable_pio+0x60>
		return;
	
	// Enable interrupt registers 
	PMC->PMC_PCER0	=	(1 << PeripheralID);				// Enable the peripheral clock for port A
   81612:	2401      	movs	r4, #1
   81614:	4084      	lsls	r4, r0
   81616:	4d15      	ldr	r5, [pc, #84]	; (8166c <interrupts_enable_pio+0x64>)
   81618:	612c      	str	r4, [r5, #16]
	
	// Choose the correct peripheral controller
	Pio *CurrentPio;
	switch (PeripheralID)
   8161a:	f1a0 040b 	sub.w	r4, r0, #11
   8161e:	2c03      	cmp	r4, #3
   81620:	d804      	bhi.n	8162c <interrupts_enable_pio+0x24>
   81622:	e8df f004 	tbb	[pc, r4]
   81626:	0e02      	.short	0x0e02
   81628:	1210      	.short	0x1210
	{
		case ID_PIOA:
			CurrentPio = PIOA;
   8162a:	4e11      	ldr	r6, [pc, #68]	; (81670 <interrupts_enable_pio+0x68>)
   8162c:	461d      	mov	r5, r3
   8162e:	460c      	mov	r4, r1
			CurrentPio = PIOD;
			break;
		default: // SHOULD NEVER HAPPEN, because of if function above
			break;
	}
	CurrentPio->PIO_IER	=	Pin;										// Enable the interrupt register on the configured pin
   81630:	6431      	str	r1, [r6, #64]	; 0x40
	interrupts_enable_interrupt_vector(PeripheralID, Priority);		// Enable nested interrupt vector and set priority for the configured controller
   81632:	4611      	mov	r1, r2
   81634:	4b0f      	ldr	r3, [pc, #60]	; (81674 <interrupts_enable_pio+0x6c>)
   81636:	4798      	blx	r3
	
	// Select the interrupt mode, if the programmer is stupid the default mode will be pin change
	switch (Mode)
   81638:	2d01      	cmp	r5, #1
   8163a:	d008      	beq.n	8164e <interrupts_enable_pio+0x46>
   8163c:	2d02      	cmp	r5, #2
   8163e:	d00d      	beq.n	8165c <interrupts_enable_pio+0x54>
   81640:	bd70      	pop	{r4, r5, r6, pc}
			CurrentPio = PIOB;
   81642:	4e0d      	ldr	r6, [pc, #52]	; (81678 <interrupts_enable_pio+0x70>)
			break;
   81644:	e7f2      	b.n	8162c <interrupts_enable_pio+0x24>
			CurrentPio = PIOC;
   81646:	4e0d      	ldr	r6, [pc, #52]	; (8167c <interrupts_enable_pio+0x74>)
			break;
   81648:	e7f0      	b.n	8162c <interrupts_enable_pio+0x24>
			CurrentPio = PIOD;
   8164a:	4e0d      	ldr	r6, [pc, #52]	; (81680 <interrupts_enable_pio+0x78>)
			break;
   8164c:	e7ee      	b.n	8162c <interrupts_enable_pio+0x24>
	{
		case INTERRUPT_PIN_CHANGE_MODE:
			break; // No need to configure anything else, just for show
		case INTERRUPT_RISING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   8164e:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   81652:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_REHLSR		=	Pin;				// Select rising edge detection
   81656:	f8c6 40d4 	str.w	r4, [r6, #212]	; 0xd4
			break;
   8165a:	bd70      	pop	{r4, r5, r6, pc}
		case INTERRUPT_FALLING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   8165c:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   81660:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_FELLSR		=	Pin;				// Select falling edge detection
   81664:	f8c6 40d0 	str.w	r4, [r6, #208]	; 0xd0
   81668:	bd70      	pop	{r4, r5, r6, pc}
   8166a:	bf00      	nop
   8166c:	400e0600 	.word	0x400e0600
   81670:	400e0e00 	.word	0x400e0e00
   81674:	000815b9 	.word	0x000815b9
   81678:	400e1000 	.word	0x400e1000
   8167c:	400e1200 	.word	0x400e1200
   81680:	400e1400 	.word	0x400e1400

00081684 <PIOA_Handler>:
}


// Interrupt handler for the crankshaft and camshaft signal
void PIOA_Handler(void)
{
   81684:	b410      	push	{r4}
	uint32_t TimerCounterValue	=		TC2->TC_CHANNEL[2].TC_CV;
   81686:	4b4c      	ldr	r3, [pc, #304]	; (817b8 <PIOA_Handler+0x134>)
   81688:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
	uint32_t status_register	=		PIOA->PIO_ISR;
   8168c:	4a4b      	ldr	r2, [pc, #300]	; (817bc <PIOA_Handler+0x138>)
   8168e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
	

	
	// Check if the interrupt source is from the crankshaft sensor
	if (status_register & CRANK_SIGNAL)
   81690:	f012 0f80 	tst.w	r2, #128	; 0x80
   81694:	d034      	beq.n	81700 <PIOA_Handler+0x7c>
	{
		CrankPrevCycleCounts	=		CrankCurrCycleCounts;
   81696:	494a      	ldr	r1, [pc, #296]	; (817c0 <PIOA_Handler+0x13c>)
   81698:	680c      	ldr	r4, [r1, #0]
   8169a:	484a      	ldr	r0, [pc, #296]	; (817c4 <PIOA_Handler+0x140>)
   8169c:	6004      	str	r4, [r0, #0]
		CrankCurrCycleCounts	=		TimerCounterValue - CrankTimerCounts;
   8169e:	4c4a      	ldr	r4, [pc, #296]	; (817c8 <PIOA_Handler+0x144>)
   816a0:	6820      	ldr	r0, [r4, #0]
   816a2:	1a18      	subs	r0, r3, r0
   816a4:	6008      	str	r0, [r1, #0]
		CrankTimerCounts		=		TimerCounterValue;
   816a6:	6023      	str	r3, [r4, #0]
		CrankRevCounts			+=		CrankCurrCycleCounts;
   816a8:	6809      	ldr	r1, [r1, #0]
   816aa:	4848      	ldr	r0, [pc, #288]	; (817cc <PIOA_Handler+0x148>)
   816ac:	6804      	ldr	r4, [r0, #0]
   816ae:	4421      	add	r1, r4
   816b0:	6001      	str	r1, [r0, #0]
		CrankTooth++;
   816b2:	4847      	ldr	r0, [pc, #284]	; (817d0 <PIOA_Handler+0x14c>)
   816b4:	7801      	ldrb	r1, [r0, #0]
   816b6:	3101      	adds	r1, #1
   816b8:	b2c9      	uxtb	r1, r1
   816ba:	7001      	strb	r1, [r0, #0]
		CrankToothCounter++;
   816bc:	4c45      	ldr	r4, [pc, #276]	; (817d4 <PIOA_Handler+0x150>)
   816be:	6821      	ldr	r1, [r4, #0]
   816c0:	3101      	adds	r1, #1
   816c2:	6021      	str	r1, [r4, #0]
		CrankSignalFlag			=		TRUE;
   816c4:	2401      	movs	r4, #1
   816c6:	4944      	ldr	r1, [pc, #272]	; (817d8 <PIOA_Handler+0x154>)
   816c8:	700c      	strb	r4, [r1, #0]
		
		
		
		
		if (CrankTooth == DwellFirstTach)
   816ca:	7801      	ldrb	r1, [r0, #0]
   816cc:	4843      	ldr	r0, [pc, #268]	; (817dc <PIOA_Handler+0x158>)
   816ce:	7800      	ldrb	r0, [r0, #0]
   816d0:	b2c9      	uxtb	r1, r1
   816d2:	4281      	cmp	r1, r0
   816d4:	d022      	beq.n	8171c <PIOA_Handler+0x98>
			else
			{
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
			}
		}
		else if (CrankTooth == DwellSecondTach)
   816d6:	493e      	ldr	r1, [pc, #248]	; (817d0 <PIOA_Handler+0x14c>)
   816d8:	7809      	ldrb	r1, [r1, #0]
   816da:	4841      	ldr	r0, [pc, #260]	; (817e0 <PIOA_Handler+0x15c>)
   816dc:	7800      	ldrb	r0, [r0, #0]
   816de:	b2c9      	uxtb	r1, r1
   816e0:	4281      	cmp	r1, r0
   816e2:	d02e      	beq.n	81742 <PIOA_Handler+0xbe>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + DwellSecondInterval;
			}			
		}
		
		
		if (CrankTooth == CrankFirstTach)
   816e4:	493a      	ldr	r1, [pc, #232]	; (817d0 <PIOA_Handler+0x14c>)
   816e6:	7809      	ldrb	r1, [r1, #0]
   816e8:	483e      	ldr	r0, [pc, #248]	; (817e4 <PIOA_Handler+0x160>)
   816ea:	7800      	ldrb	r0, [r0, #0]
   816ec:	b2c9      	uxtb	r1, r1
   816ee:	4281      	cmp	r1, r0
   816f0:	d03d      	beq.n	8176e <PIOA_Handler+0xea>
			else
			{
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
			}
		}
		else if (CrankTooth == CrankSecondTach)
   816f2:	4937      	ldr	r1, [pc, #220]	; (817d0 <PIOA_Handler+0x14c>)
   816f4:	7809      	ldrb	r1, [r1, #0]
   816f6:	483c      	ldr	r0, [pc, #240]	; (817e8 <PIOA_Handler+0x164>)
   816f8:	7800      	ldrb	r0, [r0, #0]
   816fa:	b2c9      	uxtb	r1, r1
   816fc:	4281      	cmp	r1, r0
   816fe:	d047      	beq.n	81790 <PIOA_Handler+0x10c>
	}
	
	
	
	// Check if the interrupt source is from the camshaft sensor
	if (status_register & CAM_SIGNAL)
   81700:	f412 4f00 	tst.w	r2, #32768	; 0x8000
   81704:	d008      	beq.n	81718 <PIOA_Handler+0x94>
	{
		CamCurrCycleCounts		=		TimerCounterValue - CamTimerCounts;
   81706:	4939      	ldr	r1, [pc, #228]	; (817ec <PIOA_Handler+0x168>)
   81708:	680a      	ldr	r2, [r1, #0]
   8170a:	1a9a      	subs	r2, r3, r2
   8170c:	4838      	ldr	r0, [pc, #224]	; (817f0 <PIOA_Handler+0x16c>)
   8170e:	6002      	str	r2, [r0, #0]
		CamTimerCounts			=		TimerCounterValue;
   81710:	600b      	str	r3, [r1, #0]
		CamSignalFlag			=		TRUE;
   81712:	2201      	movs	r2, #1
   81714:	4b37      	ldr	r3, [pc, #220]	; (817f4 <PIOA_Handler+0x170>)
   81716:	701a      	strb	r2, [r3, #0]
	}
}
   81718:	bc10      	pop	{r4}
   8171a:	4770      	bx	lr
			DwellSecondFlag = TRUE;
   8171c:	4936      	ldr	r1, [pc, #216]	; (817f8 <PIOA_Handler+0x174>)
   8171e:	700c      	strb	r4, [r1, #0]
			if (!CamSignalFlag)
   81720:	4934      	ldr	r1, [pc, #208]	; (817f4 <PIOA_Handler+0x170>)
   81722:	7809      	ldrb	r1, [r1, #0]
   81724:	b931      	cbnz	r1, 81734 <PIOA_Handler+0xb0>
				TC0->TC_CHANNEL[0].TC_RA	=	TC0->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
   81726:	4835      	ldr	r0, [pc, #212]	; (817fc <PIOA_Handler+0x178>)
   81728:	6901      	ldr	r1, [r0, #16]
   8172a:	4c35      	ldr	r4, [pc, #212]	; (81800 <PIOA_Handler+0x17c>)
   8172c:	6824      	ldr	r4, [r4, #0]
   8172e:	4421      	add	r1, r4
   81730:	6141      	str	r1, [r0, #20]
   81732:	e7d7      	b.n	816e4 <PIOA_Handler+0x60>
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
   81734:	4833      	ldr	r0, [pc, #204]	; (81804 <PIOA_Handler+0x180>)
   81736:	6901      	ldr	r1, [r0, #16]
   81738:	4c31      	ldr	r4, [pc, #196]	; (81800 <PIOA_Handler+0x17c>)
   8173a:	6824      	ldr	r4, [r4, #0]
   8173c:	4421      	add	r1, r4
   8173e:	6141      	str	r1, [r0, #20]
   81740:	e7d0      	b.n	816e4 <PIOA_Handler+0x60>
			DwellFirstFlag = TRUE;
   81742:	2001      	movs	r0, #1
   81744:	4930      	ldr	r1, [pc, #192]	; (81808 <PIOA_Handler+0x184>)
   81746:	7008      	strb	r0, [r1, #0]
			if (!CamSignalFlag)
   81748:	492a      	ldr	r1, [pc, #168]	; (817f4 <PIOA_Handler+0x170>)
   8174a:	7809      	ldrb	r1, [r1, #0]
   8174c:	b931      	cbnz	r1, 8175c <PIOA_Handler+0xd8>
				TC0->TC_CHANNEL[1].TC_RA	=	TC0->TC_CHANNEL[1].TC_CV + DwellSecondInterval;
   8174e:	482b      	ldr	r0, [pc, #172]	; (817fc <PIOA_Handler+0x178>)
   81750:	6d01      	ldr	r1, [r0, #80]	; 0x50
   81752:	4c2e      	ldr	r4, [pc, #184]	; (8180c <PIOA_Handler+0x188>)
   81754:	6824      	ldr	r4, [r4, #0]
   81756:	4421      	add	r1, r4
   81758:	6541      	str	r1, [r0, #84]	; 0x54
   8175a:	e7c3      	b.n	816e4 <PIOA_Handler+0x60>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + DwellSecondInterval;
   8175c:	4827      	ldr	r0, [pc, #156]	; (817fc <PIOA_Handler+0x178>)
   8175e:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
   81762:	4c2a      	ldr	r4, [pc, #168]	; (8180c <PIOA_Handler+0x188>)
   81764:	6824      	ldr	r4, [r4, #0]
   81766:	4421      	add	r1, r4
   81768:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
   8176c:	e7ba      	b.n	816e4 <PIOA_Handler+0x60>
			if (!CamSignalFlag)
   8176e:	4921      	ldr	r1, [pc, #132]	; (817f4 <PIOA_Handler+0x170>)
   81770:	7809      	ldrb	r1, [r1, #0]
   81772:	b931      	cbnz	r1, 81782 <PIOA_Handler+0xfe>
				TC0->TC_CHANNEL[0].TC_RA	=	TC0->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
   81774:	4821      	ldr	r0, [pc, #132]	; (817fc <PIOA_Handler+0x178>)
   81776:	6901      	ldr	r1, [r0, #16]
   81778:	4c25      	ldr	r4, [pc, #148]	; (81810 <PIOA_Handler+0x18c>)
   8177a:	6824      	ldr	r4, [r4, #0]
   8177c:	4421      	add	r1, r4
   8177e:	6141      	str	r1, [r0, #20]
   81780:	e7be      	b.n	81700 <PIOA_Handler+0x7c>
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
   81782:	4820      	ldr	r0, [pc, #128]	; (81804 <PIOA_Handler+0x180>)
   81784:	6901      	ldr	r1, [r0, #16]
   81786:	4c22      	ldr	r4, [pc, #136]	; (81810 <PIOA_Handler+0x18c>)
   81788:	6824      	ldr	r4, [r4, #0]
   8178a:	4421      	add	r1, r4
   8178c:	6141      	str	r1, [r0, #20]
   8178e:	e7b7      	b.n	81700 <PIOA_Handler+0x7c>
			if (!CamSignalFlag)
   81790:	4918      	ldr	r1, [pc, #96]	; (817f4 <PIOA_Handler+0x170>)
   81792:	7809      	ldrb	r1, [r1, #0]
   81794:	b931      	cbnz	r1, 817a4 <PIOA_Handler+0x120>
				TC0->TC_CHANNEL[1].TC_RA	=	TC0->TC_CHANNEL[1].TC_CV + CrankSecondInterval;
   81796:	4819      	ldr	r0, [pc, #100]	; (817fc <PIOA_Handler+0x178>)
   81798:	6d01      	ldr	r1, [r0, #80]	; 0x50
   8179a:	4c1e      	ldr	r4, [pc, #120]	; (81814 <PIOA_Handler+0x190>)
   8179c:	6824      	ldr	r4, [r4, #0]
   8179e:	4421      	add	r1, r4
   817a0:	6541      	str	r1, [r0, #84]	; 0x54
   817a2:	e7ad      	b.n	81700 <PIOA_Handler+0x7c>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + CrankSecondInterval;
   817a4:	4815      	ldr	r0, [pc, #84]	; (817fc <PIOA_Handler+0x178>)
   817a6:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
   817aa:	4c1a      	ldr	r4, [pc, #104]	; (81814 <PIOA_Handler+0x190>)
   817ac:	6824      	ldr	r4, [r4, #0]
   817ae:	4421      	add	r1, r4
   817b0:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
   817b4:	e7a4      	b.n	81700 <PIOA_Handler+0x7c>
   817b6:	bf00      	nop
   817b8:	40088000 	.word	0x40088000
   817bc:	400e0e00 	.word	0x400e0e00
   817c0:	20070a2c 	.word	0x20070a2c
   817c4:	2007224c 	.word	0x2007224c
   817c8:	200709c8 	.word	0x200709c8
   817cc:	200709e0 	.word	0x200709e0
   817d0:	200721a5 	.word	0x200721a5
   817d4:	20071d94 	.word	0x20071d94
   817d8:	20072258 	.word	0x20072258
   817dc:	20072248 	.word	0x20072248
   817e0:	20071494 	.word	0x20071494
   817e4:	20071d7c 	.word	0x20071d7c
   817e8:	20071900 	.word	0x20071900
   817ec:	20071488 	.word	0x20071488
   817f0:	200709d0 	.word	0x200709d0
   817f4:	20071d90 	.word	0x20071d90
   817f8:	20070a31 	.word	0x20070a31
   817fc:	40080000 	.word	0x40080000
   81800:	200709cc 	.word	0x200709cc
   81804:	40084000 	.word	0x40084000
   81808:	200721a4 	.word	0x200721a4
   8180c:	20071d30 	.word	0x20071d30
   81810:	20072264 	.word	0x20072264
   81814:	200718fc 	.word	0x200718fc

00081818 <math_map_adc>:
   81818:	fb01 f202 	mul.w	r2, r1, r2
   8181c:	eb00 20a2 	add.w	r0, r0, r2, asr #10
   81820:	4770      	bx	lr

00081822 <math_map>:
   81822:	2a00      	cmp	r2, #0
   81824:	bfa3      	ittte	ge
   81826:	4351      	mulge	r1, r2
   81828:	fb91 f3f3 	sdivge	r3, r1, r3
   8182c:	18c0      	addge	r0, r0, r3
   8182e:	2000      	movlt	r0, #0
   81830:	4770      	bx	lr
	...

00081834 <math_find_median>:
   81834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81838:	af00      	add	r7, sp, #0
   8183a:	004b      	lsls	r3, r1, #1
   8183c:	3308      	adds	r3, #8
   8183e:	f023 0307 	bic.w	r3, r3, #7
   81842:	ebad 0d03 	sub.w	sp, sp, r3
   81846:	46e8      	mov	r8, sp
   81848:	b3d9      	cbz	r1, 818c2 <math_find_median+0x8e>
   8184a:	1e83      	subs	r3, r0, #2
   8184c:	f1ad 0202 	sub.w	r2, sp, #2
   81850:	1e4c      	subs	r4, r1, #1
   81852:	b2a4      	uxth	r4, r4
   81854:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   81858:	f833 0f02 	ldrh.w	r0, [r3, #2]!
   8185c:	f822 0f02 	strh.w	r0, [r2, #2]!
   81860:	42a3      	cmp	r3, r4
   81862:	d1f9      	bne.n	81858 <math_find_median+0x24>
   81864:	2901      	cmp	r1, #1
   81866:	d92c      	bls.n	818c2 <math_find_median+0x8e>
   81868:	46c4      	mov	ip, r8
   8186a:	46c2      	mov	sl, r8
   8186c:	f04f 0901 	mov.w	r9, #1
   81870:	e007      	b.n	81882 <math_find_median+0x4e>
   81872:	f109 0901 	add.w	r9, r9, #1
   81876:	f10a 0a02 	add.w	sl, sl, #2
   8187a:	fa1f f389 	uxth.w	r3, r9
   8187e:	4299      	cmp	r1, r3
   81880:	d91f      	bls.n	818c2 <math_find_median+0x8e>
   81882:	fa1f f389 	uxth.w	r3, r9
   81886:	2b00      	cmp	r3, #0
   81888:	d0f3      	beq.n	81872 <math_find_median+0x3e>
   8188a:	46ce      	mov	lr, r9
   8188c:	f8ba 4002 	ldrh.w	r4, [sl, #2]
   81890:	f109 36ff 	add.w	r6, r9, #4294967295
   81894:	f8ba 5000 	ldrh.w	r5, [sl]
   81898:	42ac      	cmp	r4, r5
   8189a:	d2ea      	bcs.n	81872 <math_find_median+0x3e>
   8189c:	f1a9 0202 	sub.w	r2, r9, #2
   818a0:	4653      	mov	r3, sl
   818a2:	f828 501e 	strh.w	r5, [r8, lr, lsl #1]
   818a6:	f828 4016 	strh.w	r4, [r8, r6, lsl #1]
   818aa:	4563      	cmp	r3, ip
   818ac:	d0e1      	beq.n	81872 <math_find_median+0x3e>
   818ae:	f102 0e01 	add.w	lr, r2, #1
   818b2:	881c      	ldrh	r4, [r3, #0]
   818b4:	4616      	mov	r6, r2
   818b6:	f833 5d02 	ldrh.w	r5, [r3, #-2]!
   818ba:	3a01      	subs	r2, #1
   818bc:	42ac      	cmp	r4, r5
   818be:	d3f0      	bcc.n	818a2 <math_find_median+0x6e>
   818c0:	e7d7      	b.n	81872 <math_find_median+0x3e>
   818c2:	4608      	mov	r0, r1
   818c4:	4b08      	ldr	r3, [pc, #32]	; (818e8 <math_find_median+0xb4>)
   818c6:	4798      	blx	r3
   818c8:	2200      	movs	r2, #0
   818ca:	4b08      	ldr	r3, [pc, #32]	; (818ec <math_find_median+0xb8>)
   818cc:	4c08      	ldr	r4, [pc, #32]	; (818f0 <math_find_median+0xbc>)
   818ce:	47a0      	blx	r4
   818d0:	2200      	movs	r2, #0
   818d2:	4b06      	ldr	r3, [pc, #24]	; (818ec <math_find_median+0xb8>)
   818d4:	4c07      	ldr	r4, [pc, #28]	; (818f4 <math_find_median+0xc0>)
   818d6:	47a0      	blx	r4
   818d8:	4b07      	ldr	r3, [pc, #28]	; (818f8 <math_find_median+0xc4>)
   818da:	4798      	blx	r3
   818dc:	b280      	uxth	r0, r0
   818de:	f838 0010 	ldrh.w	r0, [r8, r0, lsl #1]
   818e2:	46bd      	mov	sp, r7
   818e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   818e8:	00082df9 	.word	0x00082df9
   818ec:	3fe00000 	.word	0x3fe00000
   818f0:	00082b61 	.word	0x00082b61
   818f4:	00082ec5 	.word	0x00082ec5
   818f8:	000832e9 	.word	0x000832e9

000818fc <math_find_interpolation_index>:
   818fc:	b4f0      	push	{r4, r5, r6, r7}
   818fe:	f8bd 7010 	ldrh.w	r7, [sp, #16]
   81902:	f89d 6014 	ldrb.w	r6, [sp, #20]
   81906:	b1a6      	cbz	r6, 81932 <math_find_interpolation_index+0x36>
   81908:	3801      	subs	r0, #1
   8190a:	2500      	movs	r5, #0
   8190c:	e007      	b.n	8191e <math_find_interpolation_index+0x22>
   8190e:	428c      	cmp	r4, r1
   81910:	d80e      	bhi.n	81930 <math_find_interpolation_index+0x34>
   81912:	428c      	cmp	r4, r1
   81914:	d00f      	beq.n	81936 <math_find_interpolation_index+0x3a>
   81916:	3501      	adds	r5, #1
   81918:	b2ed      	uxtb	r5, r5
   8191a:	42ae      	cmp	r6, r5
   8191c:	d009      	beq.n	81932 <math_find_interpolation_index+0x36>
   8191e:	f810 4f01 	ldrb.w	r4, [r0, #1]!
   81922:	fb04 f407 	mul.w	r4, r4, r7
   81926:	b2a4      	uxth	r4, r4
   81928:	428c      	cmp	r4, r1
   8192a:	d2f0      	bcs.n	8190e <math_find_interpolation_index+0x12>
   8192c:	7015      	strb	r5, [r2, #0]
   8192e:	e7f2      	b.n	81916 <math_find_interpolation_index+0x1a>
   81930:	701d      	strb	r5, [r3, #0]
   81932:	bcf0      	pop	{r4, r5, r6, r7}
   81934:	4770      	bx	lr
   81936:	7015      	strb	r5, [r2, #0]
   81938:	701d      	strb	r5, [r3, #0]
   8193a:	e7fa      	b.n	81932 <math_find_interpolation_index+0x36>

0008193c <math_interpolation>:
   8193c:	4288      	cmp	r0, r1
   8193e:	d90c      	bls.n	8195a <math_interpolation+0x1e>
   81940:	4290      	cmp	r0, r2
   81942:	d301      	bcc.n	81948 <math_interpolation+0xc>
   81944:	2064      	movs	r0, #100	; 0x64
   81946:	4770      	bx	lr
   81948:	1a40      	subs	r0, r0, r1
   8194a:	2364      	movs	r3, #100	; 0x64
   8194c:	fb03 f000 	mul.w	r0, r3, r0
   81950:	1a51      	subs	r1, r2, r1
   81952:	fbb0 f0f1 	udiv	r0, r0, r1
   81956:	b2c0      	uxtb	r0, r0
   81958:	4770      	bx	lr
   8195a:	2000      	movs	r0, #0
   8195c:	4770      	bx	lr
	...

00081960 <math_interpolation_array>:
   81960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81964:	b087      	sub	sp, #28
   81966:	4604      	mov	r4, r0
   81968:	4688      	mov	r8, r1
   8196a:	4615      	mov	r5, r2
   8196c:	469b      	mov	fp, r3
   8196e:	2300      	movs	r3, #0
   81970:	f88d 3017 	strb.w	r3, [sp, #23]
   81974:	f88d 3016 	strb.w	r3, [sp, #22]
   81978:	230f      	movs	r3, #15
   8197a:	f88d 3015 	strb.w	r3, [sp, #21]
   8197e:	f88d 3014 	strb.w	r3, [sp, #20]
   81982:	2710      	movs	r7, #16
   81984:	9701      	str	r7, [sp, #4]
   81986:	2364      	movs	r3, #100	; 0x64
   81988:	9300      	str	r3, [sp, #0]
   8198a:	f10d 0315 	add.w	r3, sp, #21
   8198e:	f10d 0217 	add.w	r2, sp, #23
   81992:	4601      	mov	r1, r0
   81994:	6868      	ldr	r0, [r5, #4]
   81996:	4e29      	ldr	r6, [pc, #164]	; (81a3c <math_interpolation_array+0xdc>)
   81998:	47b0      	blx	r6
   8199a:	9701      	str	r7, [sp, #4]
   8199c:	2301      	movs	r3, #1
   8199e:	9300      	str	r3, [sp, #0]
   819a0:	ab05      	add	r3, sp, #20
   819a2:	f10d 0216 	add.w	r2, sp, #22
   819a6:	f8cd 800c 	str.w	r8, [sp, #12]
   819aa:	4641      	mov	r1, r8
   819ac:	68a8      	ldr	r0, [r5, #8]
   819ae:	47b0      	blx	r6
   819b0:	686b      	ldr	r3, [r5, #4]
   819b2:	f89d 7017 	ldrb.w	r7, [sp, #23]
   819b6:	f89d 6015 	ldrb.w	r6, [sp, #21]
   819ba:	5d9a      	ldrb	r2, [r3, r6]
   819bc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   819c0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   819c4:	0092      	lsls	r2, r2, #2
   819c6:	b292      	uxth	r2, r2
   819c8:	5dd9      	ldrb	r1, [r3, r7]
   819ca:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   819ce:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   819d2:	0089      	lsls	r1, r1, #2
   819d4:	b289      	uxth	r1, r1
   819d6:	4620      	mov	r0, r4
   819d8:	f8df a064 	ldr.w	sl, [pc, #100]	; 81a40 <math_interpolation_array+0xe0>
   819dc:	47d0      	blx	sl
   819de:	4604      	mov	r4, r0
   819e0:	68ab      	ldr	r3, [r5, #8]
   819e2:	f89d 9016 	ldrb.w	r9, [sp, #22]
   819e6:	f89d 8014 	ldrb.w	r8, [sp, #20]
   819ea:	f813 2008 	ldrb.w	r2, [r3, r8]
   819ee:	f813 1009 	ldrb.w	r1, [r3, r9]
   819f2:	9803      	ldr	r0, [sp, #12]
   819f4:	47d0      	blx	sl
   819f6:	682b      	ldr	r3, [r5, #0]
   819f8:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
   819fc:	f1c4 0164 	rsb	r1, r4, #100	; 0x64
   81a00:	f853 5028 	ldr.w	r5, [r3, r8, lsl #2]
   81a04:	5dd3      	ldrb	r3, [r2, r7]
   81a06:	5d92      	ldrb	r2, [r2, r6]
   81a08:	fb04 f202 	mul.w	r2, r4, r2
   81a0c:	fb01 2303 	mla	r3, r1, r3, r2
   81a10:	f1c0 0e64 	rsb	lr, r0, #100	; 0x64
   81a14:	5dea      	ldrb	r2, [r5, r7]
   81a16:	5dad      	ldrb	r5, [r5, r6]
   81a18:	fb04 f405 	mul.w	r4, r4, r5
   81a1c:	fb01 4402 	mla	r4, r1, r2, r4
   81a20:	fb00 f004 	mul.w	r0, r0, r4
   81a24:	fb0e 0003 	mla	r0, lr, r3, r0
   81a28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   81a2c:	fb93 fbfb 	sdiv	fp, r3, fp
   81a30:	fbb0 f0fb 	udiv	r0, r0, fp
   81a34:	b280      	uxth	r0, r0
   81a36:	b007      	add	sp, #28
   81a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a3c:	000818fd 	.word	0x000818fd
   81a40:	0008193d 	.word	0x0008193d

00081a44 <math_interpolation_vector>:
   81a44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81a48:	b085      	sub	sp, #20
   81a4a:	4681      	mov	r9, r0
   81a4c:	460d      	mov	r5, r1
   81a4e:	4617      	mov	r7, r2
   81a50:	4698      	mov	r8, r3
   81a52:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
   81a56:	2300      	movs	r3, #0
   81a58:	f88d 300f 	strb.w	r3, [sp, #15]
   81a5c:	1e51      	subs	r1, r2, #1
   81a5e:	ab04      	add	r3, sp, #16
   81a60:	f803 1d02 	strb.w	r1, [r3, #-2]!
   81a64:	9201      	str	r2, [sp, #4]
   81a66:	f8cd 8000 	str.w	r8, [sp]
   81a6a:	f10d 020f 	add.w	r2, sp, #15
   81a6e:	4639      	mov	r1, r7
   81a70:	4c13      	ldr	r4, [pc, #76]	; (81ac0 <math_interpolation_vector+0x7c>)
   81a72:	47a0      	blx	r4
   81a74:	f89d 600f 	ldrb.w	r6, [sp, #15]
   81a78:	f89d 400e 	ldrb.w	r4, [sp, #14]
   81a7c:	f819 2004 	ldrb.w	r2, [r9, r4]
   81a80:	fb02 f208 	mul.w	r2, r2, r8
   81a84:	f819 1006 	ldrb.w	r1, [r9, r6]
   81a88:	fb01 f108 	mul.w	r1, r1, r8
   81a8c:	b292      	uxth	r2, r2
   81a8e:	b289      	uxth	r1, r1
   81a90:	4638      	mov	r0, r7
   81a92:	4b0c      	ldr	r3, [pc, #48]	; (81ac4 <math_interpolation_vector+0x80>)
   81a94:	4798      	blx	r3
   81a96:	5dab      	ldrb	r3, [r5, r6]
   81a98:	f1c0 0264 	rsb	r2, r0, #100	; 0x64
   81a9c:	fb03 f302 	mul.w	r3, r3, r2
   81aa0:	b29b      	uxth	r3, r3
   81aa2:	5d2a      	ldrb	r2, [r5, r4]
   81aa4:	fb02 f000 	mul.w	r0, r2, r0
   81aa8:	b280      	uxth	r0, r0
   81aaa:	4403      	add	r3, r0
   81aac:	4806      	ldr	r0, [pc, #24]	; (81ac8 <math_interpolation_vector+0x84>)
   81aae:	fb80 2003 	smull	r2, r0, r0, r3
   81ab2:	17db      	asrs	r3, r3, #31
   81ab4:	ebc3 1060 	rsb	r0, r3, r0, asr #5
   81ab8:	b280      	uxth	r0, r0
   81aba:	b005      	add	sp, #20
   81abc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81ac0:	000818fd 	.word	0x000818fd
   81ac4:	0008193d 	.word	0x0008193d
   81ac8:	51eb851f 	.word	0x51eb851f

00081acc <math_convert_degree_to_teeth_count>:
   81acc:	4b06      	ldr	r3, [pc, #24]	; (81ae8 <math_convert_degree_to_teeth_count+0x1c>)
   81ace:	7bdb      	ldrb	r3, [r3, #15]
   81ad0:	fb03 f000 	mul.w	r0, r3, r0
   81ad4:	4b05      	ldr	r3, [pc, #20]	; (81aec <math_convert_degree_to_teeth_count+0x20>)
   81ad6:	fb83 2300 	smull	r2, r3, r3, r0
   81ada:	4403      	add	r3, r0
   81adc:	17c0      	asrs	r0, r0, #31
   81ade:	ebc0 2023 	rsb	r0, r0, r3, asr #8
   81ae2:	b2c0      	uxtb	r0, r0
   81ae4:	4770      	bx	lr
   81ae6:	bf00      	nop
   81ae8:	20071020 	.word	0x20071020
   81aec:	b60b60b7 	.word	0xb60b60b7

00081af0 <math_convert_pulsewidth_to_teeth_count>:
   81af0:	b570      	push	{r4, r5, r6, lr}
   81af2:	4b09      	ldr	r3, [pc, #36]	; (81b18 <math_convert_pulsewidth_to_teeth_count+0x28>)
   81af4:	7bdc      	ldrb	r4, [r3, #15]
   81af6:	b2e4      	uxtb	r4, r4
   81af8:	4b08      	ldr	r3, [pc, #32]	; (81b1c <math_convert_pulsewidth_to_teeth_count+0x2c>)
   81afa:	681d      	ldr	r5, [r3, #0]
   81afc:	4a08      	ldr	r2, [pc, #32]	; (81b20 <math_convert_pulsewidth_to_teeth_count+0x30>)
   81afe:	2300      	movs	r3, #0
   81b00:	4908      	ldr	r1, [pc, #32]	; (81b24 <math_convert_pulsewidth_to_teeth_count+0x34>)
   81b02:	fba0 0101 	umull	r0, r1, r0, r1
   81b06:	4e08      	ldr	r6, [pc, #32]	; (81b28 <math_convert_pulsewidth_to_teeth_count+0x38>)
   81b08:	47b0      	blx	r6
   81b0a:	fb00 f004 	mul.w	r0, r0, r4
   81b0e:	fbb0 f0f5 	udiv	r0, r0, r5
   81b12:	b2c0      	uxtb	r0, r0
   81b14:	bd70      	pop	{r4, r5, r6, pc}
   81b16:	bf00      	nop
   81b18:	20071020 	.word	0x20071020
   81b1c:	200709d8 	.word	0x200709d8
   81b20:	00989680 	.word	0x00989680
   81b24:	00280de8 	.word	0x00280de8
   81b28:	00083329 	.word	0x00083329

00081b2c <math_find_event_tooth_from_number_of_teeths>:
   81b2c:	b4f0      	push	{r4, r5, r6, r7}
   81b2e:	4603      	mov	r3, r0
   81b30:	480e      	ldr	r0, [pc, #56]	; (81b6c <math_find_event_tooth_from_number_of_teeths+0x40>)
   81b32:	7bc6      	ldrb	r6, [r0, #15]
   81b34:	7c00      	ldrb	r0, [r0, #16]
   81b36:	1a36      	subs	r6, r6, r0
   81b38:	b1a2      	cbz	r2, 81b64 <math_find_event_tooth_from_number_of_teeths+0x38>
   81b3a:	b2f6      	uxtb	r6, r6
   81b3c:	4610      	mov	r0, r2
   81b3e:	2200      	movs	r2, #0
   81b40:	4f0a      	ldr	r7, [pc, #40]	; (81b6c <math_find_event_tooth_from_number_of_teeths+0x40>)
   81b42:	b2b6      	uxth	r6, r6
   81b44:	7bfc      	ldrb	r4, [r7, #15]
   81b46:	b2e4      	uxtb	r4, r4
   81b48:	1c5d      	adds	r5, r3, #1
   81b4a:	fb95 f3f4 	sdiv	r3, r5, r4
   81b4e:	fb04 5313 	mls	r3, r4, r3, r5
   81b52:	b29b      	uxth	r3, r3
   81b54:	42b3      	cmp	r3, r6
   81b56:	bf38      	it	cc
   81b58:	3101      	addcc	r1, #1
   81b5a:	3201      	adds	r2, #1
   81b5c:	b2d2      	uxtb	r2, r2
   81b5e:	b294      	uxth	r4, r2
   81b60:	4284      	cmp	r4, r0
   81b62:	d3ef      	bcc.n	81b44 <math_find_event_tooth_from_number_of_teeths+0x18>
   81b64:	4608      	mov	r0, r1
   81b66:	bcf0      	pop	{r4, r5, r6, r7}
   81b68:	4770      	bx	lr
   81b6a:	bf00      	nop
   81b6c:	20071020 	.word	0x20071020

00081b70 <sensors_init>:
 */ 

 #include "sensors.h"

void sensors_init(void)
{
   81b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81b74:	2400      	movs	r4, #0
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81b76:	4e0e      	ldr	r6, [pc, #56]	; (81bb0 <sensors_init+0x40>)
   81b78:	f8df 8040 	ldr.w	r8, [pc, #64]	; 81bbc <sensors_init+0x4c>
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   81b7c:	4f0d      	ldr	r7, [pc, #52]	; (81bb4 <sensors_init+0x44>)
   81b7e:	b2a5      	uxth	r5, r4
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81b80:	f505 7058 	add.w	r0, r5, #864	; 0x360
   81b84:	b280      	uxth	r0, r0
   81b86:	47b0      	blx	r6
   81b88:	f808 0004 	strb.w	r0, [r8, r4]
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   81b8c:	f505 60ec 	add.w	r0, r5, #1888	; 0x760
   81b90:	b280      	uxth	r0, r0
   81b92:	47b0      	blx	r6
   81b94:	5538      	strb	r0, [r7, r4]
		AfrAdc_LUT[i]		= eeprom_read_byte(EEPROM_AFR_ADC_INDEX + i);
   81b96:	f505 6036 	add.w	r0, r5, #2912	; 0xb60
   81b9a:	b280      	uxth	r0, r0
   81b9c:	47b0      	blx	r6
   81b9e:	4b06      	ldr	r3, [pc, #24]	; (81bb8 <sensors_init+0x48>)
   81ba0:	5518      	strb	r0, [r3, r4]
   81ba2:	3401      	adds	r4, #1
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   81ba4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   81ba8:	d1e9      	bne.n	81b7e <sensors_init+0xe>
	}
}
   81baa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81bae:	bf00      	nop
   81bb0:	0008100d 	.word	0x0008100d
   81bb4:	20071918 	.word	0x20071918
   81bb8:	20071da4 	.word	0x20071da4
   81bbc:	20071498 	.word	0x20071498

00081bc0 <sensors_read_adc>:

void sensors_read_adc(void)
{
   81bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// TODO: TURN GLOBAL INTERRUPTS OFF
	engine_realtime.Clt = CltAdc_LUT[math_find_median(AdcData[ADC_CLT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81bc4:	4d28      	ldr	r5, [pc, #160]	; (81c68 <sensors_read_adc+0xa8>)
   81bc6:	2103      	movs	r1, #3
   81bc8:	4628      	mov	r0, r5
   81bca:	4e28      	ldr	r6, [pc, #160]	; (81c6c <sensors_read_adc+0xac>)
   81bcc:	47b0      	blx	r6
   81bce:	4b28      	ldr	r3, [pc, #160]	; (81c70 <sensors_read_adc+0xb0>)
   81bd0:	5c1b      	ldrb	r3, [r3, r0]
   81bd2:	b2db      	uxtb	r3, r3
   81bd4:	4c27      	ldr	r4, [pc, #156]	; (81c74 <sensors_read_adc+0xb4>)
   81bd6:	71e3      	strb	r3, [r4, #7]
	engine_realtime.Iat = IatAdc_LUT[math_find_median(AdcData[ADC_IAT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81bd8:	2103      	movs	r1, #3
   81bda:	f105 000c 	add.w	r0, r5, #12
   81bde:	47b0      	blx	r6
   81be0:	4b25      	ldr	r3, [pc, #148]	; (81c78 <sensors_read_adc+0xb8>)
   81be2:	5c1b      	ldrb	r3, [r3, r0]
   81be4:	b2db      	uxtb	r3, r3
   81be6:	71a3      	strb	r3, [r4, #6]
	engine_realtime.Afr = AfrAdc_LUT[math_find_median(AdcData[ADC_AFR_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81be8:	2103      	movs	r1, #3
   81bea:	1da8      	adds	r0, r5, #6
   81bec:	47b0      	blx	r6
   81bee:	4b23      	ldr	r3, [pc, #140]	; (81c7c <sensors_read_adc+0xbc>)
   81bf0:	5c1b      	ldrb	r3, [r3, r0]
   81bf2:	b2db      	uxtb	r3, r3
   81bf4:	72a3      	strb	r3, [r4, #10]
	engine_realtime.Map = math_map_adc(engine_config2.MapMin, engine_config2.MapMax, math_find_median(AdcData[ADC_MAP_CH], ADC_MEDIAN_FILTER_LENGTH));
   81bf6:	4f22      	ldr	r7, [pc, #136]	; (81c80 <sensors_read_adc+0xc0>)
   81bf8:	f897 803d 	ldrb.w	r8, [r7, #61]	; 0x3d
   81bfc:	fa5f f888 	uxtb.w	r8, r8
   81c00:	f8b7 903e 	ldrh.w	r9, [r7, #62]	; 0x3e
   81c04:	fa1f f989 	uxth.w	r9, r9
   81c08:	2103      	movs	r1, #3
   81c0a:	f105 0012 	add.w	r0, r5, #18
   81c0e:	47b0      	blx	r6
   81c10:	4602      	mov	r2, r0
   81c12:	4649      	mov	r1, r9
   81c14:	4640      	mov	r0, r8
   81c16:	f8df 8070 	ldr.w	r8, [pc, #112]	; 81c88 <sensors_read_adc+0xc8>
   81c1a:	47c0      	blx	r8
   81c1c:	b280      	uxth	r0, r0
   81c1e:	80a0      	strh	r0, [r4, #4]
	engine_realtime.TpsAdc = math_find_median(AdcData[ADC_TPS_CH], ADC_MEDIAN_FILTER_LENGTH) >> 2; // Change to 8 bit 
   81c20:	3d18      	subs	r5, #24
   81c22:	2103      	movs	r1, #3
   81c24:	4628      	mov	r0, r5
   81c26:	47b0      	blx	r6
   81c28:	f3c0 0087 	ubfx	r0, r0, #2, #8
   81c2c:	7220      	strb	r0, [r4, #8]
	engine_realtime.Tps = math_map(0, 100, engine_realtime.TpsAdc - engine_config2.TpsMin, engine_config2.TpsMax - engine_config2.TpsMin);
   81c2e:	7a21      	ldrb	r1, [r4, #8]
   81c30:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
   81c34:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
   81c38:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
   81c3c:	1a1b      	subs	r3, r3, r0
   81c3e:	b29b      	uxth	r3, r3
   81c40:	1a8a      	subs	r2, r1, r2
   81c42:	2164      	movs	r1, #100	; 0x64
   81c44:	2000      	movs	r0, #0
   81c46:	4f0f      	ldr	r7, [pc, #60]	; (81c84 <sensors_read_adc+0xc4>)
   81c48:	47b8      	blx	r7
   81c4a:	b2c0      	uxtb	r0, r0
   81c4c:	7620      	strb	r0, [r4, #24]
	engine_realtime.BattVolt = math_map_adc(0, 160, math_find_median(AdcData[ADC_BATT_CH], ADC_MEDIAN_FILTER_LENGTH));
   81c4e:	2103      	movs	r1, #3
   81c50:	f105 0048 	add.w	r0, r5, #72	; 0x48
   81c54:	47b0      	blx	r6
   81c56:	4602      	mov	r2, r0
   81c58:	21a0      	movs	r1, #160	; 0xa0
   81c5a:	2000      	movs	r0, #0
   81c5c:	47c0      	blx	r8
   81c5e:	b2c0      	uxtb	r0, r0
   81c60:	7260      	strb	r0, [r4, #9]
   81c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81c66:	bf00      	nop
   81c68:	200718b4 	.word	0x200718b4
   81c6c:	00081835 	.word	0x00081835
   81c70:	20071498 	.word	0x20071498
   81c74:	20071464 	.word	0x20071464
   81c78:	20071918 	.word	0x20071918
   81c7c:	20071da4 	.word	0x20071da4
   81c80:	20070fd4 	.word	0x20070fd4
   81c84:	00081823 	.word	0x00081823
   81c88:	00081819 	.word	0x00081819

00081c8c <storage_struct_read_eeprom_init>:
 #include "storage.h"


 // Read the EEPROM and store the according byte in ascending order
 void storage_struct_read_eeprom_init(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
 {
   81c8c:	b508      	push	{r3, lr}
   81c8e:	4613      	mov	r3, r2
	at24cxx_read_continuous(EepromIndex, ConfigLen, ConfigStructPointer);
   81c90:	4602      	mov	r2, r0
   81c92:	4618      	mov	r0, r3
   81c94:	4b01      	ldr	r3, [pc, #4]	; (81c9c <storage_struct_read_eeprom_init+0x10>)
   81c96:	4798      	blx	r3
   81c98:	bd08      	pop	{r3, pc}
   81c9a:	bf00      	nop
   81c9c:	00080241 	.word	0x00080241

00081ca0 <storage_init_struct_to_zero>:
 }

 void storage_init_struct_to_zero(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
 {
	 for (uint16_t i = 0; i < ConfigLen; i++)
   81ca0:	b141      	cbz	r1, 81cb4 <storage_init_struct_to_zero+0x14>
   81ca2:	1e43      	subs	r3, r0, #1
   81ca4:	1e4a      	subs	r2, r1, #1
   81ca6:	b292      	uxth	r2, r2
   81ca8:	4410      	add	r0, r2
		 *(ConfigStructPointer + i) = 0;
   81caa:	2200      	movs	r2, #0
   81cac:	f803 2f01 	strb.w	r2, [r3, #1]!
	 for (uint16_t i = 0; i < ConfigLen; i++)
   81cb0:	4283      	cmp	r3, r0
   81cb2:	d1fb      	bne.n	81cac <storage_init_struct_to_zero+0xc>
   81cb4:	4770      	bx	lr
	...

00081cb8 <tables_Table3D_alloc_mem>:
 */ 

#include "tables.h"

void tables_Table3D_alloc_mem(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize)
{
   81cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81cbc:	4607      	mov	r7, r0
   81cbe:	460e      	mov	r6, r1
   81cc0:	4691      	mov	r9, r2
// LSD, lna svo dlkur (line then column)
	Current->Table = (uint8_t **)malloc(Ysize * sizeof(uint8_t*));
   81cc2:	0090      	lsls	r0, r2, #2
   81cc4:	4b13      	ldr	r3, [pc, #76]	; (81d14 <tables_Table3D_alloc_mem+0x5c>)
   81cc6:	4798      	blx	r3
   81cc8:	6038      	str	r0, [r7, #0]
	for (uint8_t i = 0; i < Ysize; i++)
   81cca:	f1b9 0f00 	cmp.w	r9, #0
   81cce:	d011      	beq.n	81cf4 <tables_Table3D_alloc_mem+0x3c>
   81cd0:	f109 38ff 	add.w	r8, r9, #4294967295
   81cd4:	fa5f f888 	uxtb.w	r8, r8
   81cd8:	f108 0801 	add.w	r8, r8, #1
   81cdc:	ea4f 0888 	mov.w	r8, r8, lsl #2
   81ce0:	2400      	movs	r4, #0
		Current->Table[i] = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   81ce2:	f8df a030 	ldr.w	sl, [pc, #48]	; 81d14 <tables_Table3D_alloc_mem+0x5c>
   81ce6:	683d      	ldr	r5, [r7, #0]
   81ce8:	4630      	mov	r0, r6
   81cea:	47d0      	blx	sl
   81cec:	5128      	str	r0, [r5, r4]
   81cee:	3404      	adds	r4, #4
	for (uint8_t i = 0; i < Ysize; i++)
   81cf0:	4544      	cmp	r4, r8
   81cf2:	d1f8      	bne.n	81ce6 <tables_Table3D_alloc_mem+0x2e>
	Current->Xbin = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   81cf4:	4630      	mov	r0, r6
   81cf6:	4c07      	ldr	r4, [pc, #28]	; (81d14 <tables_Table3D_alloc_mem+0x5c>)
   81cf8:	47a0      	blx	r4
   81cfa:	6078      	str	r0, [r7, #4]
	Current->Ybin = (uint8_t *)malloc(Ysize * sizeof(uint8_t));
   81cfc:	4648      	mov	r0, r9
   81cfe:	47a0      	blx	r4
   81d00:	60b8      	str	r0, [r7, #8]
	Current->Xsize = Xsize;
   81d02:	733e      	strb	r6, [r7, #12]
	Current->Ysize = Ysize;
   81d04:	f887 900d 	strb.w	r9, [r7, #13]
	Current->Bytes = (uint16_t) Xsize * Ysize + Xsize + Ysize;
   81d08:	fb09 6606 	mla	r6, r9, r6, r6
   81d0c:	444e      	add	r6, r9
   81d0e:	81fe      	strh	r6, [r7, #14]
   81d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81d14:	00083689 	.word	0x00083689

00081d18 <tables_Table3D_read_eeprom>:
}

void tables_Table3D_read_eeprom(struct Table3D *Current, uint16_t EepromIndex)
{
   81d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81d1a:	4605      	mov	r5, r0
   81d1c:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81d1e:	7b43      	ldrb	r3, [r0, #13]
   81d20:	b17b      	cbz	r3, 81d42 <tables_Table3D_read_eeprom+0x2a>
   81d22:	2400      	movs	r4, #0
	{
		storage_struct_read_eeprom_init(Current->Table[i], Current->Xsize, EepromIndex);
   81d24:	4f0d      	ldr	r7, [pc, #52]	; (81d5c <tables_Table3D_read_eeprom+0x44>)
   81d26:	682b      	ldr	r3, [r5, #0]
   81d28:	4632      	mov	r2, r6
   81d2a:	7b29      	ldrb	r1, [r5, #12]
   81d2c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   81d30:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   81d32:	7b2a      	ldrb	r2, [r5, #12]
   81d34:	4432      	add	r2, r6
   81d36:	b296      	uxth	r6, r2
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81d38:	3401      	adds	r4, #1
   81d3a:	b2e4      	uxtb	r4, r4
   81d3c:	7b6b      	ldrb	r3, [r5, #13]
   81d3e:	42a3      	cmp	r3, r4
   81d40:	d8f1      	bhi.n	81d26 <tables_Table3D_read_eeprom+0xe>
	} 
	storage_struct_read_eeprom_init(Current->Xbin, Current->Xsize, EepromIndex);
   81d42:	4632      	mov	r2, r6
   81d44:	7b29      	ldrb	r1, [r5, #12]
   81d46:	6868      	ldr	r0, [r5, #4]
   81d48:	4c04      	ldr	r4, [pc, #16]	; (81d5c <tables_Table3D_read_eeprom+0x44>)
   81d4a:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
   81d4c:	7b2a      	ldrb	r2, [r5, #12]
   81d4e:	4432      	add	r2, r6
	storage_struct_read_eeprom_init(Current->Ybin, Current->Ysize, EepromIndex);
   81d50:	b292      	uxth	r2, r2
   81d52:	7b69      	ldrb	r1, [r5, #13]
   81d54:	68a8      	ldr	r0, [r5, #8]
   81d56:	47a0      	blx	r4
   81d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81d5a:	bf00      	nop
   81d5c:	00081c8d 	.word	0x00081c8d

00081d60 <tables_Table3D_init>:
}

void tables_Table3D_init(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize, uint16_t EepromIndex)
{
   81d60:	b538      	push	{r3, r4, r5, lr}
   81d62:	4604      	mov	r4, r0
   81d64:	461d      	mov	r5, r3
	tables_Table3D_alloc_mem(Current, Xsize, Ysize);
   81d66:	4b03      	ldr	r3, [pc, #12]	; (81d74 <tables_Table3D_init+0x14>)
   81d68:	4798      	blx	r3
	tables_Table3D_read_eeprom(Current, EepromIndex);
   81d6a:	4629      	mov	r1, r5
   81d6c:	4620      	mov	r0, r4
   81d6e:	4b02      	ldr	r3, [pc, #8]	; (81d78 <tables_Table3D_init+0x18>)
   81d70:	4798      	blx	r3
   81d72:	bd38      	pop	{r3, r4, r5, pc}
   81d74:	00081cb9 	.word	0x00081cb9
   81d78:	00081d19 	.word	0x00081d19

00081d7c <table_init>:
}

// Initialization function for arrays
void table_init(void)
{
   81d7c:	b510      	push	{r4, lr}
	tables_Table3D_init(&VE, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_VE_INDEX);
   81d7e:	2300      	movs	r3, #0
   81d80:	2210      	movs	r2, #16
   81d82:	4611      	mov	r1, r2
   81d84:	4807      	ldr	r0, [pc, #28]	; (81da4 <table_init+0x28>)
   81d86:	4c08      	ldr	r4, [pc, #32]	; (81da8 <table_init+0x2c>)
   81d88:	47a0      	blx	r4
	tables_Table3D_init(&AFR, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_AFR_INDEX);
   81d8a:	f44f 7390 	mov.w	r3, #288	; 0x120
   81d8e:	2210      	movs	r2, #16
   81d90:	4611      	mov	r1, r2
   81d92:	4806      	ldr	r0, [pc, #24]	; (81dac <table_init+0x30>)
   81d94:	47a0      	blx	r4
	tables_Table3D_init(&IGN, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_IGN_INDEX);
   81d96:	f44f 7310 	mov.w	r3, #576	; 0x240
   81d9a:	2210      	movs	r2, #16
   81d9c:	4611      	mov	r1, r2
   81d9e:	4804      	ldr	r0, [pc, #16]	; (81db0 <table_init+0x34>)
   81da0:	47a0      	blx	r4
   81da2:	bd10      	pop	{r4, pc}
   81da4:	20070f04 	.word	0x20070f04
   81da8:	00081d61 	.word	0x00081d61
   81dac:	20071d1c 	.word	0x20071d1c
   81db0:	20071d80 	.word	0x20071d80

00081db4 <timer_init>:

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
	// Check if the programmer is screwed
	if (TimerChannel > 8)
   81db4:	2808      	cmp	r0, #8
   81db6:	d900      	bls.n	81dba <timer_init+0x6>
   81db8:	4770      	bx	lr
{
   81dba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81dbe:	461f      	mov	r7, r3
   81dc0:	4616      	mov	r6, r2
   81dc2:	4688      	mov	r8, r1
   81dc4:	4605      	mov	r5, r0
		return;
		
	// Enable peripheral clock
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
   81dc6:	f100 0a1b 	add.w	sl, r0, #27
   81dca:	4650      	mov	r0, sl
   81dcc:	4b18      	ldr	r3, [pc, #96]	; (81e30 <timer_init+0x7c>)
   81dce:	4798      	blx	r3
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
   81dd0:	2d02      	cmp	r5, #2
   81dd2:	d929      	bls.n	81e28 <timer_init+0x74>
		Timer = TC0; 
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
   81dd4:	4b17      	ldr	r3, [pc, #92]	; (81e34 <timer_init+0x80>)
   81dd6:	4a18      	ldr	r2, [pc, #96]	; (81e38 <timer_init+0x84>)
   81dd8:	2d05      	cmp	r5, #5
   81dda:	bf94      	ite	ls
   81ddc:	4691      	movls	r9, r2
   81dde:	4699      	movhi	r9, r3
		
	tc_init(Timer, (TimerChannel%3), TimerMode);
   81de0:	4c16      	ldr	r4, [pc, #88]	; (81e3c <timer_init+0x88>)
   81de2:	fba4 3405 	umull	r3, r4, r4, r5
   81de6:	0864      	lsrs	r4, r4, #1
   81de8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   81dec:	1b2c      	subs	r4, r5, r4
   81dee:	4642      	mov	r2, r8
   81df0:	4621      	mov	r1, r4
   81df2:	4648      	mov	r0, r9
   81df4:	4b12      	ldr	r3, [pc, #72]	; (81e40 <timer_init+0x8c>)
   81df6:	4798      	blx	r3
	
	interrupts_enable_interrupt_vector(TC0_IRQn + TimerChannel, TimerInterruptPriority);
   81df8:	4639      	mov	r1, r7
   81dfa:	4650      	mov	r0, sl
   81dfc:	4b11      	ldr	r3, [pc, #68]	; (81e44 <timer_init+0x90>)
   81dfe:	4798      	blx	r3
	
	tc_enable_interrupt(Timer, (TimerChannel%3), InterruptMode);
   81e00:	4632      	mov	r2, r6
   81e02:	4621      	mov	r1, r4
   81e04:	4648      	mov	r0, r9
   81e06:	4b10      	ldr	r3, [pc, #64]	; (81e48 <timer_init+0x94>)
   81e08:	4798      	blx	r3
	TC2->TC_CHANNEL[2].TC_IER = TC_IER_CPBS;
   81e0a:	2208      	movs	r2, #8
   81e0c:	4b09      	ldr	r3, [pc, #36]	; (81e34 <timer_init+0x80>)
   81e0e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	
	tc_start(Timer, (TimerChannel%3));
   81e12:	4621      	mov	r1, r4
   81e14:	4648      	mov	r0, r9
   81e16:	4b0d      	ldr	r3, [pc, #52]	; (81e4c <timer_init+0x98>)
   81e18:	4798      	blx	r3
	
	// TODO !!!!!!!!!!!!!
	TC8_Overflow = FALSE;
   81e1a:	2300      	movs	r3, #0
   81e1c:	4a0c      	ldr	r2, [pc, #48]	; (81e50 <timer_init+0x9c>)
   81e1e:	7013      	strb	r3, [r2, #0]
	millis = 0;
   81e20:	4a0c      	ldr	r2, [pc, #48]	; (81e54 <timer_init+0xa0>)
   81e22:	6013      	str	r3, [r2, #0]
   81e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		Timer = TC0; 
   81e28:	f8df 902c 	ldr.w	r9, [pc, #44]	; 81e58 <timer_init+0xa4>
   81e2c:	e7d8      	b.n	81de0 <timer_init+0x2c>
   81e2e:	bf00      	nop
   81e30:	000806fd 	.word	0x000806fd
   81e34:	40088000 	.word	0x40088000
   81e38:	40084000 	.word	0x40084000
   81e3c:	aaaaaaab 	.word	0xaaaaaaab
   81e40:	00080751 	.word	0x00080751
   81e44:	000815b9 	.word	0x000815b9
   81e48:	00080781 	.word	0x00080781
   81e4c:	00080769 	.word	0x00080769
   81e50:	20070a30 	.word	0x20070a30
   81e54:	2007225c 	.word	0x2007225c
   81e58:	40080000 	.word	0x40080000

00081e5c <timer_do_cylinder>:
}

uint32_t timer_read_status(Tc *p_tc, uint32_t ul_channel, uint32_t *CounterValue)
{
	// Read the current Counter Value
	*CounterValue = p_tc->TC_CHANNEL[ul_channel].TC_CV;
   81e5c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   81e60:	690b      	ldr	r3, [r1, #16]
	// Read the current Status, Compare or overflow
	return p_tc->TC_CHANNEL[ul_channel].TC_SR;
   81e62:	6a0b      	ldr	r3, [r1, #32]
void timer_do_cylinder(Tc *p_tc, uint32_t ul_channel, uint8_t CylinderNr)
{
	//uart_transfer('a'); uart_print_int(CylinderNr); uart_new_line();
	uint32_t CounterValue;
	uint32_t TimerStatus = timer_read_status(p_tc, ul_channel, &CounterValue);
	if (TimerStatus & TC_SR_CPAS) // Compare register A
   81e64:	f013 0f04 	tst.w	r3, #4
   81e68:	d00c      	beq.n	81e84 <timer_do_cylinder+0x28>
	{
		if (DwellFirstFlag)
   81e6a:	4b12      	ldr	r3, [pc, #72]	; (81eb4 <timer_do_cylinder+0x58>)
   81e6c:	781b      	ldrb	r3, [r3, #0]
   81e6e:	b953      	cbnz	r3, 81e86 <timer_do_cylinder+0x2a>
		{
			cylinder[CylinderNr].Ign_pio->PIO_SODR	=	cylinder[CylinderNr].IgnOutputPin;			// Sets pin to high
			DwellFirstFlag = FALSE;
		}
		else if (DwellSecondFlag)
   81e70:	4b11      	ldr	r3, [pc, #68]	; (81eb8 <timer_do_cylinder+0x5c>)
   81e72:	781b      	ldrb	r3, [r3, #0]
   81e74:	b993      	cbnz	r3, 81e9c <timer_do_cylinder+0x40>
			cylinder[CylinderNr].Ign_pio->PIO_SODR	=	cylinder[CylinderNr].IgnOutputPin;			// Sets pin to high
			DwellSecondFlag = FALSE;
		}
		else
		{
			cylinder[CylinderNr].Ign_pio->PIO_CODR	=	cylinder[CylinderNr].IgnOutputPin;			// Sets pin PC19 to low
   81e76:	2134      	movs	r1, #52	; 0x34
   81e78:	4b10      	ldr	r3, [pc, #64]	; (81ebc <timer_do_cylinder+0x60>)
   81e7a:	fb01 3202 	mla	r2, r1, r2, r3
   81e7e:	6a93      	ldr	r3, [r2, #40]	; 0x28
   81e80:	6a52      	ldr	r2, [r2, #36]	; 0x24
   81e82:	635a      	str	r2, [r3, #52]	; 0x34
   81e84:	4770      	bx	lr
			cylinder[CylinderNr].Ign_pio->PIO_SODR	=	cylinder[CylinderNr].IgnOutputPin;			// Sets pin to high
   81e86:	2334      	movs	r3, #52	; 0x34
   81e88:	490c      	ldr	r1, [pc, #48]	; (81ebc <timer_do_cylinder+0x60>)
   81e8a:	fb03 1202 	mla	r2, r3, r2, r1
   81e8e:	6a93      	ldr	r3, [r2, #40]	; 0x28
   81e90:	6a52      	ldr	r2, [r2, #36]	; 0x24
   81e92:	631a      	str	r2, [r3, #48]	; 0x30
			DwellFirstFlag = FALSE;
   81e94:	2200      	movs	r2, #0
   81e96:	4b07      	ldr	r3, [pc, #28]	; (81eb4 <timer_do_cylinder+0x58>)
   81e98:	701a      	strb	r2, [r3, #0]
   81e9a:	4770      	bx	lr
			cylinder[CylinderNr].Ign_pio->PIO_SODR	=	cylinder[CylinderNr].IgnOutputPin;			// Sets pin to high
   81e9c:	2334      	movs	r3, #52	; 0x34
   81e9e:	4907      	ldr	r1, [pc, #28]	; (81ebc <timer_do_cylinder+0x60>)
   81ea0:	fb03 1202 	mla	r2, r3, r2, r1
   81ea4:	6a93      	ldr	r3, [r2, #40]	; 0x28
   81ea6:	6a52      	ldr	r2, [r2, #36]	; 0x24
   81ea8:	631a      	str	r2, [r3, #48]	; 0x30
			DwellSecondFlag = FALSE;
   81eaa:	2200      	movs	r2, #0
   81eac:	4b02      	ldr	r3, [pc, #8]	; (81eb8 <timer_do_cylinder+0x5c>)
   81eae:	701a      	strb	r2, [r3, #0]
   81eb0:	4770      	bx	lr
   81eb2:	bf00      	nop
   81eb4:	200721a4 	.word	0x200721a4
   81eb8:	20070a31 	.word	0x20070a31
   81ebc:	20070e34 	.word	0x20070e34

00081ec0 <TC0_Handler>:
	CPCS: RC Compare Status                                             */
/************************************************************************/

// CYLINDER_1_TIMER
void TC0_Handler(void)
{
   81ec0:	b508      	push	{r3, lr}
	timer_do_cylinder(TC0, 0, 0);
   81ec2:	2200      	movs	r2, #0
   81ec4:	4611      	mov	r1, r2
   81ec6:	4802      	ldr	r0, [pc, #8]	; (81ed0 <TC0_Handler+0x10>)
   81ec8:	4b02      	ldr	r3, [pc, #8]	; (81ed4 <TC0_Handler+0x14>)
   81eca:	4798      	blx	r3
   81ecc:	bd08      	pop	{r3, pc}
   81ece:	bf00      	nop
   81ed0:	40080000 	.word	0x40080000
   81ed4:	00081e5d 	.word	0x00081e5d

00081ed8 <TC1_Handler>:
// 	}
}

// CYLINDER_2_TIMER
void TC1_Handler(void)
{
   81ed8:	b508      	push	{r3, lr}
	timer_do_cylinder(TC0, 1, 1);
   81eda:	2201      	movs	r2, #1
   81edc:	4611      	mov	r1, r2
   81ede:	4802      	ldr	r0, [pc, #8]	; (81ee8 <TC1_Handler+0x10>)
   81ee0:	4b02      	ldr	r3, [pc, #8]	; (81eec <TC1_Handler+0x14>)
   81ee2:	4798      	blx	r3
   81ee4:	bd08      	pop	{r3, pc}
   81ee6:	bf00      	nop
   81ee8:	40080000 	.word	0x40080000
   81eec:	00081e5d 	.word	0x00081e5d

00081ef0 <TC2_Handler>:
// 	TC0->TC_CHANNEL[1].TC_CCR	=	TC_CCR_CLKDIS;
}

// CYLINDER_3_TIMER
void TC2_Handler(void)
{
   81ef0:	b508      	push	{r3, lr}
	timer_do_cylinder(TC0, 2, 2);
   81ef2:	2202      	movs	r2, #2
   81ef4:	4611      	mov	r1, r2
   81ef6:	4802      	ldr	r0, [pc, #8]	; (81f00 <TC2_Handler+0x10>)
   81ef8:	4b02      	ldr	r3, [pc, #8]	; (81f04 <TC2_Handler+0x14>)
   81efa:	4798      	blx	r3
   81efc:	bd08      	pop	{r3, pc}
   81efe:	bf00      	nop
   81f00:	40080000 	.word	0x40080000
   81f04:	00081e5d 	.word	0x00081e5d

00081f08 <TC3_Handler>:
// 	TC0->TC_CHANNEL[2].TC_CCR	=	TC_CCR_CLKDIS;
}

// CYLINDER_4_TIMER
void TC3_Handler(void)
{
   81f08:	b508      	push	{r3, lr}
	timer_do_cylinder(TC1, 0, 3);
   81f0a:	2203      	movs	r2, #3
   81f0c:	2100      	movs	r1, #0
   81f0e:	4802      	ldr	r0, [pc, #8]	; (81f18 <TC3_Handler+0x10>)
   81f10:	4b02      	ldr	r3, [pc, #8]	; (81f1c <TC3_Handler+0x14>)
   81f12:	4798      	blx	r3
   81f14:	bd08      	pop	{r3, pc}
   81f16:	bf00      	nop
   81f18:	40084000 	.word	0x40084000
   81f1c:	00081e5d 	.word	0x00081e5d

00081f20 <TC4_Handler>:
// 	uint32_t readtc	=	TC1->TC_CHANNEL[0].TC_SR;
// 	TC1->TC_CHANNEL[0].TC_CCR	=	TC_CCR_CLKDIS;
}
// CYLINDER_5_TIMER
void TC4_Handler(void)
{
   81f20:	b508      	push	{r3, lr}
	timer_do_cylinder(TC1, 1, 4);
   81f22:	2204      	movs	r2, #4
   81f24:	2101      	movs	r1, #1
   81f26:	4802      	ldr	r0, [pc, #8]	; (81f30 <TC4_Handler+0x10>)
   81f28:	4b02      	ldr	r3, [pc, #8]	; (81f34 <TC4_Handler+0x14>)
   81f2a:	4798      	blx	r3
   81f2c:	bd08      	pop	{r3, pc}
   81f2e:	bf00      	nop
   81f30:	40084000 	.word	0x40084000
   81f34:	00081e5d 	.word	0x00081e5d

00081f38 <TC5_Handler>:
}
// CYLINDER_6_TIMER
void TC5_Handler(void)
{
   81f38:	b508      	push	{r3, lr}
	timer_do_cylinder(TC1, 2, 5);
   81f3a:	2205      	movs	r2, #5
   81f3c:	2102      	movs	r1, #2
   81f3e:	4802      	ldr	r0, [pc, #8]	; (81f48 <TC5_Handler+0x10>)
   81f40:	4b02      	ldr	r3, [pc, #8]	; (81f4c <TC5_Handler+0x14>)
   81f42:	4798      	blx	r3
   81f44:	bd08      	pop	{r3, pc}
   81f46:	bf00      	nop
   81f48:	40084000 	.word	0x40084000
   81f4c:	00081e5d 	.word	0x00081e5d

00081f50 <TC6_Handler>:
}
// CYLINDER_7_TIMER
void TC6_Handler(void)
{
   81f50:	b508      	push	{r3, lr}
	timer_do_cylinder(TC2, 0, 6);
   81f52:	2206      	movs	r2, #6
   81f54:	2100      	movs	r1, #0
   81f56:	4802      	ldr	r0, [pc, #8]	; (81f60 <TC6_Handler+0x10>)
   81f58:	4b02      	ldr	r3, [pc, #8]	; (81f64 <TC6_Handler+0x14>)
   81f5a:	4798      	blx	r3
   81f5c:	bd08      	pop	{r3, pc}
   81f5e:	bf00      	nop
   81f60:	40088000 	.word	0x40088000
   81f64:	00081e5d 	.word	0x00081e5d

00081f68 <TC7_Handler>:
}
// CYLINDER_8_TIMER
void TC7_Handler(void)
{
   81f68:	b508      	push	{r3, lr}
	timer_do_cylinder(TC2, 1, 7);
   81f6a:	2207      	movs	r2, #7
   81f6c:	2101      	movs	r1, #1
   81f6e:	4802      	ldr	r0, [pc, #8]	; (81f78 <TC7_Handler+0x10>)
   81f70:	4b02      	ldr	r3, [pc, #8]	; (81f7c <TC7_Handler+0x14>)
   81f72:	4798      	blx	r3
   81f74:	bd08      	pop	{r3, pc}
   81f76:	bf00      	nop
   81f78:	40088000 	.word	0x40088000
   81f7c:	00081e5d 	.word	0x00081e5d

00081f80 <TC8_Handler>:
}
// GLOBAL_TIMER
void TC8_Handler(void)
{
   81f80:	b538      	push	{r3, r4, r5, lr}
	*CounterValue = p_tc->TC_CHANNEL[ul_channel].TC_CV;
   81f82:	4b22      	ldr	r3, [pc, #136]	; (8200c <TC8_Handler+0x8c>)
   81f84:	f8d3 5090 	ldr.w	r5, [r3, #144]	; 0x90
	return p_tc->TC_CHANNEL[ul_channel].TC_SR;
   81f88:	f8d3 40a0 	ldr.w	r4, [r3, #160]	; 0xa0
	uint32_t TimerStatus = timer_read_status(TC2, 2, &CounterValue);
	// Read the current TC8 Counter Value
	//uint32_t CounterValue = tc_read_cv(TC2, 2);
	// Read the current TC8 Status, Compare or overflow
	//uint32_t tc_status = TC2->TC_CHANNEL[2].TC_SR;
	if (TimerStatus & TC_SR_CPAS)
   81f8c:	f014 0f04 	tst.w	r4, #4
   81f90:	d10e      	bne.n	81fb0 <TC8_Handler+0x30>
	{
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
		adc_start(ADC);
		//uart_transfer('a');
	}
	if (TimerStatus & TC_SR_CPBS) // Compare register B is not working ?? 25.2.17
   81f92:	f014 0f08 	tst.w	r4, #8
   81f96:	d004      	beq.n	81fa2 <TC8_Handler+0x22>
	{
		TC2->TC_CHANNEL[2].TC_RB = CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC;
   81f98:	f605 2341 	addw	r3, r5, #2625	; 0xa41
   81f9c:	4a1b      	ldr	r2, [pc, #108]	; (8200c <TC8_Handler+0x8c>)
   81f9e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		// TODO: START UART
		//uart_transfer('b');
	}
	if (TimerStatus & TC_SR_CPCS)
   81fa2:	f014 0f10 	tst.w	r4, #16
   81fa6:	d111      	bne.n	81fcc <TC8_Handler+0x4c>
	{
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		millis++;
		//tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqTelemetryScaler);
	}
	if (TimerStatus & TC_SR_COVFS)
   81fa8:	f014 0f01 	tst.w	r4, #1
   81fac:	d119      	bne.n	81fe2 <TC8_Handler+0x62>
   81fae:	bd38      	pop	{r3, r4, r5, pc}
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   81fb0:	4b17      	ldr	r3, [pc, #92]	; (82010 <TC8_Handler+0x90>)
   81fb2:	881b      	ldrh	r3, [r3, #0]
   81fb4:	4a17      	ldr	r2, [pc, #92]	; (82014 <TC8_Handler+0x94>)
   81fb6:	fb92 f2f3 	sdiv	r2, r2, r3
   81fba:	442a      	add	r2, r5
   81fbc:	2102      	movs	r1, #2
   81fbe:	4813      	ldr	r0, [pc, #76]	; (8200c <TC8_Handler+0x8c>)
   81fc0:	4b15      	ldr	r3, [pc, #84]	; (82018 <TC8_Handler+0x98>)
   81fc2:	4798      	blx	r3
		adc_start(ADC);
   81fc4:	4815      	ldr	r0, [pc, #84]	; (8201c <TC8_Handler+0x9c>)
   81fc6:	4b16      	ldr	r3, [pc, #88]	; (82020 <TC8_Handler+0xa0>)
   81fc8:	4798      	blx	r3
   81fca:	e7e2      	b.n	81f92 <TC8_Handler+0x12>
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
   81fcc:	f605 2241 	addw	r2, r5, #2625	; 0xa41
   81fd0:	2102      	movs	r1, #2
   81fd2:	480e      	ldr	r0, [pc, #56]	; (8200c <TC8_Handler+0x8c>)
   81fd4:	4b13      	ldr	r3, [pc, #76]	; (82024 <TC8_Handler+0xa4>)
   81fd6:	4798      	blx	r3
		millis++;
   81fd8:	4a13      	ldr	r2, [pc, #76]	; (82028 <TC8_Handler+0xa8>)
   81fda:	6813      	ldr	r3, [r2, #0]
   81fdc:	3301      	adds	r3, #1
   81fde:	6013      	str	r3, [r2, #0]
   81fe0:	e7e2      	b.n	81fa8 <TC8_Handler+0x28>
	{
		TC8_Overflow = TRUE;
   81fe2:	2201      	movs	r2, #1
   81fe4:	4b11      	ldr	r3, [pc, #68]	; (8202c <TC8_Handler+0xac>)
   81fe6:	701a      	strb	r2, [r3, #0]
		tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   81fe8:	4b09      	ldr	r3, [pc, #36]	; (82010 <TC8_Handler+0x90>)
   81fea:	881b      	ldrh	r3, [r3, #0]
   81fec:	4c07      	ldr	r4, [pc, #28]	; (8200c <TC8_Handler+0x8c>)
   81fee:	4a09      	ldr	r2, [pc, #36]	; (82014 <TC8_Handler+0x94>)
   81ff0:	fb92 f2f3 	sdiv	r2, r2, r3
   81ff4:	2102      	movs	r1, #2
   81ff6:	4620      	mov	r0, r4
   81ff8:	4b07      	ldr	r3, [pc, #28]	; (82018 <TC8_Handler+0x98>)
   81ffa:	4798      	blx	r3
		//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   81ffc:	f640 2241 	movw	r2, #2625	; 0xa41
   82000:	2102      	movs	r1, #2
   82002:	4620      	mov	r0, r4
   82004:	4b07      	ldr	r3, [pc, #28]	; (82024 <TC8_Handler+0xa4>)
   82006:	4798      	blx	r3
		// TODO MAYBE
	}
}
   82008:	e7d1      	b.n	81fae <TC8_Handler+0x2e>
   8200a:	bf00      	nop
   8200c:	40088000 	.word	0x40088000
   82010:	20071914 	.word	0x20071914
   82014:	00280de8 	.word	0x00280de8
   82018:	00080771 	.word	0x00080771
   8201c:	400c0000 	.word	0x400c0000
   82020:	000802e7 	.word	0x000802e7
   82024:	00080779 	.word	0x00080779
   82028:	2007225c 	.word	0x2007225c
   8202c:	20070a30 	.word	0x20070a30

00082030 <tunerstudio_init>:
#include "tunerstudiocomm.h"

// Initialization function
void tunerstudio_init(void)
{
	CurrPage = 255;
   82030:	22ff      	movs	r2, #255	; 0xff
   82032:	4b07      	ldr	r3, [pc, #28]	; (82050 <tunerstudio_init+0x20>)
   82034:	701a      	strb	r2, [r3, #0]
	NewPageFlag = FALSE;
   82036:	2300      	movs	r3, #0
   82038:	4a06      	ldr	r2, [pc, #24]	; (82054 <tunerstudio_init+0x24>)
   8203a:	7013      	strb	r3, [r2, #0]
	WriteFlag = FALSE;
   8203c:	4a06      	ldr	r2, [pc, #24]	; (82058 <tunerstudio_init+0x28>)
   8203e:	7013      	strb	r3, [r2, #0]
	Offset1 = 0;
   82040:	4a06      	ldr	r2, [pc, #24]	; (8205c <tunerstudio_init+0x2c>)
   82042:	7013      	strb	r3, [r2, #0]
	Offset2 = 0;
   82044:	4a06      	ldr	r2, [pc, #24]	; (82060 <tunerstudio_init+0x30>)
   82046:	7013      	strb	r3, [r2, #0]
	OffsetFlag = FALSE;
   82048:	4a06      	ldr	r2, [pc, #24]	; (82064 <tunerstudio_init+0x34>)
   8204a:	7013      	strb	r3, [r2, #0]
   8204c:	4770      	bx	lr
   8204e:	bf00      	nop
   82050:	20070a24 	.word	0x20070a24
   82054:	20072259 	.word	0x20072259
   82058:	200709d6 	.word	0x200709d6
   8205c:	20071d1a 	.word	0x20071d1a
   82060:	20071d2c 	.word	0x20071d2c
   82064:	20071d19 	.word	0x20071d19

00082068 <tunerstudio_send_struct>:
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
}
 

void tunerstudio_send_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
{
   82068:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < ConfigLen; i++)
   8206a:	b149      	cbz	r1, 82080 <tunerstudio_send_struct+0x18>
   8206c:	1e44      	subs	r4, r0, #1
   8206e:	1e4d      	subs	r5, r1, #1
   82070:	b2ad      	uxth	r5, r5
   82072:	4405      	add	r5, r0
		uart_load_tx_buffer(*((uint8_t *)ConfigStructPointer + i));
   82074:	4e04      	ldr	r6, [pc, #16]	; (82088 <tunerstudio_send_struct+0x20>)
   82076:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   8207a:	47b0      	blx	r6
	for (uint16_t i = 0; i < ConfigLen; i++)
   8207c:	42ac      	cmp	r4, r5
   8207e:	d1fa      	bne.n	82076 <tunerstudio_send_struct+0xe>
	uart_enable_tx_interrupt();
   82080:	4b02      	ldr	r3, [pc, #8]	; (8208c <tunerstudio_send_struct+0x24>)
   82082:	4798      	blx	r3
   82084:	bd70      	pop	{r4, r5, r6, pc}
   82086:	bf00      	nop
   82088:	00082721 	.word	0x00082721
   8208c:	0008273d 	.word	0x0008273d

00082090 <tunerstudio_send_Table3D>:
{
   82090:	b570      	push	{r4, r5, r6, lr}
   82092:	4605      	mov	r5, r0
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82094:	7b43      	ldrb	r3, [r0, #13]
   82096:	b15b      	cbz	r3, 820b0 <tunerstudio_send_Table3D+0x20>
   82098:	2400      	movs	r4, #0
		tunerstudio_send_struct(Current->Table[i], Current->Xsize);
   8209a:	4e09      	ldr	r6, [pc, #36]	; (820c0 <tunerstudio_send_Table3D+0x30>)
   8209c:	682b      	ldr	r3, [r5, #0]
   8209e:	7b29      	ldrb	r1, [r5, #12]
   820a0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   820a4:	47b0      	blx	r6
	for (uint8_t i = 0; i < Current->Ysize; i++)
   820a6:	3401      	adds	r4, #1
   820a8:	b2e4      	uxtb	r4, r4
   820aa:	7b6b      	ldrb	r3, [r5, #13]
   820ac:	42a3      	cmp	r3, r4
   820ae:	d8f5      	bhi.n	8209c <tunerstudio_send_Table3D+0xc>
	tunerstudio_send_struct(Current->Xbin, Current->Xsize);
   820b0:	7b29      	ldrb	r1, [r5, #12]
   820b2:	6868      	ldr	r0, [r5, #4]
   820b4:	4c02      	ldr	r4, [pc, #8]	; (820c0 <tunerstudio_send_Table3D+0x30>)
   820b6:	47a0      	blx	r4
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
   820b8:	7b69      	ldrb	r1, [r5, #13]
   820ba:	68a8      	ldr	r0, [r5, #8]
   820bc:	47a0      	blx	r4
   820be:	bd70      	pop	{r4, r5, r6, pc}
   820c0:	00082069 	.word	0x00082069

000820c4 <tunerstudio_send_page>:
{
   820c4:	b508      	push	{r3, lr}
	switch(CurrPage)
   820c6:	4b1b      	ldr	r3, [pc, #108]	; (82134 <tunerstudio_send_page+0x70>)
   820c8:	781b      	ldrb	r3, [r3, #0]
   820ca:	3b01      	subs	r3, #1
   820cc:	2b08      	cmp	r3, #8
   820ce:	d82f      	bhi.n	82130 <tunerstudio_send_page+0x6c>
   820d0:	e8df f003 	tbb	[pc, r3]
   820d4:	120e0905 	.word	0x120e0905
   820d8:	25201b17 	.word	0x25201b17
   820dc:	2a          	.byte	0x2a
   820dd:	00          	.byte	0x00
		case PAGE_VE:		tunerstudio_send_Table3D(&VE);										break;
   820de:	4816      	ldr	r0, [pc, #88]	; (82138 <tunerstudio_send_page+0x74>)
   820e0:	4b16      	ldr	r3, [pc, #88]	; (8213c <tunerstudio_send_page+0x78>)
   820e2:	4798      	blx	r3
   820e4:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG2:	tunerstudio_send_struct(&engine_config2, sizeof(engine_config2));	break;
   820e6:	214a      	movs	r1, #74	; 0x4a
   820e8:	4815      	ldr	r0, [pc, #84]	; (82140 <tunerstudio_send_page+0x7c>)
   820ea:	4b16      	ldr	r3, [pc, #88]	; (82144 <tunerstudio_send_page+0x80>)
   820ec:	4798      	blx	r3
   820ee:	bd08      	pop	{r3, pc}
		case PAGE_IGN:		tunerstudio_send_Table3D(&IGN);										break;
   820f0:	4815      	ldr	r0, [pc, #84]	; (82148 <tunerstudio_send_page+0x84>)
   820f2:	4b12      	ldr	r3, [pc, #72]	; (8213c <tunerstudio_send_page+0x78>)
   820f4:	4798      	blx	r3
   820f6:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG4:	tunerstudio_send_struct(&engine_config4, sizeof(engine_config4));	break;
   820f8:	2140      	movs	r1, #64	; 0x40
   820fa:	4814      	ldr	r0, [pc, #80]	; (8214c <tunerstudio_send_page+0x88>)
   820fc:	4b11      	ldr	r3, [pc, #68]	; (82144 <tunerstudio_send_page+0x80>)
   820fe:	4798      	blx	r3
   82100:	bd08      	pop	{r3, pc}
		case PAGE_AFR:		tunerstudio_send_Table3D(&AFR);										break;
   82102:	4813      	ldr	r0, [pc, #76]	; (82150 <tunerstudio_send_page+0x8c>)
   82104:	4b0d      	ldr	r3, [pc, #52]	; (8213c <tunerstudio_send_page+0x78>)
   82106:	4798      	blx	r3
   82108:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG6:	tunerstudio_send_struct(&engine_config6, sizeof(engine_config6));	break;
   8210a:	2140      	movs	r1, #64	; 0x40
   8210c:	4811      	ldr	r0, [pc, #68]	; (82154 <tunerstudio_send_page+0x90>)
   8210e:	4b0d      	ldr	r3, [pc, #52]	; (82144 <tunerstudio_send_page+0x80>)
   82110:	4798      	blx	r3
   82112:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG7:	tunerstudio_send_struct(&engine_config7, sizeof(engine_config7));	break;
   82114:	2140      	movs	r1, #64	; 0x40
   82116:	4810      	ldr	r0, [pc, #64]	; (82158 <tunerstudio_send_page+0x94>)
   82118:	4b0a      	ldr	r3, [pc, #40]	; (82144 <tunerstudio_send_page+0x80>)
   8211a:	4798      	blx	r3
   8211c:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG8:	tunerstudio_send_struct(&engine_config8, sizeof(engine_config8));	break;
   8211e:	21a0      	movs	r1, #160	; 0xa0
   82120:	480e      	ldr	r0, [pc, #56]	; (8215c <tunerstudio_send_page+0x98>)
   82122:	4b08      	ldr	r3, [pc, #32]	; (82144 <tunerstudio_send_page+0x80>)
   82124:	4798      	blx	r3
   82126:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG9:	tunerstudio_send_struct(&engine_config9, sizeof(engine_config9));	break;
   82128:	21c0      	movs	r1, #192	; 0xc0
   8212a:	480d      	ldr	r0, [pc, #52]	; (82160 <tunerstudio_send_page+0x9c>)
   8212c:	4b05      	ldr	r3, [pc, #20]	; (82144 <tunerstudio_send_page+0x80>)
   8212e:	4798      	blx	r3
   82130:	bd08      	pop	{r3, pc}
   82132:	bf00      	nop
   82134:	20070a24 	.word	0x20070a24
   82138:	20070f04 	.word	0x20070f04
   8213c:	00082091 	.word	0x00082091
   82140:	20070fd4 	.word	0x20070fd4
   82144:	00082069 	.word	0x00082069
   82148:	20071d80 	.word	0x20071d80
   8214c:	20071020 	.word	0x20071020
   82150:	20071d1c 	.word	0x20071d1c
   82154:	200709e4 	.word	0x200709e4
   82158:	20071d3c 	.word	0x20071d3c
   8215c:	200721a8 	.word	0x200721a8
   82160:	20070f14 	.word	0x20070f14

00082164 <tunerstudio_write_Table3D>:
}

void tunerstudio_write_Table3D(struct Table3D *Current, uint8_t data)
{
	// table[line][column]
	if (!Offset2){ // Write data to table
   82164:	4b0d      	ldr	r3, [pc, #52]	; (8219c <tunerstudio_write_Table3D+0x38>)
   82166:	781b      	ldrb	r3, [r3, #0]
   82168:	b143      	cbz	r3, 8217c <tunerstudio_write_Table3D+0x18>
		Current->Table[Offset1 >> 4][Offset1 & 0x0f] = data;
	}
	else 
	{
		if (Offset1 < THREE_D_TABLE_SIZE)
   8216a:	4b0d      	ldr	r3, [pc, #52]	; (821a0 <tunerstudio_write_Table3D+0x3c>)
   8216c:	781b      	ldrb	r3, [r3, #0]
   8216e:	2b0f      	cmp	r3, #15
   82170:	d910      	bls.n	82194 <tunerstudio_write_Table3D+0x30>
		{
			Current->Xbin[Offset1] = data;
		}
		else
		{
			Current->Ybin[Offset1 - THREE_D_TABLE_SIZE] = data;
   82172:	6882      	ldr	r2, [r0, #8]
   82174:	4413      	add	r3, r2
   82176:	f803 1c10 	strb.w	r1, [r3, #-16]
		}
	}
}
   8217a:	4770      	bx	lr
{
   8217c:	b410      	push	{r4}
		Current->Table[Offset1 >> 4][Offset1 & 0x0f] = data;
   8217e:	4b08      	ldr	r3, [pc, #32]	; (821a0 <tunerstudio_write_Table3D+0x3c>)
   82180:	781b      	ldrb	r3, [r3, #0]
   82182:	091c      	lsrs	r4, r3, #4
   82184:	6802      	ldr	r2, [r0, #0]
   82186:	f003 030f 	and.w	r3, r3, #15
   8218a:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
   8218e:	54d1      	strb	r1, [r2, r3]
}
   82190:	bc10      	pop	{r4}
   82192:	4770      	bx	lr
			Current->Xbin[Offset1] = data;
   82194:	6842      	ldr	r2, [r0, #4]
   82196:	54d1      	strb	r1, [r2, r3]
   82198:	4770      	bx	lr
   8219a:	bf00      	nop
   8219c:	20071d2c 	.word	0x20071d2c
   821a0:	20071d1a 	.word	0x20071d1a

000821a4 <tunerstudio_write_data>:
{
   821a4:	b508      	push	{r3, lr}
	switch(CurrPage)
   821a6:	4b1c      	ldr	r3, [pc, #112]	; (82218 <tunerstudio_write_data+0x74>)
   821a8:	781b      	ldrb	r3, [r3, #0]
   821aa:	3b01      	subs	r3, #1
   821ac:	2b08      	cmp	r3, #8
   821ae:	d832      	bhi.n	82216 <tunerstudio_write_data+0x72>
   821b0:	e8df f003 	tbb	[pc, r3]
   821b4:	140f0a05 	.word	0x140f0a05
   821b8:	28231e19 	.word	0x28231e19
   821bc:	2d          	.byte	0x2d
   821bd:	00          	.byte	0x00
		case PAGE_VE:		tunerstudio_write_Table3D(&VE, data);				break;
   821be:	b2c1      	uxtb	r1, r0
   821c0:	4816      	ldr	r0, [pc, #88]	; (8221c <tunerstudio_write_data+0x78>)
   821c2:	4b17      	ldr	r3, [pc, #92]	; (82220 <tunerstudio_write_data+0x7c>)
   821c4:	4798      	blx	r3
   821c6:	bd08      	pop	{r3, pc}

void tunerstudio_write_struct(uint8_t *ConfigStructPointer, uint8_t data)
{
	*(ConfigStructPointer + Offset1) = data;
   821c8:	4b16      	ldr	r3, [pc, #88]	; (82224 <tunerstudio_write_data+0x80>)
   821ca:	781a      	ldrb	r2, [r3, #0]
   821cc:	4b16      	ldr	r3, [pc, #88]	; (82228 <tunerstudio_write_data+0x84>)
		case PAGE_CONFIG2:	tunerstudio_write_struct(&engine_config2, data);	break;
   821ce:	54d0      	strb	r0, [r2, r3]
   821d0:	bd08      	pop	{r3, pc}
		case PAGE_IGN:		tunerstudio_write_Table3D(&IGN, data);				break;
   821d2:	b2c1      	uxtb	r1, r0
   821d4:	4815      	ldr	r0, [pc, #84]	; (8222c <tunerstudio_write_data+0x88>)
   821d6:	4b12      	ldr	r3, [pc, #72]	; (82220 <tunerstudio_write_data+0x7c>)
   821d8:	4798      	blx	r3
   821da:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   821dc:	4b11      	ldr	r3, [pc, #68]	; (82224 <tunerstudio_write_data+0x80>)
   821de:	781a      	ldrb	r2, [r3, #0]
   821e0:	4b13      	ldr	r3, [pc, #76]	; (82230 <tunerstudio_write_data+0x8c>)
		case PAGE_CONFIG4:	tunerstudio_write_struct(&engine_config4, data);	break;
   821e2:	54d0      	strb	r0, [r2, r3]
   821e4:	bd08      	pop	{r3, pc}
		case PAGE_AFR:		tunerstudio_write_Table3D(&AFR, data);				break;
   821e6:	b2c1      	uxtb	r1, r0
   821e8:	4812      	ldr	r0, [pc, #72]	; (82234 <tunerstudio_write_data+0x90>)
   821ea:	4b0d      	ldr	r3, [pc, #52]	; (82220 <tunerstudio_write_data+0x7c>)
   821ec:	4798      	blx	r3
   821ee:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   821f0:	4b0c      	ldr	r3, [pc, #48]	; (82224 <tunerstudio_write_data+0x80>)
   821f2:	781a      	ldrb	r2, [r3, #0]
   821f4:	4b10      	ldr	r3, [pc, #64]	; (82238 <tunerstudio_write_data+0x94>)
		case PAGE_CONFIG6:	tunerstudio_write_struct(&engine_config6, data);	break;
   821f6:	54d0      	strb	r0, [r2, r3]
   821f8:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   821fa:	4b0a      	ldr	r3, [pc, #40]	; (82224 <tunerstudio_write_data+0x80>)
   821fc:	781a      	ldrb	r2, [r3, #0]
   821fe:	4b0f      	ldr	r3, [pc, #60]	; (8223c <tunerstudio_write_data+0x98>)
		case PAGE_CONFIG7:	tunerstudio_write_struct(&engine_config7, data);	break;
   82200:	54d0      	strb	r0, [r2, r3]
   82202:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   82204:	4b07      	ldr	r3, [pc, #28]	; (82224 <tunerstudio_write_data+0x80>)
   82206:	781a      	ldrb	r2, [r3, #0]
   82208:	4b0d      	ldr	r3, [pc, #52]	; (82240 <tunerstudio_write_data+0x9c>)
		case PAGE_CONFIG8:	tunerstudio_write_struct(&engine_config8, data);	break;
   8220a:	54d0      	strb	r0, [r2, r3]
   8220c:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   8220e:	4b05      	ldr	r3, [pc, #20]	; (82224 <tunerstudio_write_data+0x80>)
   82210:	781a      	ldrb	r2, [r3, #0]
   82212:	4b0c      	ldr	r3, [pc, #48]	; (82244 <tunerstudio_write_data+0xa0>)
		case PAGE_CONFIG9:	tunerstudio_write_struct(&engine_config9, data);	break;
   82214:	54d0      	strb	r0, [r2, r3]
   82216:	bd08      	pop	{r3, pc}
   82218:	20070a24 	.word	0x20070a24
   8221c:	20070f04 	.word	0x20070f04
   82220:	00082165 	.word	0x00082165
   82224:	20071d1a 	.word	0x20071d1a
   82228:	20070fd4 	.word	0x20070fd4
   8222c:	20071d80 	.word	0x20071d80
   82230:	20071020 	.word	0x20071020
   82234:	20071d1c 	.word	0x20071d1c
   82238:	200709e4 	.word	0x200709e4
   8223c:	20071d3c 	.word	0x20071d3c
   82240:	200721a8 	.word	0x200721a8
   82244:	20070f14 	.word	0x20070f14

00082248 <tunerstudio_burn_value_if_changed>:
	EepromIndex += Current->Xsize;
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
}

void tunerstudio_burn_value_if_changed(uint32_t TempValue, uint16_t EepromIndex)
{
   82248:	b538      	push	{r3, r4, r5, lr}
   8224a:	4605      	mov	r5, r0
   8224c:	460c      	mov	r4, r1
	if (eeprom_read_byte(EepromIndex) != TempValue){ // Compare current value with EEPROM value, update EEPROM if it is not the same
   8224e:	4608      	mov	r0, r1
   82250:	4b04      	ldr	r3, [pc, #16]	; (82264 <tunerstudio_burn_value_if_changed+0x1c>)
   82252:	4798      	blx	r3
   82254:	42a8      	cmp	r0, r5
   82256:	d003      	beq.n	82260 <tunerstudio_burn_value_if_changed+0x18>
		at24cxx_write_byte(EepromIndex, TempValue);
   82258:	b2e9      	uxtb	r1, r5
   8225a:	4620      	mov	r0, r4
   8225c:	4b02      	ldr	r3, [pc, #8]	; (82268 <tunerstudio_burn_value_if_changed+0x20>)
   8225e:	4798      	blx	r3
   82260:	bd38      	pop	{r3, r4, r5, pc}
   82262:	bf00      	nop
   82264:	0008100d 	.word	0x0008100d
   82268:	000801b5 	.word	0x000801b5

0008226c <tunerstudio_burn_struct>:
	}
}

void tunerstudio_burn_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
{
   8226c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   8226e:	4b0c      	ldr	r3, [pc, #48]	; (822a0 <tunerstudio_burn_struct+0x34>)
   82270:	7fdb      	ldrb	r3, [r3, #31]
   82272:	b2db      	uxtb	r3, r3
   82274:	2b01      	cmp	r3, #1
   82276:	d00f      	beq.n	82298 <tunerstudio_burn_struct+0x2c>
   82278:	4614      	mov	r4, r2
	{	
		uart_print_string("EEPROM Fault");
		return;
	}
	for (uint16_t i = 0; i < ConfigLen; i++)
   8227a:	b161      	cbz	r1, 82296 <tunerstudio_burn_struct+0x2a>
   8227c:	1e45      	subs	r5, r0, #1
   8227e:	4411      	add	r1, r2
   82280:	b28e      	uxth	r6, r1
		tunerstudio_burn_value_if_changed(*((uint8_t *)ConfigStructPointer + i), EepromIndex + i);
   82282:	4f08      	ldr	r7, [pc, #32]	; (822a4 <tunerstudio_burn_struct+0x38>)
   82284:	4621      	mov	r1, r4
   82286:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   8228a:	47b8      	blx	r7
   8228c:	3401      	adds	r4, #1
   8228e:	b2a4      	uxth	r4, r4
	for (uint16_t i = 0; i < ConfigLen; i++)
   82290:	42b4      	cmp	r4, r6
   82292:	d1f7      	bne.n	82284 <tunerstudio_burn_struct+0x18>
   82294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uart_print_string("EEPROM Fault");
   82298:	4803      	ldr	r0, [pc, #12]	; (822a8 <tunerstudio_burn_struct+0x3c>)
   8229a:	4b04      	ldr	r3, [pc, #16]	; (822ac <tunerstudio_burn_struct+0x40>)
   8229c:	4798      	blx	r3
		return;
   8229e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   822a0:	20071464 	.word	0x20071464
   822a4:	00082249 	.word	0x00082249
   822a8:	00083f94 	.word	0x00083f94
   822ac:	0008283d 	.word	0x0008283d

000822b0 <tunerstudio_burn_Table3D>:
{
   822b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   822b2:	4b14      	ldr	r3, [pc, #80]	; (82304 <tunerstudio_burn_Table3D+0x54>)
   822b4:	7fdb      	ldrb	r3, [r3, #31]
   822b6:	b2db      	uxtb	r3, r3
   822b8:	2b01      	cmp	r3, #1
   822ba:	d01f      	beq.n	822fc <tunerstudio_burn_Table3D+0x4c>
   822bc:	4605      	mov	r5, r0
   822be:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   822c0:	7b43      	ldrb	r3, [r0, #13]
   822c2:	b17b      	cbz	r3, 822e4 <tunerstudio_burn_Table3D+0x34>
   822c4:	2400      	movs	r4, #0
		tunerstudio_burn_struct(Current->Table[i], Current->Xsize, EepromIndex);
   822c6:	4f10      	ldr	r7, [pc, #64]	; (82308 <tunerstudio_burn_Table3D+0x58>)
   822c8:	682b      	ldr	r3, [r5, #0]
   822ca:	4632      	mov	r2, r6
   822cc:	7b29      	ldrb	r1, [r5, #12]
   822ce:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   822d2:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   822d4:	7b2a      	ldrb	r2, [r5, #12]
   822d6:	4432      	add	r2, r6
   822d8:	b296      	uxth	r6, r2
	for (uint8_t i = 0; i < Current->Ysize; i++)
   822da:	3401      	adds	r4, #1
   822dc:	b2e4      	uxtb	r4, r4
   822de:	7b6b      	ldrb	r3, [r5, #13]
   822e0:	42a3      	cmp	r3, r4
   822e2:	d8f1      	bhi.n	822c8 <tunerstudio_burn_Table3D+0x18>
	tunerstudio_burn_struct(Current->Xbin, Current->Xsize, EepromIndex);
   822e4:	4632      	mov	r2, r6
   822e6:	7b29      	ldrb	r1, [r5, #12]
   822e8:	6868      	ldr	r0, [r5, #4]
   822ea:	4c07      	ldr	r4, [pc, #28]	; (82308 <tunerstudio_burn_Table3D+0x58>)
   822ec:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
   822ee:	7b2a      	ldrb	r2, [r5, #12]
   822f0:	4432      	add	r2, r6
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
   822f2:	b292      	uxth	r2, r2
   822f4:	7b69      	ldrb	r1, [r5, #13]
   822f6:	68a8      	ldr	r0, [r5, #8]
   822f8:	47a0      	blx	r4
   822fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uart_print_string("EEPROM Fault");
   822fc:	4803      	ldr	r0, [pc, #12]	; (8230c <tunerstudio_burn_Table3D+0x5c>)
   822fe:	4b04      	ldr	r3, [pc, #16]	; (82310 <tunerstudio_burn_Table3D+0x60>)
   82300:	4798      	blx	r3
		return;
   82302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82304:	20071464 	.word	0x20071464
   82308:	0008226d 	.word	0x0008226d
   8230c:	00083f94 	.word	0x00083f94
   82310:	0008283d 	.word	0x0008283d

00082314 <tunerstudio_burn_page_eeprom>:
{
   82314:	b508      	push	{r3, lr}
	switch(CurrPage)
   82316:	4b23      	ldr	r3, [pc, #140]	; (823a4 <tunerstudio_burn_page_eeprom+0x90>)
   82318:	781b      	ldrb	r3, [r3, #0]
   8231a:	3b01      	subs	r3, #1
   8231c:	2b08      	cmp	r3, #8
   8231e:	d840      	bhi.n	823a2 <tunerstudio_burn_page_eeprom+0x8e>
   82320:	e8df f003 	tbb	[pc, r3]
   82324:	17110a05 	.word	0x17110a05
   82328:	322b241e 	.word	0x322b241e
   8232c:	39          	.byte	0x39
   8232d:	00          	.byte	0x00
		case 1: tunerstudio_burn_Table3D(&VE, EEPROM_VE_INDEX);											break;
   8232e:	2100      	movs	r1, #0
   82330:	481d      	ldr	r0, [pc, #116]	; (823a8 <tunerstudio_burn_page_eeprom+0x94>)
   82332:	4b1e      	ldr	r3, [pc, #120]	; (823ac <tunerstudio_burn_page_eeprom+0x98>)
   82334:	4798      	blx	r3
   82336:	bd08      	pop	{r3, pc}
		case 2: tunerstudio_burn_struct(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);	break;
   82338:	f241 3288 	movw	r2, #5000	; 0x1388
   8233c:	214a      	movs	r1, #74	; 0x4a
   8233e:	481c      	ldr	r0, [pc, #112]	; (823b0 <tunerstudio_burn_page_eeprom+0x9c>)
   82340:	4b1c      	ldr	r3, [pc, #112]	; (823b4 <tunerstudio_burn_page_eeprom+0xa0>)
   82342:	4798      	blx	r3
   82344:	bd08      	pop	{r3, pc}
		case 3: tunerstudio_burn_Table3D(&IGN, EEPROM_IGN_INDEX);										break;
   82346:	f44f 7110 	mov.w	r1, #576	; 0x240
   8234a:	481b      	ldr	r0, [pc, #108]	; (823b8 <tunerstudio_burn_page_eeprom+0xa4>)
   8234c:	4b17      	ldr	r3, [pc, #92]	; (823ac <tunerstudio_burn_page_eeprom+0x98>)
   8234e:	4798      	blx	r3
   82350:	bd08      	pop	{r3, pc}
		case 4: tunerstudio_burn_struct(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);	break;
   82352:	f241 4250 	movw	r2, #5200	; 0x1450
   82356:	2140      	movs	r1, #64	; 0x40
   82358:	4818      	ldr	r0, [pc, #96]	; (823bc <tunerstudio_burn_page_eeprom+0xa8>)
   8235a:	4b16      	ldr	r3, [pc, #88]	; (823b4 <tunerstudio_burn_page_eeprom+0xa0>)
   8235c:	4798      	blx	r3
   8235e:	bd08      	pop	{r3, pc}
		case 5: tunerstudio_burn_Table3D(&AFR, EEPROM_AFR_INDEX);										break;
   82360:	f44f 7190 	mov.w	r1, #288	; 0x120
   82364:	4816      	ldr	r0, [pc, #88]	; (823c0 <tunerstudio_burn_page_eeprom+0xac>)
   82366:	4b11      	ldr	r3, [pc, #68]	; (823ac <tunerstudio_burn_page_eeprom+0x98>)
   82368:	4798      	blx	r3
   8236a:	bd08      	pop	{r3, pc}
		case 6: tunerstudio_burn_struct(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);	break;
   8236c:	f241 5218 	movw	r2, #5400	; 0x1518
   82370:	2140      	movs	r1, #64	; 0x40
   82372:	4814      	ldr	r0, [pc, #80]	; (823c4 <tunerstudio_burn_page_eeprom+0xb0>)
   82374:	4b0f      	ldr	r3, [pc, #60]	; (823b4 <tunerstudio_burn_page_eeprom+0xa0>)
   82376:	4798      	blx	r3
   82378:	bd08      	pop	{r3, pc}
		case 7: tunerstudio_burn_struct(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);	break;
   8237a:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   8237e:	2140      	movs	r1, #64	; 0x40
   82380:	4811      	ldr	r0, [pc, #68]	; (823c8 <tunerstudio_burn_page_eeprom+0xb4>)
   82382:	4b0c      	ldr	r3, [pc, #48]	; (823b4 <tunerstudio_burn_page_eeprom+0xa0>)
   82384:	4798      	blx	r3
   82386:	bd08      	pop	{r3, pc}
		case 8: tunerstudio_burn_struct(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);	break;
   82388:	f241 62a8 	movw	r2, #5800	; 0x16a8
   8238c:	21a0      	movs	r1, #160	; 0xa0
   8238e:	480f      	ldr	r0, [pc, #60]	; (823cc <tunerstudio_burn_page_eeprom+0xb8>)
   82390:	4b08      	ldr	r3, [pc, #32]	; (823b4 <tunerstudio_burn_page_eeprom+0xa0>)
   82392:	4798      	blx	r3
   82394:	bd08      	pop	{r3, pc}
		case 9: tunerstudio_burn_struct(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);	break;
   82396:	f241 7270 	movw	r2, #6000	; 0x1770
   8239a:	21c0      	movs	r1, #192	; 0xc0
   8239c:	480c      	ldr	r0, [pc, #48]	; (823d0 <tunerstudio_burn_page_eeprom+0xbc>)
   8239e:	4b05      	ldr	r3, [pc, #20]	; (823b4 <tunerstudio_burn_page_eeprom+0xa0>)
   823a0:	4798      	blx	r3
   823a2:	bd08      	pop	{r3, pc}
   823a4:	20070a24 	.word	0x20070a24
   823a8:	20070f04 	.word	0x20070f04
   823ac:	000822b1 	.word	0x000822b1
   823b0:	20070fd4 	.word	0x20070fd4
   823b4:	0008226d 	.word	0x0008226d
   823b8:	20071d80 	.word	0x20071d80
   823bc:	20071020 	.word	0x20071020
   823c0:	20071d1c 	.word	0x20071d1c
   823c4:	200709e4 	.word	0x200709e4
   823c8:	20071d3c 	.word	0x20071d3c
   823cc:	200721a8 	.word	0x200721a8
   823d0:	20070f14 	.word	0x20070f14

000823d4 <tunerstudio_update_calib_vect_helper>:
			default: break;
		}
	}
}
void tunerstudio_update_calib_vect_helper(uint8_t NrOfBytes, uint16_t EepromIndex)
{
   823d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   823d8:	4680      	mov	r8, r0
   823da:	460d      	mov	r5, r1
   823dc:	f501 6780 	add.w	r7, r1, #1024	; 0x400
   823e0:	b2bf      	uxth	r7, r7
	uint8_t receive[2];			// Receiving buffer
	receive[0] = receive[1] = 0;
	int16_t TempValue = 0;		// Integer, the value can be negative
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		receive[0] = uart_receive();
   823e2:	4e18      	ldr	r6, [pc, #96]	; (82444 <tunerstudio_update_calib_vect_helper+0x70>)
			TempValue = receive[0];		// AFR
		}
		else {
			receive[1] = uart_receive();
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   823e4:	f8df a064 	ldr.w	sl, [pc, #100]	; 8244c <tunerstudio_update_calib_vect_helper+0x78>
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
   823e8:	f8df 9064 	ldr.w	r9, [pc, #100]	; 82450 <tunerstudio_update_calib_vect_helper+0x7c>
   823ec:	e00d      	b.n	8240a <tunerstudio_update_calib_vect_helper+0x36>
			TempValue = receive[0];		// AFR
   823ee:	b201      	sxth	r1, r0
			TempValue = 255;
		} 
		else if (TempValue < 0){ // For safety
			TempValue = 0;
		}
		at24cxx_write_byte(EepromIndex++, TempValue);
   823f0:	f105 0b01 	add.w	fp, r5, #1
   823f4:	fa1f fb8b 	uxth.w	fp, fp
   823f8:	f381 0108 	usat	r1, #8, r1
   823fc:	b2c9      	uxtb	r1, r1
   823fe:	4628      	mov	r0, r5
   82400:	4b11      	ldr	r3, [pc, #68]	; (82448 <tunerstudio_update_calib_vect_helper+0x74>)
   82402:	4798      	blx	r3
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   82404:	455f      	cmp	r7, fp
   82406:	d01b      	beq.n	82440 <tunerstudio_update_calib_vect_helper+0x6c>
		at24cxx_write_byte(EepromIndex++, TempValue);
   82408:	465d      	mov	r5, fp
		receive[0] = uart_receive();
   8240a:	47b0      	blx	r6
   8240c:	4604      	mov	r4, r0
		if (NrOfBytes == 1) {		
   8240e:	f1b8 0f01 	cmp.w	r8, #1
   82412:	d0ec      	beq.n	823ee <tunerstudio_update_calib_vect_helper+0x1a>
			receive[1] = uart_receive();
   82414:	47b0      	blx	r6
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
   82416:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   8241a:	b200      	sxth	r0, r0
   8241c:	f5a0 70a0 	sub.w	r0, r0, #320	; 0x140
   82420:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   82424:	fb8a 3200 	smull	r3, r2, sl, r0
   82428:	17c3      	asrs	r3, r0, #31
   8242a:	ebc3 0362 	rsb	r3, r3, r2, asr #1
   8242e:	b21b      	sxth	r3, r3
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
   82430:	fb89 2403 	smull	r2, r4, r9, r3
   82434:	17d9      	asrs	r1, r3, #31
   82436:	ebc1 01a4 	rsb	r1, r1, r4, asr #2
			TempValue += TEMPERATURE_OFFSET;					// Offset to discard the need of negative integer
   8243a:	3128      	adds	r1, #40	; 0x28
   8243c:	b209      	sxth	r1, r1
   8243e:	e7d7      	b.n	823f0 <tunerstudio_update_calib_vect_helper+0x1c>
	}
}
   82440:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82444:	00082909 	.word	0x00082909
   82448:	000801b5 	.word	0x000801b5
   8244c:	38e38e39 	.word	0x38e38e39
   82450:	66666667 	.word	0x66666667

00082454 <tunerstudio_update_calib_vect>:
{
   82454:	b508      	push	{r3, lr}
	if (RxStringTail != RxStringHead)
   82456:	4b15      	ldr	r3, [pc, #84]	; (824ac <tunerstudio_update_calib_vect+0x58>)
   82458:	881a      	ldrh	r2, [r3, #0]
   8245a:	b292      	uxth	r2, r2
   8245c:	4b14      	ldr	r3, [pc, #80]	; (824b0 <tunerstudio_update_calib_vect+0x5c>)
   8245e:	881b      	ldrh	r3, [r3, #0]
   82460:	b29b      	uxth	r3, r3
   82462:	429a      	cmp	r2, r3
   82464:	d008      	beq.n	82478 <tunerstudio_update_calib_vect+0x24>
		uart_print_string("ERROR calibration vector");
   82466:	4813      	ldr	r0, [pc, #76]	; (824b4 <tunerstudio_update_calib_vect+0x60>)
   82468:	4b13      	ldr	r3, [pc, #76]	; (824b8 <tunerstudio_update_calib_vect+0x64>)
   8246a:	4798      	blx	r3
		RxStringTail = RxStringHead = 0;
   8246c:	2300      	movs	r3, #0
   8246e:	4a10      	ldr	r2, [pc, #64]	; (824b0 <tunerstudio_update_calib_vect+0x5c>)
   82470:	8013      	strh	r3, [r2, #0]
   82472:	4a0e      	ldr	r2, [pc, #56]	; (824ac <tunerstudio_update_calib_vect+0x58>)
   82474:	8013      	strh	r3, [r2, #0]
   82476:	bd08      	pop	{r3, pc}
		uint8_t receive = uart_receive();
   82478:	4b10      	ldr	r3, [pc, #64]	; (824bc <tunerstudio_update_calib_vect+0x68>)
   8247a:	4798      	blx	r3
		switch (receive)
   8247c:	2801      	cmp	r0, #1
   8247e:	d009      	beq.n	82494 <tunerstudio_update_calib_vect+0x40>
   82480:	b110      	cbz	r0, 82488 <tunerstudio_update_calib_vect+0x34>
   82482:	2802      	cmp	r0, #2
   82484:	d00c      	beq.n	824a0 <tunerstudio_update_calib_vect+0x4c>
   82486:	bd08      	pop	{r3, pc}
			case CONFIG_CLT: tunerstudio_update_calib_vect_helper(2, EEPROM_CLT_ADC_INDEX); break;
   82488:	f44f 7158 	mov.w	r1, #864	; 0x360
   8248c:	2002      	movs	r0, #2
   8248e:	4b0c      	ldr	r3, [pc, #48]	; (824c0 <tunerstudio_update_calib_vect+0x6c>)
   82490:	4798      	blx	r3
   82492:	bd08      	pop	{r3, pc}
			case CONFIG_IAT: tunerstudio_update_calib_vect_helper(2, EEPROM_IAT_ADC_INDEX); break;
   82494:	f44f 61ec 	mov.w	r1, #1888	; 0x760
   82498:	2002      	movs	r0, #2
   8249a:	4b09      	ldr	r3, [pc, #36]	; (824c0 <tunerstudio_update_calib_vect+0x6c>)
   8249c:	4798      	blx	r3
   8249e:	bd08      	pop	{r3, pc}
			case CONFIG_AFR: tunerstudio_update_calib_vect_helper(1, EEPROM_AFR_ADC_INDEX); break;
   824a0:	f44f 6136 	mov.w	r1, #2912	; 0xb60
   824a4:	2001      	movs	r0, #1
   824a6:	4b06      	ldr	r3, [pc, #24]	; (824c0 <tunerstudio_update_calib_vect+0x6c>)
   824a8:	4798      	blx	r3
   824aa:	bd08      	pop	{r3, pc}
   824ac:	20071496 	.word	0x20071496
   824b0:	20071898 	.word	0x20071898
   824b4:	00083fd8 	.word	0x00083fd8
   824b8:	0008283d 	.word	0x0008283d
   824bc:	00082909 	.word	0x00082909
   824c0:	000823d5 	.word	0x000823d5

000824c4 <tunerstudio_debug_global_function>:
// 	uart_print_string("TWIFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
// 	uart_print_string("Fuel Const: "); uart_print_int(FUEL_CONST); uart_new_line();
// 	uart_print_string("AfterStartEnrichPct: "); uart_print_int(engine_config2.AfterStartEnrichPct); uart_new_line();
// 	uart_print_string("AfterStartEnrichCycles: "); uart_print_int(engine_config2.AfterStartEnrichSec); uart_new_line();
// 	uart_print_string("millis: "); uart_print_int(millis); uart_new_line();
	isDebug ^= 1;
   824c4:	4a02      	ldr	r2, [pc, #8]	; (824d0 <tunerstudio_debug_global_function+0xc>)
   824c6:	6813      	ldr	r3, [r2, #0]
   824c8:	f083 0301 	eor.w	r3, r3, #1
   824cc:	6013      	str	r3, [r2, #0]
   824ce:	4770      	bx	lr
   824d0:	20071d38 	.word	0x20071d38

000824d4 <tunerstudio_command>:
{
   824d4:	b508      	push	{r3, lr}
	if (NewPageFlag)
   824d6:	4b43      	ldr	r3, [pc, #268]	; (825e4 <tunerstudio_command+0x110>)
   824d8:	781b      	ldrb	r3, [r3, #0]
   824da:	b9cb      	cbnz	r3, 82510 <tunerstudio_command+0x3c>
	if (WriteFlag)
   824dc:	4b42      	ldr	r3, [pc, #264]	; (825e8 <tunerstudio_command+0x114>)
   824de:	781b      	ldrb	r3, [r3, #0]
   824e0:	b353      	cbz	r3, 82538 <tunerstudio_command+0x64>
		if (OffsetFlag == 0){		// Receive first offset value
   824e2:	4b42      	ldr	r3, [pc, #264]	; (825ec <tunerstudio_command+0x118>)
   824e4:	781b      	ldrb	r3, [r3, #0]
   824e6:	b1cb      	cbz	r3, 8251c <tunerstudio_command+0x48>
		else if ((CurrPage == PAGE_VE || CurrPage == PAGE_AFR || CurrPage == PAGE_IGN) && OffsetFlag != 2)
   824e8:	4a41      	ldr	r2, [pc, #260]	; (825f0 <tunerstudio_command+0x11c>)
   824ea:	7812      	ldrb	r2, [r2, #0]
   824ec:	f002 01fd 	and.w	r1, r2, #253	; 0xfd
   824f0:	2901      	cmp	r1, #1
   824f2:	d019      	beq.n	82528 <tunerstudio_command+0x54>
   824f4:	2a05      	cmp	r2, #5
   824f6:	d017      	beq.n	82528 <tunerstudio_command+0x54>
			tunerstudio_write_data(character);
   824f8:	4b3e      	ldr	r3, [pc, #248]	; (825f4 <tunerstudio_command+0x120>)
   824fa:	4798      	blx	r3
			Offset1 = Offset2 = OffsetFlag = WriteFlag = 0;
   824fc:	2300      	movs	r3, #0
   824fe:	4a3a      	ldr	r2, [pc, #232]	; (825e8 <tunerstudio_command+0x114>)
   82500:	7013      	strb	r3, [r2, #0]
   82502:	4a3a      	ldr	r2, [pc, #232]	; (825ec <tunerstudio_command+0x118>)
   82504:	7013      	strb	r3, [r2, #0]
   82506:	4a3c      	ldr	r2, [pc, #240]	; (825f8 <tunerstudio_command+0x124>)
   82508:	7013      	strb	r3, [r2, #0]
   8250a:	4a3c      	ldr	r2, [pc, #240]	; (825fc <tunerstudio_command+0x128>)
   8250c:	7013      	strb	r3, [r2, #0]
			return;
   8250e:	bd08      	pop	{r3, pc}
		CurrPage = character; //- '0';	// Withdraw the character value 0 (48 decimal in ASCII)
   82510:	4b37      	ldr	r3, [pc, #220]	; (825f0 <tunerstudio_command+0x11c>)
   82512:	7018      	strb	r0, [r3, #0]
		NewPageFlag = FALSE;			// Reset the newpageflag
   82514:	2200      	movs	r2, #0
   82516:	4b33      	ldr	r3, [pc, #204]	; (825e4 <tunerstudio_command+0x110>)
   82518:	701a      	strb	r2, [r3, #0]
		return;							// Nothing else to do in this function
   8251a:	bd08      	pop	{r3, pc}
			Offset1 = character;
   8251c:	4b37      	ldr	r3, [pc, #220]	; (825fc <tunerstudio_command+0x128>)
   8251e:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 1;
   82520:	2201      	movs	r2, #1
   82522:	4b32      	ldr	r3, [pc, #200]	; (825ec <tunerstudio_command+0x118>)
   82524:	701a      	strb	r2, [r3, #0]
			return;
   82526:	bd08      	pop	{r3, pc}
		else if ((CurrPage == PAGE_VE || CurrPage == PAGE_AFR || CurrPage == PAGE_IGN) && OffsetFlag != 2)
   82528:	2b02      	cmp	r3, #2
   8252a:	d0e5      	beq.n	824f8 <tunerstudio_command+0x24>
			Offset2 = character;
   8252c:	4b32      	ldr	r3, [pc, #200]	; (825f8 <tunerstudio_command+0x124>)
   8252e:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 2;
   82530:	2202      	movs	r2, #2
   82532:	4b2e      	ldr	r3, [pc, #184]	; (825ec <tunerstudio_command+0x118>)
   82534:	701a      	strb	r2, [r3, #0]
			return;
   82536:	bd08      	pop	{r3, pc}
	switch (character)
   82538:	3841      	subs	r0, #65	; 0x41
   8253a:	2833      	cmp	r0, #51	; 0x33
   8253c:	d850      	bhi.n	825e0 <tunerstudio_command+0x10c>
   8253e:	e8df f000 	tbb	[pc, r0]
   82542:	281a      	.short	0x281a
   82544:	2f4f4d2b 	.word	0x2f4f4d2b
   82548:	4f4f4f4f 	.word	0x4f4f4f4f
   8254c:	4f4f4f4f 	.word	0x4f4f4f4f
   82550:	4f3b334f 	.word	0x4f3b334f
   82554:	3f4f4f37 	.word	0x3f4f4f37
   82558:	4f4f4f42 	.word	0x4f4f4f42
   8255c:	4f4f4f4f 	.word	0x4f4f4f4f
   82560:	4f4f4f4f 	.word	0x4f4f4f4f
   82564:	4f4f4f4f 	.word	0x4f4f4f4f
   82568:	4f4f4f4f 	.word	0x4f4f4f4f
   8256c:	4f4f4f4f 	.word	0x4f4f4f4f
   82570:	4f4f4f4f 	.word	0x4f4f4f4f
   82574:	464f      	.short	0x464f
			engine_realtime.Seconds = millis / MILLI_SEC;
   82576:	4b22      	ldr	r3, [pc, #136]	; (82600 <tunerstudio_command+0x12c>)
   82578:	681b      	ldr	r3, [r3, #0]
   8257a:	4a22      	ldr	r2, [pc, #136]	; (82604 <tunerstudio_command+0x130>)
   8257c:	fba2 2303 	umull	r2, r3, r2, r3
   82580:	f3c3 1387 	ubfx	r3, r3, #6, #8
   82584:	4820      	ldr	r0, [pc, #128]	; (82608 <tunerstudio_command+0x134>)
   82586:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
	uart_load_pdc_tx_buffer(ConfigStructPointer, ConfigLen);
   8258a:	2122      	movs	r1, #34	; 0x22
   8258c:	4b1f      	ldr	r3, [pc, #124]	; (8260c <tunerstudio_command+0x138>)
   8258e:	4798      	blx	r3
   82590:	bd08      	pop	{r3, pc}
		case 'B': tunerstudio_burn_page_eeprom();										break;
   82592:	4b1f      	ldr	r3, [pc, #124]	; (82610 <tunerstudio_command+0x13c>)
   82594:	4798      	blx	r3
   82596:	bd08      	pop	{r3, pc}
		case 'C': uart_interrupt_transfer(1);											break;
   82598:	2001      	movs	r0, #1
   8259a:	4b1e      	ldr	r3, [pc, #120]	; (82614 <tunerstudio_command+0x140>)
   8259c:	4798      	blx	r3
   8259e:	bd08      	pop	{r3, pc}
		case 'F': uart_interrupt_transfer("001");										break;
   825a0:	481d      	ldr	r0, [pc, #116]	; (82618 <tunerstudio_command+0x144>)
   825a2:	4b1c      	ldr	r3, [pc, #112]	; (82614 <tunerstudio_command+0x140>)
   825a4:	4798      	blx	r3
   825a6:	bd08      	pop	{r3, pc}
		case 'P': NewPageFlag = TRUE;													break;
   825a8:	2201      	movs	r2, #1
   825aa:	4b0e      	ldr	r3, [pc, #56]	; (825e4 <tunerstudio_command+0x110>)
   825ac:	701a      	strb	r2, [r3, #0]
   825ae:	bd08      	pop	{r3, pc}
		case 'S': uart_interrupt_transfer("RUthless V1.0 Formula Student 2017");		break;
   825b0:	481a      	ldr	r0, [pc, #104]	; (8261c <tunerstudio_command+0x148>)
   825b2:	4b18      	ldr	r3, [pc, #96]	; (82614 <tunerstudio_command+0x140>)
   825b4:	4798      	blx	r3
   825b6:	bd08      	pop	{r3, pc}
		case 'Q': uart_interrupt_transfer("speeduino");									break;
   825b8:	4819      	ldr	r0, [pc, #100]	; (82620 <tunerstudio_command+0x14c>)
   825ba:	4b16      	ldr	r3, [pc, #88]	; (82614 <tunerstudio_command+0x140>)
   825bc:	4798      	blx	r3
   825be:	bd08      	pop	{r3, pc}
		case 'V': tunerstudio_send_page(); 												break;
   825c0:	4b18      	ldr	r3, [pc, #96]	; (82624 <tunerstudio_command+0x150>)
   825c2:	4798      	blx	r3
   825c4:	bd08      	pop	{r3, pc}
		case 'W': WriteFlag = TRUE;														break;
   825c6:	2201      	movs	r2, #1
   825c8:	4b07      	ldr	r3, [pc, #28]	; (825e8 <tunerstudio_command+0x114>)
   825ca:	701a      	strb	r2, [r3, #0]
   825cc:	bd08      	pop	{r3, pc}
			uart_disable_rx_interrupt();			// Read manually from buffer simplifies this since it is not necessary to do this in realtime
   825ce:	4b16      	ldr	r3, [pc, #88]	; (82628 <tunerstudio_command+0x154>)
   825d0:	4798      	blx	r3
			tunerstudio_update_calib_vect();
   825d2:	4b16      	ldr	r3, [pc, #88]	; (8262c <tunerstudio_command+0x158>)
   825d4:	4798      	blx	r3
			uart_enable_rx_interrupt();
   825d6:	4b16      	ldr	r3, [pc, #88]	; (82630 <tunerstudio_command+0x15c>)
   825d8:	4798      	blx	r3
			break;
   825da:	bd08      	pop	{r3, pc}
		case 'D': tunerstudio_debug_global_function(); break;
   825dc:	4b15      	ldr	r3, [pc, #84]	; (82634 <tunerstudio_command+0x160>)
   825de:	4798      	blx	r3
   825e0:	bd08      	pop	{r3, pc}
   825e2:	bf00      	nop
   825e4:	20072259 	.word	0x20072259
   825e8:	200709d6 	.word	0x200709d6
   825ec:	20071d19 	.word	0x20071d19
   825f0:	20070a24 	.word	0x20070a24
   825f4:	000821a5 	.word	0x000821a5
   825f8:	20071d2c 	.word	0x20071d2c
   825fc:	20071d1a 	.word	0x20071d1a
   82600:	2007225c 	.word	0x2007225c
   82604:	10624dd3 	.word	0x10624dd3
   82608:	20071464 	.word	0x20071464
   8260c:	00082921 	.word	0x00082921
   82610:	00082315 	.word	0x00082315
   82614:	000826c5 	.word	0x000826c5
   82618:	00083fa4 	.word	0x00083fa4
   8261c:	00083fa8 	.word	0x00083fa8
   82620:	00083fcc 	.word	0x00083fcc
   82624:	000820c5 	.word	0x000820c5
   82628:	00082765 	.word	0x00082765
   8262c:	00082455 	.word	0x00082455
   82630:	00082749 	.word	0x00082749
   82634:	000824c5 	.word	0x000824c5

00082638 <uart_init>:

// viljum 2 bit stop bits 8 bit data, asynchronous mode, parity mode off,
void uart_init(void)
{
	/* Configure peripheral clock UART. */
	PMC->PMC_PCER0 = (1 << ID_UART);
   82638:	f44f 7280 	mov.w	r2, #256	; 0x100
   8263c:	4b08      	ldr	r3, [pc, #32]	; (82660 <uart_init+0x28>)
   8263e:	611a      	str	r2, [r3, #16]
	/* Enable receiver and transmitter */
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   82640:	f503 7300 	add.w	r3, r3, #512	; 0x200
   82644:	2250      	movs	r2, #80	; 0x50
   82646:	601a      	str	r2, [r3, #0]
	/* Turn parity mode off */
	UART->UART_MR = UART_MR_PAR_NO;	
   82648:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8264c:	605a      	str	r2, [r3, #4]
	/* Baud rate generator register */
	UART->UART_BRGR = CLOCKDIVISION;
   8264e:	220b      	movs	r2, #11
   82650:	621a      	str	r2, [r3, #32]
	/* Reset interrupt enable register */
	UART->UART_IDR = 0xFFFF;
   82652:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82656:	60da      	str	r2, [r3, #12]
	// Initialize PDC
	PdcInterface = PDC_UART;
   82658:	4a02      	ldr	r2, [pc, #8]	; (82664 <uart_init+0x2c>)
   8265a:	4b03      	ldr	r3, [pc, #12]	; (82668 <uart_init+0x30>)
   8265c:	601a      	str	r2, [r3, #0]
   8265e:	4770      	bx	lr
   82660:	400e0600 	.word	0x400e0600
   82664:	400e0900 	.word	0x400e0900
   82668:	20071490 	.word	0x20071490

0008266c <uart_tx_interrupt_init>:
}

// Transmission interrupt enable to minimize calculation downtime
void uart_tx_interrupt_init(void)
{
   8266c:	b508      	push	{r3, lr}
	//UART->UART_IER = UART_IER_TXRDY;
	
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   8266e:	210c      	movs	r1, #12
   82670:	2008      	movs	r0, #8
   82672:	4b0c      	ldr	r3, [pc, #48]	; (826a4 <uart_tx_interrupt_init+0x38>)
   82674:	4798      	blx	r3
   82676:	2300      	movs	r3, #0
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   82678:	480b      	ldr	r0, [pc, #44]	; (826a8 <uart_tx_interrupt_init+0x3c>)
   8267a:	461a      	mov	r2, r3
		RxString[i] = NULL;
   8267c:	490b      	ldr	r1, [pc, #44]	; (826ac <uart_tx_interrupt_init+0x40>)
		TxString[i] = NULL;
   8267e:	54c2      	strb	r2, [r0, r3]
		RxString[i] = NULL;
   82680:	54ca      	strb	r2, [r1, r3]
   82682:	3301      	adds	r3, #1
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
   82684:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82688:	d1f9      	bne.n	8267e <uart_tx_interrupt_init+0x12>
	}
	// Initialize Transmit/receive buffer iterator for array
	TxStringHead = TxStringTail = 0;
   8268a:	2300      	movs	r3, #0
   8268c:	4a08      	ldr	r2, [pc, #32]	; (826b0 <uart_tx_interrupt_init+0x44>)
   8268e:	8013      	strh	r3, [r2, #0]
   82690:	4a08      	ldr	r2, [pc, #32]	; (826b4 <uart_tx_interrupt_init+0x48>)
   82692:	8013      	strh	r3, [r2, #0]
	RxStringHead = RxStringTail = 0;
   82694:	4a08      	ldr	r2, [pc, #32]	; (826b8 <uart_tx_interrupt_init+0x4c>)
   82696:	8013      	strh	r3, [r2, #0]
   82698:	4a08      	ldr	r2, [pc, #32]	; (826bc <uart_tx_interrupt_init+0x50>)
   8269a:	8013      	strh	r3, [r2, #0]
	RxFlag = LOW;
   8269c:	4a08      	ldr	r2, [pc, #32]	; (826c0 <uart_tx_interrupt_init+0x54>)
   8269e:	7013      	strb	r3, [r2, #0]
   826a0:	bd08      	pop	{r3, pc}
   826a2:	bf00      	nop
   826a4:	000815b9 	.word	0x000815b9
   826a8:	20070a34 	.word	0x20070a34
   826ac:	20071064 	.word	0x20071064
   826b0:	200709d4 	.word	0x200709d4
   826b4:	200709dc 	.word	0x200709dc
   826b8:	20071496 	.word	0x20071496
   826bc:	20071898 	.word	0x20071898
   826c0:	2007148c 	.word	0x2007148c

000826c4 <uart_interrupt_transfer>:
}

void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   826c4:	7803      	ldrb	r3, [r0, #0]
   826c6:	b303      	cbz	r3, 8270a <uart_interrupt_transfer+0x46>
   826c8:	4b12      	ldr	r3, [pc, #72]	; (82714 <uart_interrupt_transfer+0x50>)
   826ca:	881b      	ldrh	r3, [r3, #0]
   826cc:	b29b      	uxth	r3, r3
   826ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   826d2:	d21a      	bcs.n	8270a <uart_interrupt_transfer+0x46>
{
   826d4:	b470      	push	{r4, r5, r6}
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   826d6:	4605      	mov	r5, r0
   826d8:	2300      	movs	r3, #0
		TxString[TxStringHead++] = str[i++];
   826da:	4c0e      	ldr	r4, [pc, #56]	; (82714 <uart_interrupt_transfer+0x50>)
   826dc:	4e0e      	ldr	r6, [pc, #56]	; (82718 <uart_interrupt_transfer+0x54>)
   826de:	8822      	ldrh	r2, [r4, #0]
   826e0:	b292      	uxth	r2, r2
   826e2:	1c51      	adds	r1, r2, #1
   826e4:	b289      	uxth	r1, r1
   826e6:	8021      	strh	r1, [r4, #0]
   826e8:	3301      	adds	r3, #1
   826ea:	b29b      	uxth	r3, r3
   826ec:	7829      	ldrb	r1, [r5, #0]
   826ee:	54b1      	strb	r1, [r6, r2]
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   826f0:	18c5      	adds	r5, r0, r3
   826f2:	5cc2      	ldrb	r2, [r0, r3]
   826f4:	b122      	cbz	r2, 82700 <uart_interrupt_transfer+0x3c>
   826f6:	8822      	ldrh	r2, [r4, #0]
   826f8:	b292      	uxth	r2, r2
   826fa:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   826fe:	d3ee      	bcc.n	826de <uart_interrupt_transfer+0x1a>
	UART->UART_IER = UART_IER_TXRDY;
   82700:	2202      	movs	r2, #2
   82702:	4b06      	ldr	r3, [pc, #24]	; (8271c <uart_interrupt_transfer+0x58>)
   82704:	609a      	str	r2, [r3, #8]
}
   82706:	bc70      	pop	{r4, r5, r6}
   82708:	4770      	bx	lr
	UART->UART_IER = UART_IER_TXRDY;
   8270a:	2202      	movs	r2, #2
   8270c:	4b03      	ldr	r3, [pc, #12]	; (8271c <uart_interrupt_transfer+0x58>)
   8270e:	609a      	str	r2, [r3, #8]
   82710:	4770      	bx	lr
   82712:	bf00      	nop
   82714:	200709dc 	.word	0x200709dc
   82718:	20070a34 	.word	0x20070a34
   8271c:	400e0800 	.word	0x400e0800

00082720 <uart_load_tx_buffer>:
	uart_enable_tx_interrupt();
}

void uart_load_tx_buffer(uint8_t data)
{
	TxString[TxStringHead++] = data;
   82720:	4904      	ldr	r1, [pc, #16]	; (82734 <uart_load_tx_buffer+0x14>)
   82722:	880b      	ldrh	r3, [r1, #0]
   82724:	b29b      	uxth	r3, r3
   82726:	1c5a      	adds	r2, r3, #1
   82728:	b292      	uxth	r2, r2
   8272a:	800a      	strh	r2, [r1, #0]
   8272c:	4a02      	ldr	r2, [pc, #8]	; (82738 <uart_load_tx_buffer+0x18>)
   8272e:	54d0      	strb	r0, [r2, r3]
   82730:	4770      	bx	lr
   82732:	bf00      	nop
   82734:	200709dc 	.word	0x200709dc
   82738:	20070a34 	.word	0x20070a34

0008273c <uart_enable_tx_interrupt>:
}

void uart_enable_tx_interrupt(void)
{
	UART->UART_IER = UART_IER_TXRDY;
   8273c:	2202      	movs	r2, #2
   8273e:	4b01      	ldr	r3, [pc, #4]	; (82744 <uart_enable_tx_interrupt+0x8>)
   82740:	609a      	str	r2, [r3, #8]
   82742:	4770      	bx	lr
   82744:	400e0800 	.word	0x400e0800

00082748 <uart_enable_rx_interrupt>:
}

void uart_enable_rx_interrupt(void)
{
   82748:	b508      	push	{r3, lr}
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   8274a:	210c      	movs	r1, #12
   8274c:	2008      	movs	r0, #8
   8274e:	4b03      	ldr	r3, [pc, #12]	; (8275c <uart_enable_rx_interrupt+0x14>)
   82750:	4798      	blx	r3
	UART->UART_IER = UART_IER_RXRDY;
   82752:	2201      	movs	r2, #1
   82754:	4b02      	ldr	r3, [pc, #8]	; (82760 <uart_enable_rx_interrupt+0x18>)
   82756:	609a      	str	r2, [r3, #8]
   82758:	bd08      	pop	{r3, pc}
   8275a:	bf00      	nop
   8275c:	000815b9 	.word	0x000815b9
   82760:	400e0800 	.word	0x400e0800

00082764 <uart_disable_rx_interrupt>:
}
void uart_disable_rx_interrupt(void)
{
	UART->UART_IDR = UART_IDR_RXRDY;
   82764:	2201      	movs	r2, #1
   82766:	4b01      	ldr	r3, [pc, #4]	; (8276c <uart_disable_rx_interrupt+0x8>)
   82768:	60da      	str	r2, [r3, #12]
   8276a:	4770      	bx	lr
   8276c:	400e0800 	.word	0x400e0800

00082770 <uart_rx_read_buffer>:
}

void uart_rx_read_buffer(void)
{
	if (RxStringTail == RxStringHead)
   82770:	4b10      	ldr	r3, [pc, #64]	; (827b4 <uart_rx_read_buffer+0x44>)
   82772:	881a      	ldrh	r2, [r3, #0]
   82774:	b292      	uxth	r2, r2
   82776:	4b10      	ldr	r3, [pc, #64]	; (827b8 <uart_rx_read_buffer+0x48>)
   82778:	881b      	ldrh	r3, [r3, #0]
   8277a:	b29b      	uxth	r3, r3
   8277c:	429a      	cmp	r2, r3
   8277e:	d012      	beq.n	827a6 <uart_rx_read_buffer+0x36>
{
   82780:	b510      	push	{r4, lr}
	{
		RxStringTail = RxStringHead = 0;
		return;
	}
	tunerstudio_command(RxString[RxStringTail++]);
   82782:	4c0c      	ldr	r4, [pc, #48]	; (827b4 <uart_rx_read_buffer+0x44>)
   82784:	8823      	ldrh	r3, [r4, #0]
   82786:	b29b      	uxth	r3, r3
   82788:	1c5a      	adds	r2, r3, #1
   8278a:	b292      	uxth	r2, r2
   8278c:	8022      	strh	r2, [r4, #0]
   8278e:	4a0b      	ldr	r2, [pc, #44]	; (827bc <uart_rx_read_buffer+0x4c>)
   82790:	5cd0      	ldrb	r0, [r2, r3]
   82792:	4b0b      	ldr	r3, [pc, #44]	; (827c0 <uart_rx_read_buffer+0x50>)
   82794:	4798      	blx	r3
	if (RxStringTail >= RXBUFFERSIZE)
   82796:	8823      	ldrh	r3, [r4, #0]
   82798:	b29b      	uxth	r3, r3
   8279a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   8279e:	d301      	bcc.n	827a4 <uart_rx_read_buffer+0x34>
	{
		RxStringTail = 0;
   827a0:	2200      	movs	r2, #0
   827a2:	8022      	strh	r2, [r4, #0]
   827a4:	bd10      	pop	{r4, pc}
		RxStringTail = RxStringHead = 0;
   827a6:	2300      	movs	r3, #0
   827a8:	4a03      	ldr	r2, [pc, #12]	; (827b8 <uart_rx_read_buffer+0x48>)
   827aa:	8013      	strh	r3, [r2, #0]
   827ac:	4a01      	ldr	r2, [pc, #4]	; (827b4 <uart_rx_read_buffer+0x44>)
   827ae:	8013      	strh	r3, [r2, #0]
		return;
   827b0:	4770      	bx	lr
   827b2:	bf00      	nop
   827b4:	20071496 	.word	0x20071496
   827b8:	20071898 	.word	0x20071898
   827bc:	20071064 	.word	0x20071064
   827c0:	000824d5 	.word	0x000824d5

000827c4 <uart_transfer>:
	//uint8_t read = RxString[RxStringTail++];
}

void uart_transfer(uint8_t transmit)
{
	while (!(UART->UART_SR & UART_SR_TXRDY));
   827c4:	4a03      	ldr	r2, [pc, #12]	; (827d4 <uart_transfer+0x10>)
   827c6:	6953      	ldr	r3, [r2, #20]
   827c8:	f013 0f02 	tst.w	r3, #2
   827cc:	d0fb      	beq.n	827c6 <uart_transfer+0x2>
	UART->UART_THR = transmit;
   827ce:	4b01      	ldr	r3, [pc, #4]	; (827d4 <uart_transfer+0x10>)
   827d0:	61d8      	str	r0, [r3, #28]
   827d2:	4770      	bx	lr
   827d4:	400e0800 	.word	0x400e0800

000827d8 <uart_print_int>:
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
   827d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   827dc:	4605      	mov	r5, r0
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
   827de:	2601      	movs	r6, #1
	uint8_t start = 0;
   827e0:	2200      	movs	r2, #0
	uint32_t div = 1000000000;		// Divider to divide data with
   827e2:	4c0f      	ldr	r4, [pc, #60]	; (82820 <uart_print_int+0x48>)
	{
		uint8_t send = data / div + 48; // calculate the Ascii for each number
		if(send != 48 || start == 1 || i == cnt)
		{
			//Wait until hardware is ready to send data, UDRE0 = Data register empty
			uart_transfer(send);
   827e4:	f8df 9040 	ldr.w	r9, [pc, #64]	; 82828 <uart_print_int+0x50>
			start = 1;
   827e8:	46b0      	mov	r8, r6
		}
		data %= div;
		div /= 10;
   827ea:	4f0e      	ldr	r7, [pc, #56]	; (82824 <uart_print_int+0x4c>)
   827ec:	e00b      	b.n	82806 <uart_print_int+0x2e>
			uart_transfer(send);
   827ee:	47c8      	blx	r9
			start = 1;
   827f0:	4642      	mov	r2, r8
		data %= div;
   827f2:	fbb5 f3f4 	udiv	r3, r5, r4
   827f6:	fb04 5513 	mls	r5, r4, r3, r5
		div /= 10;
   827fa:	fba7 3404 	umull	r3, r4, r7, r4
   827fe:	08e4      	lsrs	r4, r4, #3
	for (int i = 1; i <= cnt; i++)
   82800:	3601      	adds	r6, #1
   82802:	2e0b      	cmp	r6, #11
   82804:	d00a      	beq.n	8281c <uart_print_int+0x44>
		uint8_t send = data / div + 48; // calculate the Ascii for each number
   82806:	fbb5 f0f4 	udiv	r0, r5, r4
   8280a:	3030      	adds	r0, #48	; 0x30
   8280c:	b2c0      	uxtb	r0, r0
		if(send != 48 || start == 1 || i == cnt)
   8280e:	2830      	cmp	r0, #48	; 0x30
   82810:	d1ed      	bne.n	827ee <uart_print_int+0x16>
   82812:	2a00      	cmp	r2, #0
   82814:	d1eb      	bne.n	827ee <uart_print_int+0x16>
   82816:	2e0a      	cmp	r6, #10
   82818:	d1eb      	bne.n	827f2 <uart_print_int+0x1a>
   8281a:	e7e8      	b.n	827ee <uart_print_int+0x16>
	}
	//uart_new_line();
}
   8281c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82820:	3b9aca00 	.word	0x3b9aca00
   82824:	cccccccd 	.word	0xcccccccd
   82828:	000827c5 	.word	0x000827c5

0008282c <uart_new_line>:
void uart_new_line(void)
{
   8282c:	b508      	push	{r3, lr}
	uart_transfer(10);
   8282e:	200a      	movs	r0, #10
   82830:	4b01      	ldr	r3, [pc, #4]	; (82838 <uart_new_line+0xc>)
   82832:	4798      	blx	r3
   82834:	bd08      	pop	{r3, pc}
   82836:	bf00      	nop
   82838:	000827c5 	.word	0x000827c5

0008283c <uart_print_string>:
}

void uart_print_string(char * data)
{
   8283c:	b570      	push	{r4, r5, r6, lr}
   8283e:	4605      	mov	r5, r0
	int i = 0;
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 && i < 30)
   82840:	7800      	ldrb	r0, [r0, #0]
   82842:	b140      	cbz	r0, 82856 <uart_print_string+0x1a>
   82844:	462c      	mov	r4, r5
   82846:	351e      	adds	r5, #30
		uart_transfer(data[i++]);
   82848:	4e05      	ldr	r6, [pc, #20]	; (82860 <uart_print_string+0x24>)
   8284a:	47b0      	blx	r6
	while(data[i] != 0 && i < 30)
   8284c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   82850:	b108      	cbz	r0, 82856 <uart_print_string+0x1a>
   82852:	42ac      	cmp	r4, r5
   82854:	d1f9      	bne.n	8284a <uart_print_string+0xe>
	uart_transfer(32); // space
   82856:	2020      	movs	r0, #32
   82858:	4b01      	ldr	r3, [pc, #4]	; (82860 <uart_print_string+0x24>)
   8285a:	4798      	blx	r3
   8285c:	bd70      	pop	{r4, r5, r6, pc}
   8285e:	bf00      	nop
   82860:	000827c5 	.word	0x000827c5

00082864 <UART_Handler>:
}

void UART_Handler(void)
{
	// Check the interrupt status, transmit or receive ?
	uint32_t status = UART->UART_SR;
   82864:	4b21      	ldr	r3, [pc, #132]	; (828ec <UART_Handler+0x88>)
   82866:	695a      	ldr	r2, [r3, #20]
	
	// Transmit data from buffer if the buffer contains data (TxStringHead > 0) 
	if (TxStringHead && (status & UART_SR_TXRDY))
   82868:	4b21      	ldr	r3, [pc, #132]	; (828f0 <UART_Handler+0x8c>)
   8286a:	881b      	ldrh	r3, [r3, #0]
   8286c:	b29b      	uxth	r3, r3
   8286e:	b1e3      	cbz	r3, 828aa <UART_Handler+0x46>
   82870:	f012 0f02 	tst.w	r2, #2
   82874:	d019      	beq.n	828aa <UART_Handler+0x46>
	{
		// Load the buffer character to transmitting register
		UART->UART_THR = TxString[TxStringTail];
   82876:	491f      	ldr	r1, [pc, #124]	; (828f4 <UART_Handler+0x90>)
   82878:	880b      	ldrh	r3, [r1, #0]
   8287a:	b29b      	uxth	r3, r3
   8287c:	481e      	ldr	r0, [pc, #120]	; (828f8 <UART_Handler+0x94>)
   8287e:	5cc3      	ldrb	r3, [r0, r3]
   82880:	b2db      	uxtb	r3, r3
   82882:	481a      	ldr	r0, [pc, #104]	; (828ec <UART_Handler+0x88>)
   82884:	61c3      	str	r3, [r0, #28]
		// Increment buffer tail iterator 
		TxStringTail += 1;
   82886:	880b      	ldrh	r3, [r1, #0]
   82888:	3301      	adds	r3, #1
   8288a:	b29b      	uxth	r3, r3
   8288c:	800b      	strh	r3, [r1, #0]
		// Check if the message has been fully transmitted
		if (TxStringTail >= TxStringHead)
   8288e:	8809      	ldrh	r1, [r1, #0]
   82890:	b289      	uxth	r1, r1
   82892:	4b17      	ldr	r3, [pc, #92]	; (828f0 <UART_Handler+0x8c>)
   82894:	881b      	ldrh	r3, [r3, #0]
   82896:	b29b      	uxth	r3, r3
   82898:	4299      	cmp	r1, r3
   8289a:	d306      	bcc.n	828aa <UART_Handler+0x46>
		{
			// Reset iterators
			TxStringTail = TxStringHead = 0;
   8289c:	2300      	movs	r3, #0
   8289e:	4914      	ldr	r1, [pc, #80]	; (828f0 <UART_Handler+0x8c>)
   828a0:	800b      	strh	r3, [r1, #0]
   828a2:	4914      	ldr	r1, [pc, #80]	; (828f4 <UART_Handler+0x90>)
   828a4:	800b      	strh	r3, [r1, #0]
			// Disable transmit interrupts
			UART->UART_IDR = UART_IDR_TXRDY;
   828a6:	2102      	movs	r1, #2
   828a8:	60c1      	str	r1, [r0, #12]
		}
	}
	if (status & UART_SR_RXRDY)
   828aa:	f012 0f01 	tst.w	r2, #1
   828ae:	d018      	beq.n	828e2 <UART_Handler+0x7e>
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   828b0:	4b0e      	ldr	r3, [pc, #56]	; (828ec <UART_Handler+0x88>)
   828b2:	6999      	ldr	r1, [r3, #24]
		// If UART_RHR has not been read by the sofware since the last transfer, overrun bit
		// If there was a parity error during the receive, reset in control register
		if (status & UART_SR_OVRE || status & UART_SR_PARE)
   828b4:	f012 0fa0 	tst.w	r2, #160	; 0xa0
   828b8:	d114      	bne.n	828e4 <UART_Handler+0x80>
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
			return;
		}
		
		RxString[RxStringHead++] = receive;
   828ba:	4a10      	ldr	r2, [pc, #64]	; (828fc <UART_Handler+0x98>)
   828bc:	8813      	ldrh	r3, [r2, #0]
   828be:	b29b      	uxth	r3, r3
   828c0:	1c58      	adds	r0, r3, #1
   828c2:	b280      	uxth	r0, r0
   828c4:	8010      	strh	r0, [r2, #0]
		uint8_t receive = UART->UART_RHR;
   828c6:	b2c9      	uxtb	r1, r1
		RxString[RxStringHead++] = receive;
   828c8:	480d      	ldr	r0, [pc, #52]	; (82900 <UART_Handler+0x9c>)
   828ca:	54c1      	strb	r1, [r0, r3]
		if (RxStringHead >= RXBUFFERSIZE)
   828cc:	8813      	ldrh	r3, [r2, #0]
   828ce:	b29b      	uxth	r3, r3
   828d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   828d4:	d302      	bcc.n	828dc <UART_Handler+0x78>
		{
			RxStringHead = 0;
   828d6:	2200      	movs	r2, #0
   828d8:	4b08      	ldr	r3, [pc, #32]	; (828fc <UART_Handler+0x98>)
   828da:	801a      	strh	r2, [r3, #0]
		}
		
		RxFlag = TRUE;
   828dc:	2201      	movs	r2, #1
   828de:	4b09      	ldr	r3, [pc, #36]	; (82904 <UART_Handler+0xa0>)
   828e0:	701a      	strb	r2, [r3, #0]
   828e2:	4770      	bx	lr
			UART->UART_CR = UART_CR_RSTSTA;
   828e4:	f44f 7280 	mov.w	r2, #256	; 0x100
   828e8:	601a      	str	r2, [r3, #0]
			return;
   828ea:	4770      	bx	lr
   828ec:	400e0800 	.word	0x400e0800
   828f0:	200709dc 	.word	0x200709dc
   828f4:	200709d4 	.word	0x200709d4
   828f8:	20070a34 	.word	0x20070a34
   828fc:	20071898 	.word	0x20071898
   82900:	20071064 	.word	0x20071064
   82904:	2007148c 	.word	0x2007148c

00082908 <uart_receive>:
	}
}

uint8_t uart_receive(void)
{
	while (!(UART->UART_SR & UART_SR_RXRDY)); // Wait for character
   82908:	4a04      	ldr	r2, [pc, #16]	; (8291c <uart_receive+0x14>)
   8290a:	6953      	ldr	r3, [r2, #20]
   8290c:	f013 0f01 	tst.w	r3, #1
   82910:	d0fb      	beq.n	8290a <uart_receive+0x2>
	return UART->UART_RHR;
   82912:	4b02      	ldr	r3, [pc, #8]	; (8291c <uart_receive+0x14>)
   82914:	6998      	ldr	r0, [r3, #24]
}
   82916:	b2c0      	uxtb	r0, r0
   82918:	4770      	bx	lr
   8291a:	bf00      	nop
   8291c:	400e0800 	.word	0x400e0800

00082920 <uart_load_pdc_tx_buffer>:

void uart_load_pdc_tx_buffer(uint8_t * address, uint16_t size)
{
   82920:	b510      	push	{r4, lr}
	PdcTxPacket.ul_addr = address;
   82922:	4b07      	ldr	r3, [pc, #28]	; (82940 <uart_load_pdc_tx_buffer+0x20>)
   82924:	6018      	str	r0, [r3, #0]
	PdcTxPacket.ul_size = size;
   82926:	6059      	str	r1, [r3, #4]
	pdc_tx_init(PdcInterface, &PdcTxPacket, NULL);
   82928:	4c06      	ldr	r4, [pc, #24]	; (82944 <uart_load_pdc_tx_buffer+0x24>)
   8292a:	2200      	movs	r2, #0
   8292c:	4619      	mov	r1, r3
   8292e:	6820      	ldr	r0, [r4, #0]
   82930:	4b05      	ldr	r3, [pc, #20]	; (82948 <uart_load_pdc_tx_buffer+0x28>)
   82932:	4798      	blx	r3
	pdc_enable_transfer(PdcInterface, PERIPH_PTCR_TXTEN);
   82934:	f44f 7180 	mov.w	r1, #256	; 0x100
   82938:	6820      	ldr	r0, [r4, #0]
   8293a:	4b04      	ldr	r3, [pc, #16]	; (8294c <uart_load_pdc_tx_buffer+0x2c>)
   8293c:	4798      	blx	r3
   8293e:	bd10      	pop	{r4, pc}
   82940:	20072250 	.word	0x20072250
   82944:	20071490 	.word	0x20071490
   82948:	000803e9 	.word	0x000803e9
   8294c:	00080401 	.word	0x00080401

00082950 <main>:
		}
	}
}

int main (void)
{
   82950:	b580      	push	{r7, lr}
   82952:	b084      	sub	sp, #16
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   82954:	4b5d      	ldr	r3, [pc, #372]	; (82acc <main+0x17c>)
   82956:	4798      	blx	r3
	board_init();
   82958:	4b5d      	ldr	r3, [pc, #372]	; (82ad0 <main+0x180>)
   8295a:	4798      	blx	r3
	// Initialize Debug pins
	/************************************************************************/
	/* pio_set(PIOx, Pin)
	pio_clear(PIOx, Pin)*/
	/************************************************************************/
	pmc_enable_periph_clk(ID_PIOC);
   8295c:	200d      	movs	r0, #13
   8295e:	4b5d      	ldr	r3, [pc, #372]	; (82ad4 <main+0x184>)
   82960:	4798      	blx	r3
	// Configure pin as output
	pio_set_output(PIOC, IGN1_OUT, LOW, FALSE, FALSE);
   82962:	4d5d      	ldr	r5, [pc, #372]	; (82ad8 <main+0x188>)
   82964:	2400      	movs	r4, #0
   82966:	9400      	str	r4, [sp, #0]
   82968:	4623      	mov	r3, r4
   8296a:	4622      	mov	r2, r4
   8296c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   82970:	4628      	mov	r0, r5
   82972:	4e5a      	ldr	r6, [pc, #360]	; (82adc <main+0x18c>)
   82974:	47b0      	blx	r6
	pio_set_output(PIOC, IGN2_OUT, LOW, FALSE, FALSE);
   82976:	9400      	str	r4, [sp, #0]
   82978:	4623      	mov	r3, r4
   8297a:	4622      	mov	r2, r4
   8297c:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   82980:	4628      	mov	r0, r5
   82982:	47b0      	blx	r6
	pio_set_output(PIOC, IGN3_OUT, LOW, FALSE, FALSE);
   82984:	9400      	str	r4, [sp, #0]
   82986:	4623      	mov	r3, r4
   82988:	4622      	mov	r2, r4
   8298a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   8298e:	4628      	mov	r0, r5
   82990:	47b0      	blx	r6
	pio_set_output(PIOC, IGN4_OUT, LOW, FALSE, FALSE);
   82992:	9400      	str	r4, [sp, #0]
   82994:	4623      	mov	r3, r4
   82996:	4622      	mov	r2, r4
   82998:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   8299c:	4628      	mov	r0, r5
   8299e:	47b0      	blx	r6
	pio_set_output(PIOC, IGN5_OUT, LOW, FALSE, FALSE);
   829a0:	9400      	str	r4, [sp, #0]
   829a2:	4623      	mov	r3, r4
   829a4:	4622      	mov	r2, r4
   829a6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   829aa:	4628      	mov	r0, r5
   829ac:	47b0      	blx	r6
	pio_clear(PIOC, IGN1_OUT);
   829ae:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   829b2:	4628      	mov	r0, r5
   829b4:	4e4a      	ldr	r6, [pc, #296]	; (82ae0 <main+0x190>)
   829b6:	47b0      	blx	r6
	pio_clear(PIOC, IGN2_OUT);
   829b8:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   829bc:	4628      	mov	r0, r5
   829be:	47b0      	blx	r6
	pio_clear(PIOC, IGN3_OUT);
   829c0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   829c4:	4628      	mov	r0, r5
   829c6:	47b0      	blx	r6
	pio_clear(PIOC, IGN4_OUT);
   829c8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   829cc:	4628      	mov	r0, r5
   829ce:	47b0      	blx	r6
	
	// Initialize UART communication
	uart_init();
   829d0:	4b44      	ldr	r3, [pc, #272]	; (82ae4 <main+0x194>)
   829d2:	4798      	blx	r3
	// Initialize interrupts for UART
	uart_enable_rx_interrupt();
   829d4:	4b44      	ldr	r3, [pc, #272]	; (82ae8 <main+0x198>)
   829d6:	4798      	blx	r3
	uart_tx_interrupt_init();
   829d8:	4b44      	ldr	r3, [pc, #272]	; (82aec <main+0x19c>)
   829da:	4798      	blx	r3
	uart_print_string("Init begin"); uart_new_line();
   829dc:	4844      	ldr	r0, [pc, #272]	; (82af0 <main+0x1a0>)
   829de:	f8df 8170 	ldr.w	r8, [pc, #368]	; 82b50 <main+0x200>
   829e2:	47c0      	blx	r8
   829e4:	4f43      	ldr	r7, [pc, #268]	; (82af4 <main+0x1a4>)
   829e6:	47b8      	blx	r7

	// Initialize TWI communication for EEPROM
	eeprom_init();
   829e8:	4b43      	ldr	r3, [pc, #268]	; (82af8 <main+0x1a8>)
   829ea:	4798      	blx	r3

	// Initialize necessary global parameters
	global_init();
   829ec:	4b43      	ldr	r3, [pc, #268]	; (82afc <main+0x1ac>)
   829ee:	4798      	blx	r3
	
	// Initialize Analog to Digital Converter
	adc_initialize();
   829f0:	4b43      	ldr	r3, [pc, #268]	; (82b00 <main+0x1b0>)
   829f2:	4798      	blx	r3
	uint8_t channel_number[NR_OF_ACTIVE_ADC_CHANNELS] = {ADC_CLT_CH, ADC_IAT_CH, ADC_AFR_CH, ADC_MAP_CH, ADC_TPS_CH, ADC_BATT_CH, ADC_AFR_CH};
   829f4:	4b43      	ldr	r3, [pc, #268]	; (82b04 <main+0x1b4>)
   829f6:	6818      	ldr	r0, [r3, #0]
   829f8:	9002      	str	r0, [sp, #8]
   829fa:	889a      	ldrh	r2, [r3, #4]
   829fc:	799b      	ldrb	r3, [r3, #6]
   829fe:	f8ad 200c 	strh.w	r2, [sp, #12]
   82a02:	f88d 300e 	strb.w	r3, [sp, #14]
	adc_turn_on_multiple_channels(channel_number, TRUE, ADC_PRIORITY);
   82a06:	220a      	movs	r2, #10
   82a08:	2101      	movs	r1, #1
   82a0a:	a802      	add	r0, sp, #8
   82a0c:	4b3e      	ldr	r3, [pc, #248]	; (82b08 <main+0x1b8>)
   82a0e:	4798      	blx	r3
	adc_start(ADC);
   82a10:	483e      	ldr	r0, [pc, #248]	; (82b0c <main+0x1bc>)
   82a12:	4b3f      	ldr	r3, [pc, #252]	; (82b10 <main+0x1c0>)
   82a14:	4798      	blx	r3
	// Initialize ADC timer frequency, how often ADC values are measured
	// CLOCK3 = MCK/32, TC_CMR_WAVE is to disable Capture mode, Enable Overflow and compare reg A
	timer_init(GLOBAL_TIMER, TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_WAVE, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPCS, TC8_PRIORITY);
   82a16:	2309      	movs	r3, #9
   82a18:	2215      	movs	r2, #21
   82a1a:	f248 0102 	movw	r1, #32770	; 0x8002
   82a1e:	2008      	movs	r0, #8
   82a20:	4d3c      	ldr	r5, [pc, #240]	; (82b14 <main+0x1c4>)
   82a22:	47a8      	blx	r5
	tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   82a24:	4b3c      	ldr	r3, [pc, #240]	; (82b18 <main+0x1c8>)
   82a26:	881b      	ldrh	r3, [r3, #0]
   82a28:	4e3c      	ldr	r6, [pc, #240]	; (82b1c <main+0x1cc>)
   82a2a:	4a3d      	ldr	r2, [pc, #244]	; (82b20 <main+0x1d0>)
   82a2c:	fb92 f2f3 	sdiv	r2, r2, r3
   82a30:	2102      	movs	r1, #2
   82a32:	4630      	mov	r0, r6
   82a34:	4b3b      	ldr	r3, [pc, #236]	; (82b24 <main+0x1d4>)
   82a36:	4798      	blx	r3
	//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
	tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   82a38:	f640 2241 	movw	r2, #2625	; 0xa41
   82a3c:	2102      	movs	r1, #2
   82a3e:	4630      	mov	r0, r6
   82a40:	4b39      	ldr	r3, [pc, #228]	; (82b28 <main+0x1d8>)
   82a42:	4798      	blx	r3
	
	// Initialize sensors look up vectors by reading them from EEPROM
	sensors_init();
   82a44:	4b39      	ldr	r3, [pc, #228]	; (82b2c <main+0x1dc>)
   82a46:	4798      	blx	r3

	// Initialize communication with tunerstudio
	tunerstudio_init();
   82a48:	4b39      	ldr	r3, [pc, #228]	; (82b30 <main+0x1e0>)
   82a4a:	4798      	blx	r3

	// TEST 
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_RISING_EDGE_MODE);
   82a4c:	2301      	movs	r3, #1
   82a4e:	4622      	mov	r2, r4
   82a50:	2180      	movs	r1, #128	; 0x80
   82a52:	200b      	movs	r0, #11
   82a54:	4e37      	ldr	r6, [pc, #220]	; (82b34 <main+0x1e4>)
   82a56:	47b0      	blx	r6
	
	
	/************* RJR **************/
	
	// Enable external interrupt for PIOA register, crank and cam
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   82a58:	2302      	movs	r3, #2
   82a5a:	4622      	mov	r2, r4
   82a5c:	2180      	movs	r1, #128	; 0x80
   82a5e:	200b      	movs	r0, #11
   82a60:	47b0      	blx	r6
	interrupts_enable_pio(ID_PIOA, CAM_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   82a62:	2302      	movs	r3, #2
   82a64:	4622      	mov	r2, r4
   82a66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   82a6a:	200b      	movs	r0, #11
   82a6c:	47b0      	blx	r6
	
	// Initiate timer interrupt
	timer_init(CYLINDER_1_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC0_PRIORITY);
   82a6e:	2301      	movs	r3, #1
   82a70:	221d      	movs	r2, #29
   82a72:	f248 4102 	movw	r1, #33794	; 0x8402
   82a76:	4620      	mov	r0, r4
   82a78:	47a8      	blx	r5
	timer_init(CYLINDER_2_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC1_PRIORITY);
   82a7a:	2302      	movs	r3, #2
   82a7c:	221d      	movs	r2, #29
   82a7e:	f248 4102 	movw	r1, #33794	; 0x8402
   82a82:	2001      	movs	r0, #1
   82a84:	47a8      	blx	r5
	timer_init(CYLINDER_3_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC2_PRIORITY);
   82a86:	2303      	movs	r3, #3
   82a88:	221d      	movs	r2, #29
   82a8a:	f248 4102 	movw	r1, #33794	; 0x8402
   82a8e:	2002      	movs	r0, #2
   82a90:	47a8      	blx	r5
	timer_init(CYLINDER_4_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC3_PRIORITY);
   82a92:	2304      	movs	r3, #4
   82a94:	221d      	movs	r2, #29
   82a96:	f248 4102 	movw	r1, #33794	; 0x8402
   82a9a:	2003      	movs	r0, #3
   82a9c:	47a8      	blx	r5
	
	
	
	uart_print_string("Init done"); uart_new_line();
   82a9e:	4826      	ldr	r0, [pc, #152]	; (82b38 <main+0x1e8>)
   82aa0:	47c0      	blx	r8
   82aa2:	47b8      	blx	r7
	{		
		// uart_print_string("C "); uart_print_int(CrankTooth); uart_new_line();
		// uart_print_string("T "); uart_print_int(igncalc_ign_time_teeth(DEGREE_TEST)); uart_new_line();
		// uart_print_string("I "); uart_print_int(igncalc_ign_time_interval(DEGREE_TEST) + decoders_tooth_degree_correction()); uart_new_line();
		
		decoders_crank_primary();
   82aa4:	4e25      	ldr	r6, [pc, #148]	; (82b3c <main+0x1ec>)
		
		
		
		
		
		if (AdcFlag)
   82aa6:	4c26      	ldr	r4, [pc, #152]	; (82b40 <main+0x1f0>)
		{
 			AdcFlag = FALSE;
			// TODO: Maybe disable interrupts
			sensors_read_adc();
   82aa8:	4f26      	ldr	r7, [pc, #152]	; (82b44 <main+0x1f4>)
// 				uart_print_string("Channel"); uart_print_int(channel_number[i]);uart_print_string(" :");uart_print_int(math_find_median(AdcData[AdcChannels[i]], ADC_MEDIAN_FILTER_LENGTH)); uart_new_line();
// 				__asm__("nop");
// 			}
		}
		
		if (RxFlag)
   82aaa:	4d27      	ldr	r5, [pc, #156]	; (82b48 <main+0x1f8>)
   82aac:	e001      	b.n	82ab2 <main+0x162>
   82aae:	782b      	ldrb	r3, [r5, #0]
   82ab0:	b93b      	cbnz	r3, 82ac2 <main+0x172>
		decoders_crank_primary();
   82ab2:	47b0      	blx	r6
		if (AdcFlag)
   82ab4:	7823      	ldrb	r3, [r4, #0]
   82ab6:	2b00      	cmp	r3, #0
   82ab8:	d0f9      	beq.n	82aae <main+0x15e>
 			AdcFlag = FALSE;
   82aba:	2300      	movs	r3, #0
   82abc:	7023      	strb	r3, [r4, #0]
			sensors_read_adc();
   82abe:	47b8      	blx	r7
   82ac0:	e7f5      	b.n	82aae <main+0x15e>
		{
			RxFlag = FALSE;
   82ac2:	2300      	movs	r3, #0
   82ac4:	702b      	strb	r3, [r5, #0]
			uart_rx_read_buffer();
   82ac6:	4b21      	ldr	r3, [pc, #132]	; (82b4c <main+0x1fc>)
   82ac8:	4798      	blx	r3
   82aca:	e7f2      	b.n	82ab2 <main+0x162>
   82acc:	00080305 	.word	0x00080305
   82ad0:	00080369 	.word	0x00080369
   82ad4:	000806fd 	.word	0x000806fd
   82ad8:	400e1200 	.word	0x400e1200
   82adc:	00080481 	.word	0x00080481
   82ae0:	0008040d 	.word	0x0008040d
   82ae4:	00082639 	.word	0x00082639
   82ae8:	00082749 	.word	0x00082749
   82aec:	0008266d 	.word	0x0008266d
   82af0:	00083ffc 	.word	0x00083ffc
   82af4:	0008282d 	.word	0x0008282d
   82af8:	00080fad 	.word	0x00080fad
   82afc:	000812c9 	.word	0x000812c9
   82b00:	00080bd9 	.word	0x00080bd9
   82b04:	00083ff4 	.word	0x00083ff4
   82b08:	00080c75 	.word	0x00080c75
   82b0c:	400c0000 	.word	0x400c0000
   82b10:	000802e7 	.word	0x000802e7
   82b14:	00081db5 	.word	0x00081db5
   82b18:	20071914 	.word	0x20071914
   82b1c:	40088000 	.word	0x40088000
   82b20:	00280de8 	.word	0x00280de8
   82b24:	00080771 	.word	0x00080771
   82b28:	00080779 	.word	0x00080779
   82b2c:	00081b71 	.word	0x00081b71
   82b30:	00082031 	.word	0x00082031
   82b34:	00081609 	.word	0x00081609
   82b38:	00084008 	.word	0x00084008
   82b3c:	00080e45 	.word	0x00080e45
   82b40:	20071d98 	.word	0x20071d98
   82b44:	00081bc1 	.word	0x00081bc1
   82b48:	2007148c 	.word	0x2007148c
   82b4c:	00082771 	.word	0x00082771
   82b50:	0008283d 	.word	0x0008283d

00082b54 <__aeabi_drsub>:
   82b54:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82b58:	e002      	b.n	82b60 <__adddf3>
   82b5a:	bf00      	nop

00082b5c <__aeabi_dsub>:
   82b5c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082b60 <__adddf3>:
   82b60:	b530      	push	{r4, r5, lr}
   82b62:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82b66:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82b6a:	ea94 0f05 	teq	r4, r5
   82b6e:	bf08      	it	eq
   82b70:	ea90 0f02 	teqeq	r0, r2
   82b74:	bf1f      	itttt	ne
   82b76:	ea54 0c00 	orrsne.w	ip, r4, r0
   82b7a:	ea55 0c02 	orrsne.w	ip, r5, r2
   82b7e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82b82:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82b86:	f000 80e2 	beq.w	82d4e <__adddf3+0x1ee>
   82b8a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82b8e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82b92:	bfb8      	it	lt
   82b94:	426d      	neglt	r5, r5
   82b96:	dd0c      	ble.n	82bb2 <__adddf3+0x52>
   82b98:	442c      	add	r4, r5
   82b9a:	ea80 0202 	eor.w	r2, r0, r2
   82b9e:	ea81 0303 	eor.w	r3, r1, r3
   82ba2:	ea82 0000 	eor.w	r0, r2, r0
   82ba6:	ea83 0101 	eor.w	r1, r3, r1
   82baa:	ea80 0202 	eor.w	r2, r0, r2
   82bae:	ea81 0303 	eor.w	r3, r1, r3
   82bb2:	2d36      	cmp	r5, #54	; 0x36
   82bb4:	bf88      	it	hi
   82bb6:	bd30      	pophi	{r4, r5, pc}
   82bb8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82bbc:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82bc0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82bc4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82bc8:	d002      	beq.n	82bd0 <__adddf3+0x70>
   82bca:	4240      	negs	r0, r0
   82bcc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82bd0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82bd4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82bd8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82bdc:	d002      	beq.n	82be4 <__adddf3+0x84>
   82bde:	4252      	negs	r2, r2
   82be0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82be4:	ea94 0f05 	teq	r4, r5
   82be8:	f000 80a7 	beq.w	82d3a <__adddf3+0x1da>
   82bec:	f1a4 0401 	sub.w	r4, r4, #1
   82bf0:	f1d5 0e20 	rsbs	lr, r5, #32
   82bf4:	db0d      	blt.n	82c12 <__adddf3+0xb2>
   82bf6:	fa02 fc0e 	lsl.w	ip, r2, lr
   82bfa:	fa22 f205 	lsr.w	r2, r2, r5
   82bfe:	1880      	adds	r0, r0, r2
   82c00:	f141 0100 	adc.w	r1, r1, #0
   82c04:	fa03 f20e 	lsl.w	r2, r3, lr
   82c08:	1880      	adds	r0, r0, r2
   82c0a:	fa43 f305 	asr.w	r3, r3, r5
   82c0e:	4159      	adcs	r1, r3
   82c10:	e00e      	b.n	82c30 <__adddf3+0xd0>
   82c12:	f1a5 0520 	sub.w	r5, r5, #32
   82c16:	f10e 0e20 	add.w	lr, lr, #32
   82c1a:	2a01      	cmp	r2, #1
   82c1c:	fa03 fc0e 	lsl.w	ip, r3, lr
   82c20:	bf28      	it	cs
   82c22:	f04c 0c02 	orrcs.w	ip, ip, #2
   82c26:	fa43 f305 	asr.w	r3, r3, r5
   82c2a:	18c0      	adds	r0, r0, r3
   82c2c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82c30:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82c34:	d507      	bpl.n	82c46 <__adddf3+0xe6>
   82c36:	f04f 0e00 	mov.w	lr, #0
   82c3a:	f1dc 0c00 	rsbs	ip, ip, #0
   82c3e:	eb7e 0000 	sbcs.w	r0, lr, r0
   82c42:	eb6e 0101 	sbc.w	r1, lr, r1
   82c46:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82c4a:	d31b      	bcc.n	82c84 <__adddf3+0x124>
   82c4c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82c50:	d30c      	bcc.n	82c6c <__adddf3+0x10c>
   82c52:	0849      	lsrs	r1, r1, #1
   82c54:	ea5f 0030 	movs.w	r0, r0, rrx
   82c58:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82c5c:	f104 0401 	add.w	r4, r4, #1
   82c60:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82c64:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82c68:	f080 809a 	bcs.w	82da0 <__adddf3+0x240>
   82c6c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82c70:	bf08      	it	eq
   82c72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82c76:	f150 0000 	adcs.w	r0, r0, #0
   82c7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82c7e:	ea41 0105 	orr.w	r1, r1, r5
   82c82:	bd30      	pop	{r4, r5, pc}
   82c84:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82c88:	4140      	adcs	r0, r0
   82c8a:	eb41 0101 	adc.w	r1, r1, r1
   82c8e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82c92:	f1a4 0401 	sub.w	r4, r4, #1
   82c96:	d1e9      	bne.n	82c6c <__adddf3+0x10c>
   82c98:	f091 0f00 	teq	r1, #0
   82c9c:	bf04      	itt	eq
   82c9e:	4601      	moveq	r1, r0
   82ca0:	2000      	moveq	r0, #0
   82ca2:	fab1 f381 	clz	r3, r1
   82ca6:	bf08      	it	eq
   82ca8:	3320      	addeq	r3, #32
   82caa:	f1a3 030b 	sub.w	r3, r3, #11
   82cae:	f1b3 0220 	subs.w	r2, r3, #32
   82cb2:	da0c      	bge.n	82cce <__adddf3+0x16e>
   82cb4:	320c      	adds	r2, #12
   82cb6:	dd08      	ble.n	82cca <__adddf3+0x16a>
   82cb8:	f102 0c14 	add.w	ip, r2, #20
   82cbc:	f1c2 020c 	rsb	r2, r2, #12
   82cc0:	fa01 f00c 	lsl.w	r0, r1, ip
   82cc4:	fa21 f102 	lsr.w	r1, r1, r2
   82cc8:	e00c      	b.n	82ce4 <__adddf3+0x184>
   82cca:	f102 0214 	add.w	r2, r2, #20
   82cce:	bfd8      	it	le
   82cd0:	f1c2 0c20 	rsble	ip, r2, #32
   82cd4:	fa01 f102 	lsl.w	r1, r1, r2
   82cd8:	fa20 fc0c 	lsr.w	ip, r0, ip
   82cdc:	bfdc      	itt	le
   82cde:	ea41 010c 	orrle.w	r1, r1, ip
   82ce2:	4090      	lslle	r0, r2
   82ce4:	1ae4      	subs	r4, r4, r3
   82ce6:	bfa2      	ittt	ge
   82ce8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82cec:	4329      	orrge	r1, r5
   82cee:	bd30      	popge	{r4, r5, pc}
   82cf0:	ea6f 0404 	mvn.w	r4, r4
   82cf4:	3c1f      	subs	r4, #31
   82cf6:	da1c      	bge.n	82d32 <__adddf3+0x1d2>
   82cf8:	340c      	adds	r4, #12
   82cfa:	dc0e      	bgt.n	82d1a <__adddf3+0x1ba>
   82cfc:	f104 0414 	add.w	r4, r4, #20
   82d00:	f1c4 0220 	rsb	r2, r4, #32
   82d04:	fa20 f004 	lsr.w	r0, r0, r4
   82d08:	fa01 f302 	lsl.w	r3, r1, r2
   82d0c:	ea40 0003 	orr.w	r0, r0, r3
   82d10:	fa21 f304 	lsr.w	r3, r1, r4
   82d14:	ea45 0103 	orr.w	r1, r5, r3
   82d18:	bd30      	pop	{r4, r5, pc}
   82d1a:	f1c4 040c 	rsb	r4, r4, #12
   82d1e:	f1c4 0220 	rsb	r2, r4, #32
   82d22:	fa20 f002 	lsr.w	r0, r0, r2
   82d26:	fa01 f304 	lsl.w	r3, r1, r4
   82d2a:	ea40 0003 	orr.w	r0, r0, r3
   82d2e:	4629      	mov	r1, r5
   82d30:	bd30      	pop	{r4, r5, pc}
   82d32:	fa21 f004 	lsr.w	r0, r1, r4
   82d36:	4629      	mov	r1, r5
   82d38:	bd30      	pop	{r4, r5, pc}
   82d3a:	f094 0f00 	teq	r4, #0
   82d3e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   82d42:	bf06      	itte	eq
   82d44:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82d48:	3401      	addeq	r4, #1
   82d4a:	3d01      	subne	r5, #1
   82d4c:	e74e      	b.n	82bec <__adddf3+0x8c>
   82d4e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82d52:	bf18      	it	ne
   82d54:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82d58:	d029      	beq.n	82dae <__adddf3+0x24e>
   82d5a:	ea94 0f05 	teq	r4, r5
   82d5e:	bf08      	it	eq
   82d60:	ea90 0f02 	teqeq	r0, r2
   82d64:	d005      	beq.n	82d72 <__adddf3+0x212>
   82d66:	ea54 0c00 	orrs.w	ip, r4, r0
   82d6a:	bf04      	itt	eq
   82d6c:	4619      	moveq	r1, r3
   82d6e:	4610      	moveq	r0, r2
   82d70:	bd30      	pop	{r4, r5, pc}
   82d72:	ea91 0f03 	teq	r1, r3
   82d76:	bf1e      	ittt	ne
   82d78:	2100      	movne	r1, #0
   82d7a:	2000      	movne	r0, #0
   82d7c:	bd30      	popne	{r4, r5, pc}
   82d7e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82d82:	d105      	bne.n	82d90 <__adddf3+0x230>
   82d84:	0040      	lsls	r0, r0, #1
   82d86:	4149      	adcs	r1, r1
   82d88:	bf28      	it	cs
   82d8a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82d8e:	bd30      	pop	{r4, r5, pc}
   82d90:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82d94:	bf3c      	itt	cc
   82d96:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82d9a:	bd30      	popcc	{r4, r5, pc}
   82d9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82da0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82da4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82da8:	f04f 0000 	mov.w	r0, #0
   82dac:	bd30      	pop	{r4, r5, pc}
   82dae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82db2:	bf1a      	itte	ne
   82db4:	4619      	movne	r1, r3
   82db6:	4610      	movne	r0, r2
   82db8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82dbc:	bf1c      	itt	ne
   82dbe:	460b      	movne	r3, r1
   82dc0:	4602      	movne	r2, r0
   82dc2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82dc6:	bf06      	itte	eq
   82dc8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82dcc:	ea91 0f03 	teqeq	r1, r3
   82dd0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82dd4:	bd30      	pop	{r4, r5, pc}
   82dd6:	bf00      	nop

00082dd8 <__aeabi_ui2d>:
   82dd8:	f090 0f00 	teq	r0, #0
   82ddc:	bf04      	itt	eq
   82dde:	2100      	moveq	r1, #0
   82de0:	4770      	bxeq	lr
   82de2:	b530      	push	{r4, r5, lr}
   82de4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82de8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82dec:	f04f 0500 	mov.w	r5, #0
   82df0:	f04f 0100 	mov.w	r1, #0
   82df4:	e750      	b.n	82c98 <__adddf3+0x138>
   82df6:	bf00      	nop

00082df8 <__aeabi_i2d>:
   82df8:	f090 0f00 	teq	r0, #0
   82dfc:	bf04      	itt	eq
   82dfe:	2100      	moveq	r1, #0
   82e00:	4770      	bxeq	lr
   82e02:	b530      	push	{r4, r5, lr}
   82e04:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82e08:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82e0c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   82e10:	bf48      	it	mi
   82e12:	4240      	negmi	r0, r0
   82e14:	f04f 0100 	mov.w	r1, #0
   82e18:	e73e      	b.n	82c98 <__adddf3+0x138>
   82e1a:	bf00      	nop

00082e1c <__aeabi_f2d>:
   82e1c:	0042      	lsls	r2, r0, #1
   82e1e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   82e22:	ea4f 0131 	mov.w	r1, r1, rrx
   82e26:	ea4f 7002 	mov.w	r0, r2, lsl #28
   82e2a:	bf1f      	itttt	ne
   82e2c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   82e30:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82e34:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   82e38:	4770      	bxne	lr
   82e3a:	f092 0f00 	teq	r2, #0
   82e3e:	bf14      	ite	ne
   82e40:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82e44:	4770      	bxeq	lr
   82e46:	b530      	push	{r4, r5, lr}
   82e48:	f44f 7460 	mov.w	r4, #896	; 0x380
   82e4c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82e50:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82e54:	e720      	b.n	82c98 <__adddf3+0x138>
   82e56:	bf00      	nop

00082e58 <__aeabi_ul2d>:
   82e58:	ea50 0201 	orrs.w	r2, r0, r1
   82e5c:	bf08      	it	eq
   82e5e:	4770      	bxeq	lr
   82e60:	b530      	push	{r4, r5, lr}
   82e62:	f04f 0500 	mov.w	r5, #0
   82e66:	e00a      	b.n	82e7e <__aeabi_l2d+0x16>

00082e68 <__aeabi_l2d>:
   82e68:	ea50 0201 	orrs.w	r2, r0, r1
   82e6c:	bf08      	it	eq
   82e6e:	4770      	bxeq	lr
   82e70:	b530      	push	{r4, r5, lr}
   82e72:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82e76:	d502      	bpl.n	82e7e <__aeabi_l2d+0x16>
   82e78:	4240      	negs	r0, r0
   82e7a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82e7e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82e82:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82e86:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   82e8a:	f43f aedc 	beq.w	82c46 <__adddf3+0xe6>
   82e8e:	f04f 0203 	mov.w	r2, #3
   82e92:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82e96:	bf18      	it	ne
   82e98:	3203      	addne	r2, #3
   82e9a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82e9e:	bf18      	it	ne
   82ea0:	3203      	addne	r2, #3
   82ea2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82ea6:	f1c2 0320 	rsb	r3, r2, #32
   82eaa:	fa00 fc03 	lsl.w	ip, r0, r3
   82eae:	fa20 f002 	lsr.w	r0, r0, r2
   82eb2:	fa01 fe03 	lsl.w	lr, r1, r3
   82eb6:	ea40 000e 	orr.w	r0, r0, lr
   82eba:	fa21 f102 	lsr.w	r1, r1, r2
   82ebe:	4414      	add	r4, r2
   82ec0:	e6c1      	b.n	82c46 <__adddf3+0xe6>
   82ec2:	bf00      	nop

00082ec4 <__aeabi_dmul>:
   82ec4:	b570      	push	{r4, r5, r6, lr}
   82ec6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82eca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82ece:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82ed2:	bf1d      	ittte	ne
   82ed4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82ed8:	ea94 0f0c 	teqne	r4, ip
   82edc:	ea95 0f0c 	teqne	r5, ip
   82ee0:	f000 f8de 	bleq	830a0 <__aeabi_dmul+0x1dc>
   82ee4:	442c      	add	r4, r5
   82ee6:	ea81 0603 	eor.w	r6, r1, r3
   82eea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   82eee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   82ef2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   82ef6:	bf18      	it	ne
   82ef8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   82efc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82f00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82f04:	d038      	beq.n	82f78 <__aeabi_dmul+0xb4>
   82f06:	fba0 ce02 	umull	ip, lr, r0, r2
   82f0a:	f04f 0500 	mov.w	r5, #0
   82f0e:	fbe1 e502 	umlal	lr, r5, r1, r2
   82f12:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   82f16:	fbe0 e503 	umlal	lr, r5, r0, r3
   82f1a:	f04f 0600 	mov.w	r6, #0
   82f1e:	fbe1 5603 	umlal	r5, r6, r1, r3
   82f22:	f09c 0f00 	teq	ip, #0
   82f26:	bf18      	it	ne
   82f28:	f04e 0e01 	orrne.w	lr, lr, #1
   82f2c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   82f30:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   82f34:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   82f38:	d204      	bcs.n	82f44 <__aeabi_dmul+0x80>
   82f3a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   82f3e:	416d      	adcs	r5, r5
   82f40:	eb46 0606 	adc.w	r6, r6, r6
   82f44:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   82f48:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   82f4c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   82f50:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   82f54:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   82f58:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82f5c:	bf88      	it	hi
   82f5e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82f62:	d81e      	bhi.n	82fa2 <__aeabi_dmul+0xde>
   82f64:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   82f68:	bf08      	it	eq
   82f6a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   82f6e:	f150 0000 	adcs.w	r0, r0, #0
   82f72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82f76:	bd70      	pop	{r4, r5, r6, pc}
   82f78:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   82f7c:	ea46 0101 	orr.w	r1, r6, r1
   82f80:	ea40 0002 	orr.w	r0, r0, r2
   82f84:	ea81 0103 	eor.w	r1, r1, r3
   82f88:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   82f8c:	bfc2      	ittt	gt
   82f8e:	ebd4 050c 	rsbsgt	r5, r4, ip
   82f92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82f96:	bd70      	popgt	{r4, r5, r6, pc}
   82f98:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82f9c:	f04f 0e00 	mov.w	lr, #0
   82fa0:	3c01      	subs	r4, #1
   82fa2:	f300 80ab 	bgt.w	830fc <__aeabi_dmul+0x238>
   82fa6:	f114 0f36 	cmn.w	r4, #54	; 0x36
   82faa:	bfde      	ittt	le
   82fac:	2000      	movle	r0, #0
   82fae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   82fb2:	bd70      	pople	{r4, r5, r6, pc}
   82fb4:	f1c4 0400 	rsb	r4, r4, #0
   82fb8:	3c20      	subs	r4, #32
   82fba:	da35      	bge.n	83028 <__aeabi_dmul+0x164>
   82fbc:	340c      	adds	r4, #12
   82fbe:	dc1b      	bgt.n	82ff8 <__aeabi_dmul+0x134>
   82fc0:	f104 0414 	add.w	r4, r4, #20
   82fc4:	f1c4 0520 	rsb	r5, r4, #32
   82fc8:	fa00 f305 	lsl.w	r3, r0, r5
   82fcc:	fa20 f004 	lsr.w	r0, r0, r4
   82fd0:	fa01 f205 	lsl.w	r2, r1, r5
   82fd4:	ea40 0002 	orr.w	r0, r0, r2
   82fd8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   82fdc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82fe0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82fe4:	fa21 f604 	lsr.w	r6, r1, r4
   82fe8:	eb42 0106 	adc.w	r1, r2, r6
   82fec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82ff0:	bf08      	it	eq
   82ff2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82ff6:	bd70      	pop	{r4, r5, r6, pc}
   82ff8:	f1c4 040c 	rsb	r4, r4, #12
   82ffc:	f1c4 0520 	rsb	r5, r4, #32
   83000:	fa00 f304 	lsl.w	r3, r0, r4
   83004:	fa20 f005 	lsr.w	r0, r0, r5
   83008:	fa01 f204 	lsl.w	r2, r1, r4
   8300c:	ea40 0002 	orr.w	r0, r0, r2
   83010:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83014:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83018:	f141 0100 	adc.w	r1, r1, #0
   8301c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83020:	bf08      	it	eq
   83022:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83026:	bd70      	pop	{r4, r5, r6, pc}
   83028:	f1c4 0520 	rsb	r5, r4, #32
   8302c:	fa00 f205 	lsl.w	r2, r0, r5
   83030:	ea4e 0e02 	orr.w	lr, lr, r2
   83034:	fa20 f304 	lsr.w	r3, r0, r4
   83038:	fa01 f205 	lsl.w	r2, r1, r5
   8303c:	ea43 0302 	orr.w	r3, r3, r2
   83040:	fa21 f004 	lsr.w	r0, r1, r4
   83044:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83048:	fa21 f204 	lsr.w	r2, r1, r4
   8304c:	ea20 0002 	bic.w	r0, r0, r2
   83050:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   83054:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83058:	bf08      	it	eq
   8305a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8305e:	bd70      	pop	{r4, r5, r6, pc}
   83060:	f094 0f00 	teq	r4, #0
   83064:	d10f      	bne.n	83086 <__aeabi_dmul+0x1c2>
   83066:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8306a:	0040      	lsls	r0, r0, #1
   8306c:	eb41 0101 	adc.w	r1, r1, r1
   83070:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83074:	bf08      	it	eq
   83076:	3c01      	subeq	r4, #1
   83078:	d0f7      	beq.n	8306a <__aeabi_dmul+0x1a6>
   8307a:	ea41 0106 	orr.w	r1, r1, r6
   8307e:	f095 0f00 	teq	r5, #0
   83082:	bf18      	it	ne
   83084:	4770      	bxne	lr
   83086:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8308a:	0052      	lsls	r2, r2, #1
   8308c:	eb43 0303 	adc.w	r3, r3, r3
   83090:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   83094:	bf08      	it	eq
   83096:	3d01      	subeq	r5, #1
   83098:	d0f7      	beq.n	8308a <__aeabi_dmul+0x1c6>
   8309a:	ea43 0306 	orr.w	r3, r3, r6
   8309e:	4770      	bx	lr
   830a0:	ea94 0f0c 	teq	r4, ip
   830a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   830a8:	bf18      	it	ne
   830aa:	ea95 0f0c 	teqne	r5, ip
   830ae:	d00c      	beq.n	830ca <__aeabi_dmul+0x206>
   830b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   830b4:	bf18      	it	ne
   830b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   830ba:	d1d1      	bne.n	83060 <__aeabi_dmul+0x19c>
   830bc:	ea81 0103 	eor.w	r1, r1, r3
   830c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   830c4:	f04f 0000 	mov.w	r0, #0
   830c8:	bd70      	pop	{r4, r5, r6, pc}
   830ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   830ce:	bf06      	itte	eq
   830d0:	4610      	moveq	r0, r2
   830d2:	4619      	moveq	r1, r3
   830d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   830d8:	d019      	beq.n	8310e <__aeabi_dmul+0x24a>
   830da:	ea94 0f0c 	teq	r4, ip
   830de:	d102      	bne.n	830e6 <__aeabi_dmul+0x222>
   830e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   830e4:	d113      	bne.n	8310e <__aeabi_dmul+0x24a>
   830e6:	ea95 0f0c 	teq	r5, ip
   830ea:	d105      	bne.n	830f8 <__aeabi_dmul+0x234>
   830ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   830f0:	bf1c      	itt	ne
   830f2:	4610      	movne	r0, r2
   830f4:	4619      	movne	r1, r3
   830f6:	d10a      	bne.n	8310e <__aeabi_dmul+0x24a>
   830f8:	ea81 0103 	eor.w	r1, r1, r3
   830fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83100:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83104:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   83108:	f04f 0000 	mov.w	r0, #0
   8310c:	bd70      	pop	{r4, r5, r6, pc}
   8310e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83112:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   83116:	bd70      	pop	{r4, r5, r6, pc}

00083118 <__aeabi_ddiv>:
   83118:	b570      	push	{r4, r5, r6, lr}
   8311a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8311e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   83122:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83126:	bf1d      	ittte	ne
   83128:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8312c:	ea94 0f0c 	teqne	r4, ip
   83130:	ea95 0f0c 	teqne	r5, ip
   83134:	f000 f8a7 	bleq	83286 <__aeabi_ddiv+0x16e>
   83138:	eba4 0405 	sub.w	r4, r4, r5
   8313c:	ea81 0e03 	eor.w	lr, r1, r3
   83140:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83144:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83148:	f000 8088 	beq.w	8325c <__aeabi_ddiv+0x144>
   8314c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   83150:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   83154:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   83158:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   8315c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   83160:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   83164:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   83168:	ea4f 2600 	mov.w	r6, r0, lsl #8
   8316c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   83170:	429d      	cmp	r5, r3
   83172:	bf08      	it	eq
   83174:	4296      	cmpeq	r6, r2
   83176:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8317a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8317e:	d202      	bcs.n	83186 <__aeabi_ddiv+0x6e>
   83180:	085b      	lsrs	r3, r3, #1
   83182:	ea4f 0232 	mov.w	r2, r2, rrx
   83186:	1ab6      	subs	r6, r6, r2
   83188:	eb65 0503 	sbc.w	r5, r5, r3
   8318c:	085b      	lsrs	r3, r3, #1
   8318e:	ea4f 0232 	mov.w	r2, r2, rrx
   83192:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   83196:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8319a:	ebb6 0e02 	subs.w	lr, r6, r2
   8319e:	eb75 0e03 	sbcs.w	lr, r5, r3
   831a2:	bf22      	ittt	cs
   831a4:	1ab6      	subcs	r6, r6, r2
   831a6:	4675      	movcs	r5, lr
   831a8:	ea40 000c 	orrcs.w	r0, r0, ip
   831ac:	085b      	lsrs	r3, r3, #1
   831ae:	ea4f 0232 	mov.w	r2, r2, rrx
   831b2:	ebb6 0e02 	subs.w	lr, r6, r2
   831b6:	eb75 0e03 	sbcs.w	lr, r5, r3
   831ba:	bf22      	ittt	cs
   831bc:	1ab6      	subcs	r6, r6, r2
   831be:	4675      	movcs	r5, lr
   831c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   831c4:	085b      	lsrs	r3, r3, #1
   831c6:	ea4f 0232 	mov.w	r2, r2, rrx
   831ca:	ebb6 0e02 	subs.w	lr, r6, r2
   831ce:	eb75 0e03 	sbcs.w	lr, r5, r3
   831d2:	bf22      	ittt	cs
   831d4:	1ab6      	subcs	r6, r6, r2
   831d6:	4675      	movcs	r5, lr
   831d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   831dc:	085b      	lsrs	r3, r3, #1
   831de:	ea4f 0232 	mov.w	r2, r2, rrx
   831e2:	ebb6 0e02 	subs.w	lr, r6, r2
   831e6:	eb75 0e03 	sbcs.w	lr, r5, r3
   831ea:	bf22      	ittt	cs
   831ec:	1ab6      	subcs	r6, r6, r2
   831ee:	4675      	movcs	r5, lr
   831f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   831f4:	ea55 0e06 	orrs.w	lr, r5, r6
   831f8:	d018      	beq.n	8322c <__aeabi_ddiv+0x114>
   831fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
   831fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   83202:	ea4f 1606 	mov.w	r6, r6, lsl #4
   83206:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8320a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8320e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   83212:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   83216:	d1c0      	bne.n	8319a <__aeabi_ddiv+0x82>
   83218:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8321c:	d10b      	bne.n	83236 <__aeabi_ddiv+0x11e>
   8321e:	ea41 0100 	orr.w	r1, r1, r0
   83222:	f04f 0000 	mov.w	r0, #0
   83226:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8322a:	e7b6      	b.n	8319a <__aeabi_ddiv+0x82>
   8322c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83230:	bf04      	itt	eq
   83232:	4301      	orreq	r1, r0
   83234:	2000      	moveq	r0, #0
   83236:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8323a:	bf88      	it	hi
   8323c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83240:	f63f aeaf 	bhi.w	82fa2 <__aeabi_dmul+0xde>
   83244:	ebb5 0c03 	subs.w	ip, r5, r3
   83248:	bf04      	itt	eq
   8324a:	ebb6 0c02 	subseq.w	ip, r6, r2
   8324e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   83252:	f150 0000 	adcs.w	r0, r0, #0
   83256:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8325a:	bd70      	pop	{r4, r5, r6, pc}
   8325c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   83260:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   83264:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83268:	bfc2      	ittt	gt
   8326a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8326e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83272:	bd70      	popgt	{r4, r5, r6, pc}
   83274:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83278:	f04f 0e00 	mov.w	lr, #0
   8327c:	3c01      	subs	r4, #1
   8327e:	e690      	b.n	82fa2 <__aeabi_dmul+0xde>
   83280:	ea45 0e06 	orr.w	lr, r5, r6
   83284:	e68d      	b.n	82fa2 <__aeabi_dmul+0xde>
   83286:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8328a:	ea94 0f0c 	teq	r4, ip
   8328e:	bf08      	it	eq
   83290:	ea95 0f0c 	teqeq	r5, ip
   83294:	f43f af3b 	beq.w	8310e <__aeabi_dmul+0x24a>
   83298:	ea94 0f0c 	teq	r4, ip
   8329c:	d10a      	bne.n	832b4 <__aeabi_ddiv+0x19c>
   8329e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   832a2:	f47f af34 	bne.w	8310e <__aeabi_dmul+0x24a>
   832a6:	ea95 0f0c 	teq	r5, ip
   832aa:	f47f af25 	bne.w	830f8 <__aeabi_dmul+0x234>
   832ae:	4610      	mov	r0, r2
   832b0:	4619      	mov	r1, r3
   832b2:	e72c      	b.n	8310e <__aeabi_dmul+0x24a>
   832b4:	ea95 0f0c 	teq	r5, ip
   832b8:	d106      	bne.n	832c8 <__aeabi_ddiv+0x1b0>
   832ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   832be:	f43f aefd 	beq.w	830bc <__aeabi_dmul+0x1f8>
   832c2:	4610      	mov	r0, r2
   832c4:	4619      	mov	r1, r3
   832c6:	e722      	b.n	8310e <__aeabi_dmul+0x24a>
   832c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   832cc:	bf18      	it	ne
   832ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   832d2:	f47f aec5 	bne.w	83060 <__aeabi_dmul+0x19c>
   832d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   832da:	f47f af0d 	bne.w	830f8 <__aeabi_dmul+0x234>
   832de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   832e2:	f47f aeeb 	bne.w	830bc <__aeabi_dmul+0x1f8>
   832e6:	e712      	b.n	8310e <__aeabi_dmul+0x24a>

000832e8 <__aeabi_d2uiz>:
   832e8:	004a      	lsls	r2, r1, #1
   832ea:	d211      	bcs.n	83310 <__aeabi_d2uiz+0x28>
   832ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   832f0:	d211      	bcs.n	83316 <__aeabi_d2uiz+0x2e>
   832f2:	d50d      	bpl.n	83310 <__aeabi_d2uiz+0x28>
   832f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   832f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   832fc:	d40e      	bmi.n	8331c <__aeabi_d2uiz+0x34>
   832fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83302:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83306:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8330a:	fa23 f002 	lsr.w	r0, r3, r2
   8330e:	4770      	bx	lr
   83310:	f04f 0000 	mov.w	r0, #0
   83314:	4770      	bx	lr
   83316:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8331a:	d102      	bne.n	83322 <__aeabi_d2uiz+0x3a>
   8331c:	f04f 30ff 	mov.w	r0, #4294967295
   83320:	4770      	bx	lr
   83322:	f04f 0000 	mov.w	r0, #0
   83326:	4770      	bx	lr

00083328 <__aeabi_uldivmod>:
   83328:	b953      	cbnz	r3, 83340 <__aeabi_uldivmod+0x18>
   8332a:	b94a      	cbnz	r2, 83340 <__aeabi_uldivmod+0x18>
   8332c:	2900      	cmp	r1, #0
   8332e:	bf08      	it	eq
   83330:	2800      	cmpeq	r0, #0
   83332:	bf1c      	itt	ne
   83334:	f04f 31ff 	movne.w	r1, #4294967295
   83338:	f04f 30ff 	movne.w	r0, #4294967295
   8333c:	f000 b97a 	b.w	83634 <__aeabi_idiv0>
   83340:	f1ad 0c08 	sub.w	ip, sp, #8
   83344:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   83348:	f000 f806 	bl	83358 <__udivmoddi4>
   8334c:	f8dd e004 	ldr.w	lr, [sp, #4]
   83350:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   83354:	b004      	add	sp, #16
   83356:	4770      	bx	lr

00083358 <__udivmoddi4>:
   83358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8335c:	468c      	mov	ip, r1
   8335e:	460e      	mov	r6, r1
   83360:	4604      	mov	r4, r0
   83362:	9d08      	ldr	r5, [sp, #32]
   83364:	2b00      	cmp	r3, #0
   83366:	d150      	bne.n	8340a <__udivmoddi4+0xb2>
   83368:	428a      	cmp	r2, r1
   8336a:	4617      	mov	r7, r2
   8336c:	d96c      	bls.n	83448 <__udivmoddi4+0xf0>
   8336e:	fab2 fe82 	clz	lr, r2
   83372:	f1be 0f00 	cmp.w	lr, #0
   83376:	d00b      	beq.n	83390 <__udivmoddi4+0x38>
   83378:	f1ce 0c20 	rsb	ip, lr, #32
   8337c:	fa01 f60e 	lsl.w	r6, r1, lr
   83380:	fa20 fc0c 	lsr.w	ip, r0, ip
   83384:	fa02 f70e 	lsl.w	r7, r2, lr
   83388:	ea4c 0c06 	orr.w	ip, ip, r6
   8338c:	fa00 f40e 	lsl.w	r4, r0, lr
   83390:	0c3a      	lsrs	r2, r7, #16
   83392:	fbbc f9f2 	udiv	r9, ip, r2
   83396:	b2bb      	uxth	r3, r7
   83398:	fb02 cc19 	mls	ip, r2, r9, ip
   8339c:	fb09 fa03 	mul.w	sl, r9, r3
   833a0:	ea4f 4814 	mov.w	r8, r4, lsr #16
   833a4:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   833a8:	45b2      	cmp	sl, r6
   833aa:	d90a      	bls.n	833c2 <__udivmoddi4+0x6a>
   833ac:	19f6      	adds	r6, r6, r7
   833ae:	f109 31ff 	add.w	r1, r9, #4294967295
   833b2:	f080 8125 	bcs.w	83600 <__udivmoddi4+0x2a8>
   833b6:	45b2      	cmp	sl, r6
   833b8:	f240 8122 	bls.w	83600 <__udivmoddi4+0x2a8>
   833bc:	f1a9 0902 	sub.w	r9, r9, #2
   833c0:	443e      	add	r6, r7
   833c2:	eba6 060a 	sub.w	r6, r6, sl
   833c6:	fbb6 f0f2 	udiv	r0, r6, r2
   833ca:	fb02 6610 	mls	r6, r2, r0, r6
   833ce:	fb00 f303 	mul.w	r3, r0, r3
   833d2:	b2a4      	uxth	r4, r4
   833d4:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   833d8:	42a3      	cmp	r3, r4
   833da:	d909      	bls.n	833f0 <__udivmoddi4+0x98>
   833dc:	19e4      	adds	r4, r4, r7
   833de:	f100 32ff 	add.w	r2, r0, #4294967295
   833e2:	f080 810b 	bcs.w	835fc <__udivmoddi4+0x2a4>
   833e6:	42a3      	cmp	r3, r4
   833e8:	f240 8108 	bls.w	835fc <__udivmoddi4+0x2a4>
   833ec:	3802      	subs	r0, #2
   833ee:	443c      	add	r4, r7
   833f0:	2100      	movs	r1, #0
   833f2:	1ae4      	subs	r4, r4, r3
   833f4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   833f8:	2d00      	cmp	r5, #0
   833fa:	d062      	beq.n	834c2 <__udivmoddi4+0x16a>
   833fc:	2300      	movs	r3, #0
   833fe:	fa24 f40e 	lsr.w	r4, r4, lr
   83402:	602c      	str	r4, [r5, #0]
   83404:	606b      	str	r3, [r5, #4]
   83406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8340a:	428b      	cmp	r3, r1
   8340c:	d907      	bls.n	8341e <__udivmoddi4+0xc6>
   8340e:	2d00      	cmp	r5, #0
   83410:	d055      	beq.n	834be <__udivmoddi4+0x166>
   83412:	2100      	movs	r1, #0
   83414:	e885 0041 	stmia.w	r5, {r0, r6}
   83418:	4608      	mov	r0, r1
   8341a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8341e:	fab3 f183 	clz	r1, r3
   83422:	2900      	cmp	r1, #0
   83424:	f040 808f 	bne.w	83546 <__udivmoddi4+0x1ee>
   83428:	42b3      	cmp	r3, r6
   8342a:	d302      	bcc.n	83432 <__udivmoddi4+0xda>
   8342c:	4282      	cmp	r2, r0
   8342e:	f200 80fc 	bhi.w	8362a <__udivmoddi4+0x2d2>
   83432:	1a84      	subs	r4, r0, r2
   83434:	eb66 0603 	sbc.w	r6, r6, r3
   83438:	2001      	movs	r0, #1
   8343a:	46b4      	mov	ip, r6
   8343c:	2d00      	cmp	r5, #0
   8343e:	d040      	beq.n	834c2 <__udivmoddi4+0x16a>
   83440:	e885 1010 	stmia.w	r5, {r4, ip}
   83444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83448:	b912      	cbnz	r2, 83450 <__udivmoddi4+0xf8>
   8344a:	2701      	movs	r7, #1
   8344c:	fbb7 f7f2 	udiv	r7, r7, r2
   83450:	fab7 fe87 	clz	lr, r7
   83454:	f1be 0f00 	cmp.w	lr, #0
   83458:	d135      	bne.n	834c6 <__udivmoddi4+0x16e>
   8345a:	2101      	movs	r1, #1
   8345c:	1bf6      	subs	r6, r6, r7
   8345e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   83462:	fa1f f887 	uxth.w	r8, r7
   83466:	fbb6 f2fc 	udiv	r2, r6, ip
   8346a:	fb0c 6612 	mls	r6, ip, r2, r6
   8346e:	fb08 f002 	mul.w	r0, r8, r2
   83472:	0c23      	lsrs	r3, r4, #16
   83474:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   83478:	42b0      	cmp	r0, r6
   8347a:	d907      	bls.n	8348c <__udivmoddi4+0x134>
   8347c:	19f6      	adds	r6, r6, r7
   8347e:	f102 33ff 	add.w	r3, r2, #4294967295
   83482:	d202      	bcs.n	8348a <__udivmoddi4+0x132>
   83484:	42b0      	cmp	r0, r6
   83486:	f200 80d2 	bhi.w	8362e <__udivmoddi4+0x2d6>
   8348a:	461a      	mov	r2, r3
   8348c:	1a36      	subs	r6, r6, r0
   8348e:	fbb6 f0fc 	udiv	r0, r6, ip
   83492:	fb0c 6610 	mls	r6, ip, r0, r6
   83496:	fb08 f800 	mul.w	r8, r8, r0
   8349a:	b2a3      	uxth	r3, r4
   8349c:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   834a0:	45a0      	cmp	r8, r4
   834a2:	d907      	bls.n	834b4 <__udivmoddi4+0x15c>
   834a4:	19e4      	adds	r4, r4, r7
   834a6:	f100 33ff 	add.w	r3, r0, #4294967295
   834aa:	d202      	bcs.n	834b2 <__udivmoddi4+0x15a>
   834ac:	45a0      	cmp	r8, r4
   834ae:	f200 80b9 	bhi.w	83624 <__udivmoddi4+0x2cc>
   834b2:	4618      	mov	r0, r3
   834b4:	eba4 0408 	sub.w	r4, r4, r8
   834b8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   834bc:	e79c      	b.n	833f8 <__udivmoddi4+0xa0>
   834be:	4629      	mov	r1, r5
   834c0:	4628      	mov	r0, r5
   834c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   834c6:	fa07 f70e 	lsl.w	r7, r7, lr
   834ca:	f1ce 0320 	rsb	r3, lr, #32
   834ce:	fa26 f203 	lsr.w	r2, r6, r3
   834d2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   834d6:	fbb2 f1fc 	udiv	r1, r2, ip
   834da:	fa1f f887 	uxth.w	r8, r7
   834de:	fb0c 2211 	mls	r2, ip, r1, r2
   834e2:	fa06 f60e 	lsl.w	r6, r6, lr
   834e6:	fa20 f303 	lsr.w	r3, r0, r3
   834ea:	fb01 f908 	mul.w	r9, r1, r8
   834ee:	4333      	orrs	r3, r6
   834f0:	0c1e      	lsrs	r6, r3, #16
   834f2:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   834f6:	45b1      	cmp	r9, r6
   834f8:	fa00 f40e 	lsl.w	r4, r0, lr
   834fc:	d909      	bls.n	83512 <__udivmoddi4+0x1ba>
   834fe:	19f6      	adds	r6, r6, r7
   83500:	f101 32ff 	add.w	r2, r1, #4294967295
   83504:	f080 808c 	bcs.w	83620 <__udivmoddi4+0x2c8>
   83508:	45b1      	cmp	r9, r6
   8350a:	f240 8089 	bls.w	83620 <__udivmoddi4+0x2c8>
   8350e:	3902      	subs	r1, #2
   83510:	443e      	add	r6, r7
   83512:	eba6 0609 	sub.w	r6, r6, r9
   83516:	fbb6 f0fc 	udiv	r0, r6, ip
   8351a:	fb0c 6210 	mls	r2, ip, r0, r6
   8351e:	fb00 f908 	mul.w	r9, r0, r8
   83522:	b29e      	uxth	r6, r3
   83524:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   83528:	45b1      	cmp	r9, r6
   8352a:	d907      	bls.n	8353c <__udivmoddi4+0x1e4>
   8352c:	19f6      	adds	r6, r6, r7
   8352e:	f100 33ff 	add.w	r3, r0, #4294967295
   83532:	d271      	bcs.n	83618 <__udivmoddi4+0x2c0>
   83534:	45b1      	cmp	r9, r6
   83536:	d96f      	bls.n	83618 <__udivmoddi4+0x2c0>
   83538:	3802      	subs	r0, #2
   8353a:	443e      	add	r6, r7
   8353c:	eba6 0609 	sub.w	r6, r6, r9
   83540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   83544:	e78f      	b.n	83466 <__udivmoddi4+0x10e>
   83546:	f1c1 0720 	rsb	r7, r1, #32
   8354a:	fa22 f807 	lsr.w	r8, r2, r7
   8354e:	408b      	lsls	r3, r1
   83550:	ea48 0303 	orr.w	r3, r8, r3
   83554:	fa26 f407 	lsr.w	r4, r6, r7
   83558:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   8355c:	fbb4 f9fe 	udiv	r9, r4, lr
   83560:	fa1f fc83 	uxth.w	ip, r3
   83564:	fb0e 4419 	mls	r4, lr, r9, r4
   83568:	408e      	lsls	r6, r1
   8356a:	fa20 f807 	lsr.w	r8, r0, r7
   8356e:	fb09 fa0c 	mul.w	sl, r9, ip
   83572:	ea48 0806 	orr.w	r8, r8, r6
   83576:	ea4f 4618 	mov.w	r6, r8, lsr #16
   8357a:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   8357e:	45a2      	cmp	sl, r4
   83580:	fa02 f201 	lsl.w	r2, r2, r1
   83584:	fa00 f601 	lsl.w	r6, r0, r1
   83588:	d908      	bls.n	8359c <__udivmoddi4+0x244>
   8358a:	18e4      	adds	r4, r4, r3
   8358c:	f109 30ff 	add.w	r0, r9, #4294967295
   83590:	d244      	bcs.n	8361c <__udivmoddi4+0x2c4>
   83592:	45a2      	cmp	sl, r4
   83594:	d942      	bls.n	8361c <__udivmoddi4+0x2c4>
   83596:	f1a9 0902 	sub.w	r9, r9, #2
   8359a:	441c      	add	r4, r3
   8359c:	eba4 040a 	sub.w	r4, r4, sl
   835a0:	fbb4 f0fe 	udiv	r0, r4, lr
   835a4:	fb0e 4410 	mls	r4, lr, r0, r4
   835a8:	fb00 fc0c 	mul.w	ip, r0, ip
   835ac:	fa1f f888 	uxth.w	r8, r8
   835b0:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   835b4:	45a4      	cmp	ip, r4
   835b6:	d907      	bls.n	835c8 <__udivmoddi4+0x270>
   835b8:	18e4      	adds	r4, r4, r3
   835ba:	f100 3eff 	add.w	lr, r0, #4294967295
   835be:	d229      	bcs.n	83614 <__udivmoddi4+0x2bc>
   835c0:	45a4      	cmp	ip, r4
   835c2:	d927      	bls.n	83614 <__udivmoddi4+0x2bc>
   835c4:	3802      	subs	r0, #2
   835c6:	441c      	add	r4, r3
   835c8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   835cc:	fba0 8902 	umull	r8, r9, r0, r2
   835d0:	eba4 0c0c 	sub.w	ip, r4, ip
   835d4:	45cc      	cmp	ip, r9
   835d6:	46c2      	mov	sl, r8
   835d8:	46ce      	mov	lr, r9
   835da:	d315      	bcc.n	83608 <__udivmoddi4+0x2b0>
   835dc:	d012      	beq.n	83604 <__udivmoddi4+0x2ac>
   835de:	b155      	cbz	r5, 835f6 <__udivmoddi4+0x29e>
   835e0:	ebb6 030a 	subs.w	r3, r6, sl
   835e4:	eb6c 060e 	sbc.w	r6, ip, lr
   835e8:	fa06 f707 	lsl.w	r7, r6, r7
   835ec:	40cb      	lsrs	r3, r1
   835ee:	431f      	orrs	r7, r3
   835f0:	40ce      	lsrs	r6, r1
   835f2:	602f      	str	r7, [r5, #0]
   835f4:	606e      	str	r6, [r5, #4]
   835f6:	2100      	movs	r1, #0
   835f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   835fc:	4610      	mov	r0, r2
   835fe:	e6f7      	b.n	833f0 <__udivmoddi4+0x98>
   83600:	4689      	mov	r9, r1
   83602:	e6de      	b.n	833c2 <__udivmoddi4+0x6a>
   83604:	4546      	cmp	r6, r8
   83606:	d2ea      	bcs.n	835de <__udivmoddi4+0x286>
   83608:	ebb8 0a02 	subs.w	sl, r8, r2
   8360c:	eb69 0e03 	sbc.w	lr, r9, r3
   83610:	3801      	subs	r0, #1
   83612:	e7e4      	b.n	835de <__udivmoddi4+0x286>
   83614:	4670      	mov	r0, lr
   83616:	e7d7      	b.n	835c8 <__udivmoddi4+0x270>
   83618:	4618      	mov	r0, r3
   8361a:	e78f      	b.n	8353c <__udivmoddi4+0x1e4>
   8361c:	4681      	mov	r9, r0
   8361e:	e7bd      	b.n	8359c <__udivmoddi4+0x244>
   83620:	4611      	mov	r1, r2
   83622:	e776      	b.n	83512 <__udivmoddi4+0x1ba>
   83624:	3802      	subs	r0, #2
   83626:	443c      	add	r4, r7
   83628:	e744      	b.n	834b4 <__udivmoddi4+0x15c>
   8362a:	4608      	mov	r0, r1
   8362c:	e706      	b.n	8343c <__udivmoddi4+0xe4>
   8362e:	3a02      	subs	r2, #2
   83630:	443e      	add	r6, r7
   83632:	e72b      	b.n	8348c <__udivmoddi4+0x134>

00083634 <__aeabi_idiv0>:
   83634:	4770      	bx	lr
   83636:	bf00      	nop

00083638 <__libc_init_array>:
   83638:	b570      	push	{r4, r5, r6, lr}
   8363a:	4e0f      	ldr	r6, [pc, #60]	; (83678 <__libc_init_array+0x40>)
   8363c:	4d0f      	ldr	r5, [pc, #60]	; (8367c <__libc_init_array+0x44>)
   8363e:	1b76      	subs	r6, r6, r5
   83640:	10b6      	asrs	r6, r6, #2
   83642:	bf18      	it	ne
   83644:	2400      	movne	r4, #0
   83646:	d005      	beq.n	83654 <__libc_init_array+0x1c>
   83648:	3401      	adds	r4, #1
   8364a:	f855 3b04 	ldr.w	r3, [r5], #4
   8364e:	4798      	blx	r3
   83650:	42a6      	cmp	r6, r4
   83652:	d1f9      	bne.n	83648 <__libc_init_array+0x10>
   83654:	4e0a      	ldr	r6, [pc, #40]	; (83680 <__libc_init_array+0x48>)
   83656:	4d0b      	ldr	r5, [pc, #44]	; (83684 <__libc_init_array+0x4c>)
   83658:	f000 fcde 	bl	84018 <_init>
   8365c:	1b76      	subs	r6, r6, r5
   8365e:	10b6      	asrs	r6, r6, #2
   83660:	bf18      	it	ne
   83662:	2400      	movne	r4, #0
   83664:	d006      	beq.n	83674 <__libc_init_array+0x3c>
   83666:	3401      	adds	r4, #1
   83668:	f855 3b04 	ldr.w	r3, [r5], #4
   8366c:	4798      	blx	r3
   8366e:	42a6      	cmp	r6, r4
   83670:	d1f9      	bne.n	83666 <__libc_init_array+0x2e>
   83672:	bd70      	pop	{r4, r5, r6, pc}
   83674:	bd70      	pop	{r4, r5, r6, pc}
   83676:	bf00      	nop
   83678:	00084024 	.word	0x00084024
   8367c:	00084024 	.word	0x00084024
   83680:	0008402c 	.word	0x0008402c
   83684:	00084024 	.word	0x00084024

00083688 <malloc>:
   83688:	4b02      	ldr	r3, [pc, #8]	; (83694 <malloc+0xc>)
   8368a:	4601      	mov	r1, r0
   8368c:	6818      	ldr	r0, [r3, #0]
   8368e:	f000 b803 	b.w	83698 <_malloc_r>
   83692:	bf00      	nop
   83694:	20070130 	.word	0x20070130

00083698 <_malloc_r>:
   83698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8369c:	f101 060b 	add.w	r6, r1, #11
   836a0:	2e16      	cmp	r6, #22
   836a2:	b083      	sub	sp, #12
   836a4:	4605      	mov	r5, r0
   836a6:	f240 809e 	bls.w	837e6 <_malloc_r+0x14e>
   836aa:	f036 0607 	bics.w	r6, r6, #7
   836ae:	f100 80bd 	bmi.w	8382c <_malloc_r+0x194>
   836b2:	42b1      	cmp	r1, r6
   836b4:	f200 80ba 	bhi.w	8382c <_malloc_r+0x194>
   836b8:	f000 fa90 	bl	83bdc <__malloc_lock>
   836bc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   836c0:	f0c0 8285 	bcc.w	83bce <_malloc_r+0x536>
   836c4:	0a73      	lsrs	r3, r6, #9
   836c6:	f000 80b8 	beq.w	8383a <_malloc_r+0x1a2>
   836ca:	2b04      	cmp	r3, #4
   836cc:	f200 816c 	bhi.w	839a8 <_malloc_r+0x310>
   836d0:	09b3      	lsrs	r3, r6, #6
   836d2:	f103 0039 	add.w	r0, r3, #57	; 0x39
   836d6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   836da:	00c1      	lsls	r1, r0, #3
   836dc:	4fb8      	ldr	r7, [pc, #736]	; (839c0 <_malloc_r+0x328>)
   836de:	4439      	add	r1, r7
   836e0:	684c      	ldr	r4, [r1, #4]
   836e2:	3908      	subs	r1, #8
   836e4:	42a1      	cmp	r1, r4
   836e6:	d106      	bne.n	836f6 <_malloc_r+0x5e>
   836e8:	e00c      	b.n	83704 <_malloc_r+0x6c>
   836ea:	2a00      	cmp	r2, #0
   836ec:	f280 80ab 	bge.w	83846 <_malloc_r+0x1ae>
   836f0:	68e4      	ldr	r4, [r4, #12]
   836f2:	42a1      	cmp	r1, r4
   836f4:	d006      	beq.n	83704 <_malloc_r+0x6c>
   836f6:	6863      	ldr	r3, [r4, #4]
   836f8:	f023 0303 	bic.w	r3, r3, #3
   836fc:	1b9a      	subs	r2, r3, r6
   836fe:	2a0f      	cmp	r2, #15
   83700:	ddf3      	ble.n	836ea <_malloc_r+0x52>
   83702:	4670      	mov	r0, lr
   83704:	693c      	ldr	r4, [r7, #16]
   83706:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 839d4 <_malloc_r+0x33c>
   8370a:	4574      	cmp	r4, lr
   8370c:	f000 819e 	beq.w	83a4c <_malloc_r+0x3b4>
   83710:	6863      	ldr	r3, [r4, #4]
   83712:	f023 0303 	bic.w	r3, r3, #3
   83716:	1b9a      	subs	r2, r3, r6
   83718:	2a0f      	cmp	r2, #15
   8371a:	f300 8183 	bgt.w	83a24 <_malloc_r+0x38c>
   8371e:	2a00      	cmp	r2, #0
   83720:	f8c7 e014 	str.w	lr, [r7, #20]
   83724:	f8c7 e010 	str.w	lr, [r7, #16]
   83728:	f280 8091 	bge.w	8384e <_malloc_r+0x1b6>
   8372c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83730:	f080 8154 	bcs.w	839dc <_malloc_r+0x344>
   83734:	2201      	movs	r2, #1
   83736:	08db      	lsrs	r3, r3, #3
   83738:	6879      	ldr	r1, [r7, #4]
   8373a:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   8373e:	4413      	add	r3, r2
   83740:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83744:	fa02 f20c 	lsl.w	r2, r2, ip
   83748:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   8374c:	430a      	orrs	r2, r1
   8374e:	f1ac 0108 	sub.w	r1, ip, #8
   83752:	60e1      	str	r1, [r4, #12]
   83754:	f8c4 8008 	str.w	r8, [r4, #8]
   83758:	607a      	str	r2, [r7, #4]
   8375a:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   8375e:	f8c8 400c 	str.w	r4, [r8, #12]
   83762:	2401      	movs	r4, #1
   83764:	1083      	asrs	r3, r0, #2
   83766:	409c      	lsls	r4, r3
   83768:	4294      	cmp	r4, r2
   8376a:	d87d      	bhi.n	83868 <_malloc_r+0x1d0>
   8376c:	4214      	tst	r4, r2
   8376e:	d106      	bne.n	8377e <_malloc_r+0xe6>
   83770:	f020 0003 	bic.w	r0, r0, #3
   83774:	0064      	lsls	r4, r4, #1
   83776:	4214      	tst	r4, r2
   83778:	f100 0004 	add.w	r0, r0, #4
   8377c:	d0fa      	beq.n	83774 <_malloc_r+0xdc>
   8377e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83782:	46cc      	mov	ip, r9
   83784:	4680      	mov	r8, r0
   83786:	f8dc 300c 	ldr.w	r3, [ip, #12]
   8378a:	459c      	cmp	ip, r3
   8378c:	d107      	bne.n	8379e <_malloc_r+0x106>
   8378e:	e15f      	b.n	83a50 <_malloc_r+0x3b8>
   83790:	2a00      	cmp	r2, #0
   83792:	f280 816d 	bge.w	83a70 <_malloc_r+0x3d8>
   83796:	68db      	ldr	r3, [r3, #12]
   83798:	459c      	cmp	ip, r3
   8379a:	f000 8159 	beq.w	83a50 <_malloc_r+0x3b8>
   8379e:	6859      	ldr	r1, [r3, #4]
   837a0:	f021 0103 	bic.w	r1, r1, #3
   837a4:	1b8a      	subs	r2, r1, r6
   837a6:	2a0f      	cmp	r2, #15
   837a8:	ddf2      	ble.n	83790 <_malloc_r+0xf8>
   837aa:	68dc      	ldr	r4, [r3, #12]
   837ac:	f8d3 c008 	ldr.w	ip, [r3, #8]
   837b0:	f046 0801 	orr.w	r8, r6, #1
   837b4:	4628      	mov	r0, r5
   837b6:	441e      	add	r6, r3
   837b8:	f042 0501 	orr.w	r5, r2, #1
   837bc:	f8c3 8004 	str.w	r8, [r3, #4]
   837c0:	f8cc 400c 	str.w	r4, [ip, #12]
   837c4:	f8c4 c008 	str.w	ip, [r4, #8]
   837c8:	617e      	str	r6, [r7, #20]
   837ca:	613e      	str	r6, [r7, #16]
   837cc:	f8c6 e00c 	str.w	lr, [r6, #12]
   837d0:	f8c6 e008 	str.w	lr, [r6, #8]
   837d4:	6075      	str	r5, [r6, #4]
   837d6:	505a      	str	r2, [r3, r1]
   837d8:	9300      	str	r3, [sp, #0]
   837da:	f000 fa01 	bl	83be0 <__malloc_unlock>
   837de:	9b00      	ldr	r3, [sp, #0]
   837e0:	f103 0408 	add.w	r4, r3, #8
   837e4:	e01e      	b.n	83824 <_malloc_r+0x18c>
   837e6:	2910      	cmp	r1, #16
   837e8:	d820      	bhi.n	8382c <_malloc_r+0x194>
   837ea:	f000 f9f7 	bl	83bdc <__malloc_lock>
   837ee:	2610      	movs	r6, #16
   837f0:	2318      	movs	r3, #24
   837f2:	2002      	movs	r0, #2
   837f4:	4f72      	ldr	r7, [pc, #456]	; (839c0 <_malloc_r+0x328>)
   837f6:	443b      	add	r3, r7
   837f8:	685c      	ldr	r4, [r3, #4]
   837fa:	f1a3 0208 	sub.w	r2, r3, #8
   837fe:	4294      	cmp	r4, r2
   83800:	f000 812f 	beq.w	83a62 <_malloc_r+0x3ca>
   83804:	6863      	ldr	r3, [r4, #4]
   83806:	68e1      	ldr	r1, [r4, #12]
   83808:	f023 0303 	bic.w	r3, r3, #3
   8380c:	4423      	add	r3, r4
   8380e:	685a      	ldr	r2, [r3, #4]
   83810:	68a6      	ldr	r6, [r4, #8]
   83812:	f042 0201 	orr.w	r2, r2, #1
   83816:	60f1      	str	r1, [r6, #12]
   83818:	4628      	mov	r0, r5
   8381a:	608e      	str	r6, [r1, #8]
   8381c:	605a      	str	r2, [r3, #4]
   8381e:	f000 f9df 	bl	83be0 <__malloc_unlock>
   83822:	3408      	adds	r4, #8
   83824:	4620      	mov	r0, r4
   83826:	b003      	add	sp, #12
   83828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8382c:	2400      	movs	r4, #0
   8382e:	230c      	movs	r3, #12
   83830:	4620      	mov	r0, r4
   83832:	602b      	str	r3, [r5, #0]
   83834:	b003      	add	sp, #12
   83836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8383a:	2040      	movs	r0, #64	; 0x40
   8383c:	f44f 7100 	mov.w	r1, #512	; 0x200
   83840:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83844:	e74a      	b.n	836dc <_malloc_r+0x44>
   83846:	4423      	add	r3, r4
   83848:	685a      	ldr	r2, [r3, #4]
   8384a:	68e1      	ldr	r1, [r4, #12]
   8384c:	e7e0      	b.n	83810 <_malloc_r+0x178>
   8384e:	4423      	add	r3, r4
   83850:	685a      	ldr	r2, [r3, #4]
   83852:	4628      	mov	r0, r5
   83854:	f042 0201 	orr.w	r2, r2, #1
   83858:	605a      	str	r2, [r3, #4]
   8385a:	3408      	adds	r4, #8
   8385c:	f000 f9c0 	bl	83be0 <__malloc_unlock>
   83860:	4620      	mov	r0, r4
   83862:	b003      	add	sp, #12
   83864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83868:	68bc      	ldr	r4, [r7, #8]
   8386a:	6863      	ldr	r3, [r4, #4]
   8386c:	f023 0803 	bic.w	r8, r3, #3
   83870:	45b0      	cmp	r8, r6
   83872:	d304      	bcc.n	8387e <_malloc_r+0x1e6>
   83874:	eba8 0306 	sub.w	r3, r8, r6
   83878:	2b0f      	cmp	r3, #15
   8387a:	f300 8085 	bgt.w	83988 <_malloc_r+0x2f0>
   8387e:	f8df 9158 	ldr.w	r9, [pc, #344]	; 839d8 <_malloc_r+0x340>
   83882:	4b50      	ldr	r3, [pc, #320]	; (839c4 <_malloc_r+0x32c>)
   83884:	f8d9 2000 	ldr.w	r2, [r9]
   83888:	681b      	ldr	r3, [r3, #0]
   8388a:	3201      	adds	r2, #1
   8388c:	4433      	add	r3, r6
   8388e:	eb04 0a08 	add.w	sl, r4, r8
   83892:	f000 8154 	beq.w	83b3e <_malloc_r+0x4a6>
   83896:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   8389a:	330f      	adds	r3, #15
   8389c:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   838a0:	f02b 0b0f 	bic.w	fp, fp, #15
   838a4:	4659      	mov	r1, fp
   838a6:	4628      	mov	r0, r5
   838a8:	f000 f99c 	bl	83be4 <_sbrk_r>
   838ac:	1c41      	adds	r1, r0, #1
   838ae:	4602      	mov	r2, r0
   838b0:	f000 80fb 	beq.w	83aaa <_malloc_r+0x412>
   838b4:	4582      	cmp	sl, r0
   838b6:	f200 80f6 	bhi.w	83aa6 <_malloc_r+0x40e>
   838ba:	4b43      	ldr	r3, [pc, #268]	; (839c8 <_malloc_r+0x330>)
   838bc:	6819      	ldr	r1, [r3, #0]
   838be:	4459      	add	r1, fp
   838c0:	6019      	str	r1, [r3, #0]
   838c2:	f000 814c 	beq.w	83b5e <_malloc_r+0x4c6>
   838c6:	f8d9 0000 	ldr.w	r0, [r9]
   838ca:	3001      	adds	r0, #1
   838cc:	bf1b      	ittet	ne
   838ce:	eba2 0a0a 	subne.w	sl, r2, sl
   838d2:	4451      	addne	r1, sl
   838d4:	f8c9 2000 	streq.w	r2, [r9]
   838d8:	6019      	strne	r1, [r3, #0]
   838da:	f012 0107 	ands.w	r1, r2, #7
   838de:	f000 8114 	beq.w	83b0a <_malloc_r+0x472>
   838e2:	f1c1 0008 	rsb	r0, r1, #8
   838e6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   838ea:	4402      	add	r2, r0
   838ec:	3108      	adds	r1, #8
   838ee:	eb02 090b 	add.w	r9, r2, fp
   838f2:	f3c9 090b 	ubfx	r9, r9, #0, #12
   838f6:	eba1 0909 	sub.w	r9, r1, r9
   838fa:	4649      	mov	r1, r9
   838fc:	4628      	mov	r0, r5
   838fe:	9301      	str	r3, [sp, #4]
   83900:	9200      	str	r2, [sp, #0]
   83902:	f000 f96f 	bl	83be4 <_sbrk_r>
   83906:	1c43      	adds	r3, r0, #1
   83908:	e89d 000c 	ldmia.w	sp, {r2, r3}
   8390c:	f000 8142 	beq.w	83b94 <_malloc_r+0x4fc>
   83910:	1a80      	subs	r0, r0, r2
   83912:	4448      	add	r0, r9
   83914:	f040 0001 	orr.w	r0, r0, #1
   83918:	6819      	ldr	r1, [r3, #0]
   8391a:	42bc      	cmp	r4, r7
   8391c:	4449      	add	r1, r9
   8391e:	60ba      	str	r2, [r7, #8]
   83920:	6019      	str	r1, [r3, #0]
   83922:	6050      	str	r0, [r2, #4]
   83924:	d017      	beq.n	83956 <_malloc_r+0x2be>
   83926:	f1b8 0f0f 	cmp.w	r8, #15
   8392a:	f240 80fa 	bls.w	83b22 <_malloc_r+0x48a>
   8392e:	f04f 0c05 	mov.w	ip, #5
   83932:	6862      	ldr	r2, [r4, #4]
   83934:	f1a8 000c 	sub.w	r0, r8, #12
   83938:	f020 0007 	bic.w	r0, r0, #7
   8393c:	f002 0201 	and.w	r2, r2, #1
   83940:	eb04 0e00 	add.w	lr, r4, r0
   83944:	4302      	orrs	r2, r0
   83946:	280f      	cmp	r0, #15
   83948:	6062      	str	r2, [r4, #4]
   8394a:	f8ce c004 	str.w	ip, [lr, #4]
   8394e:	f8ce c008 	str.w	ip, [lr, #8]
   83952:	f200 8116 	bhi.w	83b82 <_malloc_r+0x4ea>
   83956:	4b1d      	ldr	r3, [pc, #116]	; (839cc <_malloc_r+0x334>)
   83958:	68bc      	ldr	r4, [r7, #8]
   8395a:	681a      	ldr	r2, [r3, #0]
   8395c:	4291      	cmp	r1, r2
   8395e:	bf88      	it	hi
   83960:	6019      	strhi	r1, [r3, #0]
   83962:	4b1b      	ldr	r3, [pc, #108]	; (839d0 <_malloc_r+0x338>)
   83964:	681a      	ldr	r2, [r3, #0]
   83966:	4291      	cmp	r1, r2
   83968:	6862      	ldr	r2, [r4, #4]
   8396a:	bf88      	it	hi
   8396c:	6019      	strhi	r1, [r3, #0]
   8396e:	f022 0203 	bic.w	r2, r2, #3
   83972:	4296      	cmp	r6, r2
   83974:	eba2 0306 	sub.w	r3, r2, r6
   83978:	d801      	bhi.n	8397e <_malloc_r+0x2e6>
   8397a:	2b0f      	cmp	r3, #15
   8397c:	dc04      	bgt.n	83988 <_malloc_r+0x2f0>
   8397e:	4628      	mov	r0, r5
   83980:	f000 f92e 	bl	83be0 <__malloc_unlock>
   83984:	2400      	movs	r4, #0
   83986:	e74d      	b.n	83824 <_malloc_r+0x18c>
   83988:	f046 0201 	orr.w	r2, r6, #1
   8398c:	f043 0301 	orr.w	r3, r3, #1
   83990:	4426      	add	r6, r4
   83992:	6062      	str	r2, [r4, #4]
   83994:	4628      	mov	r0, r5
   83996:	60be      	str	r6, [r7, #8]
   83998:	3408      	adds	r4, #8
   8399a:	6073      	str	r3, [r6, #4]
   8399c:	f000 f920 	bl	83be0 <__malloc_unlock>
   839a0:	4620      	mov	r0, r4
   839a2:	b003      	add	sp, #12
   839a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   839a8:	2b14      	cmp	r3, #20
   839aa:	d970      	bls.n	83a8e <_malloc_r+0x3f6>
   839ac:	2b54      	cmp	r3, #84	; 0x54
   839ae:	f200 80a2 	bhi.w	83af6 <_malloc_r+0x45e>
   839b2:	0b33      	lsrs	r3, r6, #12
   839b4:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   839b8:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   839bc:	00c1      	lsls	r1, r0, #3
   839be:	e68d      	b.n	836dc <_malloc_r+0x44>
   839c0:	20070560 	.word	0x20070560
   839c4:	200709c0 	.word	0x200709c0
   839c8:	20070990 	.word	0x20070990
   839cc:	200709b8 	.word	0x200709b8
   839d0:	200709bc 	.word	0x200709bc
   839d4:	20070568 	.word	0x20070568
   839d8:	20070968 	.word	0x20070968
   839dc:	0a5a      	lsrs	r2, r3, #9
   839de:	2a04      	cmp	r2, #4
   839e0:	d95b      	bls.n	83a9a <_malloc_r+0x402>
   839e2:	2a14      	cmp	r2, #20
   839e4:	f200 80ae 	bhi.w	83b44 <_malloc_r+0x4ac>
   839e8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   839ec:	00c9      	lsls	r1, r1, #3
   839ee:	325b      	adds	r2, #91	; 0x5b
   839f0:	eb07 0c01 	add.w	ip, r7, r1
   839f4:	5879      	ldr	r1, [r7, r1]
   839f6:	f1ac 0c08 	sub.w	ip, ip, #8
   839fa:	458c      	cmp	ip, r1
   839fc:	f000 8088 	beq.w	83b10 <_malloc_r+0x478>
   83a00:	684a      	ldr	r2, [r1, #4]
   83a02:	f022 0203 	bic.w	r2, r2, #3
   83a06:	4293      	cmp	r3, r2
   83a08:	d273      	bcs.n	83af2 <_malloc_r+0x45a>
   83a0a:	6889      	ldr	r1, [r1, #8]
   83a0c:	458c      	cmp	ip, r1
   83a0e:	d1f7      	bne.n	83a00 <_malloc_r+0x368>
   83a10:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83a14:	687a      	ldr	r2, [r7, #4]
   83a16:	60e3      	str	r3, [r4, #12]
   83a18:	f8c4 c008 	str.w	ip, [r4, #8]
   83a1c:	609c      	str	r4, [r3, #8]
   83a1e:	f8cc 400c 	str.w	r4, [ip, #12]
   83a22:	e69e      	b.n	83762 <_malloc_r+0xca>
   83a24:	f046 0c01 	orr.w	ip, r6, #1
   83a28:	f042 0101 	orr.w	r1, r2, #1
   83a2c:	4426      	add	r6, r4
   83a2e:	f8c4 c004 	str.w	ip, [r4, #4]
   83a32:	4628      	mov	r0, r5
   83a34:	617e      	str	r6, [r7, #20]
   83a36:	613e      	str	r6, [r7, #16]
   83a38:	f8c6 e00c 	str.w	lr, [r6, #12]
   83a3c:	f8c6 e008 	str.w	lr, [r6, #8]
   83a40:	6071      	str	r1, [r6, #4]
   83a42:	50e2      	str	r2, [r4, r3]
   83a44:	f000 f8cc 	bl	83be0 <__malloc_unlock>
   83a48:	3408      	adds	r4, #8
   83a4a:	e6eb      	b.n	83824 <_malloc_r+0x18c>
   83a4c:	687a      	ldr	r2, [r7, #4]
   83a4e:	e688      	b.n	83762 <_malloc_r+0xca>
   83a50:	f108 0801 	add.w	r8, r8, #1
   83a54:	f018 0f03 	tst.w	r8, #3
   83a58:	f10c 0c08 	add.w	ip, ip, #8
   83a5c:	f47f ae93 	bne.w	83786 <_malloc_r+0xee>
   83a60:	e02d      	b.n	83abe <_malloc_r+0x426>
   83a62:	68dc      	ldr	r4, [r3, #12]
   83a64:	42a3      	cmp	r3, r4
   83a66:	bf08      	it	eq
   83a68:	3002      	addeq	r0, #2
   83a6a:	f43f ae4b 	beq.w	83704 <_malloc_r+0x6c>
   83a6e:	e6c9      	b.n	83804 <_malloc_r+0x16c>
   83a70:	461c      	mov	r4, r3
   83a72:	4419      	add	r1, r3
   83a74:	684a      	ldr	r2, [r1, #4]
   83a76:	68db      	ldr	r3, [r3, #12]
   83a78:	f854 6f08 	ldr.w	r6, [r4, #8]!
   83a7c:	f042 0201 	orr.w	r2, r2, #1
   83a80:	604a      	str	r2, [r1, #4]
   83a82:	4628      	mov	r0, r5
   83a84:	60f3      	str	r3, [r6, #12]
   83a86:	609e      	str	r6, [r3, #8]
   83a88:	f000 f8aa 	bl	83be0 <__malloc_unlock>
   83a8c:	e6ca      	b.n	83824 <_malloc_r+0x18c>
   83a8e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   83a92:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   83a96:	00c1      	lsls	r1, r0, #3
   83a98:	e620      	b.n	836dc <_malloc_r+0x44>
   83a9a:	099a      	lsrs	r2, r3, #6
   83a9c:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83aa0:	00c9      	lsls	r1, r1, #3
   83aa2:	3238      	adds	r2, #56	; 0x38
   83aa4:	e7a4      	b.n	839f0 <_malloc_r+0x358>
   83aa6:	42bc      	cmp	r4, r7
   83aa8:	d054      	beq.n	83b54 <_malloc_r+0x4bc>
   83aaa:	68bc      	ldr	r4, [r7, #8]
   83aac:	6862      	ldr	r2, [r4, #4]
   83aae:	f022 0203 	bic.w	r2, r2, #3
   83ab2:	e75e      	b.n	83972 <_malloc_r+0x2da>
   83ab4:	f859 3908 	ldr.w	r3, [r9], #-8
   83ab8:	4599      	cmp	r9, r3
   83aba:	f040 8086 	bne.w	83bca <_malloc_r+0x532>
   83abe:	f010 0f03 	tst.w	r0, #3
   83ac2:	f100 30ff 	add.w	r0, r0, #4294967295
   83ac6:	d1f5      	bne.n	83ab4 <_malloc_r+0x41c>
   83ac8:	687b      	ldr	r3, [r7, #4]
   83aca:	ea23 0304 	bic.w	r3, r3, r4
   83ace:	607b      	str	r3, [r7, #4]
   83ad0:	0064      	lsls	r4, r4, #1
   83ad2:	429c      	cmp	r4, r3
   83ad4:	f63f aec8 	bhi.w	83868 <_malloc_r+0x1d0>
   83ad8:	2c00      	cmp	r4, #0
   83ada:	f43f aec5 	beq.w	83868 <_malloc_r+0x1d0>
   83ade:	421c      	tst	r4, r3
   83ae0:	4640      	mov	r0, r8
   83ae2:	f47f ae4c 	bne.w	8377e <_malloc_r+0xe6>
   83ae6:	0064      	lsls	r4, r4, #1
   83ae8:	421c      	tst	r4, r3
   83aea:	f100 0004 	add.w	r0, r0, #4
   83aee:	d0fa      	beq.n	83ae6 <_malloc_r+0x44e>
   83af0:	e645      	b.n	8377e <_malloc_r+0xe6>
   83af2:	468c      	mov	ip, r1
   83af4:	e78c      	b.n	83a10 <_malloc_r+0x378>
   83af6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83afa:	d815      	bhi.n	83b28 <_malloc_r+0x490>
   83afc:	0bf3      	lsrs	r3, r6, #15
   83afe:	f103 0078 	add.w	r0, r3, #120	; 0x78
   83b02:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   83b06:	00c1      	lsls	r1, r0, #3
   83b08:	e5e8      	b.n	836dc <_malloc_r+0x44>
   83b0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   83b0e:	e6ee      	b.n	838ee <_malloc_r+0x256>
   83b10:	2101      	movs	r1, #1
   83b12:	687b      	ldr	r3, [r7, #4]
   83b14:	1092      	asrs	r2, r2, #2
   83b16:	fa01 f202 	lsl.w	r2, r1, r2
   83b1a:	431a      	orrs	r2, r3
   83b1c:	607a      	str	r2, [r7, #4]
   83b1e:	4663      	mov	r3, ip
   83b20:	e779      	b.n	83a16 <_malloc_r+0x37e>
   83b22:	2301      	movs	r3, #1
   83b24:	6053      	str	r3, [r2, #4]
   83b26:	e72a      	b.n	8397e <_malloc_r+0x2e6>
   83b28:	f240 5254 	movw	r2, #1364	; 0x554
   83b2c:	4293      	cmp	r3, r2
   83b2e:	d822      	bhi.n	83b76 <_malloc_r+0x4de>
   83b30:	0cb3      	lsrs	r3, r6, #18
   83b32:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   83b36:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   83b3a:	00c1      	lsls	r1, r0, #3
   83b3c:	e5ce      	b.n	836dc <_malloc_r+0x44>
   83b3e:	f103 0b10 	add.w	fp, r3, #16
   83b42:	e6af      	b.n	838a4 <_malloc_r+0x20c>
   83b44:	2a54      	cmp	r2, #84	; 0x54
   83b46:	d829      	bhi.n	83b9c <_malloc_r+0x504>
   83b48:	0b1a      	lsrs	r2, r3, #12
   83b4a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   83b4e:	00c9      	lsls	r1, r1, #3
   83b50:	326e      	adds	r2, #110	; 0x6e
   83b52:	e74d      	b.n	839f0 <_malloc_r+0x358>
   83b54:	4b20      	ldr	r3, [pc, #128]	; (83bd8 <_malloc_r+0x540>)
   83b56:	6819      	ldr	r1, [r3, #0]
   83b58:	4459      	add	r1, fp
   83b5a:	6019      	str	r1, [r3, #0]
   83b5c:	e6b3      	b.n	838c6 <_malloc_r+0x22e>
   83b5e:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83b62:	2800      	cmp	r0, #0
   83b64:	f47f aeaf 	bne.w	838c6 <_malloc_r+0x22e>
   83b68:	eb08 030b 	add.w	r3, r8, fp
   83b6c:	68ba      	ldr	r2, [r7, #8]
   83b6e:	f043 0301 	orr.w	r3, r3, #1
   83b72:	6053      	str	r3, [r2, #4]
   83b74:	e6ef      	b.n	83956 <_malloc_r+0x2be>
   83b76:	207f      	movs	r0, #127	; 0x7f
   83b78:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83b7c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83b80:	e5ac      	b.n	836dc <_malloc_r+0x44>
   83b82:	f104 0108 	add.w	r1, r4, #8
   83b86:	4628      	mov	r0, r5
   83b88:	9300      	str	r3, [sp, #0]
   83b8a:	f000 f8b7 	bl	83cfc <_free_r>
   83b8e:	9b00      	ldr	r3, [sp, #0]
   83b90:	6819      	ldr	r1, [r3, #0]
   83b92:	e6e0      	b.n	83956 <_malloc_r+0x2be>
   83b94:	2001      	movs	r0, #1
   83b96:	f04f 0900 	mov.w	r9, #0
   83b9a:	e6bd      	b.n	83918 <_malloc_r+0x280>
   83b9c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83ba0:	d805      	bhi.n	83bae <_malloc_r+0x516>
   83ba2:	0bda      	lsrs	r2, r3, #15
   83ba4:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83ba8:	00c9      	lsls	r1, r1, #3
   83baa:	3277      	adds	r2, #119	; 0x77
   83bac:	e720      	b.n	839f0 <_malloc_r+0x358>
   83bae:	f240 5154 	movw	r1, #1364	; 0x554
   83bb2:	428a      	cmp	r2, r1
   83bb4:	d805      	bhi.n	83bc2 <_malloc_r+0x52a>
   83bb6:	0c9a      	lsrs	r2, r3, #18
   83bb8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   83bbc:	00c9      	lsls	r1, r1, #3
   83bbe:	327c      	adds	r2, #124	; 0x7c
   83bc0:	e716      	b.n	839f0 <_malloc_r+0x358>
   83bc2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83bc6:	227e      	movs	r2, #126	; 0x7e
   83bc8:	e712      	b.n	839f0 <_malloc_r+0x358>
   83bca:	687b      	ldr	r3, [r7, #4]
   83bcc:	e780      	b.n	83ad0 <_malloc_r+0x438>
   83bce:	08f0      	lsrs	r0, r6, #3
   83bd0:	f106 0308 	add.w	r3, r6, #8
   83bd4:	e60e      	b.n	837f4 <_malloc_r+0x15c>
   83bd6:	bf00      	nop
   83bd8:	20070990 	.word	0x20070990

00083bdc <__malloc_lock>:
   83bdc:	4770      	bx	lr
   83bde:	bf00      	nop

00083be0 <__malloc_unlock>:
   83be0:	4770      	bx	lr
   83be2:	bf00      	nop

00083be4 <_sbrk_r>:
   83be4:	b538      	push	{r3, r4, r5, lr}
   83be6:	2300      	movs	r3, #0
   83be8:	4c06      	ldr	r4, [pc, #24]	; (83c04 <_sbrk_r+0x20>)
   83bea:	4605      	mov	r5, r0
   83bec:	4608      	mov	r0, r1
   83bee:	6023      	str	r3, [r4, #0]
   83bf0:	f7fc ffd6 	bl	80ba0 <_sbrk>
   83bf4:	1c43      	adds	r3, r0, #1
   83bf6:	d000      	beq.n	83bfa <_sbrk_r+0x16>
   83bf8:	bd38      	pop	{r3, r4, r5, pc}
   83bfa:	6823      	ldr	r3, [r4, #0]
   83bfc:	2b00      	cmp	r3, #0
   83bfe:	d0fb      	beq.n	83bf8 <_sbrk_r+0x14>
   83c00:	602b      	str	r3, [r5, #0]
   83c02:	bd38      	pop	{r3, r4, r5, pc}
   83c04:	20072268 	.word	0x20072268

00083c08 <register_fini>:
   83c08:	4b02      	ldr	r3, [pc, #8]	; (83c14 <register_fini+0xc>)
   83c0a:	b113      	cbz	r3, 83c12 <register_fini+0xa>
   83c0c:	4802      	ldr	r0, [pc, #8]	; (83c18 <register_fini+0x10>)
   83c0e:	f000 b805 	b.w	83c1c <atexit>
   83c12:	4770      	bx	lr
   83c14:	00000000 	.word	0x00000000
   83c18:	00083c29 	.word	0x00083c29

00083c1c <atexit>:
   83c1c:	2300      	movs	r3, #0
   83c1e:	4601      	mov	r1, r0
   83c20:	461a      	mov	r2, r3
   83c22:	4618      	mov	r0, r3
   83c24:	f000 b950 	b.w	83ec8 <__register_exitproc>

00083c28 <__libc_fini_array>:
   83c28:	b538      	push	{r3, r4, r5, lr}
   83c2a:	4c0a      	ldr	r4, [pc, #40]	; (83c54 <__libc_fini_array+0x2c>)
   83c2c:	4d0a      	ldr	r5, [pc, #40]	; (83c58 <__libc_fini_array+0x30>)
   83c2e:	1b64      	subs	r4, r4, r5
   83c30:	10a4      	asrs	r4, r4, #2
   83c32:	d00a      	beq.n	83c4a <__libc_fini_array+0x22>
   83c34:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   83c38:	3b01      	subs	r3, #1
   83c3a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   83c3e:	3c01      	subs	r4, #1
   83c40:	f855 3904 	ldr.w	r3, [r5], #-4
   83c44:	4798      	blx	r3
   83c46:	2c00      	cmp	r4, #0
   83c48:	d1f9      	bne.n	83c3e <__libc_fini_array+0x16>
   83c4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83c4e:	f000 b9ed 	b.w	8402c <_fini>
   83c52:	bf00      	nop
   83c54:	0008403c 	.word	0x0008403c
   83c58:	00084038 	.word	0x00084038

00083c5c <_malloc_trim_r>:
   83c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83c5e:	460c      	mov	r4, r1
   83c60:	4f23      	ldr	r7, [pc, #140]	; (83cf0 <_malloc_trim_r+0x94>)
   83c62:	4606      	mov	r6, r0
   83c64:	f7ff ffba 	bl	83bdc <__malloc_lock>
   83c68:	68bb      	ldr	r3, [r7, #8]
   83c6a:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   83c6e:	685d      	ldr	r5, [r3, #4]
   83c70:	310f      	adds	r1, #15
   83c72:	f025 0503 	bic.w	r5, r5, #3
   83c76:	4429      	add	r1, r5
   83c78:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   83c7c:	f021 010f 	bic.w	r1, r1, #15
   83c80:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   83c84:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   83c88:	db07      	blt.n	83c9a <_malloc_trim_r+0x3e>
   83c8a:	2100      	movs	r1, #0
   83c8c:	4630      	mov	r0, r6
   83c8e:	f7ff ffa9 	bl	83be4 <_sbrk_r>
   83c92:	68bb      	ldr	r3, [r7, #8]
   83c94:	442b      	add	r3, r5
   83c96:	4298      	cmp	r0, r3
   83c98:	d004      	beq.n	83ca4 <_malloc_trim_r+0x48>
   83c9a:	4630      	mov	r0, r6
   83c9c:	f7ff ffa0 	bl	83be0 <__malloc_unlock>
   83ca0:	2000      	movs	r0, #0
   83ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83ca4:	4261      	negs	r1, r4
   83ca6:	4630      	mov	r0, r6
   83ca8:	f7ff ff9c 	bl	83be4 <_sbrk_r>
   83cac:	3001      	adds	r0, #1
   83cae:	d00d      	beq.n	83ccc <_malloc_trim_r+0x70>
   83cb0:	4b10      	ldr	r3, [pc, #64]	; (83cf4 <_malloc_trim_r+0x98>)
   83cb2:	68ba      	ldr	r2, [r7, #8]
   83cb4:	6819      	ldr	r1, [r3, #0]
   83cb6:	1b2d      	subs	r5, r5, r4
   83cb8:	f045 0501 	orr.w	r5, r5, #1
   83cbc:	4630      	mov	r0, r6
   83cbe:	1b09      	subs	r1, r1, r4
   83cc0:	6055      	str	r5, [r2, #4]
   83cc2:	6019      	str	r1, [r3, #0]
   83cc4:	f7ff ff8c 	bl	83be0 <__malloc_unlock>
   83cc8:	2001      	movs	r0, #1
   83cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83ccc:	2100      	movs	r1, #0
   83cce:	4630      	mov	r0, r6
   83cd0:	f7ff ff88 	bl	83be4 <_sbrk_r>
   83cd4:	68ba      	ldr	r2, [r7, #8]
   83cd6:	1a83      	subs	r3, r0, r2
   83cd8:	2b0f      	cmp	r3, #15
   83cda:	ddde      	ble.n	83c9a <_malloc_trim_r+0x3e>
   83cdc:	4c06      	ldr	r4, [pc, #24]	; (83cf8 <_malloc_trim_r+0x9c>)
   83cde:	4905      	ldr	r1, [pc, #20]	; (83cf4 <_malloc_trim_r+0x98>)
   83ce0:	6824      	ldr	r4, [r4, #0]
   83ce2:	f043 0301 	orr.w	r3, r3, #1
   83ce6:	1b00      	subs	r0, r0, r4
   83ce8:	6053      	str	r3, [r2, #4]
   83cea:	6008      	str	r0, [r1, #0]
   83cec:	e7d5      	b.n	83c9a <_malloc_trim_r+0x3e>
   83cee:	bf00      	nop
   83cf0:	20070560 	.word	0x20070560
   83cf4:	20070990 	.word	0x20070990
   83cf8:	20070968 	.word	0x20070968

00083cfc <_free_r>:
   83cfc:	2900      	cmp	r1, #0
   83cfe:	d044      	beq.n	83d8a <_free_r+0x8e>
   83d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83d04:	460d      	mov	r5, r1
   83d06:	4680      	mov	r8, r0
   83d08:	f7ff ff68 	bl	83bdc <__malloc_lock>
   83d0c:	f855 7c04 	ldr.w	r7, [r5, #-4]
   83d10:	4969      	ldr	r1, [pc, #420]	; (83eb8 <_free_r+0x1bc>)
   83d12:	f1a5 0408 	sub.w	r4, r5, #8
   83d16:	f027 0301 	bic.w	r3, r7, #1
   83d1a:	18e2      	adds	r2, r4, r3
   83d1c:	688e      	ldr	r6, [r1, #8]
   83d1e:	6850      	ldr	r0, [r2, #4]
   83d20:	42b2      	cmp	r2, r6
   83d22:	f020 0003 	bic.w	r0, r0, #3
   83d26:	d05e      	beq.n	83de6 <_free_r+0xea>
   83d28:	07fe      	lsls	r6, r7, #31
   83d2a:	6050      	str	r0, [r2, #4]
   83d2c:	d40b      	bmi.n	83d46 <_free_r+0x4a>
   83d2e:	f855 7c08 	ldr.w	r7, [r5, #-8]
   83d32:	f101 0e08 	add.w	lr, r1, #8
   83d36:	1be4      	subs	r4, r4, r7
   83d38:	68a5      	ldr	r5, [r4, #8]
   83d3a:	443b      	add	r3, r7
   83d3c:	4575      	cmp	r5, lr
   83d3e:	d06d      	beq.n	83e1c <_free_r+0x120>
   83d40:	68e7      	ldr	r7, [r4, #12]
   83d42:	60ef      	str	r7, [r5, #12]
   83d44:	60bd      	str	r5, [r7, #8]
   83d46:	1815      	adds	r5, r2, r0
   83d48:	686d      	ldr	r5, [r5, #4]
   83d4a:	07ed      	lsls	r5, r5, #31
   83d4c:	d53e      	bpl.n	83dcc <_free_r+0xd0>
   83d4e:	f043 0201 	orr.w	r2, r3, #1
   83d52:	6062      	str	r2, [r4, #4]
   83d54:	50e3      	str	r3, [r4, r3]
   83d56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83d5a:	d217      	bcs.n	83d8c <_free_r+0x90>
   83d5c:	2201      	movs	r2, #1
   83d5e:	08db      	lsrs	r3, r3, #3
   83d60:	1098      	asrs	r0, r3, #2
   83d62:	684d      	ldr	r5, [r1, #4]
   83d64:	4413      	add	r3, r2
   83d66:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   83d6a:	4082      	lsls	r2, r0
   83d6c:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   83d70:	432a      	orrs	r2, r5
   83d72:	3808      	subs	r0, #8
   83d74:	60e0      	str	r0, [r4, #12]
   83d76:	60a7      	str	r7, [r4, #8]
   83d78:	604a      	str	r2, [r1, #4]
   83d7a:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   83d7e:	60fc      	str	r4, [r7, #12]
   83d80:	4640      	mov	r0, r8
   83d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83d86:	f7ff bf2b 	b.w	83be0 <__malloc_unlock>
   83d8a:	4770      	bx	lr
   83d8c:	0a5a      	lsrs	r2, r3, #9
   83d8e:	2a04      	cmp	r2, #4
   83d90:	d852      	bhi.n	83e38 <_free_r+0x13c>
   83d92:	099a      	lsrs	r2, r3, #6
   83d94:	f102 0739 	add.w	r7, r2, #57	; 0x39
   83d98:	00ff      	lsls	r7, r7, #3
   83d9a:	f102 0538 	add.w	r5, r2, #56	; 0x38
   83d9e:	19c8      	adds	r0, r1, r7
   83da0:	59ca      	ldr	r2, [r1, r7]
   83da2:	3808      	subs	r0, #8
   83da4:	4290      	cmp	r0, r2
   83da6:	d04f      	beq.n	83e48 <_free_r+0x14c>
   83da8:	6851      	ldr	r1, [r2, #4]
   83daa:	f021 0103 	bic.w	r1, r1, #3
   83dae:	428b      	cmp	r3, r1
   83db0:	d232      	bcs.n	83e18 <_free_r+0x11c>
   83db2:	6892      	ldr	r2, [r2, #8]
   83db4:	4290      	cmp	r0, r2
   83db6:	d1f7      	bne.n	83da8 <_free_r+0xac>
   83db8:	68c3      	ldr	r3, [r0, #12]
   83dba:	60a0      	str	r0, [r4, #8]
   83dbc:	60e3      	str	r3, [r4, #12]
   83dbe:	609c      	str	r4, [r3, #8]
   83dc0:	60c4      	str	r4, [r0, #12]
   83dc2:	4640      	mov	r0, r8
   83dc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83dc8:	f7ff bf0a 	b.w	83be0 <__malloc_unlock>
   83dcc:	6895      	ldr	r5, [r2, #8]
   83dce:	4f3b      	ldr	r7, [pc, #236]	; (83ebc <_free_r+0x1c0>)
   83dd0:	4403      	add	r3, r0
   83dd2:	42bd      	cmp	r5, r7
   83dd4:	d040      	beq.n	83e58 <_free_r+0x15c>
   83dd6:	68d0      	ldr	r0, [r2, #12]
   83dd8:	f043 0201 	orr.w	r2, r3, #1
   83ddc:	60e8      	str	r0, [r5, #12]
   83dde:	6085      	str	r5, [r0, #8]
   83de0:	6062      	str	r2, [r4, #4]
   83de2:	50e3      	str	r3, [r4, r3]
   83de4:	e7b7      	b.n	83d56 <_free_r+0x5a>
   83de6:	07ff      	lsls	r7, r7, #31
   83de8:	4403      	add	r3, r0
   83dea:	d407      	bmi.n	83dfc <_free_r+0x100>
   83dec:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83df0:	1b64      	subs	r4, r4, r5
   83df2:	68e2      	ldr	r2, [r4, #12]
   83df4:	68a0      	ldr	r0, [r4, #8]
   83df6:	442b      	add	r3, r5
   83df8:	60c2      	str	r2, [r0, #12]
   83dfa:	6090      	str	r0, [r2, #8]
   83dfc:	4a30      	ldr	r2, [pc, #192]	; (83ec0 <_free_r+0x1c4>)
   83dfe:	f043 0001 	orr.w	r0, r3, #1
   83e02:	6812      	ldr	r2, [r2, #0]
   83e04:	6060      	str	r0, [r4, #4]
   83e06:	4293      	cmp	r3, r2
   83e08:	608c      	str	r4, [r1, #8]
   83e0a:	d3b9      	bcc.n	83d80 <_free_r+0x84>
   83e0c:	4b2d      	ldr	r3, [pc, #180]	; (83ec4 <_free_r+0x1c8>)
   83e0e:	4640      	mov	r0, r8
   83e10:	6819      	ldr	r1, [r3, #0]
   83e12:	f7ff ff23 	bl	83c5c <_malloc_trim_r>
   83e16:	e7b3      	b.n	83d80 <_free_r+0x84>
   83e18:	4610      	mov	r0, r2
   83e1a:	e7cd      	b.n	83db8 <_free_r+0xbc>
   83e1c:	1811      	adds	r1, r2, r0
   83e1e:	6849      	ldr	r1, [r1, #4]
   83e20:	07c9      	lsls	r1, r1, #31
   83e22:	d444      	bmi.n	83eae <_free_r+0x1b2>
   83e24:	6891      	ldr	r1, [r2, #8]
   83e26:	4403      	add	r3, r0
   83e28:	68d2      	ldr	r2, [r2, #12]
   83e2a:	f043 0001 	orr.w	r0, r3, #1
   83e2e:	60ca      	str	r2, [r1, #12]
   83e30:	6091      	str	r1, [r2, #8]
   83e32:	6060      	str	r0, [r4, #4]
   83e34:	50e3      	str	r3, [r4, r3]
   83e36:	e7a3      	b.n	83d80 <_free_r+0x84>
   83e38:	2a14      	cmp	r2, #20
   83e3a:	d816      	bhi.n	83e6a <_free_r+0x16e>
   83e3c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   83e40:	00ff      	lsls	r7, r7, #3
   83e42:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   83e46:	e7aa      	b.n	83d9e <_free_r+0xa2>
   83e48:	2301      	movs	r3, #1
   83e4a:	10aa      	asrs	r2, r5, #2
   83e4c:	684d      	ldr	r5, [r1, #4]
   83e4e:	4093      	lsls	r3, r2
   83e50:	432b      	orrs	r3, r5
   83e52:	604b      	str	r3, [r1, #4]
   83e54:	4603      	mov	r3, r0
   83e56:	e7b0      	b.n	83dba <_free_r+0xbe>
   83e58:	f043 0201 	orr.w	r2, r3, #1
   83e5c:	614c      	str	r4, [r1, #20]
   83e5e:	610c      	str	r4, [r1, #16]
   83e60:	60e5      	str	r5, [r4, #12]
   83e62:	60a5      	str	r5, [r4, #8]
   83e64:	6062      	str	r2, [r4, #4]
   83e66:	50e3      	str	r3, [r4, r3]
   83e68:	e78a      	b.n	83d80 <_free_r+0x84>
   83e6a:	2a54      	cmp	r2, #84	; 0x54
   83e6c:	d806      	bhi.n	83e7c <_free_r+0x180>
   83e6e:	0b1a      	lsrs	r2, r3, #12
   83e70:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   83e74:	00ff      	lsls	r7, r7, #3
   83e76:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   83e7a:	e790      	b.n	83d9e <_free_r+0xa2>
   83e7c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83e80:	d806      	bhi.n	83e90 <_free_r+0x194>
   83e82:	0bda      	lsrs	r2, r3, #15
   83e84:	f102 0778 	add.w	r7, r2, #120	; 0x78
   83e88:	00ff      	lsls	r7, r7, #3
   83e8a:	f102 0577 	add.w	r5, r2, #119	; 0x77
   83e8e:	e786      	b.n	83d9e <_free_r+0xa2>
   83e90:	f240 5054 	movw	r0, #1364	; 0x554
   83e94:	4282      	cmp	r2, r0
   83e96:	d806      	bhi.n	83ea6 <_free_r+0x1aa>
   83e98:	0c9a      	lsrs	r2, r3, #18
   83e9a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   83e9e:	00ff      	lsls	r7, r7, #3
   83ea0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   83ea4:	e77b      	b.n	83d9e <_free_r+0xa2>
   83ea6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   83eaa:	257e      	movs	r5, #126	; 0x7e
   83eac:	e777      	b.n	83d9e <_free_r+0xa2>
   83eae:	f043 0101 	orr.w	r1, r3, #1
   83eb2:	6061      	str	r1, [r4, #4]
   83eb4:	6013      	str	r3, [r2, #0]
   83eb6:	e763      	b.n	83d80 <_free_r+0x84>
   83eb8:	20070560 	.word	0x20070560
   83ebc:	20070568 	.word	0x20070568
   83ec0:	2007096c 	.word	0x2007096c
   83ec4:	200709c0 	.word	0x200709c0

00083ec8 <__register_exitproc>:
   83ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83ecc:	4c27      	ldr	r4, [pc, #156]	; (83f6c <__register_exitproc+0xa4>)
   83ece:	4607      	mov	r7, r0
   83ed0:	6826      	ldr	r6, [r4, #0]
   83ed2:	4688      	mov	r8, r1
   83ed4:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   83ed8:	4692      	mov	sl, r2
   83eda:	4699      	mov	r9, r3
   83edc:	2c00      	cmp	r4, #0
   83ede:	d03c      	beq.n	83f5a <__register_exitproc+0x92>
   83ee0:	6865      	ldr	r5, [r4, #4]
   83ee2:	2d1f      	cmp	r5, #31
   83ee4:	dc1a      	bgt.n	83f1c <__register_exitproc+0x54>
   83ee6:	f105 0e01 	add.w	lr, r5, #1
   83eea:	b17f      	cbz	r7, 83f0c <__register_exitproc+0x44>
   83eec:	2001      	movs	r0, #1
   83eee:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   83ef2:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   83ef6:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
   83efa:	fa00 f205 	lsl.w	r2, r0, r5
   83efe:	4311      	orrs	r1, r2
   83f00:	2f02      	cmp	r7, #2
   83f02:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
   83f06:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   83f0a:	d020      	beq.n	83f4e <__register_exitproc+0x86>
   83f0c:	3502      	adds	r5, #2
   83f0e:	f8c4 e004 	str.w	lr, [r4, #4]
   83f12:	2000      	movs	r0, #0
   83f14:	f844 8025 	str.w	r8, [r4, r5, lsl #2]
   83f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83f1c:	4b14      	ldr	r3, [pc, #80]	; (83f70 <__register_exitproc+0xa8>)
   83f1e:	b30b      	cbz	r3, 83f64 <__register_exitproc+0x9c>
   83f20:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83f24:	f7ff fbb0 	bl	83688 <malloc>
   83f28:	4604      	mov	r4, r0
   83f2a:	b1d8      	cbz	r0, 83f64 <__register_exitproc+0x9c>
   83f2c:	2000      	movs	r0, #0
   83f2e:	f8d6 3148 	ldr.w	r3, [r6, #328]	; 0x148
   83f32:	f04f 0e01 	mov.w	lr, #1
   83f36:	6060      	str	r0, [r4, #4]
   83f38:	6023      	str	r3, [r4, #0]
   83f3a:	4605      	mov	r5, r0
   83f3c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83f40:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   83f44:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   83f48:	2f00      	cmp	r7, #0
   83f4a:	d0df      	beq.n	83f0c <__register_exitproc+0x44>
   83f4c:	e7ce      	b.n	83eec <__register_exitproc+0x24>
   83f4e:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   83f52:	431a      	orrs	r2, r3
   83f54:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   83f58:	e7d8      	b.n	83f0c <__register_exitproc+0x44>
   83f5a:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   83f5e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83f62:	e7bd      	b.n	83ee0 <__register_exitproc+0x18>
   83f64:	f04f 30ff 	mov.w	r0, #4294967295
   83f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83f6c:	00084014 	.word	0x00084014
   83f70:	00083689 	.word	0x00083689
   83f74:	72727543 	.word	0x72727543
   83f78:	43746e65 	.word	0x43746e65
   83f7c:	6b6e6172 	.word	0x6b6e6172
   83f80:	746f6f54 	.word	0x746f6f54
   83f84:	00203a68 	.word	0x00203a68
   83f88:	46697754 	.word	0x46697754
   83f8c:	746c7561 	.word	0x746c7561
   83f90:	0000203a 	.word	0x0000203a
   83f94:	52504545 	.word	0x52504545
   83f98:	46204d4f 	.word	0x46204d4f
   83f9c:	746c7561 	.word	0x746c7561
   83fa0:	00000000 	.word	0x00000000
   83fa4:	00313030 	.word	0x00313030
   83fa8:	68745552 	.word	0x68745552
   83fac:	7373656c 	.word	0x7373656c
   83fb0:	2e315620 	.word	0x2e315620
   83fb4:	6f462030 	.word	0x6f462030
   83fb8:	6c756d72 	.word	0x6c756d72
   83fbc:	74532061 	.word	0x74532061
   83fc0:	6e656475 	.word	0x6e656475
   83fc4:	30322074 	.word	0x30322074
   83fc8:	00003731 	.word	0x00003731
   83fcc:	65657073 	.word	0x65657073
   83fd0:	6e697564 	.word	0x6e697564
   83fd4:	0000006f 	.word	0x0000006f
   83fd8:	4f525245 	.word	0x4f525245
   83fdc:	61632052 	.word	0x61632052
   83fe0:	7262696c 	.word	0x7262696c
   83fe4:	6f697461 	.word	0x6f697461
   83fe8:	6576206e 	.word	0x6576206e
   83fec:	726f7463 	.word	0x726f7463
   83ff0:	00000000 	.word	0x00000000
   83ff4:	07050604 	.word	0x07050604
   83ff8:	00050c00 	.word	0x00050c00
   83ffc:	74696e49 	.word	0x74696e49
   84000:	67656220 	.word	0x67656220
   84004:	00006e69 	.word	0x00006e69
   84008:	74696e49 	.word	0x74696e49
   8400c:	6e6f6420 	.word	0x6e6f6420
   84010:	00000065 	.word	0x00000065

00084014 <_global_impure_ptr>:
   84014:	20070138                                8.. 

00084018 <_init>:
   84018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8401a:	bf00      	nop
   8401c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8401e:	bc08      	pop	{r3}
   84020:	469e      	mov	lr, r3
   84022:	4770      	bx	lr

00084024 <__init_array_start>:
   84024:	00083c09 	.word	0x00083c09

00084028 <__frame_dummy_init_array_entry>:
   84028:	00080119                                ....

0008402c <_fini>:
   8402c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8402e:	bf00      	nop
   84030:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84032:	bc08      	pop	{r3}
   84034:	469e      	mov	lr, r3
   84036:	4770      	bx	lr

00084038 <__fini_array_start>:
   84038:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007012c 	.word	0x2007012c

200700a4 <system_init_flash>:
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <SystemCoreClock>:
2007012c:	003d0900                                ..=.

20070130 <_impure_ptr>:
20070130:	20070138 00000000                       8.. ....

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <__malloc_av_>:
	...
20070568:	20070560 20070560 20070568 20070568     `.. `.. h.. h.. 
20070578:	20070570 20070570 20070578 20070578     p.. p.. x.. x.. 
20070588:	20070580 20070580 20070588 20070588     ... ... ... ... 
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 

20070968 <__malloc_sbrk_base>:
20070968:	ffffffff                                ....

2007096c <__malloc_trim_threshold>:
2007096c:	00020000                                ....
