INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/impl/timing/xsim/pe_v2_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_temporal
INFO: [VRFC 10-311] analyzing module mac_temporal_0
INFO: [VRFC 10-311] analyzing module mac_temporal_1
INFO: [VRFC 10-311] analyzing module mac_temporal_10
INFO: [VRFC 10-311] analyzing module mac_temporal_11
INFO: [VRFC 10-311] analyzing module mac_temporal_12
INFO: [VRFC 10-311] analyzing module mac_temporal_13
INFO: [VRFC 10-311] analyzing module mac_temporal_14
INFO: [VRFC 10-311] analyzing module mac_temporal_2
INFO: [VRFC 10-311] analyzing module mac_temporal_3
INFO: [VRFC 10-311] analyzing module mac_temporal_4
INFO: [VRFC 10-311] analyzing module mac_temporal_5
INFO: [VRFC 10-311] analyzing module mac_temporal_6
INFO: [VRFC 10-311] analyzing module mac_temporal_7
INFO: [VRFC 10-311] analyzing module mac_temporal_8
INFO: [VRFC 10-311] analyzing module mac_temporal_9
INFO: [VRFC 10-311] analyzing module pe_v2
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_15
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_16
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_17
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_18
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_19
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_20
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_21
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_22
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_23
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_24
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_25
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_26
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_27
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_28
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_29
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/PE_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/noc_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_row_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_tb
WARNING: [VRFC 10-8497] literal value 'b00010001_00010001_00010001_00010001 truncated to fit in 16 bits [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/mac_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/pe_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_v2_tb
