Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:30:22 MDT 2014
| Date         : Thu May 24 23:30:45 2018
| Host         : DESKTOP-55DQDG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -file Single_CPU_timing_summary_routed.rpt -pb Single_CPU_timing_summary_routed.pb
| Design       : Single_CPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRELIMINARY 1.12 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 39 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: controlUnit/ALUOp_reg[0]/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: controlUnit/ALUOp_reg[1]/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: controlUnit/ALUOp_reg[2]/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: controlUnit/ALUSrcA_reg/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: controlUnit/ALUSrcB_reg/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controlUnit/ExtSel_reg/G (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controlUnit/PCSrc_reg[0]/G (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controlUnit/PCSrc_reg[1]/G (HIGH)

 There are 591 register/latch pins with no clock driven by root clock pin: eliminationBuffet/delay1_reg/C (HIGH)

 There are 591 register/latch pins with no clock driven by root clock pin: eliminationBuffet/delay2_reg/C (HIGH)

 There are 591 register/latch pins with no clock driven by root clock pin: eliminationBuffet/delay3_reg/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pc/pcNext_reg[1]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pc/pcNext_reg[2]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pc/pcNext_reg[3]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pc/pcNext_reg[4]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pc/pcNext_reg[5]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pc/pcNext_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_0_5/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_0_5/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_0_5/RAMB/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_0_5/RAMB_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_0_5/RAMC/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_0_5/RAMC_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_12_17/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_12_17/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_12_17/RAMB/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_12_17/RAMB_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_12_17/RAMC/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_12_17/RAMC_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_18_23/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_18_23/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_18_23/RAMB/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_18_23/RAMB_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_18_23/RAMC/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_18_23/RAMC_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_24_29/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_24_29/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_24_29/RAMB/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_24_29/RAMB_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_24_29/RAMC/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_24_29/RAMC_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_30_31/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_30_31/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_6_11/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_6_11/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_6_11/RAMB/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_6_11/RAMB_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_6_11/RAMC/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r1_0_31_6_11/RAMC_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_0_5/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_0_5/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_0_5/RAMB/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_0_5/RAMB_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_0_5/RAMC/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_0_5/RAMC_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_12_17/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_12_17/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_12_17/RAMB/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_12_17/RAMB_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_12_17/RAMC/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_12_17/RAMC_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_18_23/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_18_23/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_18_23/RAMB/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_18_23/RAMB_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_18_23/RAMC/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_18_23/RAMC_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_24_29/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_24_29/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_24_29/RAMB/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_24_29/RAMB_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_24_29/RAMC/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_24_29/RAMC_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_30_31/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_30_31/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_6_11/RAMA/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_6_11/RAMA_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_6_11/RAMB/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_6_11/RAMB_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_6_11/RAMC/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile/regFile_reg_r2_0_31_6_11/RAMC_D1/CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: regFile_reg_r1_0_31_0_5_i_125/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regFile_reg_r1_0_31_12_17_i_275/G (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1698 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


