Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package ieee.math_real
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package cordic_v6_0_20.cordic_v6_0_20_viv_comp
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package axi_utils_v2_0_7.global_util_pkg
Compiling package axi_utils_v2_0_7.axi_utils_comps
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_20.cordic_pack
Compiling package cordic_v6_0_20.cordic_hdl_comps
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_viv_comp
Compiling package xbip_addsub_v3_0_7.xbip_addsub_v3_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling architecture behavioral of entity xil_defaultlib.sipo_reg [\sipo_reg(out_taps=9,depth=9)(1,...]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(0,31)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,amultsel="AD")(...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_macro_simd_arch of entity xil_defaultlib.dsp_macro_simd [dsp_macro_simd_default]
Compiling architecture behavioral of entity xil_defaultlib.laplacian_core [laplacian_core_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_macro_add_22b_arch of entity xil_defaultlib.dsp_macro_add_22b [dsp_macro_add_22b_default]
Compiling architecture behavioral of entity xil_defaultlib.gradient_calc [gradient_calc_default]
Compiling architecture rtl of entity xil_defaultlib.dsp_mac [\dsp_mac(sizein=11,sizeout=48)\]
Compiling architecture rtl of entity xil_defaultlib.dsp_acum [\dsp_acum(sizein=11,sizeout=48)\]
Compiling architecture rtl of entity xil_defaultlib.dsp_msub [\dsp_msub(awidth=16,cwidth=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_20.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_20.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_20.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=2,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_20.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_20.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_20.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_20.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_20.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_20.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_20.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_20.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=3,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_20.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_20.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_20.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay_bit [\delay_bit(delay_len=0,family="k...]
Compiling architecture struct_all of entity cordic_v6_0_20.delay_bit [\delay_bit(delay_len=4,family="k...]
Compiling architecture synth of entity cordic_v6_0_20.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ki...]
Compiling architecture synth of entity cordic_v6_0_20.cordic_v6_0_20_synth [\cordic_v6_0_20_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_20.cordic_v6_0_20_viv [\cordic_v6_0_20_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_20.cordic_v6_0_20 [\cordic_v6_0_20(c_architecture=2...]
Compiling architecture sqrt_cordic_arch of entity xil_defaultlib.sqrt_cordic [sqrt_cordic_default]
Compiling architecture behavioral of entity xil_defaultlib.statistics_core [\statistics_core(g_variance_dept...]
Compiling architecture behavioral of entity xil_defaultlib.image_statistics_top [\image_statistics_top(num_sample...]
Compiling architecture behavioral of entity xil_defaultlib.tile_selection_logic [tile_selection_logic_default]
Compiling module xil_defaultlib.send_recieve_module
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=2,da...]
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_sync_stag...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_sync_stag...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_a...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_p...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_CONV_VER(...
Compiling module fifo_generator_v13_2_9.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.input_data_fifo
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAMB36E2(DOA_REG=0,DOB_REG=0,REA...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3(INIT=8'b11111110)
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT4(INIT=16'b1111111111111110)
Compiling module xil_defaultlib.input_pixel_hold_ram
Compiling architecture behavioral of entity xil_defaultlib.input_memory [\input_memory(din_width=16,dout_...]
Compiling architecture rtl of entity xil_defaultlib.dsp_mult [\dsp_mult(awidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=2)\]
Compiling architecture behavioral of entity xil_defaultlib.dsp_madd [\dsp_madd(awidth=8,cwidth=24)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dsp_madd [\dsp_madd(awidth=8,cwidth=25)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [data_delay_reg_default]
Compiling architecture rtl of entity xil_defaultlib.dsp_presub_mult [\dsp_presub_mult(awidth=9,bwidth...]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=4)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=13,d...]
Compiling architecture behavioral of entity xil_defaultlib.rgb_to_ycrcb [rgb_to_ycrcb_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_subsampler [pixel_subsampler_default]
Compiling architecture behavioral of entity xil_defaultlib.sipo_reg [\sipo_reg(1,10)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(data_width=1)\]
Compiling architecture behavioral of entity xil_defaultlib.zigzag_encoder [\zigzag_encoder(element_width=10...]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=6,da...]
Compiling architecture behavioral of entity xil_defaultlib.simd_4x12b_dsp [\simd_4x12b_dsp(1,3)\]
Compiling architecture behavioral of entity xil_defaultlib.simd_4x12b_dsp [\simd_4x12b_dsp(op="SUB")(1,3)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=2,da...]
Compiling architecture behavioral of entity xil_defaultlib.dct1d [dct1d_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_divider [pixel_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.transpose [\transpose(element_width=9)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=4,da...]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=4,da...]
Compiling architecture ram32m_v of entity unisim.RAM32M [\RAM32M(init_a="0000000100000001...]
Compiling architecture ram32m_v of entity unisim.RAM32M [\RAM32M(init_a="0000001100000011...]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=2,da...]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=1,da...]
Compiling architecture behavioral of entity xil_defaultlib.quantization_table [quantization_table_default]
Compiling architecture behavioral of entity xil_defaultlib.quantizer [quantizer_default]
Compiling architecture behavioral of entity xil_defaultlib.lossy_compressor [\lossy_compressor(output_width=1...]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=3)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=3,da...]
Compiling architecture behavioral of entity xil_defaultlib.zigzag_encoder [zigzag_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.quantizer [\quantizer(output_width=12)\]
Compiling architecture behavioral of entity xil_defaultlib.lossy_compressor [\lossy_compressor(en_subsample=f...]
Compiling architecture behavioral of entity xil_defaultlib.multi_ch_lossy_comp [\multi_ch_lossy_comp(en_zigzag=t...]
Compiling module unisims_ver.RAMB36E2(DOA_REG=0,DOB_REG=0,INI...
Compiling module unisims_ver.FDRE_default_1
Compiling module unisims_ver.SRL16E_default_1
Compiling module xil_defaultlib.output_buffer_ram
Compiling architecture behavioral of entity xil_defaultlib.output_memory [\output_memory(din_width=256,num...]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
