{
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y -150 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y -130 -defaultsOSRD
preplace inst bram_0 -pg 1 -lvl 8 -y 410 -defaultsOSRD
preplace inst ARM_FPGA_Control_Bus_0 -pg 1 -lvl 2 -y -50 -defaultsOSRD
preplace inst JPEG_PR_0 -pg 1 -lvl 5 -y 1300 -defaultsOSRD
preplace inst DARC_BRAM2_0 -pg 1 -lvl 5 -y -130 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 6 -y 60 -defaultsOSRD
preplace inst controller_0 -pg 1 -lvl 3 -y 1290 -defaultsOSRD
preplace inst DARC_Mux_0 -pg 1 -lvl 7 -y 420 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 4 -y -110 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y -390 -defaultsOSRD
preplace netloc JPEG_PR_0_jpeg_out_a28 1 2 4 -170J 410 NJ 410 N 410 2380
preplace netloc JPEG_PR_0_jpeg_out_a14 1 2 4 -40J 510 NJ 510 N 510 2260
preplace netloc controller_0_data_out_compute_17 1 3 2 N 1060 1270
preplace netloc JPEG_PR_0_jpeg_out_a29 1 2 4 -50J 550 NJ 550 N 550 2270
preplace netloc JPEG_PR_0_jpeg_out_a15 1 2 4 -30J 520 NJ 520 N 520 2250
preplace netloc ARM_FPGA_Control_Bus_0_fpga_start_write 1 2 1 -340
preplace netloc controller_0_data_out_compute_18 1 3 2 N 1080 1280
preplace netloc JPEG_PR_0_jpeg_out_a16 1 2 4 -290J 290 NJ 290 N 290 2500
preplace netloc controller_0_data_out_compute_19 1 3 2 N 1100 1290
preplace netloc processing_system7_0_FIXED_IO 1 1 8 N -450 N -450 NJ -450 NJ -450 NJ -450 NJ -450 NJ -450 3500J
preplace netloc ARM_FPGA_Control_Bus_0_compute_wakeup 1 2 3 NJ -20 500J 1930 N
preplace netloc JPEG_PR_0_jpeg_out_a17 1 2 4 -280J 300 NJ 300 N 300 2490
preplace netloc controller_0_data_out_compute_40 1 3 2 N 1520 1520
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 5 -710 120 N 120 N 120 1430 120 2530
preplace netloc JPEG_PR_0_jpeg_out_a18 1 2 4 -270J 310 NJ 310 N 310 2480
preplace netloc controller_0_data_out_compute_41 1 3 2 N 1540 1530
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 3 1440 -210 N -210 2840
preplace netloc JPEG_PR_0_jpeg_out_a40 1 2 4 -260J 2180 NJ 2180 N 2180 2480
preplace netloc JPEG_PR_0_jpeg_out_a19 1 2 4 -260J 320 NJ 320 N 320 2470
preplace netloc controller_0_data_out_compute_42 1 3 2 N 1560 1540
preplace netloc JPEG_PR_0_jpeg_out_a41 1 2 4 -250J 2190 NJ 2190 N 2190 2470
preplace netloc controller_0_data_out_compute_43 1 3 2 N 1580 1550
preplace netloc JPEG_PR_0_jpeg_out_a42 1 2 4 -240J 2200 NJ 2200 N 2200 2460
preplace netloc controller_0_data_out_compute_44 1 3 2 N 1600 1560
preplace netloc JPEG_PR_0_jpeg_out_a43 1 2 4 -230J 2210 NJ 2210 N 2210 2450
preplace netloc controller_0_data_out_compute_45 1 3 2 N 1620 1570
preplace netloc controller_0_data_out_compute_00 1 3 2 N 720 1100
preplace netloc JPEG_PR_0_jpeg_out_a44 1 2 4 -220J 2220 NJ 2220 N 2220 2440
preplace netloc JPEG_PR_0_jpeg_out_a30 1 2 4 -60J 530 NJ 530 N 530 2280
preplace netloc controller_0_data_out_compute_46 1 3 2 N 1640 1580
preplace netloc controller_0_data_out_compute_01 1 3 2 N 740 1110
preplace netloc controller_0_data_mat_in 1 1 3 -740J 70 NJ 70 490J
preplace netloc JPEG_PR_0_jpeg_out_a45 1 2 4 -50J 2130 NJ 2130 N 2130 2270
preplace netloc JPEG_PR_0_jpeg_out_a31 1 2 4 -310J 420 NJ 420 N 420 2530
preplace netloc controller_0_data_out_compute_47 1 3 2 N 1660 1590
preplace netloc controller_0_data_out_compute_02 1 3 2 N 760 1120
preplace netloc ARM_FPGA_Control_Bus_0_sel_mux_channel 1 2 5 N -80 530 -20 NJ -20 2510J 360 NJ
preplace netloc JPEG_PR_0_jpeg_out_a46 1 2 4 -210J 2230 NJ 2230 N 2230 2430
preplace netloc JPEG_PR_0_jpeg_out_a32 1 2 4 -300J 430 NJ 430 N 430 2520
preplace netloc controller_0_data_out_compute_48 1 3 2 N 1680 1600
preplace netloc controller_0_data_out_compute_03 1 3 2 N 780 1130
preplace netloc processing_system7_0_DDR 1 1 8 N -470 N -470 NJ -470 NJ -470 NJ -470 NJ -470 NJ -470 3510J
preplace netloc JPEG_PR_0_jpeg_out_a47 1 2 4 -20J 2040 NJ 2040 N 2040 2240
preplace netloc JPEG_PR_0_jpeg_out_a33 1 2 4 -200J 2090 NJ 2090 N 2090 2420
preplace netloc controller_0_data_out_compute_49 1 3 2 N 1700 1610
preplace netloc controller_0_fpga_done_write 1 1 3 -720J 90 NJ 90 470J
preplace netloc controller_0_data_out_compute_20 1 3 2 N 1120 1300
preplace netloc controller_0_data_out_compute_04 1 3 2 N 800 1140
preplace netloc JPEG_PR_0_jpeg_out_a48 1 2 4 -40J 2140 NJ 2140 N 2140 2260
preplace netloc JPEG_PR_0_jpeg_out_a34 1 2 4 -190J 2100 NJ 2100 N 2100 2410
preplace netloc DARC_BRAM2_0_arm_control_bram_addr 1 5 2 N -130 2870
preplace netloc controller_0_data_out_compute_21 1 3 2 N 1140 1310
preplace netloc controller_0_data_out_compute_05 1 3 2 N 820 1150
preplace netloc JPEG_PR_0_jpeg_out_a49 1 2 4 -30J 2150 NJ 2150 N 2150 2250
preplace netloc JPEG_PR_0_jpeg_out_a35 1 2 4 -60J 2030 NJ 2030 N 2030 2280
preplace netloc bram_0_dout 1 6 3 2900J 270 NJ 270 3510J
preplace netloc DARC_Mux_0_arm_bram_data_out 1 4 4 1430J -240 NJ -240 NJ -240 3270
preplace netloc controller_0_data_out_compute_22 1 3 2 N 1160 1320
preplace netloc controller_0_data_out_compute_06 1 3 2 N 840 1160
preplace netloc JPEG_PR_0_jpeg_out_a36 1 2 4 -180J 2110 NJ 2110 N 2110 2400
preplace netloc controller_0_data_out_compute_23 1 3 2 N 1180 1330
preplace netloc controller_0_data_out_compute_07 1 3 2 N 860 1170
preplace netloc JPEG_PR_0_jpeg_out_valid 1 1 5 -750 440 NJ 440 NJ 440 NJ 440 2510
preplace netloc JPEG_PR_0_jpeg_out_a37 1 2 4 -170J 2120 NJ 2120 N 2120 2390
preplace netloc JPEG_PR_0_jpeg_out_a60 1 2 4 -100J 2300 NJ 2300 N 2300 2320
preplace netloc controller_0_bram_control_fpga_addr 1 3 4 510 450 NJ 450 NJ 450 2880
preplace netloc controller_0_data_out_compute_24 1 3 2 N 1200 1340
preplace netloc controller_0_data_out_compute_08 1 3 2 N 880 1180
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 3 1450J -220 NJ -220 2830
preplace netloc JPEG_PR_0_jpeg_out_a38 1 2 4 -280J 2160 NJ 2160 N 2160 2500
preplace netloc JPEG_PR_0_jpeg_out_a61 1 2 4 -90J 2310 NJ 2310 N 2310 2310
preplace netloc controller_0_data_out_compute_25 1 3 2 N 1220 1350
preplace netloc controller_0_data_out_compute_09 1 3 2 N 900 1190
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 3 N -310 N -310 470
preplace netloc JPEG_PR_0_jpeg_out_a39 1 2 4 -270J 2170 NJ 2170 N 2170 2490
preplace netloc JPEG_PR_0_jpeg_out_a62 1 2 4 -80J 2320 NJ 2320 N 2320 2300
preplace netloc controller_0_data_out_compute_26 1 3 2 N 1240 1360
preplace netloc DARC_Mux_0_bram_data_in 1 7 1 3300
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 6 -720J -230 NJ -230 NJ -230 NJ -230 NJ -230 2850
preplace netloc JPEG_PR_0_jpeg_out_a63 1 2 4 -70J 2330 NJ 2330 N 2330 2290
preplace netloc controller_0_data_out_compute_27 1 3 2 N 1260 1370
preplace netloc controller_0_data_out_compute_50 1 3 2 N 1720 1620
preplace netloc controller_0_data_out_compute_28 1 3 2 N 1280 1380
preplace netloc controller_0_data_out_compute_51 1 3 2 N 1740 1630
preplace netloc controller_0_data_out_compute_29 1 3 2 N 1300 1390
preplace netloc controller_0_fpga_done_read 1 1 3 -730J 80 NJ 80 480J
preplace netloc JPEG_PR_0_jpeg_out_a50 1 2 4 -10J 2050 NJ 2050 N 2050 2230
preplace netloc JPEG_PR_0_jpeg_out_a00 1 2 4 -150J 200 NJ 200 N 200 2370
preplace netloc controller_0_data_out_compute_52 1 3 2 N 1760 1640
preplace netloc JPEG_PR_0_jpeg_out_a51 1 2 4 -160J 2240 NJ 2240 N 2240 2380
preplace netloc JPEG_PR_0_jpeg_out_a01 1 2 4 -140J 210 NJ 210 N 210 2360
preplace netloc controller_0_data_out_compute_53 1 3 2 N 1780 1650
preplace netloc DARC_Mux_0_fpga_bram_data_out 1 2 6 -160J 190 NJ 190 NJ 190 2500J 220 NJ 220 3260
preplace netloc controller_0_bram_control_fpga_we 1 3 4 520 460 N 460 N 460 2850J
preplace netloc JPEG_PR_0_jpeg_out_a52 1 2 4 -150J 2250 NJ 2250 N 2250 2370
preplace netloc JPEG_PR_0_jpeg_out_a02 1 2 4 -130J 220 NJ 220 N 220 2350
preplace netloc controller_0_data_out_compute_54 1 3 2 N 1800 1660
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 4 2 1100J 0 NJ
preplace netloc ARM_FPGA_Control_Bus_0_fpga_start_read 1 2 1 -330
preplace netloc JPEG_PR_0_jpeg_out_a53 1 2 4 -140J 2260 NJ 2260 N 2260 2360
preplace netloc JPEG_PR_0_jpeg_out_a03 1 2 4 -120J 230 NJ 230 N 230 2340
preplace netloc controller_0_data_out_compute_55 1 3 2 N 1820 1670
preplace netloc JPEG_PR_0_jpeg_out_a54 1 2 4 -130J 2270 NJ 2270 N 2270 2350
preplace netloc JPEG_PR_0_jpeg_out_a04 1 2 4 -110J 240 NJ 240 N 240 2330
preplace netloc controller_0_data_out_compute_56 1 3 2 N 1840 1680
preplace netloc DARC_Mux_0_bram_addr 1 7 1 3280
preplace netloc JPEG_PR_0_jpeg_out_a55 1 2 4 -120J 2280 NJ 2280 N 2280 2340
preplace netloc JPEG_PR_0_jpeg_out_a05 1 2 4 -100J 250 NJ 250 N 250 2320
preplace netloc controller_0_data_out_compute_57 1 3 2 N 1860 1690
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 -1500 -260 -760 -260 -320 -260 500 -260 1420 -260 2520 -260 2890 -260 3290
preplace netloc JPEG_PR_0_jpeg_out_a56 1 2 4 0J 2060 NJ 2060 N 2060 2220
preplace netloc JPEG_PR_0_jpeg_out_a06 1 2 4 -90J 260 NJ 260 N 260 2310
preplace netloc controller_0_data_out_compute_58 1 3 2 N 1880 1700
preplace netloc DARC_Mux_0_bram_we 1 7 1 3270
preplace netloc JPEG_PR_0_jpeg_out_a57 1 2 4 10J 2070 NJ 2070 N 2070 2210
preplace netloc JPEG_PR_0_jpeg_out_a07 1 2 4 -80J 270 NJ 270 N 270 2300
preplace netloc controller_0_data_out_compute_59 1 3 2 N 1900 1710
preplace netloc controller_0_data_out_compute_30 1 3 2 N 1320 1400
preplace netloc JPEG_PR_0_jpeg_out_a58 1 2 4 20J 2080 NJ 2080 N 2080 2200
preplace netloc JPEG_PR_0_jpeg_out_a08 1 2 4 -70J 280 NJ 280 N 280 2290
preplace netloc controller_0_data_out_compute_31 1 3 2 N 1340 1410
preplace netloc JPEG_PR_0_jpeg_out_a59 1 2 4 -110J 2290 NJ 2290 N 2290 2330
preplace netloc JPEG_PR_0_jpeg_out_a09 1 2 4 -20J 470 NJ 470 N 470 2240
preplace netloc controller_0_data_out_compute_32 1 3 2 N 1360 1440
preplace netloc controller_0_data_out_compute_33 1 3 2 N 1380 1450
preplace netloc controller_0_data_out_compute_34 1 3 2 N 1400 1460
preplace netloc controller_0_data_out_compute_35 1 3 2 N 1420 1470
preplace netloc controller_0_bram_control_fpga_data_in 1 3 4 530 560 NJ 560 NJ 560 2860
preplace netloc JPEG_PR_0_jpeg_out_a20 1 2 4 -250J 330 NJ 330 N 330 2460
preplace netloc controller_0_data_out_compute_36 1 3 2 N 1440 1480
preplace netloc JPEG_PR_0_jpeg_out_a21 1 2 4 -240J 340 NJ 340 N 340 2450
preplace netloc controller_0_data_out_compute_10 1 3 2 N 920 1200
preplace netloc controller_0_data_out_compute_37 1 3 2 N 1460 1490
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 N -410 N -410 NJ -410 NJ -410 2510J
preplace netloc JPEG_PR_0_jpeg_out_a22 1 2 4 -230J 350 NJ 350 N 350 2440
preplace netloc controller_0_data_out_compute_38 1 3 2 N 1480 1500
preplace netloc controller_0_data_out_compute_11 1 3 2 N 940 1210
preplace netloc JPEG_PR_0_jpeg_out_a23 1 2 4 -220J 360 NJ 360 N 360 2430
preplace netloc controller_0_data_out_compute_39 1 3 2 N 1500 1510
preplace netloc controller_0_data_out_compute_12 1 3 2 N 960 1220
preplace netloc controller_0_data_out_compute_60 1 3 2 N 1920 1720
preplace netloc DARC_BRAM2_0_arm_control_bram_we 1 5 2 N -150 2880
preplace netloc JPEG_PR_0_jpeg_out_a24 1 2 4 -210J 370 NJ 370 N 370 2420
preplace netloc JPEG_PR_0_jpeg_out_a10 1 2 4 -10J 480 NJ 480 N 480 2230
preplace netloc controller_0_data_out_compute_13 1 3 2 N 980 1230
preplace netloc controller_0_data_out_compute_61 1 3 2 N 1940 1730
preplace netloc JPEG_PR_0_jpeg_out_a25 1 2 4 -200J 380 NJ 380 N 380 2410
preplace netloc JPEG_PR_0_jpeg_out_a11 1 2 4 0J 490 NJ 490 N 490 2220
preplace netloc controller_0_data_out_compute_62 1 3 2 N 1960 1740
preplace netloc DARC_BRAM2_0_arm_control_bram_data_in 1 5 2 N -110 2860
preplace netloc controller_0_data_out_compute_14 1 3 2 N 1000 1240
preplace netloc JPEG_PR_0_jpeg_out_a26 1 2 4 -190J 390 NJ 390 N 390 2400
preplace netloc JPEG_PR_0_jpeg_out_a12 1 2 4 10J 500 NJ 500 N 500 2210
preplace netloc controller_0_data_out_compute_63 1 3 2 N 1980 1750
preplace netloc controller_0_data_out_compute_15 1 3 2 N 1020 1250
preplace netloc JPEG_PR_0_jpeg_out_a27 1 2 4 -180J 400 NJ 400 N 400 2390
preplace netloc JPEG_PR_0_jpeg_out_a13 1 2 4 20J 540 NJ 540 N 540 2200
preplace netloc controller_0_data_out_compute_16 1 3 2 N 1040 1260
levelinfo -pg 1 -1520 -950 -470 250 940 1980 2700 3080 3400 3530 -top -950 -bot 3590
",
}
{
   da_axi4_cnt: "4",
   da_ps7_cnt: "1",
}