digraph "a-pr53688.c.015t.cfg" {
overlap=false;
subgraph "cluster_init" {
	style="dashed";
	color="black";
	label="init ()";
	fn_0_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_0_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_0_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{\<bb\ 2\>:\l\
|[valid_files/pr53688.c:10:3]\ MEM\ \<unsigned\ char[9]\>\ [(char\ *\ \{ref-all\})&p]\ =\ MEM\ \<unsigned\ char[9]\>\ [(char\ *\ \{ref-all\})[valid_files/pr53688.c:10:30]\ \"FOOBARFOO\"];\l\
|[valid_files/pr53688.c:11:3]\ MEM\ \<unsigned\ char[8]\>\ [(char\ *\ \{ref-all\})&p\ +\ 9B]\ =\ MEM\ \<unsigned\ char[8]\>\ [(char\ *\ \{ref-all\})[valid_files/pr53688.c:11:30]\ \"SPEC\ CPU\"];\l\
|[valid_files/pr53688.c:12:1]\ return;\l\
}"];

	fn_0_basic_block_0:s -> fn_0_basic_block_2:n [style="solid,bold",color=black,weight=100,constraint=true];
	fn_0_basic_block_2:s -> fn_0_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true];
	fn_0_basic_block_0:s -> fn_0_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_main" {
	style="dashed";
	color="black";
	label="main ()";
	fn_1_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_1_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_1_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{\<bb\ 2\>:\l\
|[valid_files/pr53688.c:18:3]\ init\ ();\l\
|[valid_files/pr53688.c:19:3]\ MEM\ \<unsigned\ char[9]\>\ [(char\ *\ \{ref-all\})&headline]\ =\ MEM\ \<unsigned\ char[9]\>\ [(char\ *\ \{ref-all\})&p];\l\
|[valid_files/pr53688.c:20:5]\ c\ =\ 9;\l\
|[valid_files/pr53688.c:21:5]\ x\ =\ [valid_files/pr53688.c:21:7]\ &[valid_files/pr53688.c:21:16]\ headline[0];\l\
|[valid_files/pr53688.c:22:9]\ _1\ =\ (sizetype)\ c;\l\
|[valid_files/pr53688.c:22:5]\ x\ =\ x\ +\ _1;\l\
|[valid_files/pr53688.c:23:3]\ __builtin_memset\ (x,\ 32,\ 245);\l\
|[valid_files/pr53688.c:24:3]\ D.2783\ =\ MEM\ \<unsigned\ long\>\ [(char\ *\ \{ref-all\})&p\ +\ 9B];\l\
|[valid_files/pr53688.c:24:3]\ MEM\ \<unsigned\ long\>\ [(char\ *\ \{ref-all\})&headline\ +\ 10B]\ =\ D.2783;\l\
|[valid_files/pr53688.c:25:5]\ c\ =\ 18;\l\
|[valid_files/pr53688.c:26:5]\ x\ =\ [valid_files/pr53688.c:26:7]\ &[valid_files/pr53688.c:26:16]\ headline[0];\l\
|[valid_files/pr53688.c:27:9]\ _2\ =\ (sizetype)\ c;\l\
|[valid_files/pr53688.c:27:5]\ x\ =\ x\ +\ _2;\l\
|[valid_files/pr53688.c:28:3]\ __builtin_memset\ (x,\ 32,\ 238);\l\
|[valid_files/pr53688.c:29:15]\ _3\ =\ [valid_files/pr53688.c:29:15]\ headline[10];\l\
|[valid_files/pr53688.c:29:6]\ if\ (_3\ !=\ 83)\l\
\ \ goto\ \<bb\ 3\>;\ [INV]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [INV]\l\
}"];

	fn_1_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{\<bb\ 3\>:\l\
|[valid_files/pr53688.c:30:5]\ __builtin_abort\ ();\l\
}"];

	fn_1_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{\<bb\ 4\>:\l\
|[valid_files/pr53688.c:31:10]\ D.2782\ =\ 0;\l\
}"];

	fn_1_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{\<bb\ 5\>:\l\
|\<L2\>:\l\
|return\ D.2782;\l\
}"];

	fn_1_basic_block_0:s -> fn_1_basic_block_2:n [style="solid,bold",color=black,weight=100,constraint=true];
	fn_1_basic_block_2:s -> fn_1_basic_block_3:n [style="solid,bold",color=forestgreen,weight=10,constraint=true];
	fn_1_basic_block_2:s -> fn_1_basic_block_4:n [style="solid,bold",color=darkorange,weight=10,constraint=true];
	fn_1_basic_block_4:s -> fn_1_basic_block_5:n [style="solid,bold",color=black,weight=100,constraint=true];
	fn_1_basic_block_5:s -> fn_1_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true];
	fn_1_basic_block_0:s -> fn_1_basic_block_1:n [style="invis",constraint=true];
}
}
