// Seed: 866852628
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  tri id_3;
  wire id_4, id_5;
  assign id_3 = 1;
  wire id_6;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wire id_1,
    output wor  id_2,
    input  wire id_3
);
  assign id_2 = 1;
  id_5(
      .id_0(id_2),
      .id_1((1 - id_2)),
      .id_2(id_0),
      .id_3(1'b0),
      .id_4(),
      .sum(1 !== 1),
      .id_5(1),
      .id_6(id_3),
      .id_7(id_2),
      .id_8(1'b0),
      .id_9(1'b0)
  ); module_0(
      id_3, id_3
  );
endmodule
