Project Information                             c:\max2work\pt8633\v54\v54.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 11/19/2002 09:17:19

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

v54       EPM7064SLC84-10  30       31       0      36      2           56 %

User Pins:                 30       31       0  



Project Information                             c:\max2work\pt8633\v54\v54.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 45, File c:\max2work\pt8633\v54\adrdkdd1.tdf:
   Symbolic name "a19" was declared but never used
Info: Reserved unused input pin 'AD7' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'HINT' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board


Project Information                             c:\max2work\pt8633\v54\v54.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

v54@61                            AD0
v54@60                            AD1
v54@58                            AD2
v54@57                            AD3
v54@56                            AD4
v54@55                            AD5
v54@54                            AD6
v54@52                            AD7
v54@50                            A11
v54@49                            A12
v54@48                            A13
v54@45                            A14
v54@44                            A15
v54@33                            A16
v54@34                            A17
v54@35                            A18
v54@17                            BBC
v54@71                            BBCKLIK
v54@83                            CLK
v54@41                            CS_LOGO_RAM_HI
v54@46                            CS_LOGO_RAM_LO
v54@36                            CSRAM
v54@29                            CS_SOUND_RAM_HI
v54@28                            CS_SOUND_RAM_LO
v54@18                            DELAY
v54@16                            EBU
v54@24                            ENPROM
v54@76                            FH_G
v54@75                            FH_M
v54@22                            FIELD2
v54@20                            F2
v54@73                            F4_M
v54@74                            F8_G
v54@67                            GR0
v54@65                            GR1
v54@69                            HINT
v54@70                            HLOAD1
v54@21                            KLIK
v54@4                             LDLSBPH
v54@5                             LDMSBPH
v54@11                            LDSTATUS
v54@10                            LDTXTRAM
v54@8                             LNLSB
v54@9                             LNMSB
v54@25                            PAGE1
v54@27                            PS
v54@40                            PSBUF
v54@51                            PSEN
v54@15                            RAMLOAD
v54@64                            RDCB
v54@80                            SYS_H
v54@81                            SYSSEL
v54@77                            VINTrpt
v54@23                            window
v54@63                            WRCB
v54@79                            WR_LOGO_RAM_HI
v54@39                            WR_LOGO_RAM_LO
v54@37                            WRRAM
v54@31                            WR_SOUND_RAM_HI
v54@30                            WR_SOUND_RAM_LO
v54@68                            16x9


Project Information                             c:\max2work\pt8633\v54\v54.rpt

** FILE HIERARCHY **



|vsync:1|
|adrdkdd1:2|
|8dffs:27|
|3dffs:28|
|3dffs:71|
|xorgate:64|


Device-Specific Information:                    c:\max2work\pt8633\v54\v54.rpt
v54

***** Logic for device 'v54' compiled without errors.




Device: EPM7064SLC84-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF



Device-Specific Information:                    c:\max2work\pt8633\v54\v54.rpt
v54

** ERROR SUMMARY **

Info: Chip 'v54' in device 'EPM7064SLC84-10' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                                    
                                                                     W              
                                                                     R              
                                                                     _              
                                                                     L              
                                                                     O              
                                                                     G              
                     L  L           R                                O              
                     D  D           E  L  L                          _     V        
                     S  T           S  D  D  V                 S     R     I        
                     T  X  L  L     E  M  L  C                 Y  S  A  V  N        
                     A  T  N  N     R  S  S  C                 S  Y  M  C  T  F  F  
                     T  R  M  L  G  V  B  B  I  G  G  G  C  G  S  S  _  C  r  H  H  
                     U  A  S  S  N  E  P  P  N  N  N  N  L  N  E  _  H  I  p  _  _  
                     S  M  B  B  D  D  H  H  T  D  D  D  K  D  L  H  I  O  t  G  M  
                   -----------------------------------------------------------------_ 
                 /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
       RESERVED | 12                                                              74 | F8_G 
          VCCIO | 13                                                              73 | F4_M 
       RESERVED | 14                                                              72 | GND 
        RAMLOAD | 15                                                              71 | &BBCKLIK 
            EBU | 16                                                              70 | HLOAD1 
            BBC | 17                                                              69 | HINT 
          DELAY | 18                                                              68 | 16x9 
            GND | 19                                                              67 | GR0 
             F2 | 20                                                              66 | VCCIO 
           KLIK | 21                                                              65 | GR1 
         FIELD2 | 22                       EPM7064SLC84-10                        64 | RDCB 
        &window | 23                                                              63 | WRCB 
         ENPROM | 24                                                              62 | RESERVED 
          PAGE1 | 25                                                              61 | AD0 
          VCCIO | 26                                                              60 | AD1 
             PS | 27                                                              59 | GND 
CS_SOUND_RAM_LO | 28                                                              58 | AD2 
CS_SOUND_RAM_HI | 29                                                              57 | AD3 
WR_SOUND_RAM_LO | 30                                                              56 | AD4 
WR_SOUND_RAM_HI | 31                                                              55 | AD5 
            GND | 32                                                              54 | AD6 
                |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
                  ------------------------------------------------------------------ 
                     A  A  A  C  W  V  W  P  C  G  V  A  A  C  G  A  A  A  P  A  V  
                     1  1  1  S  R  C  R  S  S  N  C  1  1  S  N  1  1  1  S  D  C  
                     6  7  8  R  R  C  _  B  _  D  C  5  4  _  D  3  2  1  E  7  C  
                              A  A  I  L  U  L     I        L              N     I  
                              M  M  O  O  F  O     N        O                    O  
                                       G     G     T        G                       
                                       O     O              O                       
                                       _     _              _                       
                                       R     R              R                       
                                       A     A              A                       
                                       M     M              M                       
                                       _     _              _                       
                                       L     H              L                       
                                       O     I              O                       
                                                                                    


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                    c:\max2work\pt8633\v54\v54.rpt
v54

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    12/16( 75%)  13/16( 81%)   1/16(  6%)  16/36( 44%) 
B:    LC17 - LC32    11/16( 68%)  16/16(100%)   0/16(  0%)   9/36( 25%) 
C:    LC33 - LC48     1/16(  6%)  15/16( 93%)   0/16(  0%)   5/36( 13%) 
D:    LC49 - LC64    12/16( 75%)  16/16(100%)   1/16(  6%)  26/36( 72%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            60/64     ( 93%)
Total logic cells used:                         36/64     ( 56%)
Total shareable expanders used:                  2/64     (  3%)
Total Turbo logic cells used:                   36/64     ( 56%)
Total shareable expanders not available (n/a):   0/64     (  0%)
Average fan-in:                                  5.19
Total fan-in:                                   187

Total input pins required:                      30
Total fast input logic cells required:           0
Total output pins required:                     31
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     36
Total flipflops required:                       14
Total product terms required:                   72
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           1

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:                    c:\max2work\pt8633\v54\v54.rpt
v54

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  61   (47)  (C)      INPUT               0      0   0    0    0    1    0  AD0
  60   (46)  (C)      INPUT               0      0   0    0    0    1    0  AD1
  58   (45)  (C)      INPUT               0      0   0    0    0    1    0  AD2
  57   (44)  (C)      INPUT               0      0   0    0    0    1    0  AD3
  56   (43)  (C)      INPUT               0      0   0    0    0    1    0  AD4
  55   (42)  (C)      INPUT               0      0   0    0    0    1    0  AD5
  54   (41)  (C)      INPUT               0      0   0    0    0    1    0  AD6
  52   (40)  (C)      INPUT               0      0   0    0    0    0    0  AD7
  50   (38)  (C)      INPUT               0      0   0    0    0   13    0  A11
  49   (37)  (C)      INPUT               0      0   0    0    0   13    0  A12
  48   (36)  (C)      INPUT               0      0   0    0    0   13    0  A13
  45   (34)  (C)      INPUT               0      0   0    0    0   13    0  A14
  44   (33)  (C)      INPUT               0      0   0    0    0   24    0  A15
  33   (24)  (B)      INPUT               0      0   0    0    0    9    0  A16
  34   (23)  (B)      INPUT               0      0   0    0    0    1    0  A17
  35   (22)  (B)      INPUT               0      0   0    0    0    1    0  A18
  83      -   -       INPUT               0      0   0    0    0    0    4  CLK
  76   (60)  (D)      INPUT               0      0   0    0    0    1    0  FH_G
  75   (59)  (D)      INPUT               0      0   0    0    0    1    0  FH_M
  20    (3)  (A)      INPUT               0      0   0    0    0    0    1  F2
  73   (57)  (D)      INPUT               0      0   0    0    0    0    1  F4_M
  74   (58)  (D)      INPUT               0      0   0    0    0    0    1  F8_G
  69   (54)  (D)      INPUT               0      0   0    0    0    0    0  HINT
  70   (55)  (D)      INPUT               0      0   0    0    0    2    5  HLOAD1
  27   (29)  (B)      INPUT               0      0   0    0    0   25    0  PS
  51   (39)  (C)      INPUT               0      0   0    0    0   11    0  PSEN
  64   (50)  (D)      INPUT               0      0   0    0    0    2    0  RDCB
  81   (64)  (D)      INPUT               0      0   0    0    0    3    0  SYSSEL
  23   (32)  (B)      INPUT               0      0   0    0    0    4    0  window
  63   (49)  (D)      INPUT               0      0   0    0    0   18    0  WRCB


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    c:\max2work\pt8633\v54\v54.rpt
v54

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  17      5    A         FF      t        1      1   0    8    0    1    0  BBC
  71     56    D         FF      t        0      0   0    1    1    0    0  BBCKLIK
  41     17    B     OUTPUT      t        0      0   0    5    0    0    0  CS_LOGO_RAM_HI
  46     35    C     OUTPUT      t        0      0   0    5    0    0    0  CS_LOGO_RAM_LO
  36     21    B     OUTPUT      t        0      0   0    3    0    0    0  CSRAM
  29     27    B     OUTPUT      t        0      0   0    5    0    0    0  CS_SOUND_RAM_HI
  28     28    B     OUTPUT      t        0      0   0    5    0    0    0  CS_SOUND_RAM_LO
  18      4    A         FF      t        1      1   0    8    0    1    0  DELAY
  16      6    A         FF      t        1      1   0    8    0    1    0  EBU
  24     31    B     OUTPUT      t        0      0   0    6    0    0    0  ENPROM
  22      1    A     OUTPUT      t        0      0   0    1    1    0    0  FIELD2
  67     52    D         FF      t        1      1   0    8    0    0    0  GR0
  65     51    D         FF      t        1      1   0    8    0    0    0  GR1
  21      2    A         FF      t        0      0   0    1    1    0    0  KLIK
   4     16    A     OUTPUT      t        0      0   0    7    0    0    0  LDLSBPH
   5     15    A     OUTPUT      t        0      0   0    7    0    0    0  LDMSBPH
  11     10    A     OUTPUT      t        0      0   0    7    0    0    0  LDSTATUS
  10     11    A     OUTPUT      t        0      0   0    8    0    0    0  LDTXTRAM
   8     13    A     OUTPUT      t        0      0   0    7    0    0    0  LNLSB
   9     12    A     OUTPUT      t        0      0   0    7    0    0    0  LNMSB
  25     30    B     OUTPUT      t        0      0   0    1    0    0    0  PAGE1
  40     18    B     OUTPUT      t        0      0   0    1    0    0    0  PSBUF
  15      7    A         FF      t        1      1   0    8    0    0    0  RAMLOAD
  80     63    D     OUTPUT      t        0      0   0    3    0    0    0  SYS_H
  77     61    D     OUTPUT      t        0      0   0    1    5    0    0  VINTrpt
  79     62    D     OUTPUT      t        0      0   0    5    0    0    0  WR_LOGO_RAM_HI
  39     19    B     OUTPUT      t        0      0   0    5    0    0    0  WR_LOGO_RAM_LO
  37     20    B     OUTPUT      t        0      0   0    4    0    0    0  WRRAM
  31     25    B     OUTPUT      t        0      0   0    5    0    0    0  WR_SOUND_RAM_HI
  30     26    B     OUTPUT      t        0      0   0    5    0    0    0  WR_SOUND_RAM_LO
  68     53    D         FF      t        1      1   0    8    0    0    0  16x9


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    c:\max2work\pt8633\v54\v54.rpt
v54

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (73)    57    D       DFFE      t        0      0   0    3    1    1    2  |vsync:1|g1
 (75)    59    D       DFFE      t        0      0   0    2    2    1    1  |vsync:1|g2
 (63)    49    D       DFFE      t        0      0   0    3    1    1    2  |vsync:1|m1
 (70)    55    D       DFFE      t        0      0   0    2    2    1    1  |vsync:1|m2
 (69)    54    D       DFFE      t        0      0   0    2    0    1    0  |3dffs:28|sa


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                    c:\max2work\pt8633\v54\v54.rpt
v54

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                 Logic cells placed in LAB 'A'
        +----------------------- LC5 BBC
        | +--------------------- LC4 DELAY
        | | +------------------- LC6 EBU
        | | | +----------------- LC1 FIELD2
        | | | | +--------------- LC2 KLIK
        | | | | | +------------- LC16 LDLSBPH
        | | | | | | +----------- LC15 LDMSBPH
        | | | | | | | +--------- LC10 LDSTATUS
        | | | | | | | | +------- LC11 LDTXTRAM
        | | | | | | | | | +----- LC13 LNLSB
        | | | | | | | | | | +--- LC12 LNMSB
        | | | | | | | | | | | +- LC7 RAMLOAD
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC6  -> - - - - * - - - - - - - | * - - - | <-- EBU

Pin
61   -> - - - - - - - - - - - * | * - - - | <-- AD0
60   -> - * - - - - - - - - - - | * - - - | <-- AD1
58   -> - - * - - - - - - - - - | * - - - | <-- AD2
57   -> * - - - - - - - - - - - | * - - - | <-- AD3
50   -> * * * - - * * * * * * * | * - - * | <-- A11
49   -> * * * - - * * * * * * * | * - - * | <-- A12
48   -> * * * - - * * * * * * * | * - - * | <-- A13
45   -> * * * - - * * * * * * * | * - - * | <-- A14
44   -> * * * - - * * * * * * * | * * * * | <-- A15
83   -> - - - - - - - - - - - - | - - - * | <-- CLK
70   -> - - - - * - - - - - - - | * - - * | <-- HLOAD1
27   -> * * * - - * * * * * * * | * * * * | <-- PS
64   -> - - - - - - - - * - - - | * * - - | <-- RDCB
81   -> - - - * - - - - - - - - | * - - * | <-- SYSSEL
63   -> * * * - - * * * * * * * | * * - * | <-- WRCB
LC54 -> - - - * - - - - - - - - | * - - - | <-- |3dffs:28|sa


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\pt8633\v54\v54.rpt
v54

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                               Logic cells placed in LAB 'B'
        +--------------------- LC17 CS_LOGO_RAM_HI
        | +------------------- LC21 CSRAM
        | | +----------------- LC27 CS_SOUND_RAM_HI
        | | | +--------------- LC28 CS_SOUND_RAM_LO
        | | | | +------------- LC31 ENPROM
        | | | | | +----------- LC30 PAGE1
        | | | | | | +--------- LC18 PSBUF
        | | | | | | | +------- LC19 WR_LOGO_RAM_LO
        | | | | | | | | +----- LC20 WRRAM
        | | | | | | | | | +--- LC25 WR_SOUND_RAM_HI
        | | | | | | | | | | +- LC26 WR_SOUND_RAM_LO
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':

Pin
44   -> * * * * * - - * * * * | * * * * | <-- A15
33   -> * - * * * - - * - * * | - * * * | <-- A16
34   -> - - - - * - - - - - - | - * - - | <-- A17
35   -> - - - - * - - - - - - | - * - - | <-- A18
83   -> - - - - - - - - - - - | - - - * | <-- CLK
27   -> * * * * - * * * * * * | * * * * | <-- PS
51   -> * * * * * - - * * * * | - * * * | <-- PSEN
64   -> - - - - * - - - - - - | * * - - | <-- RDCB
23   -> * - * * - - - - - - - | - * * - | <-- window
63   -> - - - - - - - * * * * | * * - * | <-- WRCB


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\pt8633\v54\v54.rpt
v54

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

           Logic cells placed in LAB 'C'
        +- LC35 CS_LOGO_RAM_LO
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'C'
LC      | | A B C D |     Logic cells that feed LAB 'C':

Pin
44   -> * | * * * * | <-- A15
33   -> * | - * * * | <-- A16
83   -> - | - - - * | <-- CLK
27   -> * | * * * * | <-- PS
51   -> * | - * * * | <-- PSEN
23   -> * | - * * - | <-- window


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\pt8633\v54\v54.rpt
v54

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                 Logic cells placed in LAB 'D'
        +----------------------- LC56 BBCKLIK
        | +--------------------- LC52 GR0
        | | +------------------- LC51 GR1
        | | | +----------------- LC63 SYS_H
        | | | | +--------------- LC61 VINTrpt
        | | | | | +------------- LC57 |vsync:1|g1
        | | | | | | +----------- LC59 |vsync:1|g2
        | | | | | | | +--------- LC49 |vsync:1|m1
        | | | | | | | | +------- LC55 |vsync:1|m2
        | | | | | | | | | +----- LC62 WR_LOGO_RAM_HI
        | | | | | | | | | | +--- LC54 |3dffs:28|sa
        | | | | | | | | | | | +- LC53 16x9
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC57 -> - - - - * * * - - - - - | - - - * | <-- |vsync:1|g1
LC59 -> - - - - * - * - - - - - | - - - * | <-- |vsync:1|g2
LC49 -> - - - - * - - * * - - - | - - - * | <-- |vsync:1|m1
LC55 -> - - - - * - - - * - - - | - - - * | <-- |vsync:1|m2

Pin
56   -> - * - - - - - - - - - - | - - - * | <-- AD4
55   -> - - * - - - - - - - - - | - - - * | <-- AD5
54   -> - - - - - - - - - - - * | - - - * | <-- AD6
50   -> - * * - - - - - - - - * | * - - * | <-- A11
49   -> - * * - - - - - - - - * | * - - * | <-- A12
48   -> - * * - - - - - - - - * | * - - * | <-- A13
45   -> - * * - - - - - - - - * | * - - * | <-- A14
44   -> - * * - - - - - - * - * | * * * * | <-- A15
33   -> - - - - - - - - - * - - | - * * * | <-- A16
83   -> - - - - - * * * * - - - | - - - * | <-- CLK
76   -> - - - * - - - - - - - - | - - - * | <-- FH_G
75   -> - - - * - - - - - - - - | - - - * | <-- FH_M
20   -> - - - - - - - - - - * - | - - - * | <-- F2
73   -> - - - - - - - * - - - - | - - - * | <-- F4_M
74   -> - - - - - * - - - - - - | - - - * | <-- F8_G
70   -> * - - - - * * * * - * - | * - - * | <-- HLOAD1
27   -> - * * - - - - - - * - * | * * * * | <-- PS
51   -> - - - - - - - - - * - - | - * * * | <-- PSEN
81   -> - - - * * - - - - - - - | * - - * | <-- SYSSEL
63   -> - * * - - - - - - * - * | * * - * | <-- WRCB
LC5  -> * - - - - - - - - - - - | - - - * | <-- BBC
LC4  -> - - - - * - - - - - - - | - - - * | <-- DELAY


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                    c:\max2work\pt8633\v54\v54.rpt
v54

** EQUATIONS **

AD0      : INPUT;
AD1      : INPUT;
AD2      : INPUT;
AD3      : INPUT;
AD4      : INPUT;
AD5      : INPUT;
AD6      : INPUT;
AD7      : INPUT;
A11      : INPUT;
A12      : INPUT;
A13      : INPUT;
A14      : INPUT;
A15      : INPUT;
A16      : INPUT;
A17      : INPUT;
A18      : INPUT;
CLK      : INPUT;
FH_G     : INPUT;
FH_M     : INPUT;
F2       : INPUT;
F4_M     : INPUT;
F8_G     : INPUT;
HINT     : INPUT;
HLOAD1   : INPUT;
PS       : INPUT;
PSEN     : INPUT;
RDCB     : INPUT;
SYSSEL   : INPUT;
window   : INPUT;
WRCB     : INPUT;

-- Node name is 'BBC' = '|8dffs:27|:47' from file "8dffs.tdf" line 7, column 11
-- Equation name is 'BBC', type is output 
 BBC     = DFFE( AD3 $  GND,  _EQ001,  VCC,  VCC,  VCC);
  _EQ001 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'BBCKLIK' = '|3dffs:71|sb' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'BBCKLIK', type is output 
 BBCKLIK = DFFE( BBC $  GND,  HLOAD1,  VCC,  VCC,  VCC);

-- Node name is 'CS_LOGO_RAM_HI' 
-- Equation name is 'CS_LOGO_RAM_HI', location is LC017, type is output.
 CS_LOGO_RAM_HI = LCELL( _EQ002 $  PS);
  _EQ002 =  A15 &  A16 &  PS &  PSEN
         # !PS & !window;

-- Node name is 'CS_LOGO_RAM_LO' 
-- Equation name is 'CS_LOGO_RAM_LO', location is LC035, type is output.
 CS_LOGO_RAM_LO = LCELL( _EQ003 $  PS);
  _EQ003 = !A15 &  A16 &  PS &  PSEN
         # !PS & !window;

-- Node name is 'CSRAM' 
-- Equation name is 'CSRAM', location is LC021, type is output.
 CSRAM   = LCELL( _EQ004 $  PS);
  _EQ004 = !A15 &  PS &  PSEN;

-- Node name is 'CS_SOUND_RAM_HI' 
-- Equation name is 'CS_SOUND_RAM_HI', location is LC027, type is output.
 CS_SOUND_RAM_HI = LCELL( _EQ005 $  PS);
  _EQ005 =  A15 & !A16 &  PS &  PSEN
         # !PS &  window;

-- Node name is 'CS_SOUND_RAM_LO' 
-- Equation name is 'CS_SOUND_RAM_LO', location is LC028, type is output.
 CS_SOUND_RAM_LO = LCELL( _EQ006 $  PS);
  _EQ006 = !A15 & !A16 &  PS &  PSEN
         # !PS &  window;

-- Node name is 'DELAY' = '|8dffs:27|:45' from file "8dffs.tdf" line 7, column 5
-- Equation name is 'DELAY', type is output 
 DELAY   = DFFE( AD1 $  GND,  _EQ007,  VCC,  VCC,  VCC);
  _EQ007 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'EBU' = '|8dffs:27|:46' from file "8dffs.tdf" line 7, column 8
-- Equation name is 'EBU', type is output 
 EBU     = DFFE( AD2 $  GND,  _EQ008,  VCC,  VCC,  VCC);
  _EQ008 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'ENPROM' 
-- Equation name is 'ENPROM', location is LC031, type is output.
 ENPROM  = LCELL( _EQ009 $  GND);
  _EQ009 =  A15 & !A16 & !A17 & !A18 &  PSEN
         #  PSEN &  RDCB;

-- Node name is 'FIELD2' 
-- Equation name is 'FIELD2', location is LC001, type is output.
 FIELD2  = LCELL( _LC054 $  SYSSEL);

-- Node name is 'GR0' = '|8dffs:27|:48' from file "8dffs.tdf" line 7, column 14
-- Equation name is 'GR0', type is output 
 GR0     = DFFE( AD4 $  GND,  _EQ010,  VCC,  VCC,  VCC);
  _EQ010 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'GR1' = '|8dffs:27|:49' from file "8dffs.tdf" line 7, column 17
-- Equation name is 'GR1', type is output 
 GR1     = DFFE( AD5 $  GND,  _EQ011,  VCC,  VCC,  VCC);
  _EQ011 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'KLIK' = '|3dffs:71|sa' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'KLIK', type is output 
 KLIK    = DFFE( EBU $  GND,  HLOAD1,  VCC,  VCC,  VCC);

-- Node name is 'LDLSBPH' 
-- Equation name is 'LDLSBPH', location is LC016, type is output.
 LDLSBPH = LCELL( _EQ012 $  VCC);
  _EQ012 =  A11 & !A12 & !A13 & !A14 &  A15 & !PS & !WRCB;

-- Node name is 'LDMSBPH' 
-- Equation name is 'LDMSBPH', location is LC015, type is output.
 LDMSBPH = LCELL( _EQ013 $  VCC);
  _EQ013 = !A11 &  A12 & !A13 & !A14 &  A15 & !PS & !WRCB;

-- Node name is 'LDSTATUS' 
-- Equation name is 'LDSTATUS', location is LC010, type is output.
 LDSTATUS = LCELL( _EQ014 $  VCC);
  _EQ014 = !A11 & !A12 & !A13 & !A14 &  A15 & !PS & !WRCB;

-- Node name is 'LDTXTRAM' 
-- Equation name is 'LDTXTRAM', location is LC011, type is output.
 LDTXTRAM = LCELL( _EQ015 $  VCC);
  _EQ015 = !A11 &  A12 &  A13 & !A14 &  A15 & !PS & !RDCB &  WRCB
         # !A11 &  A12 &  A13 & !A14 &  A15 & !PS &  RDCB & !WRCB;

-- Node name is 'LNLSB' 
-- Equation name is 'LNLSB', location is LC013, type is output.
 LNLSB   = LCELL( _EQ016 $  VCC);
  _EQ016 = !A11 & !A12 &  A13 & !A14 &  A15 & !PS & !WRCB;

-- Node name is 'LNMSB' 
-- Equation name is 'LNMSB', location is LC012, type is output.
 LNMSB   = LCELL( _EQ017 $  VCC);
  _EQ017 =  A11 & !A12 &  A13 & !A14 &  A15 & !PS & !WRCB;

-- Node name is 'PAGE1' 
-- Equation name is 'PAGE1', location is LC030, type is output.
 PAGE1   = LCELL(!PS $  GND);

-- Node name is 'PSBUF' 
-- Equation name is 'PSBUF', location is LC018, type is output.
 PSBUF   = LCELL( PS $  GND);

-- Node name is 'RAMLOAD' = '|8dffs:27|:44' from file "8dffs.tdf" line 7, column 2
-- Equation name is 'RAMLOAD', type is output 
 RAMLOAD = DFFE( AD0 $  GND,  _EQ018,  VCC,  VCC,  VCC);
  _EQ018 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'SYS_H' 
-- Equation name is 'SYS_H', location is LC063, type is output.
 SYS_H   = LCELL( _EQ019 $  GND);
  _EQ019 =  FH_M &  SYSSEL
         #  FH_G & !SYSSEL;

-- Node name is 'VINTrpt' 
-- Equation name is 'VINTrpt', location is LC061, type is output.
 VINTrpt = LCELL( _EQ020 $  GND);
  _EQ020 =  DELAY &  _LC049 &  SYSSEL
         # !DELAY &  _LC055 &  SYSSEL
         #  DELAY &  _LC057 & !SYSSEL
         # !DELAY &  _LC059 & !SYSSEL;

-- Node name is 'WR_LOGO_RAM_HI' 
-- Equation name is 'WR_LOGO_RAM_HI', location is LC062, type is output.
 WR_LOGO_RAM_HI = LCELL( _EQ021 $  VCC);
  _EQ021 =  A15 &  A16 &  PS &  PSEN & !WRCB;

-- Node name is 'WR_LOGO_RAM_LO' 
-- Equation name is 'WR_LOGO_RAM_LO', location is LC019, type is output.
 WR_LOGO_RAM_LO = LCELL( _EQ022 $  VCC);
  _EQ022 = !A15 &  A16 &  PS &  PSEN & !WRCB;

-- Node name is 'WRRAM' 
-- Equation name is 'WRRAM', location is LC020, type is output.
 WRRAM   = LCELL( _EQ023 $  VCC);
  _EQ023 =  A15 &  PS &  PSEN & !WRCB;

-- Node name is 'WR_SOUND_RAM_HI' 
-- Equation name is 'WR_SOUND_RAM_HI', location is LC025, type is output.
 WR_SOUND_RAM_HI = LCELL( _EQ024 $  VCC);
  _EQ024 =  A15 & !A16 &  PS &  PSEN & !WRCB;

-- Node name is 'WR_SOUND_RAM_LO' 
-- Equation name is 'WR_SOUND_RAM_LO', location is LC026, type is output.
 WR_SOUND_RAM_LO = LCELL( _EQ025 $  VCC);
  _EQ025 = !A15 & !A16 &  PS &  PSEN & !WRCB;

-- Node name is '16x9' = '|8dffs:27|:50' from file "8dffs.tdf" line 7, column 20
-- Equation name is '16x9', type is output 
 16x9    = DFFE( AD6 $  GND,  _EQ026,  VCC,  VCC,  VCC);
  _EQ026 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is '|vsync:1|g1' from file "vsync.tdf" line 7, column 8
-- Equation name is '_LC057', type is buried 
_LC057   = DFFE( _EQ027 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ027 =  F8_G &  HLOAD1
         # !HLOAD1 &  _LC057;

-- Node name is '|vsync:1|g2' from file "vsync.tdf" line 7, column 2
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( _EQ028 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ028 =  HLOAD1 &  _LC057
         # !HLOAD1 &  _LC059;

-- Node name is '|vsync:1|m1' from file "vsync.tdf" line 7, column 11
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE( _EQ029 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ029 =  F4_M &  HLOAD1
         # !HLOAD1 &  _LC049;

-- Node name is '|vsync:1|m2' from file "vsync.tdf" line 7, column 5
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( _EQ030 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ030 =  HLOAD1 &  _LC049
         # !HLOAD1 &  _LC055;

-- Node name is '|3dffs:28|sa' from file "3dffs.tdf" line 7, column 2
-- Equation name is '_LC054', type is buried 
_LC054   = DFFE( F2 $  GND,  HLOAD1,  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs A, D




Project Information                             c:\max2work\pt8633\v54\v54.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = off
      Automatic Global Clear              = off
      Automatic Global Preset             = off
      Automatic Global Output Enable      = off
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,879K
