

================================================================
== Vivado HLS Report for 'DigitRec'
================================================================
* Date:           Sat Apr 10 19:08:51 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        digit_t1
* Solution:       area
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.474|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+------------+-------+------------+---------+
    |       Latency      |      Interval      | Pipeline|
    |  min  |     max    |  min  |     max    |   Type  |
    +-------+------------+-------+------------+---------+
    |  36004|  9584410004|  36004|  9584410004|   none  |
    +-------+------------+-------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-------+------------+----------------+-----------+-----------+----------+----------+
        |                             |       Latency      |    Iteration   |  Initiation Interval  |   Trip   |          |
        |          Loop Name          |  min  |     max    |     Latency    |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------+-------+------------+----------------+-----------+-----------+----------+----------+
        |- Loop 1                     |  36000|       36000|               2|          -|          -|     18000|    no    |
        |- Loop 2                     |      0|        4000|               2|          -|          -| 0 ~ 2000 |    no    |
        |- TEST_LOOP                  |      0|  9584366000| 3243 ~ 4792183 |          -|          -| 0 ~ 2000 |    no    |
        | + SET_KNN_SET               |     30|          30|               1|          -|          -|        30|    no    |
        | + TRAINING_LOOP             |   2662|     4791601|            2662|          -|          -| 1 ~ 1800 |    no    |
        |  ++ LANES                   |   2660|        2660|             266|          -|          -|        10|    no    |
        |   +++ LANES.1               |    256|         256|               1|          -|          -|       256|    no    |
        |   +++ FIND_MAX_DIST         |      6|           6|               2|          -|          -|         3|    no    |
        | + INIT_1                    |      3|           3|               1|          -|          -|         3|    no    |
        | + INIT_2                    |     10|          10|               1|          -|          -|        10|    no    |
        | + LANES                     |    500|         500|              50|          -|          -|        10|    no    |
        |  ++ INSERTION_SORT_OUTER    |     48|          48|              16|          -|          -|         3|    no    |
        |   +++ INSERTION_SORT_INNER  |      6|           6|               2|          -|          -|         3|    no    |
        |   +++ INSERT                |      6|           6|               2|          -|          -|         3|    no    |
        | + INCREMENT                 |      9|           9|               3|          -|          -|         3|    no    |
        | + VOTE                      |     20|          20|               2|          -|          -|        10|    no    |
        |- Loop 4                     |      0|        4000|               2|          -|          -| 0 ~ 2000 |    no    |
        +-----------------------------+-------+------------+----------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 29 
7 --> 8 
8 --> 8 9 
9 --> 10 
10 --> 11 9 15 
11 --> 12 
12 --> 12 13 
13 --> 14 10 
14 --> 13 
15 --> 15 16 
16 --> 16 17 
17 --> 18 24 
18 --> 19 17 
19 --> 20 
20 --> 21 22 
21 --> 20 
22 --> 23 18 
23 --> 22 
24 --> 25 27 
25 --> 26 
26 --> 24 
27 --> 28 6 
28 --> 27 
29 --> 30 
30 --> 29 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([20000 x i256]* %array4), !map !48"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%num_test_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_test)"   --->   Operation 32 'read' 'num_test_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%num_training_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_training)"   --->   Operation 33 'read' 'num_training_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%array3 = alloca [16 x i32], align 4" [digitrec.cpp:71->digitrec.cpp:209]   --->   Operation 34 'alloca' 'array3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2000 x i8]* %global_results), !map !57"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_training), !map !61"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_test), !map !67"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @DigitRec_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%knn_set = alloca [30 x i11], align 2" [digitrec.cpp:148]   --->   Operation 39 'alloca' 'knn_set' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_1 : Operation 40 [1/1] (0.65ns)   --->   "br label %0" [digitrec.cpp:165]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i15 [ 0, %codeRepl1 ], [ %i, %1 ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.07ns)   --->   "%icmp_ln165 = icmp eq i15 %i_0, -14768" [digitrec.cpp:165]   --->   Operation 42 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18000, i64 18000, i64 18000)"   --->   Operation 43 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.84ns)   --->   "%i = add i15 %i_0, 1" [digitrec.cpp:165]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln165, label %.preheader18.preheader, label %1" [digitrec.cpp:165]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i15 %i_0 to i64" [digitrec.cpp:168]   --->   Operation 46 'zext' 'zext_ln168' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%array4_addr = getelementptr [20000 x i256]* %array4, i64 0, i64 %zext_ln168" [digitrec.cpp:168]   --->   Operation 47 'getelementptr' 'array4_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%array4_load = load i256* %array4_addr, align 32" [digitrec.cpp:168]   --->   Operation 48 'load' 'array4_load' <Predicate = (!icmp_ln165)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_2 : Operation 49 [1/1] (0.65ns)   --->   "br label %.preheader18" [digitrec.cpp:172]   --->   Operation 49 'br' <Predicate = (icmp_ln165)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 50 [1/2] (1.23ns)   --->   "%array4_load = load i256* %array4_addr, align 32" [digitrec.cpp:168]   --->   Operation 50 'load' 'array4_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%training_set_V_addr = getelementptr [18000 x i256]* @training_set_V, i64 0, i64 %zext_ln168" [digitrec.cpp:168]   --->   Operation 51 'getelementptr' 'training_set_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.23ns)   --->   "store i256 %array4_load, i256* %training_set_V_addr, align 32" [digitrec.cpp:168]   --->   Operation 52 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %0" [digitrec.cpp:165]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.47>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i1_0 = phi i31 [ %i_1, %hls_label_1 ], [ 0, %.preheader18.preheader ]"   --->   Operation 54 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i31 %i1_0 to i32" [digitrec.cpp:172]   --->   Operation 55 'zext' 'zext_ln172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.99ns)   --->   "%icmp_ln172 = icmp slt i32 %zext_ln172, %num_test_read" [digitrec.cpp:172]   --->   Operation 56 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.00ns)   --->   "%i_1 = add i31 %i1_0, 1" [digitrec.cpp:172]   --->   Operation 57 'add' 'i_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %hls_label_1, label %2" [digitrec.cpp:172]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i31 %i1_0 to i16" [digitrec.cpp:175]   --->   Operation 59 'trunc' 'trunc_ln321' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.85ns)   --->   "%add_ln321 = add i16 18000, %trunc_ln321" [digitrec.cpp:175]   --->   Operation 60 'add' 'add_ln321' <Predicate = (icmp_ln172)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i16 %add_ln321 to i64" [digitrec.cpp:175]   --->   Operation 61 'sext' 'sext_ln321' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%array4_addr_1 = getelementptr [20000 x i256]* %array4, i64 0, i64 %sext_ln321" [digitrec.cpp:175]   --->   Operation 62 'getelementptr' 'array4_addr_1' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.23ns)   --->   "%array4_load_1 = load i256* %array4_addr_1, align 32" [digitrec.cpp:175]   --->   Operation 63 'load' 'array4_load_1' <Predicate = (icmp_ln172)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln178 = sext i32 %num_training_read to i65" [digitrec.cpp:178]   --->   Operation 64 'sext' 'sext_ln178' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (3.41ns)   --->   "%mul_ln178 = mul i65 %sext_ln178, 6871947674" [digitrec.cpp:178]   --->   Operation 65 'mul' 'mul_ln178' <Predicate = (!icmp_ln172)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.09ns)   --->   "%sub_ln178 = sub i65 0, %mul_ln178" [digitrec.cpp:178]   --->   Operation 66 'sub' 'sub_ln178' <Predicate = (!icmp_ln172)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %num_training_read, i32 31)" [digitrec.cpp:178]   --->   Operation 67 'bitselect' 'tmp_7' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln178_1)   --->   "%tmp_8 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln178, i32 36, i32 64)" [digitrec.cpp:178]   --->   Operation 68 'partselect' 'tmp_8' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln178, i32 36, i32 64)" [digitrec.cpp:178]   --->   Operation 69 'partselect' 'tmp_9' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln178_1)   --->   "%select_ln178 = select i1 %tmp_7, i29 %tmp_8, i29 %tmp_9" [digitrec.cpp:178]   --->   Operation 70 'select' 'select_ln178' <Predicate = (!icmp_ln172)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.98ns) (out node of the LUT)   --->   "%sub_ln178_1 = sub i29 0, %select_ln178" [digitrec.cpp:178]   --->   Operation 71 'sub' 'sub_ln178_1' <Predicate = (!icmp_ln172)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node iter_cnt)   --->   "%select_ln178_1 = select i1 %tmp_7, i29 %sub_ln178_1, i29 %tmp_9" [digitrec.cpp:178]   --->   Operation 72 'select' 'select_ln178_1' <Predicate = (!icmp_ln172)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.98ns) (out node of the LUT)   --->   "%iter_cnt = add i29 %select_ln178_1, -1" [digitrec.cpp:178]   --->   Operation 73 'add' 'iter_cnt' <Predicate = (!icmp_ln172)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.65ns)   --->   "br label %3" [digitrec.cpp:181]   --->   Operation 74 'br' <Predicate = (!icmp_ln172)> <Delay = 0.65>

State 5 <SV = 3> <Delay = 2.47>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [digitrec.cpp:172]   --->   Operation 75 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 1000, [1 x i8]* @p_str) nounwind" [digitrec.cpp:173]   --->   Operation 76 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i31 %i1_0 to i64" [digitrec.cpp:175]   --->   Operation 77 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/2] (1.23ns)   --->   "%array4_load_1 = load i256* %array4_addr_1, align 32" [digitrec.cpp:175]   --->   Operation 78 'load' 'array4_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%test_set_V_addr = getelementptr [2000 x i256]* @test_set_V, i64 0, i64 %zext_ln175" [digitrec.cpp:175]   --->   Operation 79 'getelementptr' 'test_set_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.23ns)   --->   "store i256 %array4_load_1, i256* %test_set_V_addr, align 32" [digitrec.cpp:175]   --->   Operation 80 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp)" [digitrec.cpp:176]   --->   Operation 81 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader18" [digitrec.cpp:172]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.23>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%t_0 = phi i31 [ 0, %2 ], [ %t, %TEST_LOOP_end ]"   --->   Operation 83 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i31 %t_0 to i32" [digitrec.cpp:181]   --->   Operation 84 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.99ns)   --->   "%icmp_ln181 = icmp slt i32 %zext_ln181, %num_test_read" [digitrec.cpp:181]   --->   Operation 85 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.00ns)   --->   "%t = add i31 %t_0, 1" [digitrec.cpp:181]   --->   Operation 86 'add' 't' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln181, label %TEST_LOOP_begin, label %.preheader.preheader" [digitrec.cpp:181]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i31 %t_0 to i64" [digitrec.cpp:184]   --->   Operation 88 'zext' 'zext_ln184' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%test_set_V_addr_1 = getelementptr [2000 x i256]* @test_set_V, i64 0, i64 %zext_ln184" [digitrec.cpp:184]   --->   Operation 89 'getelementptr' 'test_set_V_addr_1' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (1.23ns)   --->   "%test_instance_V = load i256* %test_set_V_addr_1, align 32" [digitrec.cpp:184]   --->   Operation 90 'load' 'test_instance_V' <Predicate = (icmp_ln181)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_6 : Operation 91 [1/1] (0.65ns)   --->   "br label %.preheader" [digitrec.cpp:215]   --->   Operation 91 'br' <Predicate = (!icmp_ln181)> <Delay = 0.65>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str15) nounwind" [digitrec.cpp:181]   --->   Operation 92 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str15)" [digitrec.cpp:181]   --->   Operation 93 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 1000, [1 x i8]* @p_str) nounwind" [digitrec.cpp:182]   --->   Operation 94 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/2] (1.23ns)   --->   "%test_instance_V = load i256* %test_set_V_addr_1, align 32" [digitrec.cpp:184]   --->   Operation 95 'load' 'test_instance_V' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_7 : Operation 96 [1/1] (0.65ns)   --->   "br label %4" [digitrec.cpp:187]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 5> <Delay = 0.78>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%i2_0 = phi i5 [ 0, %TEST_LOOP_begin ], [ %i_2, %5 ]"   --->   Operation 97 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.75ns)   --->   "%icmp_ln187 = icmp eq i5 %i2_0, -2" [digitrec.cpp:187]   --->   Operation 98 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 99 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.78ns)   --->   "%i_2 = add i5 %i2_0, 1" [digitrec.cpp:187]   --->   Operation 100 'add' 'i_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %.preheader17.preheader, label %5" [digitrec.cpp:187]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str16) nounwind" [digitrec.cpp:187]   --->   Operation 102 'specloopname' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i5 %i2_0 to i64" [digitrec.cpp:190]   --->   Operation 103 'zext' 'zext_ln190' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%knn_set_addr = getelementptr [30 x i11]* %knn_set, i64 0, i64 %zext_ln190" [digitrec.cpp:190]   --->   Operation 104 'getelementptr' 'knn_set_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.67ns)   --->   "store i11 256, i11* %knn_set_addr, align 2" [digitrec.cpp:190]   --->   Operation 105 'store' <Predicate = (!icmp_ln187)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "br label %4" [digitrec.cpp:187]   --->   Operation 106 'br' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.65ns)   --->   "br label %.preheader17" [digitrec.cpp:193]   --->   Operation 107 'br' <Predicate = (icmp_ln187)> <Delay = 0.65>

State 9 <SV = 6> <Delay = 0.94>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%i3_0 = phi i11 [ %i_4, %TRAINING_LOOP_end ], [ 0, %.preheader17.preheader ]"   --->   Operation 108 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i11 %i3_0 to i15" [digitrec.cpp:193]   --->   Operation 109 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln193_1 = zext i11 %i3_0 to i29" [digitrec.cpp:193]   --->   Operation 110 'zext' 'zext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.94ns)   --->   "%icmp_ln193 = icmp eq i11 %i3_0, -248" [digitrec.cpp:193]   --->   Operation 111 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1800, i64 900)"   --->   Operation 112 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.79ns)   --->   "%i_4 = add i11 %i3_0, 1" [digitrec.cpp:193]   --->   Operation 113 'add' 'i_4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %.loopexit, label %TRAINING_LOOP_begin" [digitrec.cpp:193]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str17) nounwind" [digitrec.cpp:193]   --->   Operation 115 'specloopname' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str17)" [digitrec.cpp:193]   --->   Operation 116 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.65ns)   --->   "br label %6" [digitrec.cpp:195]   --->   Operation 117 'br' <Predicate = (!icmp_ln193)> <Delay = 0.65>

State 10 <SV = 7> <Delay = 2.07>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%indvars_iv = phi i15 [ %add_ln195, %LANES_end ], [ 0, %TRAINING_LOOP_begin ]" [digitrec.cpp:195]   --->   Operation 118 'phi' 'indvars_iv' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %LANES_end ], [ 0, %TRAINING_LOOP_begin ]"   --->   Operation 119 'phi' 'j_0' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1357 = zext i4 %j_0 to i6" [digitrec.cpp:31->digitrec.cpp:202]   --->   Operation 120 'zext' 'zext_ln1357' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.72ns)   --->   "%icmp_ln195 = icmp eq i4 %j_0, -6" [digitrec.cpp:195]   --->   Operation 121 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 122 'speclooptripcount' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.79ns)   --->   "%j = add i4 %j_0, 1" [digitrec.cpp:195]   --->   Operation 123 'add' 'j' <Predicate = (!icmp_ln193)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln195, label %11, label %LANES_begin" [digitrec.cpp:195]   --->   Operation 124 'br' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.84ns)   --->   "%add_ln199 = add i15 %indvars_iv, %zext_ln193" [digitrec.cpp:199]   --->   Operation 125 'add' 'add_ln199' <Predicate = (!icmp_ln193 & !icmp_ln195)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i15 %add_ln199 to i64" [digitrec.cpp:199]   --->   Operation 126 'zext' 'zext_ln199' <Predicate = (!icmp_ln193 & !icmp_ln195)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%training_set_V_addr_1 = getelementptr [18000 x i256]* @training_set_V, i64 0, i64 %zext_ln199" [digitrec.cpp:199]   --->   Operation 127 'getelementptr' 'training_set_V_addr_1' <Predicate = (!icmp_ln193 & !icmp_ln195)> <Delay = 0.00>
ST_10 : Operation 128 [2/2] (1.23ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [digitrec.cpp:199]   --->   Operation 128 'load' 'training_instance_V' <Predicate = (!icmp_ln193 & !icmp_ln195)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_0, i2 0)" [digitrec.cpp:202]   --->   Operation 129 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln193 & !icmp_ln195)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.78ns)   --->   "%sub_ln1357 = sub i6 %shl_ln, %zext_ln1357" [digitrec.cpp:31->digitrec.cpp:202]   --->   Operation 130 'sub' 'sub_ln1357' <Predicate = (!icmp_ln193 & !icmp_ln195)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (1.01ns)   --->   "%icmp_ln205 = icmp eq i29 %zext_ln193_1, %iter_cnt" [digitrec.cpp:205]   --->   Operation 131 'icmp' 'icmp_ln205' <Predicate = (!icmp_ln193 & icmp_ln195)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln205, label %.loopexit, label %TRAINING_LOOP_end" [digitrec.cpp:205]   --->   Operation 132 'br' <Predicate = (!icmp_ln193 & icmp_ln195)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str17, i32 %tmp_3)" [digitrec.cpp:207]   --->   Operation 133 'specregionend' 'empty_18' <Predicate = (!icmp_ln193 & icmp_ln195 & !icmp_ln205)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader17" [digitrec.cpp:193]   --->   Operation 134 'br' <Predicate = (!icmp_ln193 & icmp_ln195 & !icmp_ln205)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.65ns)   --->   "br label %12" [digitrec.cpp:81->digitrec.cpp:209]   --->   Operation 135 'br' <Predicate = (icmp_ln195 & icmp_ln205) | (icmp_ln193)> <Delay = 0.65>

State 11 <SV = 8> <Delay = 1.66>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [digitrec.cpp:195]   --->   Operation 136 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)" [digitrec.cpp:195]   --->   Operation 137 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/2] (1.23ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [digitrec.cpp:199]   --->   Operation 138 'load' 'training_instance_V' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_11 : Operation 139 [1/1] (0.42ns)   --->   "%ret_V = xor i256 %training_instance_V, %test_instance_V" [digitrec.cpp:31->digitrec.cpp:202]   --->   Operation 139 'xor' 'ret_V' <Predicate = true> <Delay = 0.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.65ns)   --->   "br label %7" [digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:202]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.65>

State 12 <SV = 9> <Delay = 0.88>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%dist = phi i9 [ 0, %LANES_begin ], [ %cnt, %8 ]"   --->   Operation 141 'phi' 'dist' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i9 [ 0, %LANES_begin ], [ %i_5, %8 ]"   --->   Operation 142 'phi' 'bvh_d_index' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i9 %bvh_d_index to i32" [digitrec.cpp:35->digitrec.cpp:202]   --->   Operation 143 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.88ns)   --->   "%icmp_ln17 = icmp eq i9 %bvh_d_index, -256" [digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:202]   --->   Operation 144 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 145 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.77ns)   --->   "%i_5 = add i9 %bvh_d_index, 1" [digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:202]   --->   Operation 146 'add' 'i_5' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %popcount.exit.i.preheader, label %8" [digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:202]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %ret_V, i32 %zext_ln35_1) nounwind" [digitrec.cpp:18->digitrec.cpp:35->digitrec.cpp:202]   --->   Operation 148 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i1 %p_Result_s to i9" [digitrec.cpp:18->digitrec.cpp:35->digitrec.cpp:202]   --->   Operation 149 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.77ns)   --->   "%cnt = add i9 %zext_ln18, %dist" [digitrec.cpp:18->digitrec.cpp:35->digitrec.cpp:202]   --->   Operation 150 'add' 'cnt' <Predicate = (!icmp_ln17)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "br label %7" [digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:202]   --->   Operation 151 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i9 %dist to i32" [digitrec.cpp:35->digitrec.cpp:202]   --->   Operation 152 'zext' 'zext_ln35' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.65ns)   --->   "br label %popcount.exit.i" [digitrec.cpp:45->digitrec.cpp:202]   --->   Operation 153 'br' <Predicate = (icmp_ln17)> <Delay = 0.65>

State 13 <SV = 10> <Delay = 1.45>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%max_dist_0_i = phi i32 [ %select_ln43, %._crit_edge.i ], [ 0, %popcount.exit.i.preheader ]" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 154 'phi' 'max_dist_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%max_dist_id_0_i = phi i32 [ %select_ln43_1, %._crit_edge.i ], [ 4, %popcount.exit.i.preheader ]" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 155 'phi' 'max_dist_id_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%max_dist_id = phi i2 [ %k, %._crit_edge.i ], [ 0, %popcount.exit.i.preheader ]"   --->   Operation 156 'phi' 'max_dist_id' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i2 %max_dist_id to i32" [digitrec.cpp:45->digitrec.cpp:202]   --->   Operation 157 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.44ns)   --->   "%icmp_ln42 = icmp eq i2 %max_dist_id, -1" [digitrec.cpp:42->digitrec.cpp:202]   --->   Operation 158 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 159 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.54ns)   --->   "%k = add i2 %max_dist_id, 1" [digitrec.cpp:42->digitrec.cpp:202]   --->   Operation 160 'add' 'k' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %9, label %._crit_edge.i" [digitrec.cpp:42->digitrec.cpp:202]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i2 %max_dist_id to i6" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 162 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.78ns)   --->   "%add_ln43 = add i6 %sub_ln1357, %zext_ln43" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 163 'add' 'add_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i6 %add_ln43 to i64" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 164 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%knn_set_addr_1 = getelementptr [30 x i11]* %knn_set, i64 0, i64 %zext_ln43_1" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 165 'getelementptr' 'knn_set_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 166 [2/2] (0.67ns)   --->   "%knn_set_load = load i11* %knn_set_addr_1, align 2" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 166 'load' 'knn_set_load' <Predicate = (!icmp_ln42)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_13 : Operation 167 [1/1] (0.99ns)   --->   "%icmp_ln50 = icmp slt i32 %zext_ln35, %max_dist_0_i" [digitrec.cpp:50->digitrec.cpp:202]   --->   Operation 167 'icmp' 'icmp_ln50' <Predicate = (icmp_ln42)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %10, label %LANES_end" [digitrec.cpp:50->digitrec.cpp:202]   --->   Operation 168 'br' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %max_dist_id_0_i to i6" [digitrec.cpp:51->digitrec.cpp:202]   --->   Operation 169 'trunc' 'trunc_ln51' <Predicate = (icmp_ln42 & icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.78ns)   --->   "%add_ln51 = add i6 %trunc_ln51, %sub_ln1357" [digitrec.cpp:51->digitrec.cpp:202]   --->   Operation 170 'add' 'add_ln51' <Predicate = (icmp_ln42 & icmp_ln50)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i6 %add_ln51 to i64" [digitrec.cpp:51->digitrec.cpp:202]   --->   Operation 171 'sext' 'sext_ln51' <Predicate = (icmp_ln42 & icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%knn_set_addr_2 = getelementptr [30 x i11]* %knn_set, i64 0, i64 %sext_ln51" [digitrec.cpp:51->digitrec.cpp:202]   --->   Operation 172 'getelementptr' 'knn_set_addr_2' <Predicate = (icmp_ln42 & icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %dist to i11" [digitrec.cpp:51->digitrec.cpp:202]   --->   Operation 173 'zext' 'zext_ln51' <Predicate = (icmp_ln42 & icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.67ns)   --->   "store i11 %zext_ln51, i11* %knn_set_addr_2, align 2" [digitrec.cpp:51->digitrec.cpp:202]   --->   Operation 174 'store' <Predicate = (icmp_ln42 & icmp_ln50)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "br label %LANES_end" [digitrec.cpp:51->digitrec.cpp:202]   --->   Operation 175 'br' <Predicate = (icmp_ln42 & icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_4)" [digitrec.cpp:204]   --->   Operation 176 'specregionend' 'empty_17' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.84ns)   --->   "%add_ln195 = add i15 %indvars_iv, 1800" [digitrec.cpp:195]   --->   Operation 177 'add' 'add_ln195' <Predicate = (icmp_ln42)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "br label %6" [digitrec.cpp:195]   --->   Operation 178 'br' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.07>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1) nounwind" [digitrec.cpp:42->digitrec.cpp:202]   --->   Operation 179 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/2] (0.67ns)   --->   "%knn_set_load = load i11* %knn_set_addr_1, align 2" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 180 'load' 'knn_set_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%max_dist = sext i11 %knn_set_load to i32" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 181 'sext' 'max_dist' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.99ns)   --->   "%icmp_ln43 = icmp sgt i32 %max_dist, %max_dist_0_i" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 182 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.41ns)   --->   "%select_ln43 = select i1 %icmp_ln43, i32 %max_dist, i32 %max_dist_0_i" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 183 'select' 'select_ln43' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.41ns)   --->   "%select_ln43_1 = select i1 %icmp_ln43, i32 %zext_ln45, i32 %max_dist_id_0_i" [digitrec.cpp:43->digitrec.cpp:202]   --->   Operation 184 'select' 'select_ln43_1' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "br label %popcount.exit.i" [digitrec.cpp:42->digitrec.cpp:202]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 1.34>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ 0, %.loopexit ], [ %i_6, %13 ]"   --->   Operation 186 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.44ns)   --->   "%icmp_ln81 = icmp eq i2 %i_0_i, -1" [digitrec.cpp:81->digitrec.cpp:209]   --->   Operation 187 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 188 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.54ns)   --->   "%i_6 = add i2 %i_0_i, 1" [digitrec.cpp:81->digitrec.cpp:209]   --->   Operation 189 'add' 'i_6' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %.preheader5.i.preheader, label %13" [digitrec.cpp:81->digitrec.cpp:209]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind" [digitrec.cpp:81->digitrec.cpp:209]   --->   Operation 191 'specloopname' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i2 %i_0_i to i64" [digitrec.cpp:83->digitrec.cpp:209]   --->   Operation 192 'zext' 'zext_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i2 %i_0_i to i3" [digitrec.cpp:83->digitrec.cpp:209]   --->   Operation 193 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%array3_addr = getelementptr [16 x i32]* %array3, i64 0, i64 %zext_ln83" [digitrec.cpp:83->digitrec.cpp:209]   --->   Operation 194 'getelementptr' 'array3_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.67ns)   --->   "store i32 256, i32* %array3_addr, align 4" [digitrec.cpp:83->digitrec.cpp:209]   --->   Operation 195 'store' <Predicate = (!icmp_ln81)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_15 : Operation 196 [1/1] (0.67ns)   --->   "%add_ln84 = add i3 %zext_ln83_1, 3" [digitrec.cpp:84->digitrec.cpp:209]   --->   Operation 196 'add' 'add_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %add_ln84 to i64" [digitrec.cpp:84->digitrec.cpp:209]   --->   Operation 197 'zext' 'zext_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%array3_addr_1 = getelementptr [16 x i32]* %array3, i64 0, i64 %zext_ln84" [digitrec.cpp:84->digitrec.cpp:209]   --->   Operation 198 'getelementptr' 'array3_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.67ns)   --->   "store i32 9, i32* %array3_addr_1, align 4" [digitrec.cpp:84->digitrec.cpp:209]   --->   Operation 199 'store' <Predicate = (!icmp_ln81)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "br label %12" [digitrec.cpp:81->digitrec.cpp:209]   --->   Operation 200 'br' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.65ns)   --->   "br label %.preheader5.i" [digitrec.cpp:87->digitrec.cpp:209]   --->   Operation 201 'br' <Predicate = (icmp_ln81)> <Delay = 0.65>

State 16 <SV = 9> <Delay = 1.47>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%i1_0_i = phi i4 [ %i_7, %14 ], [ 0, %.preheader5.i.preheader ]"   --->   Operation 202 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.72ns)   --->   "%icmp_ln87 = icmp eq i4 %i1_0_i, -6" [digitrec.cpp:87->digitrec.cpp:209]   --->   Operation 203 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 204 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.79ns)   --->   "%i_7 = add i4 %i1_0_i, 1" [digitrec.cpp:87->digitrec.cpp:209]   --->   Operation 205 'add' 'i_7' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %.preheader4.i.preheader, label %14" [digitrec.cpp:87->digitrec.cpp:209]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind" [digitrec.cpp:87->digitrec.cpp:209]   --->   Operation 207 'specloopname' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.79ns)   --->   "%add_ln89 = add i4 %i1_0_i, 6" [digitrec.cpp:89->digitrec.cpp:209]   --->   Operation 208 'add' 'add_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %add_ln89 to i64" [digitrec.cpp:89->digitrec.cpp:209]   --->   Operation 209 'zext' 'zext_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%array3_addr_2 = getelementptr [16 x i32]* %array3, i64 0, i64 %zext_ln89" [digitrec.cpp:89->digitrec.cpp:209]   --->   Operation 210 'getelementptr' 'array3_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.67ns)   --->   "store i32 0, i32* %array3_addr_2, align 4" [digitrec.cpp:89->digitrec.cpp:209]   --->   Operation 211 'store' <Predicate = (!icmp_ln87)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "br label %.preheader5.i" [digitrec.cpp:87->digitrec.cpp:209]   --->   Operation 212 'br' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.65ns)   --->   "br label %.preheader4.i" [digitrec.cpp:94->digitrec.cpp:209]   --->   Operation 213 'br' <Predicate = (icmp_ln87)> <Delay = 0.65>

State 17 <SV = 10> <Delay = 0.79>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%i2_0_i = phi i4 [ %i_9, %LANES_end1 ], [ 0, %.preheader4.i.preheader ]"   --->   Operation 214 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i4 %i2_0_i to i7" [digitrec.cpp:94->digitrec.cpp:209]   --->   Operation 215 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.72ns)   --->   "%icmp_ln94 = icmp eq i4 %i2_0_i, -6" [digitrec.cpp:94->digitrec.cpp:209]   --->   Operation 216 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 217 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.79ns)   --->   "%i_9 = add i4 %i2_0_i, 1" [digitrec.cpp:94->digitrec.cpp:209]   --->   Operation 218 'add' 'i_9' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %.preheader2.i.preheader, label %LANES_begin1" [digitrec.cpp:94->digitrec.cpp:209]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [digitrec.cpp:94->digitrec.cpp:209]   --->   Operation 220 'specloopname' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)" [digitrec.cpp:94->digitrec.cpp:209]   --->   Operation 221 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i2_0_i, i2 0)" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 222 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i6 %shl_ln1 to i7" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 223 'zext' 'zext_ln100_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.78ns)   --->   "%sub_ln100 = sub i7 %zext_ln100_2, %zext_ln94" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 224 'sub' 'sub_ln100' <Predicate = (!icmp_ln94)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %i2_0_i to i32" [digitrec.cpp:111->digitrec.cpp:209]   --->   Operation 225 'zext' 'zext_ln111' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.65ns)   --->   "br label %15" [digitrec.cpp:95->digitrec.cpp:209]   --->   Operation 226 'br' <Predicate = (!icmp_ln94)> <Delay = 0.65>
ST_17 : Operation 227 [1/1] (0.65ns)   --->   "br label %.preheader2.i" [digitrec.cpp:118->digitrec.cpp:209]   --->   Operation 227 'br' <Predicate = (icmp_ln94)> <Delay = 0.65>

State 18 <SV = 11> <Delay = 1.45>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %LANES_begin1 ], [ %j_1, %INSERTION_SORT_OUTER_end ]"   --->   Operation 228 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i2 %j_0_i to i7" [digitrec.cpp:95->digitrec.cpp:209]   --->   Operation 229 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.44ns)   --->   "%icmp_ln95 = icmp eq i2 %j_0_i, -1" [digitrec.cpp:95->digitrec.cpp:209]   --->   Operation 230 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 231 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.54ns)   --->   "%j_1 = add i2 %j_0_i, 1" [digitrec.cpp:95->digitrec.cpp:209]   --->   Operation 232 'add' 'j_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %LANES_end1, label %INSERTION_SORT_OUTER_begin" [digitrec.cpp:95->digitrec.cpp:209]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.77ns)   --->   "%add_ln100 = add i7 %sub_ln100, %zext_ln95" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 234 'add' 'add_ln100' <Predicate = (!icmp_ln95)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i7 %add_ln100 to i32" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 235 'sext' 'sext_ln100' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i32 %sext_ln100 to i64" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 236 'zext' 'zext_ln100' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%knn_set_addr_3 = getelementptr [30 x i11]* %knn_set, i64 0, i64 %zext_ln100" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 237 'getelementptr' 'knn_set_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 238 [2/2] (0.67ns)   --->   "%knn_set_load_1 = load i11* %knn_set_addr_3, align 2" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 238 'load' 'knn_set_load_1' <Predicate = (!icmp_ln95)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_5)" [digitrec.cpp:115->digitrec.cpp:209]   --->   Operation 239 'specregionend' 'empty_20' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [digitrec.cpp:94->digitrec.cpp:209]   --->   Operation 240 'br' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 19 <SV = 12> <Delay = 0.67>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str7) nounwind" [digitrec.cpp:95->digitrec.cpp:209]   --->   Operation 241 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str7)" [digitrec.cpp:95->digitrec.cpp:209]   --->   Operation 242 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 243 [1/2] (0.67ns)   --->   "%knn_set_load_1 = load i11* %knn_set_addr_3, align 2" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 243 'load' 'knn_set_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i11 %knn_set_load_1 to i32" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 244 'sext' 'sext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.65ns)   --->   "br label %16" [digitrec.cpp:98->digitrec.cpp:209]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.65>

State 20 <SV = 13> <Delay = 0.78>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%r_0_i = phi i2 [ 0, %INSERTION_SORT_OUTER_begin ], [ %r, %_ifconv ]"   --->   Operation 246 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%pos_0_i = phi i32 [ 1000, %INSERTION_SORT_OUTER_begin ], [ %pos, %_ifconv ]"   --->   Operation 247 'phi' 'pos_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i2 %r_0_i to i32" [digitrec.cpp:98->digitrec.cpp:209]   --->   Operation 248 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.44ns)   --->   "%icmp_ln98 = icmp eq i2 %r_0_i, -1" [digitrec.cpp:98->digitrec.cpp:209]   --->   Operation 249 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 250 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.54ns)   --->   "%r = add i2 %r_0_i, 1" [digitrec.cpp:98->digitrec.cpp:209]   --->   Operation 251 'add' 'r' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %.preheader3.i.preheader, label %_ifconv" [digitrec.cpp:98->digitrec.cpp:209]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i2 %r_0_i to i64" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 253 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%array3_addr_9 = getelementptr [16 x i32]* %array3, i64 0, i64 %zext_ln100_1" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 254 'getelementptr' 'array3_addr_9' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_20 : Operation 255 [2/2] (0.67ns)   --->   "%array3_load_4 = load i32* %array3_addr_9, align 4" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 255 'load' 'array3_load_4' <Predicate = (!icmp_ln98)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %pos_0_i to i64" [digitrec.cpp:110->digitrec.cpp:209]   --->   Operation 256 'zext' 'zext_ln110' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i32 %pos_0_i to i6" [digitrec.cpp:110->digitrec.cpp:209]   --->   Operation 257 'trunc' 'trunc_ln110' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%array3_addr_7 = getelementptr [16 x i32]* %array3, i64 0, i64 %zext_ln110" [digitrec.cpp:110->digitrec.cpp:209]   --->   Operation 258 'getelementptr' 'array3_addr_7' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.78ns)   --->   "%add_ln111 = add i6 3, %trunc_ln110" [digitrec.cpp:111->digitrec.cpp:209]   --->   Operation 259 'add' 'add_ln111' <Predicate = (icmp_ln98)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i6 %add_ln111 to i64" [digitrec.cpp:111->digitrec.cpp:209]   --->   Operation 260 'sext' 'sext_ln111' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%array3_addr_8 = getelementptr [16 x i32]* %array3, i64 0, i64 %sext_ln111" [digitrec.cpp:111->digitrec.cpp:209]   --->   Operation 261 'getelementptr' 'array3_addr_8' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (0.65ns)   --->   "br label %.preheader3.i" [digitrec.cpp:104->digitrec.cpp:209]   --->   Operation 262 'br' <Predicate = (icmp_ln98)> <Delay = 0.65>

State 21 <SV = 14> <Delay = 2.07>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind" [digitrec.cpp:98->digitrec.cpp:209]   --->   Operation 263 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 264 [1/2] (0.67ns)   --->   "%array3_load_4 = load i32* %array3_addr_9, align 4" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 264 'load' 'array3_load_4' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_21 : Operation 265 [1/1] (0.99ns)   --->   "%icmp_ln100 = icmp slt i32 %sext_ln100_1, %array3_load_4" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 265 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pos_0_i, i32 2, i32 31)" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 266 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (1.00ns)   --->   "%icmp_ln100_1 = icmp sgt i30 %tmp_10, 0" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 267 'icmp' 'icmp_ln100_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node pos)   --->   "%phitmp_i = select i1 %icmp_ln100_1, i32 %zext_ln98, i32 %pos_0_i" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 268 'select' 'phitmp_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 269 [1/1] (0.41ns) (out node of the LUT)   --->   "%pos = select i1 %icmp_ln100, i32 %phitmp_i, i32 %pos_0_i" [digitrec.cpp:100->digitrec.cpp:209]   --->   Operation 269 'select' 'pos' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "br label %16" [digitrec.cpp:98->digitrec.cpp:209]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 14> <Delay = 1.63>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%r3_0_i = phi i2 [ %r_1, %21 ], [ -1, %.preheader3.i.preheader ]"   --->   Operation 271 'phi' 'r3_0_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 272 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp eq i2 %r3_0_i, 0" [digitrec.cpp:104->digitrec.cpp:209]   --->   Operation 272 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 273 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %icmp_ln104, label %INSERTION_SORT_OUTER_end, label %17" [digitrec.cpp:104->digitrec.cpp:209]   --->   Operation 274 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [digitrec.cpp:104->digitrec.cpp:209]   --->   Operation 275 'specloopname' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_22 : Operation 276 [1/1] (0.54ns)   --->   "%r_1 = add i2 %r3_0_i, -1" [digitrec.cpp:106->digitrec.cpp:209]   --->   Operation 276 'add' 'r_1' <Predicate = (!icmp_ln104)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i2 %r_1 to i32" [digitrec.cpp:106->digitrec.cpp:209]   --->   Operation 277 'zext' 'zext_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (0.99ns)   --->   "%icmp_ln106 = icmp sgt i32 %zext_ln106, %pos_0_i" [digitrec.cpp:106->digitrec.cpp:209]   --->   Operation 278 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %18, label %19" [digitrec.cpp:106->digitrec.cpp:209]   --->   Operation 279 'br' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_22 : Operation 280 [1/1] (0.99ns)   --->   "%icmp_ln109 = icmp eq i32 %zext_ln106, %pos_0_i" [digitrec.cpp:109->digitrec.cpp:209]   --->   Operation 280 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln104 & !icmp_ln106)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %20, label %._crit_edge6.i" [digitrec.cpp:109->digitrec.cpp:209]   --->   Operation 281 'br' <Predicate = (!icmp_ln104 & !icmp_ln106)> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.67ns)   --->   "store i32 %sext_ln100_1, i32* %array3_addr_7, align 4" [digitrec.cpp:110->digitrec.cpp:209]   --->   Operation 282 'store' <Predicate = (!icmp_ln104 & !icmp_ln106 & icmp_ln109)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_22 : Operation 283 [1/1] (0.67ns)   --->   "store i32 %zext_ln111, i32* %array3_addr_8, align 4" [digitrec.cpp:111->digitrec.cpp:209]   --->   Operation 283 'store' <Predicate = (!icmp_ln104 & !icmp_ln106 & icmp_ln109)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [digitrec.cpp:112->digitrec.cpp:209]   --->   Operation 284 'br' <Predicate = (!icmp_ln104 & !icmp_ln106 & icmp_ln109)> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "br label %21"   --->   Operation 285 'br' <Predicate = (!icmp_ln104 & !icmp_ln106)> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.28ns)   --->   "%xor_ln107 = xor i2 %r3_0_i, -2" [digitrec.cpp:107->digitrec.cpp:209]   --->   Operation 286 'xor' 'xor_ln107' <Predicate = (!icmp_ln104 & icmp_ln106)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i2 %xor_ln107 to i64" [digitrec.cpp:107->digitrec.cpp:209]   --->   Operation 287 'sext' 'sext_ln107' <Predicate = (!icmp_ln104 & icmp_ln106)> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i2 %xor_ln107 to i3" [digitrec.cpp:107->digitrec.cpp:209]   --->   Operation 288 'sext' 'sext_ln107_1' <Predicate = (!icmp_ln104 & icmp_ln106)> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%array3_addr_10 = getelementptr [16 x i32]* %array3, i64 0, i64 %sext_ln107" [digitrec.cpp:107->digitrec.cpp:209]   --->   Operation 289 'getelementptr' 'array3_addr_10' <Predicate = (!icmp_ln104 & icmp_ln106)> <Delay = 0.00>
ST_22 : Operation 290 [2/2] (0.67ns)   --->   "%array3_load_5 = load i32* %array3_addr_10, align 4" [digitrec.cpp:107->digitrec.cpp:209]   --->   Operation 290 'load' 'array3_load_5' <Predicate = (!icmp_ln104 & icmp_ln106)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_22 : Operation 291 [1/1] (0.67ns)   --->   "%add_ln108 = add i3 3, %sext_ln107_1" [digitrec.cpp:108->digitrec.cpp:209]   --->   Operation 291 'add' 'add_ln108' <Predicate = (!icmp_ln104 & icmp_ln106)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i3 %add_ln108 to i64" [digitrec.cpp:108->digitrec.cpp:209]   --->   Operation 292 'zext' 'zext_ln108_1' <Predicate = (!icmp_ln104 & icmp_ln106)> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%array3_addr_12 = getelementptr [16 x i32]* %array3, i64 0, i64 %zext_ln108_1" [digitrec.cpp:108->digitrec.cpp:209]   --->   Operation 293 'getelementptr' 'array3_addr_12' <Predicate = (!icmp_ln104 & icmp_ln106)> <Delay = 0.00>
ST_22 : Operation 294 [2/2] (0.67ns)   --->   "%array3_load_6 = load i32* %array3_addr_12, align 4" [digitrec.cpp:108->digitrec.cpp:209]   --->   Operation 294 'load' 'array3_load_6' <Predicate = (!icmp_ln104 & icmp_ln106)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str7, i32 %tmp_6)" [digitrec.cpp:114->digitrec.cpp:209]   --->   Operation 295 'specregionend' 'empty_19' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "br label %15" [digitrec.cpp:95->digitrec.cpp:209]   --->   Operation 296 'br' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 23 <SV = 15> <Delay = 1.35>
ST_23 : Operation 297 [1/2] (0.67ns)   --->   "%array3_load_5 = load i32* %array3_addr_10, align 4" [digitrec.cpp:107->digitrec.cpp:209]   --->   Operation 297 'load' 'array3_load_5' <Predicate = (icmp_ln106)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i2 %r_1 to i64" [digitrec.cpp:107->digitrec.cpp:209]   --->   Operation 298 'zext' 'zext_ln107' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i2 %r_1 to i3" [digitrec.cpp:107->digitrec.cpp:209]   --->   Operation 299 'zext' 'zext_ln107_1' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%array3_addr_11 = getelementptr [16 x i32]* %array3, i64 0, i64 %zext_ln107" [digitrec.cpp:107->digitrec.cpp:209]   --->   Operation 300 'getelementptr' 'array3_addr_11' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (0.67ns)   --->   "store i32 %array3_load_5, i32* %array3_addr_11, align 4" [digitrec.cpp:107->digitrec.cpp:209]   --->   Operation 301 'store' <Predicate = (icmp_ln106)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_23 : Operation 302 [1/2] (0.67ns)   --->   "%array3_load_6 = load i32* %array3_addr_12, align 4" [digitrec.cpp:108->digitrec.cpp:209]   --->   Operation 302 'load' 'array3_load_6' <Predicate = (icmp_ln106)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_23 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %array3_load_6 to i6" [digitrec.cpp:108->digitrec.cpp:209]   --->   Operation 303 'trunc' 'trunc_ln108' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_23 : Operation 304 [1/1] (0.67ns)   --->   "%add_ln108_1 = add i3 3, %zext_ln107_1" [digitrec.cpp:108->digitrec.cpp:209]   --->   Operation 304 'add' 'add_ln108_1' <Predicate = (icmp_ln106)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i3 %add_ln108_1 to i64" [digitrec.cpp:108->digitrec.cpp:209]   --->   Operation 305 'zext' 'zext_ln108_2' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_23 : Operation 306 [1/1] (0.00ns)   --->   "%array3_addr_13 = getelementptr [16 x i32]* %array3, i64 0, i64 %zext_ln108_2" [digitrec.cpp:108->digitrec.cpp:209]   --->   Operation 306 'getelementptr' 'array3_addr_13' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i6 %trunc_ln108 to i32" [digitrec.cpp:108->digitrec.cpp:209]   --->   Operation 307 'zext' 'zext_ln108' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (0.67ns)   --->   "store i32 %zext_ln108, i32* %array3_addr_13, align 4" [digitrec.cpp:108->digitrec.cpp:209]   --->   Operation 308 'store' <Predicate = (icmp_ln106)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "br label %21" [digitrec.cpp:109->digitrec.cpp:209]   --->   Operation 309 'br' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_23 : Operation 310 [1/1] (0.00ns)   --->   "br label %.preheader3.i" [digitrec.cpp:104->digitrec.cpp:209]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 11> <Delay = 1.34>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "%i4_0_i = phi i2 [ %i_8, %22 ], [ 0, %.preheader2.i.preheader ]"   --->   Operation 311 'phi' 'i4_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.44ns)   --->   "%icmp_ln118 = icmp eq i2 %i4_0_i, -1" [digitrec.cpp:118->digitrec.cpp:209]   --->   Operation 312 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 313 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (0.54ns)   --->   "%i_8 = add i2 %i4_0_i, 1" [digitrec.cpp:118->digitrec.cpp:209]   --->   Operation 314 'add' 'i_8' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "br i1 %icmp_ln118, label %.preheader.i.preheader, label %22" [digitrec.cpp:118->digitrec.cpp:209]   --->   Operation 315 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i2 %i4_0_i to i3" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 316 'zext' 'zext_ln120' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (0.67ns)   --->   "%add_ln120_1 = add i3 3, %zext_ln120" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 317 'add' 'add_ln120_1' <Predicate = (!icmp_ln118)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i3 %add_ln120_1 to i64" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 318 'zext' 'zext_ln120_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%array3_addr_3 = getelementptr [16 x i32]* %array3, i64 0, i64 %zext_ln120_1" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 319 'getelementptr' 'array3_addr_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_24 : Operation 320 [2/2] (0.67ns)   --->   "%array3_load = load i32* %array3_addr_3, align 4" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 320 'load' 'array3_load' <Predicate = (!icmp_ln118)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_24 : Operation 321 [1/1] (0.65ns)   --->   "br label %.preheader.i" [digitrec.cpp:127->digitrec.cpp:209]   --->   Operation 321 'br' <Predicate = (icmp_ln118)> <Delay = 0.65>

State 25 <SV = 12> <Delay = 2.13>
ST_25 : Operation 322 [1/2] (0.67ns)   --->   "%array3_load = load i32* %array3_addr_3, align 4" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 322 'load' 'array3_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_25 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %array3_load to i6" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 323 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 324 [1/1] (0.78ns)   --->   "%add_ln120_2 = add i6 6, %trunc_ln120" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 324 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i6 %add_ln120_2 to i64" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 325 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%array3_addr_4 = getelementptr [16 x i32]* %array3, i64 0, i64 %sext_ln120" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 326 'getelementptr' 'array3_addr_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 327 [2/2] (0.67ns)   --->   "%array3_load_1 = load i32* %array3_addr_4, align 4" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 327 'load' 'array3_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>

State 26 <SV = 13> <Delay = 2.37>
ST_26 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind" [digitrec.cpp:118->digitrec.cpp:209]   --->   Operation 328 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 329 [1/2] (0.67ns)   --->   "%array3_load_1 = load i32* %array3_addr_4, align 4" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 329 'load' 'array3_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_26 : Operation 330 [1/1] (1.01ns)   --->   "%add_ln120 = add nsw i32 1, %array3_load_1" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 330 'add' 'add_ln120' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 331 [1/1] (0.67ns)   --->   "store i32 %add_ln120, i32* %array3_addr_4, align 4" [digitrec.cpp:120->digitrec.cpp:209]   --->   Operation 331 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_26 : Operation 332 [1/1] (0.00ns)   --->   "br label %.preheader2.i" [digitrec.cpp:118->digitrec.cpp:209]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 12> <Delay = 1.47>
ST_27 : Operation 333 [1/1] (0.00ns)   --->   "%max_vote = phi i8 [ %select_ln129, %23 ], [ 0, %.preheader.i.preheader ]" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 333 'phi' 'max_vote' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%i5_0_i = phi i4 [ %i_10, %23 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 334 'phi' 'i5_0_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 335 [1/1] (0.72ns)   --->   "%icmp_ln127 = icmp eq i4 %i5_0_i, -6" [digitrec.cpp:127->digitrec.cpp:209]   --->   Operation 335 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 336 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.79ns)   --->   "%i_10 = add i4 %i5_0_i, 1" [digitrec.cpp:127->digitrec.cpp:209]   --->   Operation 337 'add' 'i_10' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %TEST_LOOP_end, label %23" [digitrec.cpp:127->digitrec.cpp:209]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 339 [1/1] (0.79ns)   --->   "%add_ln129 = add i4 6, %i5_0_i" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 339 'add' 'add_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i4 %add_ln129 to i64" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 340 'zext' 'zext_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_27 : Operation 341 [1/1] (0.00ns)   --->   "%array3_addr_5 = getelementptr [16 x i32]* %array3, i64 0, i64 %zext_ln129" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 341 'getelementptr' 'array3_addr_5' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_27 : Operation 342 [2/2] (0.67ns)   --->   "%array3_load_2 = load i32* %array3_addr_5, align 4" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 342 'load' 'array3_load_2' <Predicate = (!icmp_ln127)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i8 %max_vote to i6" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 343 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (0.78ns)   --->   "%add_ln129_1 = add i6 6, %trunc_ln129" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 344 'add' 'add_ln129_1' <Predicate = (!icmp_ln127)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i6 %add_ln129_1 to i64" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 345 'sext' 'sext_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_27 : Operation 346 [1/1] (0.00ns)   --->   "%array3_addr_6 = getelementptr [16 x i32]* %array3, i64 0, i64 %sext_ln129" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 346 'getelementptr' 'array3_addr_6' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_27 : Operation 347 [2/2] (0.67ns)   --->   "%array3_load_3 = load i32* %array3_addr_6, align 4" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 347 'load' 'array3_load_3' <Predicate = (!icmp_ln127)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_27 : Operation 348 [1/1] (0.00ns)   --->   "%results_addr_1 = getelementptr inbounds [2000 x i8]* @results, i64 0, i64 %zext_ln184" [digitrec.cpp:210]   --->   Operation 348 'getelementptr' 'results_addr_1' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_27 : Operation 349 [1/1] (1.23ns)   --->   "store i8 %max_vote, i8* %results_addr_1, align 1" [digitrec.cpp:210]   --->   Operation 349 'store' <Predicate = (icmp_ln127)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_27 : Operation 350 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str15, i32 %tmp_1)" [digitrec.cpp:212]   --->   Operation 350 'specregionend' 'empty_21' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_27 : Operation 351 [1/1] (0.00ns)   --->   "br label %3" [digitrec.cpp:181]   --->   Operation 351 'br' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 28 <SV = 13> <Delay = 2.05>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str11) nounwind" [digitrec.cpp:127->digitrec.cpp:209]   --->   Operation 352 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 353 [1/2] (0.67ns)   --->   "%array3_load_2 = load i32* %array3_addr_5, align 4" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 353 'load' 'array3_load_2' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_28 : Operation 354 [1/2] (0.67ns)   --->   "%array3_load_3 = load i32* %array3_addr_6, align 4" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 354 'load' 'array3_load_3' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_28 : Operation 355 [1/1] (0.99ns)   --->   "%icmp_ln129 = icmp slt i32 %array3_load_2, %array3_load_3" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 355 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 356 [1/1] (0.00ns)   --->   "%max_vote_1 = zext i4 %i5_0_i to i8" [digitrec.cpp:130->digitrec.cpp:209]   --->   Operation 356 'zext' 'max_vote_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 357 [1/1] (0.38ns)   --->   "%select_ln129 = select i1 %icmp_ln129, i8 %max_vote, i8 %max_vote_1" [digitrec.cpp:129->digitrec.cpp:209]   --->   Operation 357 'select' 'select_ln129' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 358 [1/1] (0.00ns)   --->   "br label %.preheader.i" [digitrec.cpp:127->digitrec.cpp:209]   --->   Operation 358 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 4> <Delay = 1.23>
ST_29 : Operation 359 [1/1] (0.00ns)   --->   "%i4_0 = phi i31 [ %i_3, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 359 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i31 %i4_0 to i32" [digitrec.cpp:215]   --->   Operation 360 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 361 [1/1] (0.99ns)   --->   "%icmp_ln215 = icmp slt i32 %zext_ln215, %num_test_read" [digitrec.cpp:215]   --->   Operation 361 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 362 [1/1] (1.00ns)   --->   "%i_3 = add i31 %i4_0, 1" [digitrec.cpp:215]   --->   Operation 362 'add' 'i_3' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 363 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %hls_label_2, label %24" [digitrec.cpp:215]   --->   Operation 363 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i31 %i4_0 to i64" [digitrec.cpp:218]   --->   Operation 364 'zext' 'zext_ln218' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_29 : Operation 365 [1/1] (0.00ns)   --->   "%results_addr = getelementptr inbounds [2000 x i8]* @results, i64 0, i64 %zext_ln218" [digitrec.cpp:218]   --->   Operation 365 'getelementptr' 'results_addr' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_29 : Operation 366 [2/2] (1.23ns)   --->   "%results_load = load i8* %results_addr, align 1" [digitrec.cpp:218]   --->   Operation 366 'load' 'results_load' <Predicate = (icmp_ln215)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_29 : Operation 367 [1/1] (0.00ns)   --->   "ret void" [digitrec.cpp:221]   --->   Operation 367 'ret' <Predicate = (!icmp_ln215)> <Delay = 0.00>

State 30 <SV = 5> <Delay = 2.47>
ST_30 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [digitrec.cpp:215]   --->   Operation 368 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 1000, [1 x i8]* @p_str) nounwind" [digitrec.cpp:216]   --->   Operation 369 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 370 [1/2] (1.23ns)   --->   "%results_load = load i8* %results_addr, align 1" [digitrec.cpp:218]   --->   Operation 370 'load' 'results_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_30 : Operation 371 [1/1] (0.00ns)   --->   "%global_results_addr = getelementptr [2000 x i8]* %global_results, i64 0, i64 %zext_ln218" [digitrec.cpp:218]   --->   Operation 371 'getelementptr' 'global_results_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 372 [1/1] (1.23ns)   --->   "store i8 %results_load, i8* %global_results_addr, align 1" [digitrec.cpp:218]   --->   Operation 372 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_30 : Operation 373 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_2)" [digitrec.cpp:219]   --->   Operation 373 'specregionend' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 374 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:215]   --->   Operation 374 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', digitrec.cpp:165) [19]  (0.656 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:165) [19]  (0 ns)
	'getelementptr' operation ('array4_addr', digitrec.cpp:168) [26]  (0 ns)
	'load' operation ('array4_load', digitrec.cpp:168) on array 'array4' [27]  (1.24 ns)

 <State 3>: 2.47ns
The critical path consists of the following:
	'load' operation ('array4_load', digitrec.cpp:168) on array 'array4' [27]  (1.24 ns)
	'store' operation ('store_ln168', digitrec.cpp:168) of variable 'array4_load', digitrec.cpp:168 on array 'training_set_V' [29]  (1.24 ns)

 <State 4>: 6.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln178', digitrec.cpp:178) [54]  (3.41 ns)
	'sub' operation ('sub_ln178', digitrec.cpp:178) [55]  (1.09 ns)
	'select' operation ('select_ln178', digitrec.cpp:178) [59]  (0 ns)
	'sub' operation ('sub_ln178_1', digitrec.cpp:178) [60]  (0.985 ns)
	'select' operation ('select_ln178_1', digitrec.cpp:178) [61]  (0 ns)
	'add' operation ('iter_cnt', digitrec.cpp:178) [62]  (0.985 ns)

 <State 5>: 2.47ns
The critical path consists of the following:
	'load' operation ('array4_load_1', digitrec.cpp:175) on array 'array4' [47]  (1.24 ns)
	'store' operation ('store_ln175', digitrec.cpp:175) of variable 'array4_load_1', digitrec.cpp:175 on array 'test_set_V' [49]  (1.24 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', digitrec.cpp:181) [65]  (0 ns)
	'getelementptr' operation ('test_set_V_addr_1', digitrec.cpp:184) [75]  (0 ns)
	'load' operation ('test_instance.V', digitrec.cpp:184) on array 'test_set_V' [76]  (1.24 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'load' operation ('test_instance.V', digitrec.cpp:184) on array 'test_set_V' [76]  (1.24 ns)

 <State 8>: 0.789ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:187) [79]  (0 ns)
	'add' operation ('i', digitrec.cpp:187) [82]  (0.789 ns)

 <State 9>: 0.944ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:193) [93]  (0 ns)
	'icmp' operation ('icmp_ln193', digitrec.cpp:193) [96]  (0.944 ns)

 <State 10>: 2.08ns
The critical path consists of the following:
	'phi' operation ('indvars_iv', digitrec.cpp:195) with incoming values : ('add_ln195', digitrec.cpp:195) [105]  (0 ns)
	'add' operation ('add_ln199', digitrec.cpp:199) [115]  (0.842 ns)
	'getelementptr' operation ('training_set_V_addr_1', digitrec.cpp:199) [117]  (0 ns)
	'load' operation ('training_instance.V', digitrec.cpp:199) on array 'training_set_V' [118]  (1.24 ns)

 <State 11>: 1.66ns
The critical path consists of the following:
	'load' operation ('training_instance.V', digitrec.cpp:199) on array 'training_set_V' [118]  (1.24 ns)
	'xor' operation ('ret.V', digitrec.cpp:31->digitrec.cpp:202) [121]  (0.423 ns)

 <State 12>: 0.881ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:202) [125]  (0 ns)
	'icmp' operation ('icmp_ln17', digitrec.cpp:17->digitrec.cpp:35->digitrec.cpp:202) [127]  (0.881 ns)

 <State 13>: 1.46ns
The critical path consists of the following:
	'phi' operation ('max_dist_id_0_i', digitrec.cpp:43->digitrec.cpp:202) with incoming values : ('select_ln43_1', digitrec.cpp:43->digitrec.cpp:202) [141]  (0 ns)
	'add' operation ('add_ln51', digitrec.cpp:51->digitrec.cpp:202) [165]  (0.781 ns)
	'getelementptr' operation ('knn_set_addr_2', digitrec.cpp:51->digitrec.cpp:202) [167]  (0 ns)
	'store' operation ('store_ln51', digitrec.cpp:51->digitrec.cpp:202) of variable 'zext_ln51', digitrec.cpp:51->digitrec.cpp:202 on array 'knn_set', digitrec.cpp:148 [169]  (0.677 ns)

 <State 14>: 2.08ns
The critical path consists of the following:
	'load' operation ('knn_set_load', digitrec.cpp:43->digitrec.cpp:202) on array 'knn_set', digitrec.cpp:148 [154]  (0.677 ns)
	'icmp' operation ('icmp_ln43', digitrec.cpp:43->digitrec.cpp:202) [156]  (0.991 ns)
	'select' operation ('select_ln43', digitrec.cpp:43->digitrec.cpp:202) [157]  (0.411 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:81->digitrec.cpp:209) [184]  (0 ns)
	'add' operation ('add_ln84', digitrec.cpp:84->digitrec.cpp:209) [195]  (0.673 ns)
	'getelementptr' operation ('array3_addr_1', digitrec.cpp:84->digitrec.cpp:209) [197]  (0 ns)
	'store' operation ('store_ln84', digitrec.cpp:84->digitrec.cpp:209) of constant 9 on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [198]  (0.677 ns)

 <State 16>: 1.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:87->digitrec.cpp:209) [203]  (0 ns)
	'add' operation ('add_ln89', digitrec.cpp:89->digitrec.cpp:209) [210]  (0.797 ns)
	'getelementptr' operation ('array3_addr_2', digitrec.cpp:89->digitrec.cpp:209) [212]  (0 ns)
	'store' operation ('store_ln89', digitrec.cpp:89->digitrec.cpp:209) of constant 0 on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [213]  (0.677 ns)

 <State 17>: 0.797ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:94->digitrec.cpp:209) [218]  (0 ns)
	'add' operation ('i', digitrec.cpp:94->digitrec.cpp:209) [222]  (0.797 ns)

 <State 18>: 1.45ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', digitrec.cpp:95->digitrec.cpp:209) [233]  (0 ns)
	'add' operation ('add_ln100', digitrec.cpp:100->digitrec.cpp:209) [242]  (0.773 ns)
	'getelementptr' operation ('knn_set_addr_3', digitrec.cpp:100->digitrec.cpp:209) [245]  (0 ns)
	'load' operation ('knn_set_load_1', digitrec.cpp:100->digitrec.cpp:209) on array 'knn_set', digitrec.cpp:148 [246]  (0.677 ns)

 <State 19>: 0.677ns
The critical path consists of the following:
	'load' operation ('knn_set_load_1', digitrec.cpp:100->digitrec.cpp:209) on array 'knn_set', digitrec.cpp:148 [246]  (0.677 ns)

 <State 20>: 0.781ns
The critical path consists of the following:
	'phi' operation ('pos') with incoming values : ('pos', digitrec.cpp:100->digitrec.cpp:209) [251]  (0 ns)
	'add' operation ('add_ln111', digitrec.cpp:111->digitrec.cpp:209) [272]  (0.781 ns)

 <State 21>: 2.08ns
The critical path consists of the following:
	'load' operation ('array3_load_4', digitrec.cpp:100->digitrec.cpp:209) on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [261]  (0.677 ns)
	'icmp' operation ('icmp_ln100', digitrec.cpp:100->digitrec.cpp:209) [262]  (0.991 ns)
	'select' operation ('pos', digitrec.cpp:100->digitrec.cpp:209) [266]  (0.411 ns)

 <State 22>: 1.63ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', digitrec.cpp:106->digitrec.cpp:209) [277]  (0 ns)
	'xor' operation ('xor_ln107', digitrec.cpp:107->digitrec.cpp:209) [297]  (0.282 ns)
	'add' operation ('add_ln108', digitrec.cpp:108->digitrec.cpp:209) [306]  (0.673 ns)
	'getelementptr' operation ('array3_addr_12', digitrec.cpp:108->digitrec.cpp:209) [308]  (0 ns)
	'load' operation ('array3_load_6', digitrec.cpp:108->digitrec.cpp:209) on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [309]  (0.677 ns)

 <State 23>: 1.35ns
The critical path consists of the following:
	'load' operation ('array3_load_5', digitrec.cpp:107->digitrec.cpp:209) on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [301]  (0.677 ns)
	'store' operation ('store_ln107', digitrec.cpp:107->digitrec.cpp:209) of variable 'array3_load_5', digitrec.cpp:107->digitrec.cpp:209 on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [305]  (0.677 ns)

 <State 24>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:118->digitrec.cpp:209) [328]  (0 ns)
	'add' operation ('add_ln120_1', digitrec.cpp:120->digitrec.cpp:209) [336]  (0.673 ns)
	'getelementptr' operation ('array3_addr_3', digitrec.cpp:120->digitrec.cpp:209) [338]  (0 ns)
	'load' operation ('array3_load', digitrec.cpp:120->digitrec.cpp:209) on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [339]  (0.677 ns)

 <State 25>: 2.14ns
The critical path consists of the following:
	'load' operation ('array3_load', digitrec.cpp:120->digitrec.cpp:209) on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [339]  (0.677 ns)
	'add' operation ('add_ln120_2', digitrec.cpp:120->digitrec.cpp:209) [341]  (0.781 ns)
	'getelementptr' operation ('array3_addr_4', digitrec.cpp:120->digitrec.cpp:209) [343]  (0 ns)
	'load' operation ('array3_load_1', digitrec.cpp:120->digitrec.cpp:209) on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [344]  (0.677 ns)

 <State 26>: 2.37ns
The critical path consists of the following:
	'load' operation ('array3_load_1', digitrec.cpp:120->digitrec.cpp:209) on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [344]  (0.677 ns)
	'add' operation ('add_ln120', digitrec.cpp:120->digitrec.cpp:209) [345]  (1.02 ns)
	'store' operation ('store_ln120', digitrec.cpp:120->digitrec.cpp:209) of variable 'add_ln120', digitrec.cpp:120->digitrec.cpp:209 on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [346]  (0.677 ns)

 <State 27>: 1.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:127->digitrec.cpp:209) [352]  (0 ns)
	'add' operation ('add_ln129', digitrec.cpp:129->digitrec.cpp:209) [359]  (0.797 ns)
	'getelementptr' operation ('array3_addr_5', digitrec.cpp:129->digitrec.cpp:209) [361]  (0 ns)
	'load' operation ('array3_load_2', digitrec.cpp:129->digitrec.cpp:209) on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [362]  (0.677 ns)

 <State 28>: 2.06ns
The critical path consists of the following:
	'load' operation ('array3_load_2', digitrec.cpp:129->digitrec.cpp:209) on array 'array3', digitrec.cpp:71->digitrec.cpp:209 [362]  (0.677 ns)
	'icmp' operation ('icmp_ln129', digitrec.cpp:129->digitrec.cpp:209) [368]  (0.991 ns)
	'select' operation ('select_ln129', digitrec.cpp:129->digitrec.cpp:209) [370]  (0.387 ns)

 <State 29>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:215) [380]  (0 ns)
	'getelementptr' operation ('results_addr', digitrec.cpp:218) [389]  (0 ns)
	'load' operation ('results_load', digitrec.cpp:218) on array 'results' [390]  (1.24 ns)

 <State 30>: 2.47ns
The critical path consists of the following:
	'load' operation ('results_load', digitrec.cpp:218) on array 'results' [390]  (1.24 ns)
	'store' operation ('store_ln218', digitrec.cpp:218) of variable 'results_load', digitrec.cpp:218 on array 'global_results' [392]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
