#![no_std]
#![allow(non_camel_case_types, non_snake_case, non_upper_case_globals)]
#[repr(i32)]
pub enum IRQn_Type {
    NonMaskableInt_IRQn = -14,
    HardFault_IRQn = -13,
    MemoryManagement_IRQn = -12,
    BusFault_IRQn = -11,
    UsageFault_IRQn = -10,
    SVCall_IRQn = -5,
    DebugMonitor_IRQn = -4,
    PendSV_IRQn = -2,
    SysTick_IRQn = -1,
    WWDG_IRQn = 0,
    PVD_PVM_IRQn = 1,
    RTC_TAMP_STAMP_CSS_LSE_IRQn = 2,
    RTC_WKUP_IRQn = 3,
    FLASH_IRQn = 4,
    RCC_IRQn = 5,
    EXTI0_IRQn = 6,
    EXTI1_IRQn = 7,
    EXTI2_IRQn = 8,
    EXTI3_IRQn = 9,
    EXTI4_IRQn = 10,
    DMA1_Stream0_IRQn = 11,
    DMA1_Stream1_IRQn = 12,
    DMA1_Stream2_IRQn = 13,
    DMA1_Stream3_IRQn = 14,
    DMA1_Stream4_IRQn = 15,
    DMA1_Stream5_IRQn = 16,
    DMA1_Stream6_IRQn = 17,
    ADC_IRQn = 18,
    FDCAN1_IT0_IRQn = 19,
    FDCAN2_IT0_IRQn = 20,
    FDCAN1_IT1_IRQn = 21,
    FDCAN2_IT1_IRQn = 22,
    EXTI9_5_IRQn = 23,
    TIM1_BRK_IRQn = 24,
    TIM1_UP_IRQn = 25,
    TIM1_TRG_COM_IRQn = 26,
    TIM1_CC_IRQn = 27,
    TIM2_IRQn = 28,
    TIM3_IRQn = 29,
    TIM4_IRQn = 30,
    I2C1_EV_IRQn = 31,
    I2C1_ER_IRQn = 32,
    I2C2_EV_IRQn = 33,
    I2C2_ER_IRQn = 34,
    SPI1_IRQn = 35,
    SPI2_IRQn = 36,
    USART1_IRQn = 37,
    USART2_IRQn = 38,
    USART3_IRQn = 39,
    EXTI15_10_IRQn = 40,
    RTC_Alarm_IRQn = 41,
    DFSDM2_IRQn = 42,
    TIM8_BRK_TIM12_IRQn = 43,
    TIM8_UP_TIM13_IRQn = 44,
    TIM8_TRG_COM_TIM14_IRQn = 45,
    TIM8_CC_IRQn = 46,
    DMA1_Stream7_IRQn = 47,
    FMC_IRQn = 48,
    SDMMC1_IRQn = 49,
    TIM5_IRQn = 50,
    SPI3_IRQn = 51,
    UART4_IRQn = 52,
    UART5_IRQn = 53,
    TIM6_DAC_IRQn = 54,
    TIM7_IRQn = 55,
    DMA2_Stream0_IRQn = 56,
    DMA2_Stream1_IRQn = 57,
    DMA2_Stream2_IRQn = 58,
    DMA2_Stream3_IRQn = 59,
    DMA2_Stream4_IRQn = 60,
    FDCAN_CAL_IRQn = 63,
    DFSDM1_FLT4_IRQn = 64,
    DFSDM1_FLT5_IRQn = 65,
    DFSDM1_FLT6_IRQn = 66,
    DFSDM1_FLT7_IRQn = 67,
    DMA2_Stream5_IRQn = 68,
    DMA2_Stream6_IRQn = 69,
    DMA2_Stream7_IRQn = 70,
    USART6_IRQn = 71,
    I2C3_EV_IRQn = 72,
    I2C3_ER_IRQn = 73,
    OTG_HS_EP1_OUT_IRQn = 74,
    OTG_HS_EP1_IN_IRQn = 75,
    OTG_HS_WKUP_IRQn = 76,
    OTG_HS_IRQn = 77,
    DCMI_PSSI_IRQn = 78,
    RNG_IRQn = 80,
    FPU_IRQn = 81,
    UART7_IRQn = 82,
    UART8_IRQn = 83,
    SPI4_IRQn = 84,
    SPI5_IRQn = 85,
    SPI6_IRQn = 86,
    SAI1_IRQn = 87,
    LTDC_IRQn = 88,
    LTDC_ER_IRQn = 89,
    DMA2D_IRQn = 90,
    SAI2_IRQn = 91,
    OCTOSPI1_IRQn = 92,
    LPTIM1_IRQn = 93,
    CEC_IRQn = 94,
    I2C4_EV_IRQn = 95,
    I2C4_ER_IRQn = 96,
    SPDIF_RX_IRQn = 97,
    DMAMUX1_OVR_IRQn = 102,
    DFSDM1_FLT0_IRQn = 110,
    DFSDM1_FLT1_IRQn = 111,
    DFSDM1_FLT2_IRQn = 112,
    DFSDM1_FLT3_IRQn = 113,
    SWPMI1_IRQn = 115,
    TIM15_IRQn = 116,
    TIM16_IRQn = 117,
    TIM17_IRQn = 118,
    MDIOS_WKUP_IRQn = 119,
    MDIOS_IRQn = 120,
    JPEG_IRQn = 121,
    MDMA_IRQn = 122,
    SDMMC2_IRQn = 124,
    HSEM1_IRQn = 125,
    DAC2_IRQn = 127,
    DMAMUX2_OVR_IRQn = 128,
    BDMA2_Channel0_IRQn = 129,
    BDMA2_Channel1_IRQn = 130,
    BDMA2_Channel2_IRQn = 131,
    BDMA2_Channel3_IRQn = 132,
    BDMA2_Channel4_IRQn = 133,
    BDMA2_Channel5_IRQn = 134,
    BDMA2_Channel6_IRQn = 135,
    BDMA2_Channel7_IRQn = 136,
    COMP_IRQn = 137,
    LPTIM2_IRQn = 138,
    LPTIM3_IRQn = 139,
    UART9_IRQn = 140,
    USART10_IRQn = 141,
    LPUART1_IRQn = 142,
    WWDG_RST_IRQn = 143,
    CRS_IRQn = 144,
    ECC_IRQn = 145,
    DTS_IRQn = 147,
    WAKEUP_PIN_IRQn = 149,
    OCTOSPI2_IRQn = 150,
    GFXMMU_IRQn = 153,
    BDMA1_IRQn = 154,
}
#[repr(C)]
pub struct ADC_TypeDef {
    pub ISR: u32,
    pub IER: u32,
    pub CR: u32,
    pub CFGR: u32,
    pub CFGR2: u32,
    pub SMPR1: u32,
    pub SMPR2: u32,
    pub PCSEL: u32,
    pub LTR1: u32,
    pub HTR1: u32,
    pub RESERVED1: u32,
    pub RESERVED2: u32,
    pub SQR1: u32,
    pub SQR2: u32,
    pub SQR3: u32,
    pub SQR4: u32,
    pub DR: u32,
    pub RESERVED3: u32,
    pub RESERVED4: u32,
    pub JSQR: u32,
    pub RESERVED5: [u32; 4],
    pub OFR1: u32,
    pub OFR2: u32,
    pub OFR3: u32,
    pub OFR4: u32,
    pub RESERVED6: [u32; 4],
    pub JDR1: u32,
    pub JDR2: u32,
    pub JDR3: u32,
    pub JDR4: u32,
    pub RESERVED7: [u32; 4],
    pub AWD2CR: u32,
    pub AWD3CR: u32,
    pub RESERVED8: u32,
    pub RESERVED9: u32,
    pub LTR2: u32,
    pub HTR2: u32,
    pub LTR3: u32,
    pub HTR3: u32,
    pub DIFSEL: u32,
    pub CALFACT: u32,
    pub CALFACT2: u32,
}
#[repr(C)]
pub struct ADC_Common_TypeDef {
    pub CSR: u32,
    pub RESERVED: u32,
    pub CCR: u32,
    pub CDR: u32,
    pub CDR2: u32,
}
#[repr(C)]
pub struct VREFBUF_TypeDef {
    pub CSR: u32,
    pub CCR: u32,
}
#[repr(C)]
pub struct FDCAN_GlobalTypeDef {
    pub CREL: u32,
    pub ENDN: u32,
    pub RESERVED1: u32,
    pub DBTP: u32,
    pub TEST: u32,
    pub RWD: u32,
    pub CCCR: u32,
    pub NBTP: u32,
    pub TSCC: u32,
    pub TSCV: u32,
    pub TOCC: u32,
    pub TOCV: u32,
    pub RESERVED2: [u32; 4],
    pub ECR: u32,
    pub PSR: u32,
    pub TDCR: u32,
    pub RESERVED3: u32,
    pub IR: u32,
    pub IE: u32,
    pub ILS: u32,
    pub ILE: u32,
    pub RESERVED4: [u32; 8],
    pub GFC: u32,
    pub SIDFC: u32,
    pub XIDFC: u32,
    pub RESERVED5: u32,
    pub XIDAM: u32,
    pub HPMS: u32,
    pub NDAT1: u32,
    pub NDAT2: u32,
    pub RXF0C: u32,
    pub RXF0S: u32,
    pub RXF0A: u32,
    pub RXBC: u32,
    pub RXF1C: u32,
    pub RXF1S: u32,
    pub RXF1A: u32,
    pub RXESC: u32,
    pub TXBC: u32,
    pub TXFQS: u32,
    pub TXESC: u32,
    pub TXBRP: u32,
    pub TXBAR: u32,
    pub TXBCR: u32,
    pub TXBTO: u32,
    pub TXBCF: u32,
    pub TXBTIE: u32,
    pub TXBCIE: u32,
    pub RESERVED6: [u32; 2],
    pub TXEFC: u32,
    pub TXEFS: u32,
    pub TXEFA: u32,
    pub RESERVED7: u32,
}
#[repr(C)]
pub struct TTCAN_TypeDef {
    pub TTTMC: u32,
    pub TTRMC: u32,
    pub TTOCF: u32,
    pub TTMLM: u32,
    pub TURCF: u32,
    pub TTOCN: u32,
    pub TTGTP: u32,
    pub TTTMK: u32,
    pub TTIR: u32,
    pub TTIE: u32,
    pub TTILS: u32,
    pub TTOST: u32,
    pub TURNA: u32,
    pub TTLGT: u32,
    pub TTCTC: u32,
    pub TTCPT: u32,
    pub TTCSM: u32,
    pub RESERVED1: [u32; 111],
    pub TTTS: u32,
}
#[repr(C)]
pub struct FDCAN_ClockCalibrationUnit_TypeDef {
    pub CREL: u32,
    pub CCFG: u32,
    pub CSTAT: u32,
    pub CWD: u32,
    pub IR: u32,
    pub IE: u32,
}
#[repr(C)]
pub struct CEC_TypeDef {
    pub CR: u32,
    pub CFGR: u32,
    pub TXDR: u32,
    pub RXDR: u32,
    pub ISR: u32,
    pub IER: u32,
}
#[repr(C)]
pub struct CRC_TypeDef {
    pub DR: u32,
    pub IDR: u32,
    pub CR: u32,
    pub RESERVED2: u32,
    pub INIT: u32,
    pub POL: u32,
}
#[repr(C)]
pub struct CRS_TypeDef {
    pub CR: u32,
    pub CFGR: u32,
    pub ISR: u32,
    pub ICR: u32,
}
#[repr(C)]
pub struct DAC_TypeDef {
    pub CR: u32,
    pub SWTRIGR: u32,
    pub DHR12R1: u32,
    pub DHR12L1: u32,
    pub DHR8R1: u32,
    pub DHR12R2: u32,
    pub DHR12L2: u32,
    pub DHR8R2: u32,
    pub DHR12RD: u32,
    pub DHR12LD: u32,
    pub DHR8RD: u32,
    pub DOR1: u32,
    pub DOR2: u32,
    pub SR: u32,
    pub CCR: u32,
    pub MCR: u32,
    pub SHSR1: u32,
    pub SHSR2: u32,
    pub SHHR: u32,
    pub SHRR: u32,
}
#[repr(C)]
pub struct DFSDM_Filter_TypeDef {
    pub FLTCR1: u32,
    pub FLTCR2: u32,
    pub FLTISR: u32,
    pub FLTICR: u32,
    pub FLTJCHGR: u32,
    pub FLTFCR: u32,
    pub FLTJDATAR: u32,
    pub FLTRDATAR: u32,
    pub FLTAWHTR: u32,
    pub FLTAWLTR: u32,
    pub FLTAWSR: u32,
    pub FLTAWCFR: u32,
    pub FLTEXMAX: u32,
    pub FLTEXMIN: u32,
    pub FLTCNVTIMR: u32,
}
#[repr(C)]
pub struct DFSDM_Channel_TypeDef {
    pub CHCFGR1: u32,
    pub CHCFGR2: u32,
    pub CHAWSCDR: u32,
    pub CHWDATAR: u32,
    pub CHDATINR: u32,
    pub CHDLYR: u32,
}
#[repr(C)]
pub struct DBGMCU_TypeDef {
    pub IDCODE: u32,
    pub CR: u32,
    pub RESERVED4: [u32; 11],
    pub APB3FZ1: u32,
    pub RESERVED5: u32,
    pub APB1LFZ1: u32,
    pub RESERVED6: u32,
    pub APB1HFZ1: u32,
    pub RESERVED7: u32,
    pub APB2FZ1: u32,
    pub RESERVED8: u32,
    pub APB4FZ1: u32,
}
#[repr(C)]
pub struct DCMI_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub RISR: u32,
    pub IER: u32,
    pub MISR: u32,
    pub ICR: u32,
    pub ESCR: u32,
    pub ESUR: u32,
    pub CWSTRTR: u32,
    pub CWSIZER: u32,
    pub DR: u32,
}
#[repr(C)]
pub struct PSSI_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub RIS: u32,
    pub IER: u32,
    pub MIS: u32,
    pub ICR: u32,
    pub RESERVED1: [u32; 4],
    pub DR: u32,
    pub RESERVED2: [u32; 241],
    pub HWCFGR: u32,
    pub VERR: u32,
    pub IPIDR: u32,
    pub SIDR: u32,
}
#[repr(C)]
pub struct DMA_Stream_TypeDef {
    pub CR: u32,
    pub NDTR: u32,
    pub PAR: u32,
    pub M0AR: u32,
    pub M1AR: u32,
    pub FCR: u32,
}
#[repr(C)]
pub struct DMA_TypeDef {
    pub LISR: u32,
    pub HISR: u32,
    pub LIFCR: u32,
    pub HIFCR: u32,
}
#[repr(C)]
pub struct BDMA_Channel_TypeDef {
    pub CCR: u32,
    pub CNDTR: u32,
    pub CPAR: u32,
    pub CM0AR: u32,
    pub CM1AR: u32,
}
#[repr(C)]
pub struct BDMA_TypeDef {
    pub ISR: u32,
    pub IFCR: u32,
}
#[repr(C)]
pub struct DMAMUX_Channel_TypeDef {
    pub CCR: u32,
}
#[repr(C)]
pub struct DMAMUX_ChannelStatus_TypeDef {
    pub CSR: u32,
    pub CFR: u32,
}
#[repr(C)]
pub struct DMAMUX_RequestGen_TypeDef {
    pub RGCR: u32,
}
#[repr(C)]
pub struct DMAMUX_RequestGenStatus_TypeDef {
    pub RGSR: u32,
    pub RGCFR: u32,
}
#[repr(C)]
pub struct MDMA_TypeDef {
    pub GISR0: u32,
}
#[repr(C)]
pub struct MDMA_Channel_TypeDef {
    pub CISR: u32,
    pub CIFCR: u32,
    pub CESR: u32,
    pub CCR: u32,
    pub CTCR: u32,
    pub CBNDTR: u32,
    pub CSAR: u32,
    pub CDAR: u32,
    pub CBRUR: u32,
    pub CLAR: u32,
    pub CTBR: u32,
    pub RESERVED0: u32,
    pub CMAR: u32,
    pub CMDR: u32,
}
#[repr(C)]
pub struct DMA2D_TypeDef {
    pub CR: u32,
    pub ISR: u32,
    pub IFCR: u32,
    pub FGMAR: u32,
    pub FGOR: u32,
    pub BGMAR: u32,
    pub BGOR: u32,
    pub FGPFCCR: u32,
    pub FGCOLR: u32,
    pub BGPFCCR: u32,
    pub BGCOLR: u32,
    pub FGCMAR: u32,
    pub BGCMAR: u32,
    pub OPFCCR: u32,
    pub OCOLR: u32,
    pub OMAR: u32,
    pub OOR: u32,
    pub NLR: u32,
    pub LWR: u32,
    pub AMTCR: u32,
    pub RESERVED: [u32; 236],
    pub FGCLUT: [u32; 256],
    pub BGCLUT: [u32; 256],
}
#[repr(C)]
pub struct EXTI_TypeDef {
    pub RTSR1: u32,
    pub FTSR1: u32,
    pub SWIER1: u32,
    pub D3PMR1: u32,
    pub D3PCR1L: u32,
    pub D3PCR1H: u32,
    pub RESERVED1: [u32; 2],
    pub RTSR2: u32,
    pub FTSR2: u32,
    pub SWIER2: u32,
    pub D3PMR2: u32,
    pub D3PCR2L: u32,
    pub D3PCR2H: u32,
    pub RESERVED2: [u32; 2],
    pub RTSR3: u32,
    pub FTSR3: u32,
    pub SWIER3: u32,
    pub D3PMR3: u32,
    pub D3PCR3L: u32,
    pub D3PCR3H: u32,
    pub RESERVED3: [u32; 10],
    pub IMR1: u32,
    pub EMR1: u32,
    pub PR1: u32,
    pub RESERVED4: u32,
    pub IMR2: u32,
    pub EMR2: u32,
    pub PR2: u32,
    pub RESERVED5: u32,
    pub IMR3: u32,
    pub EMR3: u32,
    pub PR3: u32,
}
#[repr(C)]
pub struct EXTI_Core_TypeDef {
    pub IMR1: u32,
    pub EMR1: u32,
    pub PR1: u32,
    pub RESERVED1: u32,
    pub IMR2: u32,
    pub EMR2: u32,
    pub PR2: u32,
    pub RESERVED2: u32,
    pub IMR3: u32,
    pub EMR3: u32,
    pub PR3: u32,
}
#[repr(C)]
pub struct FLASH_TypeDef {
    pub ACR: u32,
    pub KEYR1: u32,
    pub OPTKEYR: u32,
    pub CR1: u32,
    pub SR1: u32,
    pub CCR1: u32,
    pub OPTCR: u32,
    pub OPTSR_CUR: u32,
    pub OPTSR_PRG: u32,
    pub OPTCCR: u32,
    pub PRAR_CUR1: u32,
    pub PRAR_PRG1: u32,
    pub SCAR_CUR1: u32,
    pub SCAR_PRG1: u32,
    pub WPSN_CUR1: u32,
    pub WPSN_PRG1: u32,
    pub BOOT_CUR: u32,
    pub BOOT_PRG: u32,
    pub RESERVED0: [u32; 2],
    pub CRCCR1: u32,
    pub CRCSADD1: u32,
    pub CRCEADD1: u32,
    pub CRCDATA: u32,
    pub ECC_FA1: u32,
    pub RESERVED: u32,
    pub OTPBL_CUR: u32,
    pub OTPBL_PRG: u32,
    pub RESERVED1: [u32; 37],
    pub KEYR2: u32,
    pub RESERVED2: u32,
    pub CR2: u32,
    pub SR2: u32,
    pub CCR2: u32,
    pub RESERVED3: [u32; 4],
    pub PRAR_CUR2: u32,
    pub PRAR_PRG2: u32,
    pub SCAR_CUR2: u32,
    pub SCAR_PRG2: u32,
    pub WPSN_CUR2: u32,
    pub WPSN_PRG2: u32,
    pub RESERVED4: [u32; 4],
    pub CRCCR2: u32,
    pub CRCSADD2: u32,
    pub CRCEADD2: u32,
    pub CRCDATA2: u32,
    pub ECC_FA2: u32,
}
#[repr(C)]
pub struct FMC_Bank1_TypeDef {
    pub BTCR: [u32; 8],
}
#[repr(C)]
pub struct FMC_Bank1E_TypeDef {
    pub BWTR: [u32; 7],
}
#[repr(C)]
pub struct FMC_Bank2_TypeDef {
    pub PCR2: u32,
    pub SR2: u32,
    pub PMEM2: u32,
    pub PATT2: u32,
    pub RESERVED0: u32,
    pub ECCR2: u32,
}
#[repr(C)]
pub struct FMC_Bank3_TypeDef {
    pub PCR: u32,
    pub SR: u32,
    pub PMEM: u32,
    pub PATT: u32,
    pub RESERVED: u32,
    pub ECCR: u32,
}
#[repr(C)]
pub struct FMC_Bank5_6_TypeDef {
    pub SDCR: [u32; 2],
    pub SDTR: [u32; 2],
    pub SDCMR: u32,
    pub SDRTR: u32,
    pub SDSR: u32,
}
#[repr(C)]
pub struct GFXMMU_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub FCR: u32,
    pub CCR: u32,
    pub DVR: u32,
    pub RESERVED1: [u32; 3],
    pub B0CR: u32,
    pub B1CR: u32,
    pub B2CR: u32,
    pub B3CR: u32,
    pub RESERVED2: [u32; 1012],
    pub LUT: [u32; 2048],
}
#[repr(C)]
pub struct GPIO_TypeDef {
    pub MODER: u32,
    pub OTYPER: u32,
    pub OSPEEDR: u32,
    pub PUPDR: u32,
    pub IDR: u32,
    pub ODR: u32,
    pub BSRR: u32,
    pub LCKR: u32,
    pub AFR: [u32; 2],
}
#[repr(C)]
pub struct OPAMP_TypeDef {
    pub CSR: u32,
    pub OTR: u32,
    pub HSOTR: u32,
}
#[repr(C)]
pub struct SYSCFG_TypeDef {
    pub RESERVED1: u32,
    pub PMCR: u32,
    pub EXTICR: [u32; 4],
    pub CFGR: u32,
    pub RESERVED2: u32,
    pub CCCSR: u32,
    pub CCVR: u32,
    pub CCCR: u32,
}
#[repr(C)]
pub struct I2C_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub OAR1: u32,
    pub OAR2: u32,
    pub TIMINGR: u32,
    pub TIMEOUTR: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub PECR: u32,
    pub RXDR: u32,
    pub TXDR: u32,
}
#[repr(C)]
pub struct IWDG_TypeDef {
    pub KR: u32,
    pub PR: u32,
    pub RLR: u32,
    pub SR: u32,
    pub WINR: u32,
}
#[repr(C)]
pub struct JPEG_TypeDef {
    pub CONFR0: u32,
    pub CONFR1: u32,
    pub CONFR2: u32,
    pub CONFR3: u32,
    pub CONFR4: u32,
    pub CONFR5: u32,
    pub CONFR6: u32,
    pub CONFR7: u32,
    pub Reserved20: [u32; 4],
    pub CR: u32,
    pub SR: u32,
    pub CFR: u32,
    pub Reserved3c: u32,
    pub DIR: u32,
    pub DOR: u32,
    pub Reserved48: [u32; 2],
    pub QMEM0: [u32; 16],
    pub QMEM1: [u32; 16],
    pub QMEM2: [u32; 16],
    pub QMEM3: [u32; 16],
    pub HUFFMIN: [u32; 16],
    pub HUFFBASE: [u32; 32],
    pub HUFFSYMB: [u32; 84],
    pub DHTMEM: [u32; 103],
    pub Reserved4FC: u32,
    pub HUFFENC_AC0: [u32; 88],
    pub HUFFENC_AC1: [u32; 88],
    pub HUFFENC_DC0: [u32; 8],
    pub HUFFENC_DC1: [u32; 8],
}
#[repr(C)]
pub struct LTDC_TypeDef {
    pub RESERVED0: [u32; 2],
    pub SSCR: u32,
    pub BPCR: u32,
    pub AWCR: u32,
    pub TWCR: u32,
    pub GCR: u32,
    pub RESERVED1: [u32; 2],
    pub SRCR: u32,
    pub RESERVED2: [u32; 1],
    pub BCCR: u32,
    pub RESERVED3: [u32; 1],
    pub IER: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub LIPCR: u32,
    pub CPSR: u32,
    pub CDSR: u32,
}
#[repr(C)]
pub struct LTDC_Layer_TypeDef {
    pub CR: u32,
    pub WHPCR: u32,
    pub WVPCR: u32,
    pub CKCR: u32,
    pub PFCR: u32,
    pub CACR: u32,
    pub DCCR: u32,
    pub BFCR: u32,
    pub RESERVED0: [u32; 2],
    pub CFBAR: u32,
    pub CFBLR: u32,
    pub CFBLNR: u32,
    pub RESERVED1: [u32; 3],
    pub CLUTWR: u32,
}
#[repr(C)]
pub struct PWR_TypeDef {
    pub CR1: u32,
    pub CSR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub CPUCR: u32,
    pub RESERVED0: u32,
    pub SRDCR: u32,
    pub RESERVED1: u32,
    pub WKUPCR: u32,
    pub WKUPFR: u32,
    pub WKUPEPR: u32,
}
#[repr(C)]
pub struct RCC_TypeDef {
    pub CR: u32,
    pub HSICFGR: u32,
    pub CRRCR: u32,
    pub CSICFGR: u32,
    pub CFGR: u32,
    pub RESERVED1: u32,
    pub CDCFGR1: u32,
    pub CDCFGR2: u32,
    pub SRDCFGR: u32,
    pub RESERVED2: u32,
    pub PLLCKSELR: u32,
    pub PLLCFGR: u32,
    pub PLL1DIVR: u32,
    pub PLL1FRACR: u32,
    pub PLL2DIVR: u32,
    pub PLL2FRACR: u32,
    pub PLL3DIVR: u32,
    pub PLL3FRACR: u32,
    pub RESERVED3: u32,
    pub CDCCIPR: u32,
    pub CDCCIP1R: u32,
    pub CDCCIP2R: u32,
    pub SRDCCIPR: u32,
    pub RESERVED4: u32,
    pub CIER: u32,
    pub CIFR: u32,
    pub CICR: u32,
    pub RESERVED5: u32,
    pub BDCR: u32,
    pub CSR: u32,
    pub RESERVED6: u32,
    pub AHB3RSTR: u32,
    pub AHB1RSTR: u32,
    pub AHB2RSTR: u32,
    pub AHB4RSTR: u32,
    pub APB3RSTR: u32,
    pub APB1LRSTR: u32,
    pub APB1HRSTR: u32,
    pub APB2RSTR: u32,
    pub APB4RSTR: u32,
    pub RESERVED7: u32,
    pub RESERVED8: u32,
    pub SRDAMR: u32,
    pub RESERVED9: u32,
    pub CKGAENR: u32,
    pub RESERVED10: [u32; 31],
    pub RSR: u32,
    pub AHB3ENR: u32,
    pub AHB1ENR: u32,
    pub AHB2ENR: u32,
    pub AHB4ENR: u32,
    pub APB3ENR: u32,
    pub APB1LENR: u32,
    pub APB1HENR: u32,
    pub APB2ENR: u32,
    pub APB4ENR: u32,
    pub RESERVED12: u32,
    pub AHB3LPENR: u32,
    pub AHB1LPENR: u32,
    pub AHB2LPENR: u32,
    pub AHB4LPENR: u32,
    pub APB3LPENR: u32,
    pub APB1LLPENR: u32,
    pub APB1HLPENR: u32,
    pub APB2LPENR: u32,
    pub APB4LPENR: u32,
    pub RESERVED13: [u32; 4],
}
#[repr(C)]
pub struct RTC_TypeDef {
    pub TR: u32,
    pub DR: u32,
    pub SSR: u32,
    pub ICSR: u32,
    pub PRER: u32,
    pub WUTR: u32,
    pub CR: u32,
    pub RESERVED0: u32,
    pub RESERVED1: u32,
    pub WPR: u32,
    pub CALR: u32,
    pub SHIFTR: u32,
    pub TSTR: u32,
    pub TSDR: u32,
    pub TSSSR: u32,
    pub RESERVED2: u32,
    pub ALRMAR: u32,
    pub ALRMASSR: u32,
    pub ALRMBR: u32,
    pub ALRMBSSR: u32,
    pub SR: u32,
    pub MISR: u32,
    pub RESERVED3: u32,
    pub SCR: u32,
    pub CFGR: u32,
}
#[repr(C)]
pub struct TAMP_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub RESERVED0: u32,
    pub FLTCR: u32,
    pub ATCR1: u32,
    pub ATSEEDR: u32,
    pub ATOR: u32,
    pub RESERVED1: [u32; 4],
    pub IER: u32,
    pub SR: u32,
    pub MISR: u32,
    pub RESERVED2: u32,
    pub SCR: u32,
    pub COUNTR: u32,
    pub RESERVED3: [u32; 3],
    pub CFGR: u32,
    pub RESERVED4: [u32; 43],
    pub BKP0R: u32,
    pub BKP1R: u32,
    pub BKP2R: u32,
    pub BKP3R: u32,
    pub BKP4R: u32,
    pub BKP5R: u32,
    pub BKP6R: u32,
    pub BKP7R: u32,
    pub BKP8R: u32,
    pub BKP9R: u32,
    pub BKP10R: u32,
    pub BKP11R: u32,
    pub BKP12R: u32,
    pub BKP13R: u32,
    pub BKP14R: u32,
    pub BKP15R: u32,
    pub BKP16R: u32,
    pub BKP17R: u32,
    pub BKP18R: u32,
    pub BKP19R: u32,
    pub BKP20R: u32,
    pub BKP21R: u32,
    pub BKP22R: u32,
    pub BKP23R: u32,
    pub BKP24R: u32,
    pub BKP25R: u32,
    pub BKP26R: u32,
    pub BKP27R: u32,
    pub BKP28R: u32,
    pub BKP29R: u32,
    pub BKP30R: u32,
    pub BKP31R: u32,
}
#[repr(C)]
pub struct SAI_TypeDef {
    pub GCR: u32,
    pub RESERVED0: [u32; 16],
    pub PDMCR: u32,
    pub PDMDLY: u32,
}
#[repr(C)]
pub struct SAI_Block_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub FRCR: u32,
    pub SLOTR: u32,
    pub IMR: u32,
    pub SR: u32,
    pub CLRFR: u32,
    pub DR: u32,
}
#[repr(C)]
pub struct SPDIFRX_TypeDef {
    pub CR: u32,
    pub IMR: u32,
    pub SR: u32,
    pub IFCR: u32,
    pub DR: u32,
    pub CSR: u32,
    pub DIR: u32,
    pub RESERVED2: u32,
}
#[repr(C)]
pub struct SDMMC_TypeDef {
    pub POWER: u32,
    pub CLKCR: u32,
    pub ARG: u32,
    pub CMD: u32,
    pub RESPCMD: u32,
    pub RESP1: u32,
    pub RESP2: u32,
    pub RESP3: u32,
    pub RESP4: u32,
    pub DTIMER: u32,
    pub DLEN: u32,
    pub DCTRL: u32,
    pub DCOUNT: u32,
    pub STA: u32,
    pub ICR: u32,
    pub MASK: u32,
    pub ACKTIME: u32,
    pub RESERVED0: [u32; 3],
    pub IDMACTRL: u32,
    pub IDMABSIZE: u32,
    pub IDMABASE0: u32,
    pub IDMABASE1: u32,
    pub RESERVED1: [u32; 8],
    pub FIFO: u32,
    pub RESERVED2: [u32; 222],
    pub IPVR: u32,
}
#[repr(C)]
pub struct DLYB_TypeDef {
    pub CR: u32,
    pub CFGR: u32,
}
#[repr(C)]
pub struct HSEM_TypeDef {
    pub R: [u32; 32],
    pub RLR: [u32; 32],
    pub C1IER: u32,
    pub C1ICR: u32,
    pub C1ISR: u32,
    pub C1MISR: u32,
    pub Reserved: [u32; 12],
    pub CR: u32,
    pub KEYR: u32,
}
#[repr(C)]
pub struct HSEM_Common_TypeDef {
    pub IER: u32,
    pub ICR: u32,
    pub ISR: u32,
    pub MISR: u32,
}
#[repr(C)]
pub struct SPI_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub CFG1: u32,
    pub CFG2: u32,
    pub IER: u32,
    pub SR: u32,
    pub IFCR: u32,
    pub RESERVED0: u32,
    pub TXDR: u32,
    pub RESERVED1: [u32; 3],
    pub RXDR: u32,
    pub RESERVED2: [u32; 3],
    pub CRCPOLY: u32,
    pub TXCRC: u32,
    pub RXCRC: u32,
    pub UDRDR: u32,
    pub I2SCFGR: u32,
}
#[repr(C)]
pub struct DTS_TypeDef {
    pub CFGR1: u32,
    pub RESERVED0: u32,
    pub T0VALR1: u32,
    pub RESERVED1: u32,
    pub RAMPVALR: u32,
    pub ITR1: u32,
    pub RESERVED2: u32,
    pub DR: u32,
    pub SR: u32,
    pub ITENR: u32,
    pub ICIFR: u32,
    pub OR: u32,
}
#[repr(C)]
pub struct TIM_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SMCR: u32,
    pub DIER: u32,
    pub SR: u32,
    pub EGR: u32,
    pub CCMR1: u32,
    pub CCMR2: u32,
    pub CCER: u32,
    pub CNT: u32,
    pub PSC: u32,
    pub ARR: u32,
    pub RCR: u32,
    pub CCR1: u32,
    pub CCR2: u32,
    pub CCR3: u32,
    pub CCR4: u32,
    pub BDTR: u32,
    pub DCR: u32,
    pub DMAR: u32,
    pub RESERVED1: u32,
    pub CCMR3: u32,
    pub CCR5: u32,
    pub CCR6: u32,
    pub AF1: u32,
    pub AF2: u32,
    pub TISEL: u32,
}
#[repr(C)]
pub struct LPTIM_TypeDef {
    pub ISR: u32,
    pub ICR: u32,
    pub IER: u32,
    pub CFGR: u32,
    pub CR: u32,
    pub CMP: u32,
    pub ARR: u32,
    pub CNT: u32,
    pub RESERVED1: u32,
    pub CFGR2: u32,
}
#[repr(C)]
pub struct COMPOPT_TypeDef {
    pub SR: u32,
    pub ICFR: u32,
    pub OR: u32,
}
#[repr(C)]
pub struct COMP_TypeDef {
    pub CFGR: u32,
}
#[repr(C)]
pub struct COMP_Common_TypeDef {
    pub CFGR: u32,
}
#[repr(C)]
pub struct USART_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub BRR: u32,
    pub GTPR: u32,
    pub RTOR: u32,
    pub RQR: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub RDR: u32,
    pub TDR: u32,
    pub PRESC: u32,
}
#[repr(C)]
pub struct SWPMI_TypeDef {
    pub CR: u32,
    pub BRR: u32,
    pub RESERVED1: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub IER: u32,
    pub RFL: u32,
    pub TDR: u32,
    pub RDR: u32,
    pub OR: u32,
}
#[repr(C)]
pub struct WWDG_TypeDef {
    pub CR: u32,
    pub CFR: u32,
    pub SR: u32,
}
#[repr(C)]
pub struct RAMECC_MonitorTypeDef {
    pub CR: u32,
    pub SR: u32,
    pub FAR: u32,
    pub FDRL: u32,
    pub FDRH: u32,
    pub FECR: u32,
}
#[repr(C)]
pub struct RAMECC_TypeDef {
    pub IER: u32,
}
#[repr(C)]
pub struct RNG_TypeDef {
    pub CR: u32,
    pub SR: u32,
    pub DR: u32,
    pub RESERVED: u32,
    pub HTCR: u32,
}
#[repr(C)]
pub struct MDIOS_TypeDef {
    pub CR: u32,
    pub WRFR: u32,
    pub CWRFR: u32,
    pub RDFR: u32,
    pub CRDFR: u32,
    pub SR: u32,
    pub CLRFR: u32,
    pub RESERVED: [u32; 57],
    pub DINR0: u32,
    pub DINR1: u32,
    pub DINR2: u32,
    pub DINR3: u32,
    pub DINR4: u32,
    pub DINR5: u32,
    pub DINR6: u32,
    pub DINR7: u32,
    pub DINR8: u32,
    pub DINR9: u32,
    pub DINR10: u32,
    pub DINR11: u32,
    pub DINR12: u32,
    pub DINR13: u32,
    pub DINR14: u32,
    pub DINR15: u32,
    pub DINR16: u32,
    pub DINR17: u32,
    pub DINR18: u32,
    pub DINR19: u32,
    pub DINR20: u32,
    pub DINR21: u32,
    pub DINR22: u32,
    pub DINR23: u32,
    pub DINR24: u32,
    pub DINR25: u32,
    pub DINR26: u32,
    pub DINR27: u32,
    pub DINR28: u32,
    pub DINR29: u32,
    pub DINR30: u32,
    pub DINR31: u32,
    pub DOUTR0: u32,
    pub DOUTR1: u32,
    pub DOUTR2: u32,
    pub DOUTR3: u32,
    pub DOUTR4: u32,
    pub DOUTR5: u32,
    pub DOUTR6: u32,
    pub DOUTR7: u32,
    pub DOUTR8: u32,
    pub DOUTR9: u32,
    pub DOUTR10: u32,
    pub DOUTR11: u32,
    pub DOUTR12: u32,
    pub DOUTR13: u32,
    pub DOUTR14: u32,
    pub DOUTR15: u32,
    pub DOUTR16: u32,
    pub DOUTR17: u32,
    pub DOUTR18: u32,
    pub DOUTR19: u32,
    pub DOUTR20: u32,
    pub DOUTR21: u32,
    pub DOUTR22: u32,
    pub DOUTR23: u32,
    pub DOUTR24: u32,
    pub DOUTR25: u32,
    pub DOUTR26: u32,
    pub DOUTR27: u32,
    pub DOUTR28: u32,
    pub DOUTR29: u32,
    pub DOUTR30: u32,
    pub DOUTR31: u32,
}
#[repr(C)]
pub struct USB_OTG_GlobalTypeDef {
    pub GOTGCTL: u32,
    pub GOTGINT: u32,
    pub GAHBCFG: u32,
    pub GUSBCFG: u32,
    pub GRSTCTL: u32,
    pub GINTSTS: u32,
    pub GINTMSK: u32,
    pub GRXSTSR: u32,
    pub GRXSTSP: u32,
    pub GRXFSIZ: u32,
    pub DIEPTXF0_HNPTXFSIZ: u32,
    pub HNPTXSTS: u32,
    pub Reserved30: [u32; 2],
    pub GCCFG: u32,
    pub CID: u32,
    pub GSNPSID: u32,
    pub GHWCFG1: u32,
    pub GHWCFG2: u32,
    pub GHWCFG3: u32,
    pub Reserved6: u32,
    pub GLPMCFG: u32,
    pub GPWRDN: u32,
    pub GDFIFOCFG: u32,
    pub GADPCTL: u32,
    pub Reserved43: [u32; 39],
    pub HPTXFSIZ: u32,
    pub DIEPTXF: [u32; 0x0F],
}
#[repr(C)]
pub struct USB_OTG_DeviceTypeDef {
    pub DCFG: u32,
    pub DCTL: u32,
    pub DSTS: u32,
    pub Reserved0C: u32,
    pub DIEPMSK: u32,
    pub DOEPMSK: u32,
    pub DAINT: u32,
    pub DAINTMSK: u32,
    pub Reserved20: u32,
    pub Reserved9: u32,
    pub DVBUSDIS: u32,
    pub DVBUSPULSE: u32,
    pub DTHRCTL: u32,
    pub DIEPEMPMSK: u32,
    pub DEACHINT: u32,
    pub DEACHMSK: u32,
    pub Reserved40: u32,
    pub DINEP1MSK: u32,
    pub Reserved44: [u32; 15],
    pub DOUTEP1MSK: u32,
}
#[repr(C)]
pub struct USB_OTG_INEndpointTypeDef {
    pub DIEPCTL: u32,
    pub Reserved04: u32,
    pub DIEPINT: u32,
    pub Reserved0C: u32,
    pub DIEPTSIZ: u32,
    pub DIEPDMA: u32,
    pub DTXFSTS: u32,
    pub Reserved18: u32,
}
#[repr(C)]
pub struct USB_OTG_OUTEndpointTypeDef {
    pub DOEPCTL: u32,
    pub Reserved04: u32,
    pub DOEPINT: u32,
    pub Reserved0C: u32,
    pub DOEPTSIZ: u32,
    pub DOEPDMA: u32,
    pub Reserved18: [u32; 2],
}
#[repr(C)]
pub struct USB_OTG_HostTypeDef {
    pub HCFG: u32,
    pub HFIR: u32,
    pub HFNUM: u32,
    pub Reserved40C: u32,
    pub HPTXSTS: u32,
    pub HAINT: u32,
    pub HAINTMSK: u32,
}
#[repr(C)]
pub struct USB_OTG_HostChannelTypeDef {
    pub HCCHAR: u32,
    pub HCSPLT: u32,
    pub HCINT: u32,
    pub HCINTMSK: u32,
    pub HCTSIZ: u32,
    pub HCDMA: u32,
    pub Reserved: [u32; 2],
}
#[repr(C)]
pub struct OCTOSPI_TypeDef {
    pub CR: u32,
    pub RESERVED: u32,
    pub DCR1: u32,
    pub DCR2: u32,
    pub DCR3: u32,
    pub DCR4: u32,
    pub RESERVED1: [u32; 2],
    pub SR: u32,
    pub FCR: u32,
    pub RESERVED2: [u32; 6],
    pub DLR: u32,
    pub RESERVED3: u32,
    pub AR: u32,
    pub RESERVED4: u32,
    pub DR: u32,
    pub RESERVED5: [u32; 11],
    pub PSMKR: u32,
    pub RESERVED6: u32,
    pub PSMAR: u32,
    pub RESERVED7: u32,
    pub PIR: u32,
    pub RESERVED8: [u32; 27],
    pub CCR: u32,
    pub RESERVED9: u32,
    pub TCR: u32,
    pub RESERVED10: u32,
    pub IR: u32,
    pub RESERVED11: [u32; 3],
    pub ABR: u32,
    pub RESERVED12: [u32; 3],
    pub LPTR: u32,
    pub RESERVED13: [u32; 3],
    pub WPCCR: u32,
    pub RESERVED14: u32,
    pub WPTCR: u32,
    pub RESERVED15: u32,
    pub WPIR: u32,
    pub RESERVED16: [u32; 3],
    pub WPABR: u32,
    pub RESERVED17: [u32; 7],
    pub WCCR: u32,
    pub RESERVED18: u32,
    pub WTCR: u32,
    pub RESERVED19: u32,
    pub WIR: u32,
    pub RESERVED20: [u32; 3],
    pub WABR: u32,
    pub RESERVED21: [u32; 23],
    pub HLCR: u32,
    pub RESERVED22: [u32; 122],
    pub HWCFGR: u32,
    pub VER: u32,
    pub ID: u32,
    pub MID: u32,
}
#[repr(C)]
pub struct OCTOSPIM_TypeDef {
    pub CR: u32,
    pub PCR: [u32; 3],
}
#[repr(C)]
pub struct GPV_TypeDef {
    pub RESERVED0: [u32; 2036],
    pub AXI_PERIPH_ID_4: u32,
    pub AXI_PERIPH_ID_5: u32,
    pub AXI_PERIPH_ID_6: u32,
    pub AXI_PERIPH_ID_7: u32,
    pub AXI_PERIPH_ID_0: u32,
    pub AXI_PERIPH_ID_1: u32,
    pub AXI_PERIPH_ID_2: u32,
    pub AXI_PERIPH_ID_3: u32,
    pub AXI_COMP_ID_0: u32,
    pub AXI_COMP_ID_1: u32,
    pub AXI_COMP_ID_2: u32,
    pub AXI_COMP_ID_3: u32,
    pub RESERVED1: [u32; 2],
    pub AXI_TARG1_FN_MOD_ISS_BM: u32,
    pub RESERVED2: [u32; 6],
    pub AXI_TARG1_FN_MOD2: u32,
    pub RESERVED3: u32,
    pub AXI_TARG1_FN_MOD_LB: u32,
    pub RESERVED4: [u32; 54],
    pub AXI_TARG1_FN_MOD: u32,
    pub RESERVED5: [u32; 959],
    pub AXI_TARG2_FN_MOD_ISS_BM: u32,
    pub RESERVED6: [u32; 6],
    pub AXI_TARG2_FN_MOD2: u32,
    pub RESERVED7: u32,
    pub AXI_TARG2_FN_MOD_LB: u32,
    pub RESERVED8: [u32; 54],
    pub AXI_TARG2_FN_MOD: u32,
    pub RESERVED9: [u32; 959],
    pub AXI_TARG3_FN_MOD_ISS_BM: u32,
    pub RESERVED10: [u32; 1023],
    pub AXI_TARG4_FN_MOD_ISS_BM: u32,
    pub RESERVED11: [u32; 1023],
    pub AXI_TARG5_FN_MOD_ISS_BM: u32,
    pub RESERVED12: [u32; 1023],
    pub AXI_TARG6_FN_MOD_ISS_BM: u32,
    pub RESERVED13: [u32; 1023],
    pub AXI_TARG7_FN_MOD_ISS_BM: u32,
    pub RESERVED14: [u32; 6],
    pub AXI_TARG7_FN_MOD2: u32,
    pub RESERVED15: u32,
    pub AXI_TARG7_FN_MOD_LB: u32,
    pub RESERVED16: [u32; 54],
    pub AXI_TARG7_FN_MOD: u32,
    pub RESERVED17: [u32; 959],
    pub AXI_TARG8_FN_MOD_ISS_BM: u32,
    pub RESERVED117: [u32; 6],
    pub AXI_TARG8_FN_MOD2: u32,
    pub RESERVED118: [u32; 56],
    pub AXI_TARG8_FN_MOD: u32,
    pub RESERVED119: [u32; 959],
    pub AXI_TARG9_FN_MOD_ISS_BM: u32,
    pub RESERVED120: [u32; 6],
    pub AXI_TARG9_FN_MOD2: u32,
    pub RESERVED121: [u32; 56],
    pub AXI_TARG9_FN_MOD: u32,
    pub RESERVED122: [u32; 959],
    pub AXI_TARG10_FN_MOD_ISS_BM: u32,
    pub RESERVED123: [u32; 6],
    pub AXI_TARG10_FN_MOD2: u32,
    pub RESERVED124: [u32; 56],
    pub AXI_TARG10_FN_MOD: u32,
    pub RESERVED125: [u32; 968],
    pub AXI_TARG10_FN_MOD_LB: u32,
    pub RESERVED126: [u32; 55293],
    pub AXI_INI1_FN_MOD2: u32,
    pub AXI_INI1_FN_MOD_AHB: u32,
    pub RESERVED18: [u32; 53],
    pub AXI_INI1_READ_QOS: u32,
    pub AXI_INI1_WRITE_QOS: u32,
    pub AXI_INI1_FN_MOD: u32,
    pub RESERVED19: [u32; 1021],
    pub AXI_INI2_READ_QOS: u32,
    pub AXI_INI2_WRITE_QOS: u32,
    pub AXI_INI2_FN_MOD: u32,
    pub RESERVED20: [u32; 966],
    pub AXI_INI3_FN_MOD2: u32,
    pub AXI_INI3_FN_MOD_AHB: u32,
    pub RESERVED21: [u32; 53],
    pub AXI_INI3_READ_QOS: u32,
    pub AXI_INI3_WRITE_QOS: u32,
    pub AXI_INI3_FN_MOD: u32,
    pub RESERVED22: [u32; 1021],
    pub AXI_INI4_READ_QOS: u32,
    pub AXI_INI4_WRITE_QOS: u32,
    pub AXI_INI4_FN_MOD: u32,
    pub RESERVED23: [u32; 1021],
    pub AXI_INI5_READ_QOS: u32,
    pub AXI_INI5_WRITE_QOS: u32,
    pub AXI_INI5_FN_MOD: u32,
    pub RESERVED24: [u32; 1021],
    pub AXI_INI6_READ_QOS: u32,
    pub AXI_INI6_WRITE_QOS: u32,
    pub AXI_INI6_FN_MOD: u32,
    pub RESERVED25: [u32; 966],
    pub AXI_INI7_FN_MOD2: u32,
    pub AXI_INI7_FN_MOD_AHB: u32,
    pub RESERVED26: [u32; 53],
    pub AXI_INI7_READ_QOS: u32,
    pub AXI_INI7_WRITE_QOS: u32,
    pub AXI_INI7_FN_MOD: u32,
}
pub const __CM7_REV: u32 = 0x0110;
pub const __MPU_PRESENT: u32 = 1;
pub const __NVIC_PRIO_BITS: u32 = 4;
pub const __Vendor_SysTickConfig: u32 = 0;
pub const __FPU_PRESENT: u32 = 1;
pub const __DCACHE_PRESENT: u32 = 1;
pub const CD_ITCMRAM_BASE: u32 = 0x00000000;
pub const CD_DTCMRAM_BASE: u32 = 0x20000000;
pub const CD_AXIFLASH_BASE: u32 = 0x08000000;
pub const CD_AXISRAM1_BASE: u32 = 0x24000000;
pub const CD_AXISRAM2_BASE: u32 = 0x24040000;
pub const CD_AXISRAM3_BASE: u32 = 0x240A0000;
pub const CD_AHBSRAM1_BASE: u32 = 0x30000000;
pub const CD_AHBSRAM2_BASE: u32 = 0x30010000;
pub const SRD_BKPSRAM_BASE: u32 = 0x38800000;
pub const SRD_SRAM_BASE: u32 = 0x38000000;
pub const OCTOSPI1_BASE: u32 = 0x90000000;
pub const OCTOSPI2_BASE: u32 = 0x70000000;
pub const FLASH_BANK1_BASE: u32 = 0x08000000;
pub const FLASH_BANK2_BASE: u32 = 0x08100000;
pub const FLASH_END: u32 = 0x081FFFFF;
pub const FLASH_BASE: u32 = FLASH_BANK1_BASE;
pub const D1_AXISRAM_BASE: u32 = CD_AXISRAM1_BASE;
pub const FLASH_OTP_BASE: u32 = 0x08FFF000;
pub const FLASH_OTP_END: u32 = 0x08FFF3FF;
pub const UID_BASE: u32 = 0x08FFF800;
pub const FLASHSIZE_BASE: u32 = 0x08FFF80C;
pub const PACKAGE_BASE: u32 = 0x08FFF80E;
pub const PERIPH_BASE: u32 = 0x40000000;
pub const CD_APB1PERIPH_BASE: u32 = PERIPH_BASE;
pub const CD_APB2PERIPH_BASE: u32 = PERIPH_BASE + 0x00010000;
pub const CD_AHB1PERIPH_BASE: u32 = PERIPH_BASE + 0x00020000;
pub const CD_AHB2PERIPH_BASE: u32 = PERIPH_BASE + 0x08020000;
pub const CD_APB3PERIPH_BASE: u32 = PERIPH_BASE + 0x10000000;
pub const CD_AHB3PERIPH_BASE: u32 = PERIPH_BASE + 0x12000000;
pub const SRD_APB4PERIPH_BASE: u32 = PERIPH_BASE + 0x18000000;
pub const SRD_AHB4PERIPH_BASE: u32 = PERIPH_BASE + 0x18020000;
pub const APB1PERIPH_BASE: u32 = PERIPH_BASE;
pub const APB2PERIPH_BASE: u32 = PERIPH_BASE + 0x00010000;
pub const AHB1PERIPH_BASE: u32 = PERIPH_BASE + 0x00020000;
pub const AHB2PERIPH_BASE: u32 = PERIPH_BASE + 0x08020000;
pub const MDMA_BASE: u32 = CD_AHB3PERIPH_BASE + 0x0000;
pub const DMA2D_BASE: u32 = CD_AHB3PERIPH_BASE + 0x1000;
pub const FLASH_R_BASE: u32 = CD_AHB3PERIPH_BASE + 0x2000;
pub const JPGDEC_BASE: u32 = CD_AHB3PERIPH_BASE + 0x3000;
pub const FMC_R_BASE: u32 = CD_AHB3PERIPH_BASE + 0x4000;
pub const OCTOSPI1_R_BASE: u32 = CD_AHB3PERIPH_BASE + 0x5000;
pub const DLYB_OCTOSPI1_BASE: u32 = CD_AHB3PERIPH_BASE + 0x6000;
pub const SDMMC1_BASE: u32 = CD_AHB3PERIPH_BASE + 0x7000;
pub const DLYB_SDMMC1_BASE: u32 = CD_AHB3PERIPH_BASE + 0x8000;
pub const RAMECC_BASE: u32 = CD_AHB3PERIPH_BASE + 0x9000;
pub const OCTOSPI2_R_BASE: u32 = CD_AHB3PERIPH_BASE + 0xA000;
pub const DLYB_OCTOSPI2_BASE: u32 = CD_AHB3PERIPH_BASE + 0xB000;
pub const OCTOSPIM_BASE: u32 = CD_AHB3PERIPH_BASE + 0xB400;
pub const DMA1_BASE: u32 = CD_AHB1PERIPH_BASE + 0x0000;
pub const DMA2_BASE: u32 = CD_AHB1PERIPH_BASE + 0x0400;
pub const DMAMUX1_BASE: u32 = CD_AHB1PERIPH_BASE + 0x0800;
pub const ADC1_BASE: u32 = CD_AHB1PERIPH_BASE + 0x2000;
pub const ADC2_BASE: u32 = CD_AHB1PERIPH_BASE + 0x2100;
pub const ADC12_COMMON_BASE: u32 = CD_AHB1PERIPH_BASE + 0x2300;
pub const CRC_BASE: u32 = CD_AHB1PERIPH_BASE + 0x3000;
pub const USB1_OTG_HS_PERIPH_BASE: u32 = 0x40040000;
pub const USB_OTG_GLOBAL_BASE: u32 = 0x000;
pub const USB_OTG_DEVICE_BASE: u32 = 0x800;
pub const USB_OTG_IN_ENDPOINT_BASE: u32 = 0x900;
pub const USB_OTG_OUT_ENDPOINT_BASE: u32 = 0xB00;
pub const USB_OTG_EP_REG_SIZE: u32 = 0x20;
pub const USB_OTG_HOST_BASE: u32 = 0x400;
pub const USB_OTG_HOST_PORT_BASE: u32 = 0x440;
pub const USB_OTG_HOST_CHANNEL_BASE: u32 = 0x500;
pub const USB_OTG_HOST_CHANNEL_SIZE: u32 = 0x20;
pub const USB_OTG_PCGCCTL_BASE: u32 = 0xE00;
pub const USB_OTG_FIFO_BASE: u32 = 0x1000;
pub const USB_OTG_FIFO_SIZE: u32 = 0x1000;
pub const DCMI_BASE: u32 = CD_AHB2PERIPH_BASE + 0x0000;
pub const PSSI_BASE: u32 = CD_AHB2PERIPH_BASE + 0x0400;
pub const HSEM_BASE: u32 = CD_AHB2PERIPH_BASE + 0x0800;
pub const RNG_BASE: u32 = CD_AHB2PERIPH_BASE + 0x1800;
pub const SDMMC2_BASE: u32 = CD_AHB2PERIPH_BASE + 0x2400;
pub const DLYB_SDMMC2_BASE: u32 = CD_AHB2PERIPH_BASE + 0x2800;
pub const BDMA1_BASE: u32 = CD_AHB2PERIPH_BASE + 0x2C00;
pub const GPIOA_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x0000;
pub const GPIOB_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x0400;
pub const GPIOC_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x0800;
pub const GPIOD_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x0C00;
pub const GPIOE_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x1000;
pub const GPIOF_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x1400;
pub const GPIOG_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x1800;
pub const GPIOH_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x1C00;
pub const GPIOI_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x2000;
pub const GPIOJ_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x2400;
pub const GPIOK_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x2800;
pub const RCC_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x4400;
pub const PWR_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x4800;
pub const BDMA2_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x5400;
pub const DMAMUX2_BASE: u32 = SRD_AHB4PERIPH_BASE + 0x5800;
pub const LTDC_BASE: u32 = CD_APB3PERIPH_BASE + 0x1000;
pub const LTDC_Layer1_BASE: u32 = LTDC_BASE + 0x84;
pub const LTDC_Layer2_BASE: u32 = LTDC_BASE + 0x104;
pub const WWDG1_BASE: u32 = CD_APB3PERIPH_BASE + 0x3000;
pub const TIM2_BASE: u32 = CD_APB1PERIPH_BASE + 0x0000;
pub const TIM3_BASE: u32 = CD_APB1PERIPH_BASE + 0x0400;
pub const TIM4_BASE: u32 = CD_APB1PERIPH_BASE + 0x0800;
pub const TIM5_BASE: u32 = CD_APB1PERIPH_BASE + 0x0C00;
pub const TIM6_BASE: u32 = CD_APB1PERIPH_BASE + 0x1000;
pub const TIM7_BASE: u32 = CD_APB1PERIPH_BASE + 0x1400;
pub const TIM12_BASE: u32 = CD_APB1PERIPH_BASE + 0x1800;
pub const TIM13_BASE: u32 = CD_APB1PERIPH_BASE + 0x1C00;
pub const TIM14_BASE: u32 = CD_APB1PERIPH_BASE + 0x2000;
pub const LPTIM1_BASE: u32 = CD_APB1PERIPH_BASE + 0x2400;
pub const SPI2_BASE: u32 = CD_APB1PERIPH_BASE + 0x3800;
pub const SPI3_BASE: u32 = CD_APB1PERIPH_BASE + 0x3C00;
pub const SPDIFRX_BASE: u32 = CD_APB1PERIPH_BASE + 0x4000;
pub const USART2_BASE: u32 = CD_APB1PERIPH_BASE + 0x4400;
pub const USART3_BASE: u32 = CD_APB1PERIPH_BASE + 0x4800;
pub const UART4_BASE: u32 = CD_APB1PERIPH_BASE + 0x4C00;
pub const UART5_BASE: u32 = CD_APB1PERIPH_BASE + 0x5000;
pub const I2C1_BASE: u32 = CD_APB1PERIPH_BASE + 0x5400;
pub const I2C2_BASE: u32 = CD_APB1PERIPH_BASE + 0x5800;
pub const I2C3_BASE: u32 = CD_APB1PERIPH_BASE + 0x5C00;
pub const CEC_BASE: u32 = CD_APB1PERIPH_BASE + 0x6C00;
pub const DAC1_BASE: u32 = CD_APB1PERIPH_BASE + 0x7400;
pub const UART7_BASE: u32 = CD_APB1PERIPH_BASE + 0x7800;
pub const UART8_BASE: u32 = CD_APB1PERIPH_BASE + 0x7C00;
pub const CRS_BASE: u32 = CD_APB1PERIPH_BASE + 0x8400;
pub const SWPMI1_BASE: u32 = CD_APB1PERIPH_BASE + 0x8800;
pub const OPAMP_BASE: u32 = CD_APB1PERIPH_BASE + 0x9000;
pub const OPAMP1_BASE: u32 = CD_APB1PERIPH_BASE + 0x9000;
pub const OPAMP2_BASE: u32 = CD_APB1PERIPH_BASE + 0x9010;
pub const MDIOS_BASE: u32 = CD_APB1PERIPH_BASE + 0x9400;
pub const FDCAN1_BASE: u32 = CD_APB1PERIPH_BASE + 0xA000;
pub const FDCAN2_BASE: u32 = CD_APB1PERIPH_BASE + 0xA400;
pub const FDCAN_CCU_BASE: u32 = CD_APB1PERIPH_BASE + 0xA800;
pub const SRAMCAN_BASE: u32 = CD_APB1PERIPH_BASE + 0xAC00;
pub const TIM1_BASE: u32 = CD_APB2PERIPH_BASE + 0x0000;
pub const TIM8_BASE: u32 = CD_APB2PERIPH_BASE + 0x0400;
pub const USART1_BASE: u32 = CD_APB2PERIPH_BASE + 0x1000;
pub const USART6_BASE: u32 = CD_APB2PERIPH_BASE + 0x1400;
pub const UART9_BASE: u32 = CD_APB2PERIPH_BASE + 0x1800;
pub const USART10_BASE: u32 = CD_APB2PERIPH_BASE + 0x1C00;
pub const SPI1_BASE: u32 = CD_APB2PERIPH_BASE + 0x3000;
pub const SPI4_BASE: u32 = CD_APB2PERIPH_BASE + 0x3400;
pub const TIM15_BASE: u32 = CD_APB2PERIPH_BASE + 0x4000;
pub const TIM16_BASE: u32 = CD_APB2PERIPH_BASE + 0x4400;
pub const TIM17_BASE: u32 = CD_APB2PERIPH_BASE + 0x4800;
pub const SPI5_BASE: u32 = CD_APB2PERIPH_BASE + 0x5000;
pub const SAI1_BASE: u32 = CD_APB2PERIPH_BASE + 0x5800;
pub const SAI1_Block_A_BASE: u32 = SAI1_BASE + 0x004;
pub const SAI1_Block_B_BASE: u32 = SAI1_BASE + 0x024;
pub const SAI2_BASE: u32 = CD_APB2PERIPH_BASE + 0x5C00;
pub const SAI2_Block_A_BASE: u32 = SAI2_BASE + 0x004;
pub const SAI2_Block_B_BASE: u32 = SAI2_BASE + 0x024;
pub const DFSDM1_BASE: u32 = CD_APB2PERIPH_BASE + 0x7800;
pub const DFSDM1_Channel0_BASE: u32 = DFSDM1_BASE + 0x00;
pub const DFSDM1_Channel1_BASE: u32 = DFSDM1_BASE + 0x20;
pub const DFSDM1_Channel2_BASE: u32 = DFSDM1_BASE + 0x40;
pub const DFSDM1_Channel3_BASE: u32 = DFSDM1_BASE + 0x60;
pub const DFSDM1_Channel4_BASE: u32 = DFSDM1_BASE + 0x80;
pub const DFSDM1_Channel5_BASE: u32 = DFSDM1_BASE + 0xA0;
pub const DFSDM1_Channel6_BASE: u32 = DFSDM1_BASE + 0xC0;
pub const DFSDM1_Channel7_BASE: u32 = DFSDM1_BASE + 0xE0;
pub const DFSDM1_Filter0_BASE: u32 = DFSDM1_BASE + 0x100;
pub const DFSDM1_Filter1_BASE: u32 = DFSDM1_BASE + 0x180;
pub const DFSDM1_Filter2_BASE: u32 = DFSDM1_BASE + 0x200;
pub const DFSDM1_Filter3_BASE: u32 = DFSDM1_BASE + 0x280;
pub const DFSDM1_Filter4_BASE: u32 = DFSDM1_BASE + 0x300;
pub const DFSDM1_Filter5_BASE: u32 = DFSDM1_BASE + 0x380;
pub const DFSDM1_Filter6_BASE: u32 = DFSDM1_BASE + 0x400;
pub const DFSDM1_Filter7_BASE: u32 = DFSDM1_BASE + 0x480;
pub const EXTI_BASE: u32 = SRD_APB4PERIPH_BASE + 0x0000;
pub const EXTI_D1_BASE: u32 = EXTI_BASE + 0x0080;
pub const SYSCFG_BASE: u32 = SRD_APB4PERIPH_BASE + 0x0400;
pub const LPUART1_BASE: u32 = SRD_APB4PERIPH_BASE + 0x0C00;
pub const SPI6_BASE: u32 = SRD_APB4PERIPH_BASE + 0x1400;
pub const I2C4_BASE: u32 = SRD_APB4PERIPH_BASE + 0x1C00;
pub const LPTIM2_BASE: u32 = SRD_APB4PERIPH_BASE + 0x2400;
pub const LPTIM3_BASE: u32 = SRD_APB4PERIPH_BASE + 0x2800;
pub const DAC2_BASE: u32 = SRD_APB4PERIPH_BASE + 0x3400;
pub const COMP12_BASE: u32 = SRD_APB4PERIPH_BASE + 0x3800;
pub const COMP1_BASE: u32 = COMP12_BASE + 0x0C;
pub const COMP2_BASE: u32 = COMP12_BASE + 0x10;
pub const VREFBUF_BASE: u32 = SRD_APB4PERIPH_BASE + 0x3C00;
pub const RTC_BASE: u32 = SRD_APB4PERIPH_BASE + 0x4000;
pub const TAMP_BASE: u32 = SRD_APB4PERIPH_BASE + 0x4400;
pub const IWDG1_BASE: u32 = SRD_APB4PERIPH_BASE + 0x4800;
pub const DTS_BASE: u32 = SRD_APB4PERIPH_BASE + 0x6800;
pub const DFSDM2_BASE: u32 = SRD_APB4PERIPH_BASE + 0x6C00;
pub const DFSDM2_Channel0_BASE: u32 = DFSDM2_BASE + 0x00;
pub const DFSDM2_Channel1_BASE: u32 = DFSDM2_BASE + 0x20;
pub const DFSDM2_FLT0_BASE: u32 = DFSDM2_BASE + 0x100;
pub const GFXMMU_BASE: u32 = CD_AHB3PERIPH_BASE + 0xC000;
pub const BDMA1_Channel0_BASE: u32 = BDMA1_BASE + 0x0008;
pub const BDMA1_Channel1_BASE: u32 = BDMA1_BASE + 0x001C;
pub const BDMA1_Channel2_BASE: u32 = BDMA1_BASE + 0x0030;
pub const BDMA1_Channel3_BASE: u32 = BDMA1_BASE + 0x0044;
pub const BDMA1_Channel4_BASE: u32 = BDMA1_BASE + 0x0058;
pub const BDMA1_Channel5_BASE: u32 = BDMA1_BASE + 0x006C;
pub const BDMA1_Channel6_BASE: u32 = BDMA1_BASE + 0x0080;
pub const BDMA1_Channel7_BASE: u32 = BDMA1_BASE + 0x0094;
pub const BDMA2_Channel0_BASE: u32 = BDMA2_BASE + 0x0008;
pub const BDMA2_Channel1_BASE: u32 = BDMA2_BASE + 0x001C;
pub const BDMA2_Channel2_BASE: u32 = BDMA2_BASE + 0x0030;
pub const BDMA2_Channel3_BASE: u32 = BDMA2_BASE + 0x0044;
pub const BDMA2_Channel4_BASE: u32 = BDMA2_BASE + 0x0058;
pub const BDMA2_Channel5_BASE: u32 = BDMA2_BASE + 0x006C;
pub const BDMA2_Channel6_BASE: u32 = BDMA2_BASE + 0x0080;
pub const BDMA2_Channel7_BASE: u32 = BDMA2_BASE + 0x0094;
pub const DMAMUX2_Channel0_BASE: u32 = DMAMUX2_BASE;
pub const DMAMUX2_Channel1_BASE: u32 = DMAMUX2_BASE + 0x0004;
pub const DMAMUX2_Channel2_BASE: u32 = DMAMUX2_BASE + 0x0008;
pub const DMAMUX2_Channel3_BASE: u32 = DMAMUX2_BASE + 0x000C;
pub const DMAMUX2_Channel4_BASE: u32 = DMAMUX2_BASE + 0x0010;
pub const DMAMUX2_Channel5_BASE: u32 = DMAMUX2_BASE + 0x0014;
pub const DMAMUX2_Channel6_BASE: u32 = DMAMUX2_BASE + 0x0018;
pub const DMAMUX2_Channel7_BASE: u32 = DMAMUX2_BASE + 0x001C;
pub const DMAMUX2_RequestGenerator0_BASE: u32 = DMAMUX2_BASE + 0x0100;
pub const DMAMUX2_RequestGenerator1_BASE: u32 = DMAMUX2_BASE + 0x0104;
pub const DMAMUX2_RequestGenerator2_BASE: u32 = DMAMUX2_BASE + 0x0108;
pub const DMAMUX2_RequestGenerator3_BASE: u32 = DMAMUX2_BASE + 0x010C;
pub const DMAMUX2_RequestGenerator4_BASE: u32 = DMAMUX2_BASE + 0x0110;
pub const DMAMUX2_RequestGenerator5_BASE: u32 = DMAMUX2_BASE + 0x0114;
pub const DMAMUX2_RequestGenerator6_BASE: u32 = DMAMUX2_BASE + 0x0118;
pub const DMAMUX2_RequestGenerator7_BASE: u32 = DMAMUX2_BASE + 0x011C;
pub const DMAMUX2_ChannelStatus_BASE: u32 = DMAMUX2_BASE + 0x0080;
pub const DMAMUX2_RequestGenStatus_BASE: u32 = DMAMUX2_BASE + 0x0140;
pub const DMA1_Stream0_BASE: u32 = DMA1_BASE + 0x010;
pub const DMA1_Stream1_BASE: u32 = DMA1_BASE + 0x028;
pub const DMA1_Stream2_BASE: u32 = DMA1_BASE + 0x040;
pub const DMA1_Stream3_BASE: u32 = DMA1_BASE + 0x058;
pub const DMA1_Stream4_BASE: u32 = DMA1_BASE + 0x070;
pub const DMA1_Stream5_BASE: u32 = DMA1_BASE + 0x088;
pub const DMA1_Stream6_BASE: u32 = DMA1_BASE + 0x0A0;
pub const DMA1_Stream7_BASE: u32 = DMA1_BASE + 0x0B8;
pub const DMA2_Stream0_BASE: u32 = DMA2_BASE + 0x010;
pub const DMA2_Stream1_BASE: u32 = DMA2_BASE + 0x028;
pub const DMA2_Stream2_BASE: u32 = DMA2_BASE + 0x040;
pub const DMA2_Stream3_BASE: u32 = DMA2_BASE + 0x058;
pub const DMA2_Stream4_BASE: u32 = DMA2_BASE + 0x070;
pub const DMA2_Stream5_BASE: u32 = DMA2_BASE + 0x088;
pub const DMA2_Stream6_BASE: u32 = DMA2_BASE + 0x0A0;
pub const DMA2_Stream7_BASE: u32 = DMA2_BASE + 0x0B8;
pub const DMAMUX1_Channel0_BASE: u32 = DMAMUX1_BASE;
pub const DMAMUX1_Channel1_BASE: u32 = DMAMUX1_BASE + 0x0004;
pub const DMAMUX1_Channel2_BASE: u32 = DMAMUX1_BASE + 0x0008;
pub const DMAMUX1_Channel3_BASE: u32 = DMAMUX1_BASE + 0x000C;
pub const DMAMUX1_Channel4_BASE: u32 = DMAMUX1_BASE + 0x0010;
pub const DMAMUX1_Channel5_BASE: u32 = DMAMUX1_BASE + 0x0014;
pub const DMAMUX1_Channel6_BASE: u32 = DMAMUX1_BASE + 0x0018;
pub const DMAMUX1_Channel7_BASE: u32 = DMAMUX1_BASE + 0x001C;
pub const DMAMUX1_Channel8_BASE: u32 = DMAMUX1_BASE + 0x0020;
pub const DMAMUX1_Channel9_BASE: u32 = DMAMUX1_BASE + 0x0024;
pub const DMAMUX1_Channel10_BASE: u32 = DMAMUX1_BASE + 0x0028;
pub const DMAMUX1_Channel11_BASE: u32 = DMAMUX1_BASE + 0x002C;
pub const DMAMUX1_Channel12_BASE: u32 = DMAMUX1_BASE + 0x0030;
pub const DMAMUX1_Channel13_BASE: u32 = DMAMUX1_BASE + 0x0034;
pub const DMAMUX1_Channel14_BASE: u32 = DMAMUX1_BASE + 0x0038;
pub const DMAMUX1_Channel15_BASE: u32 = DMAMUX1_BASE + 0x003C;
pub const DMAMUX1_RequestGenerator0_BASE: u32 = DMAMUX1_BASE + 0x0100;
pub const DMAMUX1_RequestGenerator1_BASE: u32 = DMAMUX1_BASE + 0x0104;
pub const DMAMUX1_RequestGenerator2_BASE: u32 = DMAMUX1_BASE + 0x0108;
pub const DMAMUX1_RequestGenerator3_BASE: u32 = DMAMUX1_BASE + 0x010C;
pub const DMAMUX1_RequestGenerator4_BASE: u32 = DMAMUX1_BASE + 0x0110;
pub const DMAMUX1_RequestGenerator5_BASE: u32 = DMAMUX1_BASE + 0x0114;
pub const DMAMUX1_RequestGenerator6_BASE: u32 = DMAMUX1_BASE + 0x0118;
pub const DMAMUX1_RequestGenerator7_BASE: u32 = DMAMUX1_BASE + 0x011C;
pub const DMAMUX1_ChannelStatus_BASE: u32 = DMAMUX1_BASE + 0x0080;
pub const DMAMUX1_RequestGenStatus_BASE: u32 = DMAMUX1_BASE + 0x0140;
pub const FMC_Bank1_R_BASE: u32 = FMC_R_BASE + 0x0000;
pub const FMC_Bank1E_R_BASE: u32 = FMC_R_BASE + 0x0104;
pub const FMC_Bank2_R_BASE: u32 = FMC_R_BASE + 0x0060;
pub const FMC_Bank3_R_BASE: u32 = FMC_R_BASE + 0x0080;
pub const FMC_Bank5_6_R_BASE: u32 = FMC_R_BASE + 0x0140;
pub const DBGMCU_BASE: u32 = 0x5C001000;
pub const MDMA_Channel0_BASE: u32 = MDMA_BASE + 0x00000040;
pub const MDMA_Channel1_BASE: u32 = MDMA_BASE + 0x00000080;
pub const MDMA_Channel2_BASE: u32 = MDMA_BASE + 0x000000C0;
pub const MDMA_Channel3_BASE: u32 = MDMA_BASE + 0x00000100;
pub const MDMA_Channel4_BASE: u32 = MDMA_BASE + 0x00000140;
pub const MDMA_Channel5_BASE: u32 = MDMA_BASE + 0x00000180;
pub const MDMA_Channel6_BASE: u32 = MDMA_BASE + 0x000001C0;
pub const MDMA_Channel7_BASE: u32 = MDMA_BASE + 0x00000200;
pub const MDMA_Channel8_BASE: u32 = MDMA_BASE + 0x00000240;
pub const MDMA_Channel9_BASE: u32 = MDMA_BASE + 0x00000280;
pub const MDMA_Channel10_BASE: u32 = MDMA_BASE + 0x000002C0;
pub const MDMA_Channel11_BASE: u32 = MDMA_BASE + 0x00000300;
pub const MDMA_Channel12_BASE: u32 = MDMA_BASE + 0x00000340;
pub const MDMA_Channel13_BASE: u32 = MDMA_BASE + 0x00000380;
pub const MDMA_Channel14_BASE: u32 = MDMA_BASE + 0x000003C0;
pub const MDMA_Channel15_BASE: u32 = MDMA_BASE + 0x00000400;
pub const GFXMMU_VIRTUAL_BUFFERS_BASE: u32 = 0x25000000;
pub const GFXMMU_VIRTUAL_BUFFER0_BASE: u32 = GFXMMU_VIRTUAL_BUFFERS_BASE;
pub const GFXMMU_VIRTUAL_BUFFER1_BASE: u32 = GFXMMU_VIRTUAL_BUFFERS_BASE + 0x400000;
pub const GFXMMU_VIRTUAL_BUFFER2_BASE: u32 = GFXMMU_VIRTUAL_BUFFERS_BASE + 0x800000;
pub const GFXMMU_VIRTUAL_BUFFER3_BASE: u32 = GFXMMU_VIRTUAL_BUFFERS_BASE + 0xC00000;
pub const RAMECC_Monitor1_BASE: u32 = RAMECC_BASE + 0x20;
pub const RAMECC_Monitor2_BASE: u32 = RAMECC_BASE + 0x40;
pub const RAMECC_Monitor3_BASE: u32 = RAMECC_BASE + 0x60;
pub const GPV_BASE: u32 = PERIPH_BASE + 0x11000000;
pub const USB_OTG_HS: u32 = USB1_OTG_HS;
pub const USB_OTG_HS_PERIPH_BASE: u32 = USB1_OTG_HS_PERIPH_BASE;
pub const LSI_STARTUP_TIME: u32 = 130;
pub const ADC_ISR_ADRDY_Pos: u32 = 0;
pub const ADC_ISR_ADRDY_Msk: u32 = 0x1 << ADC_ISR_ADRDY_Pos;
pub const ADC_ISR_ADRDY: u32 = ADC_ISR_ADRDY_Msk;
pub const ADC_ISR_EOSMP_Pos: u32 = 1;
pub const ADC_ISR_EOSMP_Msk: u32 = 0x1 << ADC_ISR_EOSMP_Pos;
pub const ADC_ISR_EOSMP: u32 = ADC_ISR_EOSMP_Msk;
pub const ADC_ISR_EOC_Pos: u32 = 2;
pub const ADC_ISR_EOC_Msk: u32 = 0x1 << ADC_ISR_EOC_Pos;
pub const ADC_ISR_EOC: u32 = ADC_ISR_EOC_Msk;
pub const ADC_ISR_EOS_Pos: u32 = 3;
pub const ADC_ISR_EOS_Msk: u32 = 0x1 << ADC_ISR_EOS_Pos;
pub const ADC_ISR_EOS: u32 = ADC_ISR_EOS_Msk;
pub const ADC_ISR_OVR_Pos: u32 = 4;
pub const ADC_ISR_OVR_Msk: u32 = 0x1 << ADC_ISR_OVR_Pos;
pub const ADC_ISR_OVR: u32 = ADC_ISR_OVR_Msk;
pub const ADC_ISR_JEOC_Pos: u32 = 5;
pub const ADC_ISR_JEOC_Msk: u32 = 0x1 << ADC_ISR_JEOC_Pos;
pub const ADC_ISR_JEOC: u32 = ADC_ISR_JEOC_Msk;
pub const ADC_ISR_JEOS_Pos: u32 = 6;
pub const ADC_ISR_JEOS_Msk: u32 = 0x1 << ADC_ISR_JEOS_Pos;
pub const ADC_ISR_JEOS: u32 = ADC_ISR_JEOS_Msk;
pub const ADC_ISR_AWD1_Pos: u32 = 7;
pub const ADC_ISR_AWD1_Msk: u32 = 0x1 << ADC_ISR_AWD1_Pos;
pub const ADC_ISR_AWD1: u32 = ADC_ISR_AWD1_Msk;
pub const ADC_ISR_AWD2_Pos: u32 = 8;
pub const ADC_ISR_AWD2_Msk: u32 = 0x1 << ADC_ISR_AWD2_Pos;
pub const ADC_ISR_AWD2: u32 = ADC_ISR_AWD2_Msk;
pub const ADC_ISR_AWD3_Pos: u32 = 9;
pub const ADC_ISR_AWD3_Msk: u32 = 0x1 << ADC_ISR_AWD3_Pos;
pub const ADC_ISR_AWD3: u32 = ADC_ISR_AWD3_Msk;
pub const ADC_ISR_JQOVF_Pos: u32 = 10;
pub const ADC_ISR_JQOVF_Msk: u32 = 0x1 << ADC_ISR_JQOVF_Pos;
pub const ADC_ISR_JQOVF: u32 = ADC_ISR_JQOVF_Msk;
pub const ADC_ISR_LDORDY_Pos: u32 = 12;
pub const ADC_ISR_LDORDY_Msk: u32 = 0x1 << ADC_ISR_LDORDY_Pos;
pub const ADC_ISR_LDORDY: u32 = ADC_ISR_LDORDY_Msk;
pub const ADC_IER_ADRDYIE_Pos: u32 = 0;
pub const ADC_IER_ADRDYIE_Msk: u32 = 0x1 << ADC_IER_ADRDYIE_Pos;
pub const ADC_IER_ADRDYIE: u32 = ADC_IER_ADRDYIE_Msk;
pub const ADC_IER_EOSMPIE_Pos: u32 = 1;
pub const ADC_IER_EOSMPIE_Msk: u32 = 0x1 << ADC_IER_EOSMPIE_Pos;
pub const ADC_IER_EOSMPIE: u32 = ADC_IER_EOSMPIE_Msk;
pub const ADC_IER_EOCIE_Pos: u32 = 2;
pub const ADC_IER_EOCIE_Msk: u32 = 0x1 << ADC_IER_EOCIE_Pos;
pub const ADC_IER_EOCIE: u32 = ADC_IER_EOCIE_Msk;
pub const ADC_IER_EOSIE_Pos: u32 = 3;
pub const ADC_IER_EOSIE_Msk: u32 = 0x1 << ADC_IER_EOSIE_Pos;
pub const ADC_IER_EOSIE: u32 = ADC_IER_EOSIE_Msk;
pub const ADC_IER_OVRIE_Pos: u32 = 4;
pub const ADC_IER_OVRIE_Msk: u32 = 0x1 << ADC_IER_OVRIE_Pos;
pub const ADC_IER_OVRIE: u32 = ADC_IER_OVRIE_Msk;
pub const ADC_IER_JEOCIE_Pos: u32 = 5;
pub const ADC_IER_JEOCIE_Msk: u32 = 0x1 << ADC_IER_JEOCIE_Pos;
pub const ADC_IER_JEOCIE: u32 = ADC_IER_JEOCIE_Msk;
pub const ADC_IER_JEOSIE_Pos: u32 = 6;
pub const ADC_IER_JEOSIE_Msk: u32 = 0x1 << ADC_IER_JEOSIE_Pos;
pub const ADC_IER_JEOSIE: u32 = ADC_IER_JEOSIE_Msk;
pub const ADC_IER_AWD1IE_Pos: u32 = 7;
pub const ADC_IER_AWD1IE_Msk: u32 = 0x1 << ADC_IER_AWD1IE_Pos;
pub const ADC_IER_AWD1IE: u32 = ADC_IER_AWD1IE_Msk;
pub const ADC_IER_AWD2IE_Pos: u32 = 8;
pub const ADC_IER_AWD2IE_Msk: u32 = 0x1 << ADC_IER_AWD2IE_Pos;
pub const ADC_IER_AWD2IE: u32 = ADC_IER_AWD2IE_Msk;
pub const ADC_IER_AWD3IE_Pos: u32 = 9;
pub const ADC_IER_AWD3IE_Msk: u32 = 0x1 << ADC_IER_AWD3IE_Pos;
pub const ADC_IER_AWD3IE: u32 = ADC_IER_AWD3IE_Msk;
pub const ADC_IER_JQOVFIE_Pos: u32 = 10;
pub const ADC_IER_JQOVFIE_Msk: u32 = 0x1 << ADC_IER_JQOVFIE_Pos;
pub const ADC_IER_JQOVFIE: u32 = ADC_IER_JQOVFIE_Msk;
pub const ADC_CR_ADEN_Pos: u32 = 0;
pub const ADC_CR_ADEN_Msk: u32 = 0x1 << ADC_CR_ADEN_Pos;
pub const ADC_CR_ADEN: u32 = ADC_CR_ADEN_Msk;
pub const ADC_CR_ADDIS_Pos: u32 = 1;
pub const ADC_CR_ADDIS_Msk: u32 = 0x1 << ADC_CR_ADDIS_Pos;
pub const ADC_CR_ADDIS: u32 = ADC_CR_ADDIS_Msk;
pub const ADC_CR_ADSTART_Pos: u32 = 2;
pub const ADC_CR_ADSTART_Msk: u32 = 0x1 << ADC_CR_ADSTART_Pos;
pub const ADC_CR_ADSTART: u32 = ADC_CR_ADSTART_Msk;
pub const ADC_CR_JADSTART_Pos: u32 = 3;
pub const ADC_CR_JADSTART_Msk: u32 = 0x1 << ADC_CR_JADSTART_Pos;
pub const ADC_CR_JADSTART: u32 = ADC_CR_JADSTART_Msk;
pub const ADC_CR_ADSTP_Pos: u32 = 4;
pub const ADC_CR_ADSTP_Msk: u32 = 0x1 << ADC_CR_ADSTP_Pos;
pub const ADC_CR_ADSTP: u32 = ADC_CR_ADSTP_Msk;
pub const ADC_CR_JADSTP_Pos: u32 = 5;
pub const ADC_CR_JADSTP_Msk: u32 = 0x1 << ADC_CR_JADSTP_Pos;
pub const ADC_CR_JADSTP: u32 = ADC_CR_JADSTP_Msk;
pub const ADC_CR_BOOST_Pos: u32 = 8;
pub const ADC_CR_BOOST_Msk: u32 = 0x3 << ADC_CR_BOOST_Pos;
pub const ADC_CR_BOOST: u32 = ADC_CR_BOOST_Msk;
pub const ADC_CR_BOOST_0: u32 = 0x1 << ADC_CR_BOOST_Pos;
pub const ADC_CR_BOOST_1: u32 = 0x2 << ADC_CR_BOOST_Pos;
pub const ADC_CR_ADCALLIN_Pos: u32 = 16;
pub const ADC_CR_ADCALLIN_Msk: u32 = 0x1 << ADC_CR_ADCALLIN_Pos;
pub const ADC_CR_ADCALLIN: u32 = ADC_CR_ADCALLIN_Msk;
pub const ADC_CR_LINCALRDYW1_Pos: u32 = 22;
pub const ADC_CR_LINCALRDYW1_Msk: u32 = 0x1 << ADC_CR_LINCALRDYW1_Pos;
pub const ADC_CR_LINCALRDYW1: u32 = ADC_CR_LINCALRDYW1_Msk;
pub const ADC_CR_LINCALRDYW2_Pos: u32 = 23;
pub const ADC_CR_LINCALRDYW2_Msk: u32 = 0x1 << ADC_CR_LINCALRDYW2_Pos;
pub const ADC_CR_LINCALRDYW2: u32 = ADC_CR_LINCALRDYW2_Msk;
pub const ADC_CR_LINCALRDYW3_Pos: u32 = 24;
pub const ADC_CR_LINCALRDYW3_Msk: u32 = 0x1 << ADC_CR_LINCALRDYW3_Pos;
pub const ADC_CR_LINCALRDYW3: u32 = ADC_CR_LINCALRDYW3_Msk;
pub const ADC_CR_LINCALRDYW4_Pos: u32 = 25;
pub const ADC_CR_LINCALRDYW4_Msk: u32 = 0x1 << ADC_CR_LINCALRDYW4_Pos;
pub const ADC_CR_LINCALRDYW4: u32 = ADC_CR_LINCALRDYW4_Msk;
pub const ADC_CR_LINCALRDYW5_Pos: u32 = 26;
pub const ADC_CR_LINCALRDYW5_Msk: u32 = 0x1 << ADC_CR_LINCALRDYW5_Pos;
pub const ADC_CR_LINCALRDYW5: u32 = ADC_CR_LINCALRDYW5_Msk;
pub const ADC_CR_LINCALRDYW6_Pos: u32 = 27;
pub const ADC_CR_LINCALRDYW6_Msk: u32 = 0x1 << ADC_CR_LINCALRDYW6_Pos;
pub const ADC_CR_LINCALRDYW6: u32 = ADC_CR_LINCALRDYW6_Msk;
pub const ADC_CR_ADVREGEN_Pos: u32 = 28;
pub const ADC_CR_ADVREGEN_Msk: u32 = 0x1 << ADC_CR_ADVREGEN_Pos;
pub const ADC_CR_ADVREGEN: u32 = ADC_CR_ADVREGEN_Msk;
pub const ADC_CR_DEEPPWD_Pos: u32 = 29;
pub const ADC_CR_DEEPPWD_Msk: u32 = 0x1 << ADC_CR_DEEPPWD_Pos;
pub const ADC_CR_DEEPPWD: u32 = ADC_CR_DEEPPWD_Msk;
pub const ADC_CR_ADCALDIF_Pos: u32 = 30;
pub const ADC_CR_ADCALDIF_Msk: u32 = 0x1 << ADC_CR_ADCALDIF_Pos;
pub const ADC_CR_ADCALDIF: u32 = ADC_CR_ADCALDIF_Msk;
pub const ADC_CR_ADCAL_Pos: u32 = 31;
pub const ADC_CR_ADCAL_Msk: u32 = 0x1 << ADC_CR_ADCAL_Pos;
pub const ADC_CR_ADCAL: u32 = ADC_CR_ADCAL_Msk;
pub const ADC_CFGR_DMNGT_Pos: u32 = 0;
pub const ADC_CFGR_DMNGT_Msk: u32 = 0x3 << ADC_CFGR_DMNGT_Pos;
pub const ADC_CFGR_DMNGT: u32 = ADC_CFGR_DMNGT_Msk;
pub const ADC_CFGR_DMNGT_0: u32 = 0x1 << ADC_CFGR_DMNGT_Pos;
pub const ADC_CFGR_DMNGT_1: u32 = 0x2 << ADC_CFGR_DMNGT_Pos;
pub const ADC_CFGR_RES_Pos: u32 = 2;
pub const ADC_CFGR_RES_Msk: u32 = 0x7 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_RES: u32 = ADC_CFGR_RES_Msk;
pub const ADC_CFGR_RES_0: u32 = 0x1 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_RES_1: u32 = 0x2 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_RES_2: u32 = 0x4 << ADC_CFGR_RES_Pos;
pub const ADC_CFGR_EXTSEL_Pos: u32 = 5;
pub const ADC_CFGR_EXTSEL_Msk: u32 = 0x1F << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL: u32 = ADC_CFGR_EXTSEL_Msk;
pub const ADC_CFGR_EXTSEL_0: u32 = 0x01 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_1: u32 = 0x02 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_2: u32 = 0x04 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_3: u32 = 0x08 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTSEL_4: u32 = 0x10 << ADC_CFGR_EXTSEL_Pos;
pub const ADC_CFGR_EXTEN_Pos: u32 = 10;
pub const ADC_CFGR_EXTEN_Msk: u32 = 0x3 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_EXTEN: u32 = ADC_CFGR_EXTEN_Msk;
pub const ADC_CFGR_EXTEN_0: u32 = 0x1 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_EXTEN_1: u32 = 0x2 << ADC_CFGR_EXTEN_Pos;
pub const ADC_CFGR_OVRMOD_Pos: u32 = 12;
pub const ADC_CFGR_OVRMOD_Msk: u32 = 0x1 << ADC_CFGR_OVRMOD_Pos;
pub const ADC_CFGR_OVRMOD: u32 = ADC_CFGR_OVRMOD_Msk;
pub const ADC_CFGR_CONT_Pos: u32 = 13;
pub const ADC_CFGR_CONT_Msk: u32 = 0x1 << ADC_CFGR_CONT_Pos;
pub const ADC_CFGR_CONT: u32 = ADC_CFGR_CONT_Msk;
pub const ADC_CFGR_AUTDLY_Pos: u32 = 14;
pub const ADC_CFGR_AUTDLY_Msk: u32 = 0x1 << ADC_CFGR_AUTDLY_Pos;
pub const ADC_CFGR_AUTDLY: u32 = ADC_CFGR_AUTDLY_Msk;
pub const ADC_CFGR_DISCEN_Pos: u32 = 16;
pub const ADC_CFGR_DISCEN_Msk: u32 = 0x1 << ADC_CFGR_DISCEN_Pos;
pub const ADC_CFGR_DISCEN: u32 = ADC_CFGR_DISCEN_Msk;
pub const ADC_CFGR_DISCNUM_Pos: u32 = 17;
pub const ADC_CFGR_DISCNUM_Msk: u32 = 0x7 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM: u32 = ADC_CFGR_DISCNUM_Msk;
pub const ADC_CFGR_DISCNUM_0: u32 = 0x1 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM_1: u32 = 0x2 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_DISCNUM_2: u32 = 0x4 << ADC_CFGR_DISCNUM_Pos;
pub const ADC_CFGR_JDISCEN_Pos: u32 = 20;
pub const ADC_CFGR_JDISCEN_Msk: u32 = 0x1 << ADC_CFGR_JDISCEN_Pos;
pub const ADC_CFGR_JDISCEN: u32 = ADC_CFGR_JDISCEN_Msk;
pub const ADC_CFGR_JQM_Pos: u32 = 21;
pub const ADC_CFGR_JQM_Msk: u32 = 0x1 << ADC_CFGR_JQM_Pos;
pub const ADC_CFGR_JQM: u32 = ADC_CFGR_JQM_Msk;
pub const ADC_CFGR_AWD1SGL_Pos: u32 = 22;
pub const ADC_CFGR_AWD1SGL_Msk: u32 = 0x1 << ADC_CFGR_AWD1SGL_Pos;
pub const ADC_CFGR_AWD1SGL: u32 = ADC_CFGR_AWD1SGL_Msk;
pub const ADC_CFGR_AWD1EN_Pos: u32 = 23;
pub const ADC_CFGR_AWD1EN_Msk: u32 = 0x1 << ADC_CFGR_AWD1EN_Pos;
pub const ADC_CFGR_AWD1EN: u32 = ADC_CFGR_AWD1EN_Msk;
pub const ADC_CFGR_JAWD1EN_Pos: u32 = 24;
pub const ADC_CFGR_JAWD1EN_Msk: u32 = 0x1 << ADC_CFGR_JAWD1EN_Pos;
pub const ADC_CFGR_JAWD1EN: u32 = ADC_CFGR_JAWD1EN_Msk;
pub const ADC_CFGR_JAUTO_Pos: u32 = 25;
pub const ADC_CFGR_JAUTO_Msk: u32 = 0x1 << ADC_CFGR_JAUTO_Pos;
pub const ADC_CFGR_JAUTO: u32 = ADC_CFGR_JAUTO_Msk;
pub const ADC_CFGR_AWD1CH_Pos: u32 = 26;
pub const ADC_CFGR_AWD1CH_Msk: u32 = 0x1F << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH: u32 = ADC_CFGR_AWD1CH_Msk;
pub const ADC_CFGR_AWD1CH_0: u32 = 0x01 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_1: u32 = 0x02 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_2: u32 = 0x04 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_3: u32 = 0x08 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_AWD1CH_4: u32 = 0x10 << ADC_CFGR_AWD1CH_Pos;
pub const ADC_CFGR_JQDIS_Pos: u32 = 31;
pub const ADC_CFGR_JQDIS_Msk: u32 = 0x1 << ADC_CFGR_JQDIS_Pos;
pub const ADC_CFGR_JQDIS: u32 = ADC_CFGR_JQDIS_Msk;
pub const ADC_CFGR2_ROVSE_Pos: u32 = 0;
pub const ADC_CFGR2_ROVSE_Msk: u32 = 0x1 << ADC_CFGR2_ROVSE_Pos;
pub const ADC_CFGR2_ROVSE: u32 = ADC_CFGR2_ROVSE_Msk;
pub const ADC_CFGR2_JOVSE_Pos: u32 = 1;
pub const ADC_CFGR2_JOVSE_Msk: u32 = 0x1 << ADC_CFGR2_JOVSE_Pos;
pub const ADC_CFGR2_JOVSE: u32 = ADC_CFGR2_JOVSE_Msk;
pub const ADC_CFGR2_OVSS_Pos: u32 = 5;
pub const ADC_CFGR2_OVSS_Msk: u32 = 0xF << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS: u32 = ADC_CFGR2_OVSS_Msk;
pub const ADC_CFGR2_OVSS_0: u32 = 0x1 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_1: u32 = 0x2 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_2: u32 = 0x4 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_3: u32 = 0x8 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_TROVS_Pos: u32 = 9;
pub const ADC_CFGR2_TROVS_Msk: u32 = 0x1 << ADC_CFGR2_TROVS_Pos;
pub const ADC_CFGR2_TROVS: u32 = ADC_CFGR2_TROVS_Msk;
pub const ADC_CFGR2_ROVSM_Pos: u32 = 10;
pub const ADC_CFGR2_ROVSM_Msk: u32 = 0x1 << ADC_CFGR2_ROVSM_Pos;
pub const ADC_CFGR2_ROVSM: u32 = ADC_CFGR2_ROVSM_Msk;
pub const ADC_CFGR2_RSHIFT1_Pos: u32 = 11;
pub const ADC_CFGR2_RSHIFT1_Msk: u32 = 0x1 << ADC_CFGR2_RSHIFT1_Pos;
pub const ADC_CFGR2_RSHIFT1: u32 = ADC_CFGR2_RSHIFT1_Msk;
pub const ADC_CFGR2_RSHIFT2_Pos: u32 = 12;
pub const ADC_CFGR2_RSHIFT2_Msk: u32 = 0x1 << ADC_CFGR2_RSHIFT2_Pos;
pub const ADC_CFGR2_RSHIFT2: u32 = ADC_CFGR2_RSHIFT2_Msk;
pub const ADC_CFGR2_RSHIFT3_Pos: u32 = 13;
pub const ADC_CFGR2_RSHIFT3_Msk: u32 = 0x1 << ADC_CFGR2_RSHIFT3_Pos;
pub const ADC_CFGR2_RSHIFT3: u32 = ADC_CFGR2_RSHIFT3_Msk;
pub const ADC_CFGR2_RSHIFT4_Pos: u32 = 14;
pub const ADC_CFGR2_RSHIFT4_Msk: u32 = 0x1 << ADC_CFGR2_RSHIFT4_Pos;
pub const ADC_CFGR2_RSHIFT4: u32 = ADC_CFGR2_RSHIFT4_Msk;
pub const ADC_CFGR2_OVSR_Pos: u32 = 16;
pub const ADC_CFGR2_OVSR_Msk: u32 = 0x3FF << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR: u32 = ADC_CFGR2_OVSR_Msk;
pub const ADC_CFGR2_OVSR_0: u32 = 0x001 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_1: u32 = 0x002 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_2: u32 = 0x004 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_3: u32 = 0x008 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_4: u32 = 0x010 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_5: u32 = 0x020 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_6: u32 = 0x040 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_7: u32 = 0x080 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_8: u32 = 0x100 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_9: u32 = 0x200 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_LSHIFT_Pos: u32 = 28;
pub const ADC_CFGR2_LSHIFT_Msk: u32 = 0xF << ADC_CFGR2_LSHIFT_Pos;
pub const ADC_CFGR2_LSHIFT: u32 = ADC_CFGR2_LSHIFT_Msk;
pub const ADC_CFGR2_LSHIFT_0: u32 = 0x1 << ADC_CFGR2_LSHIFT_Pos;
pub const ADC_CFGR2_LSHIFT_1: u32 = 0x2 << ADC_CFGR2_LSHIFT_Pos;
pub const ADC_CFGR2_LSHIFT_2: u32 = 0x4 << ADC_CFGR2_LSHIFT_Pos;
pub const ADC_CFGR2_LSHIFT_3: u32 = 0x8 << ADC_CFGR2_LSHIFT_Pos;
pub const ADC_SMPR1_SMP0_Pos: u32 = 0;
pub const ADC_SMPR1_SMP0_Msk: u32 = 0x7 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0: u32 = ADC_SMPR1_SMP0_Msk;
pub const ADC_SMPR1_SMP0_0: u32 = 0x1 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0_1: u32 = 0x2 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP0_2: u32 = 0x4 << ADC_SMPR1_SMP0_Pos;
pub const ADC_SMPR1_SMP1_Pos: u32 = 3;
pub const ADC_SMPR1_SMP1_Msk: u32 = 0x7 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1: u32 = ADC_SMPR1_SMP1_Msk;
pub const ADC_SMPR1_SMP1_0: u32 = 0x1 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1_1: u32 = 0x2 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP1_2: u32 = 0x4 << ADC_SMPR1_SMP1_Pos;
pub const ADC_SMPR1_SMP2_Pos: u32 = 6;
pub const ADC_SMPR1_SMP2_Msk: u32 = 0x7 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2: u32 = ADC_SMPR1_SMP2_Msk;
pub const ADC_SMPR1_SMP2_0: u32 = 0x1 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2_1: u32 = 0x2 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP2_2: u32 = 0x4 << ADC_SMPR1_SMP2_Pos;
pub const ADC_SMPR1_SMP3_Pos: u32 = 9;
pub const ADC_SMPR1_SMP3_Msk: u32 = 0x7 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3: u32 = ADC_SMPR1_SMP3_Msk;
pub const ADC_SMPR1_SMP3_0: u32 = 0x1 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3_1: u32 = 0x2 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP3_2: u32 = 0x4 << ADC_SMPR1_SMP3_Pos;
pub const ADC_SMPR1_SMP4_Pos: u32 = 12;
pub const ADC_SMPR1_SMP4_Msk: u32 = 0x7 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4: u32 = ADC_SMPR1_SMP4_Msk;
pub const ADC_SMPR1_SMP4_0: u32 = 0x1 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4_1: u32 = 0x2 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP4_2: u32 = 0x4 << ADC_SMPR1_SMP4_Pos;
pub const ADC_SMPR1_SMP5_Pos: u32 = 15;
pub const ADC_SMPR1_SMP5_Msk: u32 = 0x7 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5: u32 = ADC_SMPR1_SMP5_Msk;
pub const ADC_SMPR1_SMP5_0: u32 = 0x1 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5_1: u32 = 0x2 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP5_2: u32 = 0x4 << ADC_SMPR1_SMP5_Pos;
pub const ADC_SMPR1_SMP6_Pos: u32 = 18;
pub const ADC_SMPR1_SMP6_Msk: u32 = 0x7 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6: u32 = ADC_SMPR1_SMP6_Msk;
pub const ADC_SMPR1_SMP6_0: u32 = 0x1 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6_1: u32 = 0x2 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP6_2: u32 = 0x4 << ADC_SMPR1_SMP6_Pos;
pub const ADC_SMPR1_SMP7_Pos: u32 = 21;
pub const ADC_SMPR1_SMP7_Msk: u32 = 0x7 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7: u32 = ADC_SMPR1_SMP7_Msk;
pub const ADC_SMPR1_SMP7_0: u32 = 0x1 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7_1: u32 = 0x2 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP7_2: u32 = 0x4 << ADC_SMPR1_SMP7_Pos;
pub const ADC_SMPR1_SMP8_Pos: u32 = 24;
pub const ADC_SMPR1_SMP8_Msk: u32 = 0x7 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8: u32 = ADC_SMPR1_SMP8_Msk;
pub const ADC_SMPR1_SMP8_0: u32 = 0x1 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8_1: u32 = 0x2 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP8_2: u32 = 0x4 << ADC_SMPR1_SMP8_Pos;
pub const ADC_SMPR1_SMP9_Pos: u32 = 27;
pub const ADC_SMPR1_SMP9_Msk: u32 = 0x7 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9: u32 = ADC_SMPR1_SMP9_Msk;
pub const ADC_SMPR1_SMP9_0: u32 = 0x1 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9_1: u32 = 0x2 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR1_SMP9_2: u32 = 0x4 << ADC_SMPR1_SMP9_Pos;
pub const ADC_SMPR2_SMP10_Pos: u32 = 0;
pub const ADC_SMPR2_SMP10_Msk: u32 = 0x7 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10: u32 = ADC_SMPR2_SMP10_Msk;
pub const ADC_SMPR2_SMP10_0: u32 = 0x1 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10_1: u32 = 0x2 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP10_2: u32 = 0x4 << ADC_SMPR2_SMP10_Pos;
pub const ADC_SMPR2_SMP11_Pos: u32 = 3;
pub const ADC_SMPR2_SMP11_Msk: u32 = 0x7 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11: u32 = ADC_SMPR2_SMP11_Msk;
pub const ADC_SMPR2_SMP11_0: u32 = 0x1 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11_1: u32 = 0x2 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP11_2: u32 = 0x4 << ADC_SMPR2_SMP11_Pos;
pub const ADC_SMPR2_SMP12_Pos: u32 = 6;
pub const ADC_SMPR2_SMP12_Msk: u32 = 0x7 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12: u32 = ADC_SMPR2_SMP12_Msk;
pub const ADC_SMPR2_SMP12_0: u32 = 0x1 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12_1: u32 = 0x2 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP12_2: u32 = 0x4 << ADC_SMPR2_SMP12_Pos;
pub const ADC_SMPR2_SMP13_Pos: u32 = 9;
pub const ADC_SMPR2_SMP13_Msk: u32 = 0x7 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13: u32 = ADC_SMPR2_SMP13_Msk;
pub const ADC_SMPR2_SMP13_0: u32 = 0x1 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13_1: u32 = 0x2 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP13_2: u32 = 0x4 << ADC_SMPR2_SMP13_Pos;
pub const ADC_SMPR2_SMP14_Pos: u32 = 12;
pub const ADC_SMPR2_SMP14_Msk: u32 = 0x7 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14: u32 = ADC_SMPR2_SMP14_Msk;
pub const ADC_SMPR2_SMP14_0: u32 = 0x1 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14_1: u32 = 0x2 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP14_2: u32 = 0x4 << ADC_SMPR2_SMP14_Pos;
pub const ADC_SMPR2_SMP15_Pos: u32 = 15;
pub const ADC_SMPR2_SMP15_Msk: u32 = 0x7 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15: u32 = ADC_SMPR2_SMP15_Msk;
pub const ADC_SMPR2_SMP15_0: u32 = 0x1 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15_1: u32 = 0x2 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP15_2: u32 = 0x4 << ADC_SMPR2_SMP15_Pos;
pub const ADC_SMPR2_SMP16_Pos: u32 = 18;
pub const ADC_SMPR2_SMP16_Msk: u32 = 0x7 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16: u32 = ADC_SMPR2_SMP16_Msk;
pub const ADC_SMPR2_SMP16_0: u32 = 0x1 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16_1: u32 = 0x2 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP16_2: u32 = 0x4 << ADC_SMPR2_SMP16_Pos;
pub const ADC_SMPR2_SMP17_Pos: u32 = 21;
pub const ADC_SMPR2_SMP17_Msk: u32 = 0x7 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17: u32 = ADC_SMPR2_SMP17_Msk;
pub const ADC_SMPR2_SMP17_0: u32 = 0x1 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17_1: u32 = 0x2 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP17_2: u32 = 0x4 << ADC_SMPR2_SMP17_Pos;
pub const ADC_SMPR2_SMP18_Pos: u32 = 24;
pub const ADC_SMPR2_SMP18_Msk: u32 = 0x7 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18: u32 = ADC_SMPR2_SMP18_Msk;
pub const ADC_SMPR2_SMP18_0: u32 = 0x1 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18_1: u32 = 0x2 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP18_2: u32 = 0x4 << ADC_SMPR2_SMP18_Pos;
pub const ADC_SMPR2_SMP19_Pos: u32 = 27;
pub const ADC_SMPR2_SMP19_Msk: u32 = 0x7 << ADC_SMPR2_SMP19_Pos;
pub const ADC_SMPR2_SMP19: u32 = ADC_SMPR2_SMP19_Msk;
pub const ADC_SMPR2_SMP19_0: u32 = 0x1 << ADC_SMPR2_SMP19_Pos;
pub const ADC_SMPR2_SMP19_1: u32 = 0x2 << ADC_SMPR2_SMP19_Pos;
pub const ADC_SMPR2_SMP19_2: u32 = 0x4 << ADC_SMPR2_SMP19_Pos;
pub const ADC_PCSEL_PCSEL_Pos: u32 = 0;
pub const ADC_PCSEL_PCSEL_Msk: u32 = 0xFFFFF << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL: u32 = ADC_PCSEL_PCSEL_Msk;
pub const ADC_PCSEL_PCSEL_0: u32 = 0x00001 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_1: u32 = 0x00002 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_2: u32 = 0x00004 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_3: u32 = 0x00008 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_4: u32 = 0x00010 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_5: u32 = 0x00020 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_6: u32 = 0x00040 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_7: u32 = 0x00080 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_8: u32 = 0x00100 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_9: u32 = 0x00200 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_10: u32 = 0x00400 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_11: u32 = 0x00800 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_12: u32 = 0x01000 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_13: u32 = 0x02000 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_14: u32 = 0x04000 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_15: u32 = 0x08000 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_16: u32 = 0x10000 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_17: u32 = 0x20000 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_18: u32 = 0x40000 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_PCSEL_PCSEL_19: u32 = 0x80000 << ADC_PCSEL_PCSEL_Pos;
pub const ADC_LTR_LT_Pos: u32 = 0;
pub const ADC_LTR_LT_Msk: u32 = 0x3FFFFFF << ADC_LTR_LT_Pos;
pub const ADC_LTR_LT: u32 = ADC_LTR_LT_Msk;
pub const ADC_HTR_HT_Pos: u32 = 0;
pub const ADC_HTR_HT_Msk: u32 = 0x3FFFFFF << ADC_HTR_HT_Pos;
pub const ADC_HTR_HT: u32 = ADC_HTR_HT_Msk;
pub const ADC_SQR1_L_Pos: u32 = 0;
pub const ADC_SQR1_L_Msk: u32 = 0xF << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L: u32 = ADC_SQR1_L_Msk;
pub const ADC_SQR1_L_0: u32 = 0x1 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_1: u32 = 0x2 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_2: u32 = 0x4 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_3: u32 = 0x8 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_SQ1_Pos: u32 = 6;
pub const ADC_SQR1_SQ1_Msk: u32 = 0x1F << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1: u32 = ADC_SQR1_SQ1_Msk;
pub const ADC_SQR1_SQ1_0: u32 = 0x01 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_1: u32 = 0x02 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_2: u32 = 0x04 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_3: u32 = 0x08 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ1_4: u32 = 0x10 << ADC_SQR1_SQ1_Pos;
pub const ADC_SQR1_SQ2_Pos: u32 = 12;
pub const ADC_SQR1_SQ2_Msk: u32 = 0x1F << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2: u32 = ADC_SQR1_SQ2_Msk;
pub const ADC_SQR1_SQ2_0: u32 = 0x01 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_1: u32 = 0x02 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_2: u32 = 0x04 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_3: u32 = 0x08 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ2_4: u32 = 0x10 << ADC_SQR1_SQ2_Pos;
pub const ADC_SQR1_SQ3_Pos: u32 = 18;
pub const ADC_SQR1_SQ3_Msk: u32 = 0x1F << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3: u32 = ADC_SQR1_SQ3_Msk;
pub const ADC_SQR1_SQ3_0: u32 = 0x01 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_1: u32 = 0x02 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_2: u32 = 0x04 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_3: u32 = 0x08 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ3_4: u32 = 0x10 << ADC_SQR1_SQ3_Pos;
pub const ADC_SQR1_SQ4_Pos: u32 = 24;
pub const ADC_SQR1_SQ4_Msk: u32 = 0x1F << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4: u32 = ADC_SQR1_SQ4_Msk;
pub const ADC_SQR1_SQ4_0: u32 = 0x01 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_1: u32 = 0x02 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_2: u32 = 0x04 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_3: u32 = 0x08 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR1_SQ4_4: u32 = 0x10 << ADC_SQR1_SQ4_Pos;
pub const ADC_SQR2_SQ5_Pos: u32 = 0;
pub const ADC_SQR2_SQ5_Msk: u32 = 0x1F << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5: u32 = ADC_SQR2_SQ5_Msk;
pub const ADC_SQR2_SQ5_0: u32 = 0x01 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_1: u32 = 0x02 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_2: u32 = 0x04 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_3: u32 = 0x08 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ5_4: u32 = 0x10 << ADC_SQR2_SQ5_Pos;
pub const ADC_SQR2_SQ6_Pos: u32 = 6;
pub const ADC_SQR2_SQ6_Msk: u32 = 0x1F << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6: u32 = ADC_SQR2_SQ6_Msk;
pub const ADC_SQR2_SQ6_0: u32 = 0x01 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_1: u32 = 0x02 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_2: u32 = 0x04 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_3: u32 = 0x08 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ6_4: u32 = 0x10 << ADC_SQR2_SQ6_Pos;
pub const ADC_SQR2_SQ7_Pos: u32 = 12;
pub const ADC_SQR2_SQ7_Msk: u32 = 0x1F << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7: u32 = ADC_SQR2_SQ7_Msk;
pub const ADC_SQR2_SQ7_0: u32 = 0x01 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_1: u32 = 0x02 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_2: u32 = 0x04 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_3: u32 = 0x08 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_4: u32 = 0x10 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ8_Pos: u32 = 18;
pub const ADC_SQR2_SQ8_Msk: u32 = 0x1F << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8: u32 = ADC_SQR2_SQ8_Msk;
pub const ADC_SQR2_SQ8_0: u32 = 0x01 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_1: u32 = 0x02 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_2: u32 = 0x04 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_3: u32 = 0x08 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_4: u32 = 0x10 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ9_Pos: u32 = 24;
pub const ADC_SQR2_SQ9_Msk: u32 = 0x1F << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9: u32 = ADC_SQR2_SQ9_Msk;
pub const ADC_SQR2_SQ9_0: u32 = 0x01 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_1: u32 = 0x02 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_2: u32 = 0x04 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_3: u32 = 0x08 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_4: u32 = 0x10 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR3_SQ10_Pos: u32 = 0;
pub const ADC_SQR3_SQ10_Msk: u32 = 0x1F << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10: u32 = ADC_SQR3_SQ10_Msk;
pub const ADC_SQR3_SQ10_0: u32 = 0x01 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_1: u32 = 0x02 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_2: u32 = 0x04 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_3: u32 = 0x08 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ10_4: u32 = 0x10 << ADC_SQR3_SQ10_Pos;
pub const ADC_SQR3_SQ11_Pos: u32 = 6;
pub const ADC_SQR3_SQ11_Msk: u32 = 0x1F << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11: u32 = ADC_SQR3_SQ11_Msk;
pub const ADC_SQR3_SQ11_0: u32 = 0x01 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_1: u32 = 0x02 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_2: u32 = 0x04 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_3: u32 = 0x08 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ11_4: u32 = 0x10 << ADC_SQR3_SQ11_Pos;
pub const ADC_SQR3_SQ12_Pos: u32 = 12;
pub const ADC_SQR3_SQ12_Msk: u32 = 0x1F << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12: u32 = ADC_SQR3_SQ12_Msk;
pub const ADC_SQR3_SQ12_0: u32 = 0x01 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_1: u32 = 0x02 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_2: u32 = 0x04 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_3: u32 = 0x08 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ12_4: u32 = 0x10 << ADC_SQR3_SQ12_Pos;
pub const ADC_SQR3_SQ13_Pos: u32 = 18;
pub const ADC_SQR3_SQ13_Msk: u32 = 0x1F << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13: u32 = ADC_SQR3_SQ13_Msk;
pub const ADC_SQR3_SQ13_0: u32 = 0x01 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_1: u32 = 0x02 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_2: u32 = 0x04 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_3: u32 = 0x08 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ13_4: u32 = 0x10 << ADC_SQR3_SQ13_Pos;
pub const ADC_SQR3_SQ14_Pos: u32 = 24;
pub const ADC_SQR3_SQ14_Msk: u32 = 0x1F << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14: u32 = ADC_SQR3_SQ14_Msk;
pub const ADC_SQR3_SQ14_0: u32 = 0x01 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_1: u32 = 0x02 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_2: u32 = 0x04 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_3: u32 = 0x08 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR3_SQ14_4: u32 = 0x10 << ADC_SQR3_SQ14_Pos;
pub const ADC_SQR4_SQ15_Pos: u32 = 0;
pub const ADC_SQR4_SQ15_Msk: u32 = 0x1F << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15: u32 = ADC_SQR4_SQ15_Msk;
pub const ADC_SQR4_SQ15_0: u32 = 0x01 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_1: u32 = 0x02 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_2: u32 = 0x04 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_3: u32 = 0x08 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ15_4: u32 = 0x10 << ADC_SQR4_SQ15_Pos;
pub const ADC_SQR4_SQ16_Pos: u32 = 6;
pub const ADC_SQR4_SQ16_Msk: u32 = 0x1F << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16: u32 = ADC_SQR4_SQ16_Msk;
pub const ADC_SQR4_SQ16_0: u32 = 0x01 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_1: u32 = 0x02 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_2: u32 = 0x04 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_3: u32 = 0x08 << ADC_SQR4_SQ16_Pos;
pub const ADC_SQR4_SQ16_4: u32 = 0x10 << ADC_SQR4_SQ16_Pos;
pub const ADC_DR_RDATA_Pos: u32 = 0;
pub const ADC_DR_RDATA_Msk: u32 = 0xFFFFFFFF << ADC_DR_RDATA_Pos;
pub const ADC_DR_RDATA: u32 = ADC_DR_RDATA_Msk;
pub const ADC_JSQR_JL_Pos: u32 = 0;
pub const ADC_JSQR_JL_Msk: u32 = 0x3 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL: u32 = ADC_JSQR_JL_Msk;
pub const ADC_JSQR_JL_0: u32 = 0x1 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL_1: u32 = 0x2 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JEXTSEL_Pos: u32 = 2;
pub const ADC_JSQR_JEXTSEL_Msk: u32 = 0x1F << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL: u32 = ADC_JSQR_JEXTSEL_Msk;
pub const ADC_JSQR_JEXTSEL_0: u32 = 0x01 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_1: u32 = 0x02 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_2: u32 = 0x04 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_3: u32 = 0x08 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTSEL_4: u32 = 0x10 << ADC_JSQR_JEXTSEL_Pos;
pub const ADC_JSQR_JEXTEN_Pos: u32 = 7;
pub const ADC_JSQR_JEXTEN_Msk: u32 = 0x3 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JEXTEN: u32 = ADC_JSQR_JEXTEN_Msk;
pub const ADC_JSQR_JEXTEN_0: u32 = 0x1 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JEXTEN_1: u32 = 0x2 << ADC_JSQR_JEXTEN_Pos;
pub const ADC_JSQR_JSQ1_Pos: u32 = 9;
pub const ADC_JSQR_JSQ1_Msk: u32 = 0x1F << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1: u32 = ADC_JSQR_JSQ1_Msk;
pub const ADC_JSQR_JSQ1_0: u32 = 0x01 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_1: u32 = 0x02 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_2: u32 = 0x04 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_3: u32 = 0x08 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_4: u32 = 0x10 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ2_Pos: u32 = 15;
pub const ADC_JSQR_JSQ2_Msk: u32 = 0x1F << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2: u32 = ADC_JSQR_JSQ2_Msk;
pub const ADC_JSQR_JSQ2_0: u32 = 0x01 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_1: u32 = 0x02 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_2: u32 = 0x04 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_3: u32 = 0x08 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_4: u32 = 0x10 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ3_Pos: u32 = 21;
pub const ADC_JSQR_JSQ3_Msk: u32 = 0x1F << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3: u32 = ADC_JSQR_JSQ3_Msk;
pub const ADC_JSQR_JSQ3_0: u32 = 0x01 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_1: u32 = 0x02 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_2: u32 = 0x04 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_3: u32 = 0x08 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_4: u32 = 0x10 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ4_Pos: u32 = 27;
pub const ADC_JSQR_JSQ4_Msk: u32 = 0x1F << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4: u32 = ADC_JSQR_JSQ4_Msk;
pub const ADC_JSQR_JSQ4_0: u32 = 0x01 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_1: u32 = 0x02 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_2: u32 = 0x04 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_3: u32 = 0x08 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_4: u32 = 0x10 << ADC_JSQR_JSQ4_Pos;
pub const ADC_OFR1_OFFSET1_Pos: u32 = 0;
pub const ADC_OFR1_OFFSET1_Msk: u32 = 0x3FFFFFF << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1: u32 = ADC_OFR1_OFFSET1_Msk;
pub const ADC_OFR1_OFFSET1_0: u32 = 0x0000001 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_1: u32 = 0x0000002 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_2: u32 = 0x0000004 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_3: u32 = 0x0000008 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_4: u32 = 0x0000010 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_5: u32 = 0x0000020 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_6: u32 = 0x0000040 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_7: u32 = 0x0000080 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_8: u32 = 0x0000100 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_9: u32 = 0x0000200 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_10: u32 = 0x0000400 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_11: u32 = 0x0000800 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_12: u32 = 0x0001000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_13: u32 = 0x0002000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_14: u32 = 0x0004000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_15: u32 = 0x0008000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_16: u32 = 0x0010000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_17: u32 = 0x0020000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_18: u32 = 0x0040000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_19: u32 = 0x0080000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_20: u32 = 0x0100000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_21: u32 = 0x0200000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_22: u32 = 0x0400000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_23: u32 = 0x0800000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_24: u32 = 0x1000000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_25: u32 = 0x2000000 << ADC_OFR1_OFFSET1_Pos;
pub const ADC_OFR1_OFFSET1_CH_Pos: u32 = 26;
pub const ADC_OFR1_OFFSET1_CH_Msk: u32 = 0x1F << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH: u32 = ADC_OFR1_OFFSET1_CH_Msk;
pub const ADC_OFR1_OFFSET1_CH_0: u32 = 0x01 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_1: u32 = 0x02 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_2: u32 = 0x04 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_3: u32 = 0x08 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_OFFSET1_CH_4: u32 = 0x10 << ADC_OFR1_OFFSET1_CH_Pos;
pub const ADC_OFR1_SSATE_Pos: u32 = 31;
pub const ADC_OFR1_SSATE_Msk: u32 = 0x1 << ADC_OFR1_SSATE_Pos;
pub const ADC_OFR1_SSATE: u32 = ADC_OFR1_SSATE_Msk;
pub const ADC_OFR2_OFFSET2_Pos: u32 = 0;
pub const ADC_OFR2_OFFSET2_Msk: u32 = 0x3FFFFFF << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2: u32 = ADC_OFR2_OFFSET2_Msk;
pub const ADC_OFR2_OFFSET2_0: u32 = 0x0000001 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_1: u32 = 0x0000002 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_2: u32 = 0x0000004 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_3: u32 = 0x0000008 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_4: u32 = 0x0000010 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_5: u32 = 0x0000020 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_6: u32 = 0x0000040 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_7: u32 = 0x0000080 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_8: u32 = 0x0000100 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_9: u32 = 0x0000200 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_10: u32 = 0x0000400 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_11: u32 = 0x0000800 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_12: u32 = 0x0001000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_13: u32 = 0x0002000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_14: u32 = 0x0004000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_15: u32 = 0x0008000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_16: u32 = 0x0010000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_17: u32 = 0x0020000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_18: u32 = 0x0040000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_19: u32 = 0x0080000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_20: u32 = 0x0100000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_21: u32 = 0x0200000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_22: u32 = 0x0400000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_23: u32 = 0x0800000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_24: u32 = 0x1000000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_25: u32 = 0x2000000 << ADC_OFR2_OFFSET2_Pos;
pub const ADC_OFR2_OFFSET2_CH_Pos: u32 = 26;
pub const ADC_OFR2_OFFSET2_CH_Msk: u32 = 0x1F << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH: u32 = ADC_OFR2_OFFSET2_CH_Msk;
pub const ADC_OFR2_OFFSET2_CH_0: u32 = 0x01 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_1: u32 = 0x02 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_2: u32 = 0x04 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_3: u32 = 0x08 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_OFFSET2_CH_4: u32 = 0x10 << ADC_OFR2_OFFSET2_CH_Pos;
pub const ADC_OFR2_SSATE_Pos: u32 = 31;
pub const ADC_OFR2_SSATE_Msk: u32 = 0x1 << ADC_OFR2_SSATE_Pos;
pub const ADC_OFR2_SSATE: u32 = ADC_OFR2_SSATE_Msk;
pub const ADC_OFR3_OFFSET3_Pos: u32 = 0;
pub const ADC_OFR3_OFFSET3_Msk: u32 = 0x3FFFFFF << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3: u32 = ADC_OFR3_OFFSET3_Msk;
pub const ADC_OFR3_OFFSET3_0: u32 = 0x0000001 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_1: u32 = 0x0000002 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_2: u32 = 0x0000004 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_3: u32 = 0x0000008 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_4: u32 = 0x0000010 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_5: u32 = 0x0000020 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_6: u32 = 0x0000040 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_7: u32 = 0x0000080 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_8: u32 = 0x0000100 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_9: u32 = 0x0000200 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_10: u32 = 0x0000400 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_11: u32 = 0x0000800 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_12: u32 = 0x0001000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_13: u32 = 0x0002000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_14: u32 = 0x0004000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_15: u32 = 0x0008000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_16: u32 = 0x0010000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_17: u32 = 0x0020000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_18: u32 = 0x0040000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_19: u32 = 0x0080000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_20: u32 = 0x0100000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_21: u32 = 0x0200000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_22: u32 = 0x0400000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_23: u32 = 0x0800000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_24: u32 = 0x1000000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_25: u32 = 0x2000000 << ADC_OFR3_OFFSET3_Pos;
pub const ADC_OFR3_OFFSET3_CH_Pos: u32 = 26;
pub const ADC_OFR3_OFFSET3_CH_Msk: u32 = 0x1F << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH: u32 = ADC_OFR3_OFFSET3_CH_Msk;
pub const ADC_OFR3_OFFSET3_CH_0: u32 = 0x01 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_1: u32 = 0x02 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_2: u32 = 0x04 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_3: u32 = 0x08 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_OFFSET3_CH_4: u32 = 0x10 << ADC_OFR3_OFFSET3_CH_Pos;
pub const ADC_OFR3_SSATE_Pos: u32 = 31;
pub const ADC_OFR3_SSATE_Msk: u32 = 0x1 << ADC_OFR3_SSATE_Pos;
pub const ADC_OFR3_SSATE: u32 = ADC_OFR3_SSATE_Msk;
pub const ADC_OFR4_OFFSET4_Pos: u32 = 0;
pub const ADC_OFR4_OFFSET4_Msk: u32 = 0x3FFFFFF << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4: u32 = ADC_OFR4_OFFSET4_Msk;
pub const ADC_OFR4_OFFSET4_0: u32 = 0x0000001 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_1: u32 = 0x0000002 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_2: u32 = 0x0000004 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_3: u32 = 0x0000008 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_4: u32 = 0x0000010 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_5: u32 = 0x0000020 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_6: u32 = 0x0000040 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_7: u32 = 0x0000080 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_8: u32 = 0x0000100 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_9: u32 = 0x0000200 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_10: u32 = 0x0000400 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_11: u32 = 0x0000800 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_12: u32 = 0x0001000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_13: u32 = 0x0002000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_14: u32 = 0x0004000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_15: u32 = 0x0008000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_16: u32 = 0x0010000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_17: u32 = 0x0020000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_18: u32 = 0x0040000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_19: u32 = 0x0080000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_20: u32 = 0x0100000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_21: u32 = 0x0200000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_22: u32 = 0x0400000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_23: u32 = 0x0800000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_24: u32 = 0x1000000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_25: u32 = 0x2000000 << ADC_OFR4_OFFSET4_Pos;
pub const ADC_OFR4_OFFSET4_CH_Pos: u32 = 26;
pub const ADC_OFR4_OFFSET4_CH_Msk: u32 = 0x1F << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH: u32 = ADC_OFR4_OFFSET4_CH_Msk;
pub const ADC_OFR4_OFFSET4_CH_0: u32 = 0x01 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_1: u32 = 0x02 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_2: u32 = 0x04 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_3: u32 = 0x08 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_OFFSET4_CH_4: u32 = 0x10 << ADC_OFR4_OFFSET4_CH_Pos;
pub const ADC_OFR4_SSATE_Pos: u32 = 31;
pub const ADC_OFR4_SSATE_Msk: u32 = 0x1 << ADC_OFR4_SSATE_Pos;
pub const ADC_OFR4_SSATE: u32 = ADC_OFR4_SSATE_Msk;
pub const ADC_JDR1_JDATA_Pos: u32 = 0;
pub const ADC_JDR1_JDATA_Msk: u32 = 0xFFFFFFFF << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA: u32 = ADC_JDR1_JDATA_Msk;
pub const ADC_JDR1_JDATA_0: u32 = 0x00000001 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_1: u32 = 0x00000002 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_2: u32 = 0x00000004 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_3: u32 = 0x00000008 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_4: u32 = 0x00000010 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_5: u32 = 0x00000020 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_6: u32 = 0x00000040 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_7: u32 = 0x00000080 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_8: u32 = 0x00000100 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_9: u32 = 0x00000200 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_10: u32 = 0x00000400 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_11: u32 = 0x00000800 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_12: u32 = 0x00001000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_13: u32 = 0x00002000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_14: u32 = 0x00004000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_15: u32 = 0x00008000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_16: u32 = 0x00010000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_17: u32 = 0x00020000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_18: u32 = 0x00040000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_19: u32 = 0x00080000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_20: u32 = 0x00100000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_21: u32 = 0x00200000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_22: u32 = 0x00400000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_23: u32 = 0x00800000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_24: u32 = 0x01000000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_25: u32 = 0x02000000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_26: u32 = 0x04000000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_27: u32 = 0x08000000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_28: u32 = 0x10000000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_29: u32 = 0x20000000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_30: u32 = 0x40000000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA_31: u32 = 0x80000000 << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR2_JDATA_Pos: u32 = 0;
pub const ADC_JDR2_JDATA_Msk: u32 = 0xFFFFFFFF << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA: u32 = ADC_JDR2_JDATA_Msk;
pub const ADC_JDR2_JDATA_0: u32 = 0x00000001 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_1: u32 = 0x00000002 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_2: u32 = 0x00000004 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_3: u32 = 0x00000008 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_4: u32 = 0x00000010 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_5: u32 = 0x00000020 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_6: u32 = 0x00000040 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_7: u32 = 0x00000080 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_8: u32 = 0x00000100 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_9: u32 = 0x00000200 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_10: u32 = 0x00000400 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_11: u32 = 0x00000800 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_12: u32 = 0x00001000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_13: u32 = 0x00002000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_14: u32 = 0x00004000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_15: u32 = 0x00008000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_16: u32 = 0x00010000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_17: u32 = 0x00020000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_18: u32 = 0x00040000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_19: u32 = 0x00080000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_20: u32 = 0x00100000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_21: u32 = 0x00200000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_22: u32 = 0x00400000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_23: u32 = 0x00800000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_24: u32 = 0x01000000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_25: u32 = 0x02000000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_26: u32 = 0x04000000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_27: u32 = 0x08000000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_28: u32 = 0x10000000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_29: u32 = 0x20000000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_30: u32 = 0x40000000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA_31: u32 = 0x80000000 << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR3_JDATA_Pos: u32 = 0;
pub const ADC_JDR3_JDATA_Msk: u32 = 0xFFFFFFFF << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA: u32 = ADC_JDR3_JDATA_Msk;
pub const ADC_JDR3_JDATA_0: u32 = 0x00000001 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_1: u32 = 0x00000002 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_2: u32 = 0x00000004 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_3: u32 = 0x00000008 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_4: u32 = 0x00000010 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_5: u32 = 0x00000020 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_6: u32 = 0x00000040 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_7: u32 = 0x00000080 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_8: u32 = 0x00000100 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_9: u32 = 0x00000200 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_10: u32 = 0x00000400 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_11: u32 = 0x00000800 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_12: u32 = 0x00001000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_13: u32 = 0x00002000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_14: u32 = 0x00004000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_15: u32 = 0x00008000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_16: u32 = 0x00010000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_17: u32 = 0x00020000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_18: u32 = 0x00040000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_19: u32 = 0x00080000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_20: u32 = 0x00100000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_21: u32 = 0x00200000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_22: u32 = 0x00400000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_23: u32 = 0x00800000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_24: u32 = 0x01000000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_25: u32 = 0x02000000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_26: u32 = 0x04000000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_27: u32 = 0x08000000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_28: u32 = 0x10000000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_29: u32 = 0x20000000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_30: u32 = 0x40000000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA_31: u32 = 0x80000000 << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR4_JDATA_Pos: u32 = 0;
pub const ADC_JDR4_JDATA_Msk: u32 = 0xFFFFFFFF << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA: u32 = ADC_JDR4_JDATA_Msk;
pub const ADC_JDR4_JDATA_0: u32 = 0x00000001 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_1: u32 = 0x00000002 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_2: u32 = 0x00000004 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_3: u32 = 0x00000008 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_4: u32 = 0x00000010 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_5: u32 = 0x00000020 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_6: u32 = 0x00000040 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_7: u32 = 0x00000080 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_8: u32 = 0x00000100 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_9: u32 = 0x00000200 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_10: u32 = 0x00000400 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_11: u32 = 0x00000800 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_12: u32 = 0x00001000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_13: u32 = 0x00002000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_14: u32 = 0x00004000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_15: u32 = 0x00008000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_16: u32 = 0x00010000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_17: u32 = 0x00020000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_18: u32 = 0x00040000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_19: u32 = 0x00080000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_20: u32 = 0x00100000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_21: u32 = 0x00200000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_22: u32 = 0x00400000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_23: u32 = 0x00800000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_24: u32 = 0x01000000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_25: u32 = 0x02000000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_26: u32 = 0x04000000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_27: u32 = 0x08000000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_28: u32 = 0x10000000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_29: u32 = 0x20000000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_30: u32 = 0x40000000 << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA_31: u32 = 0x80000000 << ADC_JDR4_JDATA_Pos;
pub const ADC_AWD2CR_AWD2CH_Pos: u32 = 0;
pub const ADC_AWD2CR_AWD2CH_Msk: u32 = 0xFFFFF << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH: u32 = ADC_AWD2CR_AWD2CH_Msk;
pub const ADC_AWD2CR_AWD2CH_0: u32 = 0x00001 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_1: u32 = 0x00002 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_2: u32 = 0x00004 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_3: u32 = 0x00008 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_4: u32 = 0x00010 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_5: u32 = 0x00020 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_6: u32 = 0x00040 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_7: u32 = 0x00080 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_8: u32 = 0x00100 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_9: u32 = 0x00200 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_10: u32 = 0x00400 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_11: u32 = 0x00800 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_12: u32 = 0x01000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_13: u32 = 0x02000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_14: u32 = 0x04000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_15: u32 = 0x08000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_16: u32 = 0x10000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_17: u32 = 0x20000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_18: u32 = 0x40000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_19: u32 = 0x80000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD3CR_AWD3CH_Pos: u32 = 0;
pub const ADC_AWD3CR_AWD3CH_Msk: u32 = 0xFFFFF << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH: u32 = ADC_AWD3CR_AWD3CH_Msk;
pub const ADC_AWD3CR_AWD3CH_0: u32 = 0x00001 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_1: u32 = 0x00002 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_2: u32 = 0x00004 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_3: u32 = 0x00008 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_4: u32 = 0x00010 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_5: u32 = 0x00020 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_6: u32 = 0x00040 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_7: u32 = 0x00080 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_8: u32 = 0x00100 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_9: u32 = 0x00200 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_10: u32 = 0x00400 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_11: u32 = 0x00800 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_12: u32 = 0x01000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_13: u32 = 0x02000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_14: u32 = 0x04000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_15: u32 = 0x08000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_16: u32 = 0x10000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_17: u32 = 0x20000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_18: u32 = 0x40000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_19: u32 = 0x80000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_DIFSEL_DIFSEL_Pos: u32 = 0;
pub const ADC_DIFSEL_DIFSEL_Msk: u32 = 0xFFFFF << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL: u32 = ADC_DIFSEL_DIFSEL_Msk;
pub const ADC_DIFSEL_DIFSEL_0: u32 = 0x00001 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_1: u32 = 0x00002 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_2: u32 = 0x00004 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_3: u32 = 0x00008 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_4: u32 = 0x00010 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_5: u32 = 0x00020 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_6: u32 = 0x00040 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_7: u32 = 0x00080 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_8: u32 = 0x00100 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_9: u32 = 0x00200 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_10: u32 = 0x00400 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_11: u32 = 0x00800 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_12: u32 = 0x01000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_13: u32 = 0x02000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_14: u32 = 0x04000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_15: u32 = 0x08000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_16: u32 = 0x10000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_17: u32 = 0x20000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_18: u32 = 0x40000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_DIFSEL_DIFSEL_19: u32 = 0x80000 << ADC_DIFSEL_DIFSEL_Pos;
pub const ADC_CALFACT_CALFACT_S_Pos: u32 = 0;
pub const ADC_CALFACT_CALFACT_S_Msk: u32 = 0x7FF << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S: u32 = ADC_CALFACT_CALFACT_S_Msk;
pub const ADC_CALFACT_CALFACT_S_0: u32 = 0x001 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_1: u32 = 0x002 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_2: u32 = 0x004 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_3: u32 = 0x008 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_4: u32 = 0x010 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_5: u32 = 0x020 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_6: u32 = 0x040 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_7: u32 = 0x080 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_8: u32 = 0x100 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_9: u32 = 0x200 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_S_10: u32 = 0x400 << ADC_CALFACT_CALFACT_S_Pos;
pub const ADC_CALFACT_CALFACT_D_Pos: u32 = 16;
pub const ADC_CALFACT_CALFACT_D_Msk: u32 = 0x7FF << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D: u32 = ADC_CALFACT_CALFACT_D_Msk;
pub const ADC_CALFACT_CALFACT_D_0: u32 = 0x001 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_1: u32 = 0x002 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_2: u32 = 0x004 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_3: u32 = 0x008 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_4: u32 = 0x010 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_5: u32 = 0x020 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_6: u32 = 0x040 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_7: u32 = 0x080 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_8: u32 = 0x100 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_9: u32 = 0x200 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT_CALFACT_D_10: u32 = 0x400 << ADC_CALFACT_CALFACT_D_Pos;
pub const ADC_CALFACT2_LINCALFACT_Pos: u32 = 0;
pub const ADC_CALFACT2_LINCALFACT_Msk: u32 = 0x3FFFFFFF << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT: u32 = ADC_CALFACT2_LINCALFACT_Msk;
pub const ADC_CALFACT2_LINCALFACT_0: u32 = 0x00000001 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_1: u32 = 0x00000002 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_2: u32 = 0x00000004 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_3: u32 = 0x00000008 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_4: u32 = 0x00000010 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_5: u32 = 0x00000020 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_6: u32 = 0x00000040 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_7: u32 = 0x00000080 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_8: u32 = 0x00000100 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_9: u32 = 0x00000200 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_10: u32 = 0x00000400 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_11: u32 = 0x00000800 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_12: u32 = 0x00001000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_13: u32 = 0x00002000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_14: u32 = 0x00004000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_15: u32 = 0x00008000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_16: u32 = 0x00010000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_17: u32 = 0x00020000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_18: u32 = 0x00040000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_19: u32 = 0x00080000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_20: u32 = 0x00100000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_21: u32 = 0x00200000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_22: u32 = 0x00400000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_23: u32 = 0x00800000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_24: u32 = 0x01000000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_25: u32 = 0x02000000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_26: u32 = 0x04000000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_27: u32 = 0x08000000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_28: u32 = 0x10000000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CALFACT2_LINCALFACT_29: u32 = 0x20000000 << ADC_CALFACT2_LINCALFACT_Pos;
pub const ADC_CSR_ADRDY_MST_Pos: u32 = 0;
pub const ADC_CSR_ADRDY_MST_Msk: u32 = 0x1 << ADC_CSR_ADRDY_MST_Pos;
pub const ADC_CSR_ADRDY_MST: u32 = ADC_CSR_ADRDY_MST_Msk;
pub const ADC_CSR_EOSMP_MST_Pos: u32 = 1;
pub const ADC_CSR_EOSMP_MST_Msk: u32 = 0x1 << ADC_CSR_EOSMP_MST_Pos;
pub const ADC_CSR_EOSMP_MST: u32 = ADC_CSR_EOSMP_MST_Msk;
pub const ADC_CSR_EOC_MST_Pos: u32 = 2;
pub const ADC_CSR_EOC_MST_Msk: u32 = 0x1 << ADC_CSR_EOC_MST_Pos;
pub const ADC_CSR_EOC_MST: u32 = ADC_CSR_EOC_MST_Msk;
pub const ADC_CSR_EOS_MST_Pos: u32 = 3;
pub const ADC_CSR_EOS_MST_Msk: u32 = 0x1 << ADC_CSR_EOS_MST_Pos;
pub const ADC_CSR_EOS_MST: u32 = ADC_CSR_EOS_MST_Msk;
pub const ADC_CSR_OVR_MST_Pos: u32 = 4;
pub const ADC_CSR_OVR_MST_Msk: u32 = 0x1 << ADC_CSR_OVR_MST_Pos;
pub const ADC_CSR_OVR_MST: u32 = ADC_CSR_OVR_MST_Msk;
pub const ADC_CSR_JEOC_MST_Pos: u32 = 5;
pub const ADC_CSR_JEOC_MST_Msk: u32 = 0x1 << ADC_CSR_JEOC_MST_Pos;
pub const ADC_CSR_JEOC_MST: u32 = ADC_CSR_JEOC_MST_Msk;
pub const ADC_CSR_JEOS_MST_Pos: u32 = 6;
pub const ADC_CSR_JEOS_MST_Msk: u32 = 0x1 << ADC_CSR_JEOS_MST_Pos;
pub const ADC_CSR_JEOS_MST: u32 = ADC_CSR_JEOS_MST_Msk;
pub const ADC_CSR_AWD1_MST_Pos: u32 = 7;
pub const ADC_CSR_AWD1_MST_Msk: u32 = 0x1 << ADC_CSR_AWD1_MST_Pos;
pub const ADC_CSR_AWD1_MST: u32 = ADC_CSR_AWD1_MST_Msk;
pub const ADC_CSR_AWD2_MST_Pos: u32 = 8;
pub const ADC_CSR_AWD2_MST_Msk: u32 = 0x1 << ADC_CSR_AWD2_MST_Pos;
pub const ADC_CSR_AWD2_MST: u32 = ADC_CSR_AWD2_MST_Msk;
pub const ADC_CSR_AWD3_MST_Pos: u32 = 9;
pub const ADC_CSR_AWD3_MST_Msk: u32 = 0x1 << ADC_CSR_AWD3_MST_Pos;
pub const ADC_CSR_AWD3_MST: u32 = ADC_CSR_AWD3_MST_Msk;
pub const ADC_CSR_JQOVF_MST_Pos: u32 = 10;
pub const ADC_CSR_JQOVF_MST_Msk: u32 = 0x1 << ADC_CSR_JQOVF_MST_Pos;
pub const ADC_CSR_JQOVF_MST: u32 = ADC_CSR_JQOVF_MST_Msk;
pub const ADC_CSR_ADRDY_SLV_Pos: u32 = 16;
pub const ADC_CSR_ADRDY_SLV_Msk: u32 = 0x1 << ADC_CSR_ADRDY_SLV_Pos;
pub const ADC_CSR_ADRDY_SLV: u32 = ADC_CSR_ADRDY_SLV_Msk;
pub const ADC_CSR_EOSMP_SLV_Pos: u32 = 17;
pub const ADC_CSR_EOSMP_SLV_Msk: u32 = 0x1 << ADC_CSR_EOSMP_SLV_Pos;
pub const ADC_CSR_EOSMP_SLV: u32 = ADC_CSR_EOSMP_SLV_Msk;
pub const ADC_CSR_EOC_SLV_Pos: u32 = 18;
pub const ADC_CSR_EOC_SLV_Msk: u32 = 0x1 << ADC_CSR_EOC_SLV_Pos;
pub const ADC_CSR_EOC_SLV: u32 = ADC_CSR_EOC_SLV_Msk;
pub const ADC_CSR_EOS_SLV_Pos: u32 = 19;
pub const ADC_CSR_EOS_SLV_Msk: u32 = 0x1 << ADC_CSR_EOS_SLV_Pos;
pub const ADC_CSR_EOS_SLV: u32 = ADC_CSR_EOS_SLV_Msk;
pub const ADC_CSR_OVR_SLV_Pos: u32 = 20;
pub const ADC_CSR_OVR_SLV_Msk: u32 = 0x1 << ADC_CSR_OVR_SLV_Pos;
pub const ADC_CSR_OVR_SLV: u32 = ADC_CSR_OVR_SLV_Msk;
pub const ADC_CSR_JEOC_SLV_Pos: u32 = 21;
pub const ADC_CSR_JEOC_SLV_Msk: u32 = 0x1 << ADC_CSR_JEOC_SLV_Pos;
pub const ADC_CSR_JEOC_SLV: u32 = ADC_CSR_JEOC_SLV_Msk;
pub const ADC_CSR_JEOS_SLV_Pos: u32 = 22;
pub const ADC_CSR_JEOS_SLV_Msk: u32 = 0x1 << ADC_CSR_JEOS_SLV_Pos;
pub const ADC_CSR_JEOS_SLV: u32 = ADC_CSR_JEOS_SLV_Msk;
pub const ADC_CSR_AWD1_SLV_Pos: u32 = 23;
pub const ADC_CSR_AWD1_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD1_SLV_Pos;
pub const ADC_CSR_AWD1_SLV: u32 = ADC_CSR_AWD1_SLV_Msk;
pub const ADC_CSR_AWD2_SLV_Pos: u32 = 24;
pub const ADC_CSR_AWD2_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD2_SLV_Pos;
pub const ADC_CSR_AWD2_SLV: u32 = ADC_CSR_AWD2_SLV_Msk;
pub const ADC_CSR_AWD3_SLV_Pos: u32 = 25;
pub const ADC_CSR_AWD3_SLV_Msk: u32 = 0x1 << ADC_CSR_AWD3_SLV_Pos;
pub const ADC_CSR_AWD3_SLV: u32 = ADC_CSR_AWD3_SLV_Msk;
pub const ADC_CSR_JQOVF_SLV_Pos: u32 = 26;
pub const ADC_CSR_JQOVF_SLV_Msk: u32 = 0x1 << ADC_CSR_JQOVF_SLV_Pos;
pub const ADC_CSR_JQOVF_SLV: u32 = ADC_CSR_JQOVF_SLV_Msk;
pub const ADC_CCR_DUAL_Pos: u32 = 0;
pub const ADC_CCR_DUAL_Msk: u32 = 0x1F << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL: u32 = ADC_CCR_DUAL_Msk;
pub const ADC_CCR_DUAL_0: u32 = 0x01 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_1: u32 = 0x02 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_2: u32 = 0x04 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_3: u32 = 0x08 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DUAL_4: u32 = 0x10 << ADC_CCR_DUAL_Pos;
pub const ADC_CCR_DELAY_Pos: u32 = 8;
pub const ADC_CCR_DELAY_Msk: u32 = 0xF << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY: u32 = ADC_CCR_DELAY_Msk;
pub const ADC_CCR_DELAY_0: u32 = 0x1 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_1: u32 = 0x2 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_2: u32 = 0x4 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DELAY_3: u32 = 0x8 << ADC_CCR_DELAY_Pos;
pub const ADC_CCR_DAMDF_Pos: u32 = 14;
pub const ADC_CCR_DAMDF_Msk: u32 = 0x3 << ADC_CCR_DAMDF_Pos;
pub const ADC_CCR_DAMDF: u32 = ADC_CCR_DAMDF_Msk;
pub const ADC_CCR_DAMDF_0: u32 = 0x1 << ADC_CCR_DAMDF_Pos;
pub const ADC_CCR_DAMDF_1: u32 = 0x2 << ADC_CCR_DAMDF_Pos;
pub const ADC_CCR_CKMODE_Pos: u32 = 16;
pub const ADC_CCR_CKMODE_Msk: u32 = 0x3 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_CKMODE: u32 = ADC_CCR_CKMODE_Msk;
pub const ADC_CCR_CKMODE_0: u32 = 0x1 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_CKMODE_1: u32 = 0x2 << ADC_CCR_CKMODE_Pos;
pub const ADC_CCR_PRESC_Pos: u32 = 18;
pub const ADC_CCR_PRESC_Msk: u32 = 0xF << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC: u32 = ADC_CCR_PRESC_Msk;
pub const ADC_CCR_PRESC_0: u32 = 0x1 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_1: u32 = 0x2 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_2: u32 = 0x4 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_3: u32 = 0x8 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_VREFEN_Pos: u32 = 22;
pub const ADC_CCR_VREFEN_Msk: u32 = 0x1 << ADC_CCR_VREFEN_Pos;
pub const ADC_CCR_VREFEN: u32 = ADC_CCR_VREFEN_Msk;
pub const ADC_CCR_TSEN_Pos: u32 = 23;
pub const ADC_CCR_TSEN_Msk: u32 = 0x1 << ADC_CCR_TSEN_Pos;
pub const ADC_CCR_TSEN: u32 = ADC_CCR_TSEN_Msk;
pub const ADC_CCR_VBATEN_Pos: u32 = 24;
pub const ADC_CCR_VBATEN_Msk: u32 = 0x1 << ADC_CCR_VBATEN_Pos;
pub const ADC_CCR_VBATEN: u32 = ADC_CCR_VBATEN_Msk;
pub const ADC_CDR_RDATA_MST_Pos: u32 = 0;
pub const ADC_CDR_RDATA_MST_Msk: u32 = 0xFFFF << ADC_CDR_RDATA_MST_Pos;
pub const ADC_CDR_RDATA_MST: u32 = ADC_CDR_RDATA_MST_Msk;
pub const ADC_CDR_RDATA_SLV_Pos: u32 = 16;
pub const ADC_CDR_RDATA_SLV_Msk: u32 = 0xFFFF << ADC_CDR_RDATA_SLV_Pos;
pub const ADC_CDR_RDATA_SLV: u32 = ADC_CDR_RDATA_SLV_Msk;
pub const ADC_CDR2_RDATA_ALT_Pos: u32 = 0;
pub const ADC_CDR2_RDATA_ALT_Msk: u32 = 0xFFFFFFFF << ADC_CDR2_RDATA_ALT_Pos;
pub const ADC_CDR2_RDATA_ALT: u32 = ADC_CDR2_RDATA_ALT_Msk;
pub const VREFBUF_CSR_ENVR_Pos: u32 = 0;
pub const VREFBUF_CSR_ENVR_Msk: u32 = 0x1 << VREFBUF_CSR_ENVR_Pos;
pub const VREFBUF_CSR_ENVR: u32 = VREFBUF_CSR_ENVR_Msk;
pub const VREFBUF_CSR_HIZ_Pos: u32 = 1;
pub const VREFBUF_CSR_HIZ_Msk: u32 = 0x1 << VREFBUF_CSR_HIZ_Pos;
pub const VREFBUF_CSR_HIZ: u32 = VREFBUF_CSR_HIZ_Msk;
pub const VREFBUF_CSR_VRR_Pos: u32 = 3;
pub const VREFBUF_CSR_VRR_Msk: u32 = 0x1 << VREFBUF_CSR_VRR_Pos;
pub const VREFBUF_CSR_VRR: u32 = VREFBUF_CSR_VRR_Msk;
pub const VREFBUF_CSR_VRS_Pos: u32 = 4;
pub const VREFBUF_CSR_VRS_Msk: u32 = 0x7 << VREFBUF_CSR_VRS_Pos;
pub const VREFBUF_CSR_VRS: u32 = VREFBUF_CSR_VRS_Msk;
pub const VREFBUF_CSR_VRS_OUT1: u32 = 0;
pub const VREFBUF_CSR_VRS_OUT2_Pos: u32 = 4;
pub const VREFBUF_CSR_VRS_OUT2_Msk: u32 = 0x1 << VREFBUF_CSR_VRS_OUT2_Pos;
pub const VREFBUF_CSR_VRS_OUT2: u32 = VREFBUF_CSR_VRS_OUT2_Msk;
pub const VREFBUF_CSR_VRS_OUT3_Pos: u32 = 5;
pub const VREFBUF_CSR_VRS_OUT3_Msk: u32 = 0x1 << VREFBUF_CSR_VRS_OUT3_Pos;
pub const VREFBUF_CSR_VRS_OUT3: u32 = VREFBUF_CSR_VRS_OUT3_Msk;
pub const VREFBUF_CSR_VRS_OUT4_Pos: u32 = 4;
pub const VREFBUF_CSR_VRS_OUT4_Msk: u32 = 0x3 << VREFBUF_CSR_VRS_OUT4_Pos;
pub const VREFBUF_CSR_VRS_OUT4: u32 = VREFBUF_CSR_VRS_OUT4_Msk;
pub const VREFBUF_CCR_TRIM_Pos: u32 = 0;
pub const VREFBUF_CCR_TRIM_Msk: u32 = 0x3F << VREFBUF_CCR_TRIM_Pos;
pub const VREFBUF_CCR_TRIM: u32 = VREFBUF_CCR_TRIM_Msk;
pub const FDCAN_CREL_DAY_Pos: u32 = 0;
pub const FDCAN_CREL_DAY_Msk: u32 = 0xFF << FDCAN_CREL_DAY_Pos;
pub const FDCAN_CREL_DAY: u32 = FDCAN_CREL_DAY_Msk;
pub const FDCAN_CREL_MON_Pos: u32 = 8;
pub const FDCAN_CREL_MON_Msk: u32 = 0xFF << FDCAN_CREL_MON_Pos;
pub const FDCAN_CREL_MON: u32 = FDCAN_CREL_MON_Msk;
pub const FDCAN_CREL_YEAR_Pos: u32 = 16;
pub const FDCAN_CREL_YEAR_Msk: u32 = 0xF << FDCAN_CREL_YEAR_Pos;
pub const FDCAN_CREL_YEAR: u32 = FDCAN_CREL_YEAR_Msk;
pub const FDCAN_CREL_SUBSTEP_Pos: u32 = 20;
pub const FDCAN_CREL_SUBSTEP_Msk: u32 = 0xF << FDCAN_CREL_SUBSTEP_Pos;
pub const FDCAN_CREL_SUBSTEP: u32 = FDCAN_CREL_SUBSTEP_Msk;
pub const FDCAN_CREL_STEP_Pos: u32 = 24;
pub const FDCAN_CREL_STEP_Msk: u32 = 0xF << FDCAN_CREL_STEP_Pos;
pub const FDCAN_CREL_STEP: u32 = FDCAN_CREL_STEP_Msk;
pub const FDCAN_CREL_REL_Pos: u32 = 28;
pub const FDCAN_CREL_REL_Msk: u32 = 0xF << FDCAN_CREL_REL_Pos;
pub const FDCAN_CREL_REL: u32 = FDCAN_CREL_REL_Msk;
pub const FDCAN_ENDN_ETV_Pos: u32 = 0;
pub const FDCAN_ENDN_ETV_Msk: u32 = 0xFFFFFFFF << FDCAN_ENDN_ETV_Pos;
pub const FDCAN_ENDN_ETV: u32 = FDCAN_ENDN_ETV_Msk;
pub const FDCAN_DBTP_DSJW_Pos: u32 = 0;
pub const FDCAN_DBTP_DSJW_Msk: u32 = 0xF << FDCAN_DBTP_DSJW_Pos;
pub const FDCAN_DBTP_DSJW: u32 = FDCAN_DBTP_DSJW_Msk;
pub const FDCAN_DBTP_DTSEG2_Pos: u32 = 4;
pub const FDCAN_DBTP_DTSEG2_Msk: u32 = 0xF << FDCAN_DBTP_DTSEG2_Pos;
pub const FDCAN_DBTP_DTSEG2: u32 = FDCAN_DBTP_DTSEG2_Msk;
pub const FDCAN_DBTP_DTSEG1_Pos: u32 = 8;
pub const FDCAN_DBTP_DTSEG1_Msk: u32 = 0x1F << FDCAN_DBTP_DTSEG1_Pos;
pub const FDCAN_DBTP_DTSEG1: u32 = FDCAN_DBTP_DTSEG1_Msk;
pub const FDCAN_DBTP_DBRP_Pos: u32 = 16;
pub const FDCAN_DBTP_DBRP_Msk: u32 = 0x1F << FDCAN_DBTP_DBRP_Pos;
pub const FDCAN_DBTP_DBRP: u32 = FDCAN_DBTP_DBRP_Msk;
pub const FDCAN_DBTP_TDC_Pos: u32 = 23;
pub const FDCAN_DBTP_TDC_Msk: u32 = 0x1 << FDCAN_DBTP_TDC_Pos;
pub const FDCAN_DBTP_TDC: u32 = FDCAN_DBTP_TDC_Msk;
pub const FDCAN_TEST_LBCK_Pos: u32 = 4;
pub const FDCAN_TEST_LBCK_Msk: u32 = 0x1 << FDCAN_TEST_LBCK_Pos;
pub const FDCAN_TEST_LBCK: u32 = FDCAN_TEST_LBCK_Msk;
pub const FDCAN_TEST_TX_Pos: u32 = 5;
pub const FDCAN_TEST_TX_Msk: u32 = 0x3 << FDCAN_TEST_TX_Pos;
pub const FDCAN_TEST_TX: u32 = FDCAN_TEST_TX_Msk;
pub const FDCAN_TEST_RX_Pos: u32 = 7;
pub const FDCAN_TEST_RX_Msk: u32 = 0x1 << FDCAN_TEST_RX_Pos;
pub const FDCAN_TEST_RX: u32 = FDCAN_TEST_RX_Msk;
pub const FDCAN_RWD_WDC_Pos: u32 = 0;
pub const FDCAN_RWD_WDC_Msk: u32 = 0xFF << FDCAN_RWD_WDC_Pos;
pub const FDCAN_RWD_WDC: u32 = FDCAN_RWD_WDC_Msk;
pub const FDCAN_RWD_WDV_Pos: u32 = 8;
pub const FDCAN_RWD_WDV_Msk: u32 = 0xFF << FDCAN_RWD_WDV_Pos;
pub const FDCAN_RWD_WDV: u32 = FDCAN_RWD_WDV_Msk;
pub const FDCAN_CCCR_INIT_Pos: u32 = 0;
pub const FDCAN_CCCR_INIT_Msk: u32 = 0x1 << FDCAN_CCCR_INIT_Pos;
pub const FDCAN_CCCR_INIT: u32 = FDCAN_CCCR_INIT_Msk;
pub const FDCAN_CCCR_CCE_Pos: u32 = 1;
pub const FDCAN_CCCR_CCE_Msk: u32 = 0x1 << FDCAN_CCCR_CCE_Pos;
pub const FDCAN_CCCR_CCE: u32 = FDCAN_CCCR_CCE_Msk;
pub const FDCAN_CCCR_ASM_Pos: u32 = 2;
pub const FDCAN_CCCR_ASM_Msk: u32 = 0x1 << FDCAN_CCCR_ASM_Pos;
pub const FDCAN_CCCR_ASM: u32 = FDCAN_CCCR_ASM_Msk;
pub const FDCAN_CCCR_CSA_Pos: u32 = 3;
pub const FDCAN_CCCR_CSA_Msk: u32 = 0x1 << FDCAN_CCCR_CSA_Pos;
pub const FDCAN_CCCR_CSA: u32 = FDCAN_CCCR_CSA_Msk;
pub const FDCAN_CCCR_CSR_Pos: u32 = 4;
pub const FDCAN_CCCR_CSR_Msk: u32 = 0x1 << FDCAN_CCCR_CSR_Pos;
pub const FDCAN_CCCR_CSR: u32 = FDCAN_CCCR_CSR_Msk;
pub const FDCAN_CCCR_MON_Pos: u32 = 5;
pub const FDCAN_CCCR_MON_Msk: u32 = 0x1 << FDCAN_CCCR_MON_Pos;
pub const FDCAN_CCCR_MON: u32 = FDCAN_CCCR_MON_Msk;
pub const FDCAN_CCCR_DAR_Pos: u32 = 6;
pub const FDCAN_CCCR_DAR_Msk: u32 = 0x1 << FDCAN_CCCR_DAR_Pos;
pub const FDCAN_CCCR_DAR: u32 = FDCAN_CCCR_DAR_Msk;
pub const FDCAN_CCCR_TEST_Pos: u32 = 7;
pub const FDCAN_CCCR_TEST_Msk: u32 = 0x1 << FDCAN_CCCR_TEST_Pos;
pub const FDCAN_CCCR_TEST: u32 = FDCAN_CCCR_TEST_Msk;
pub const FDCAN_CCCR_FDOE_Pos: u32 = 8;
pub const FDCAN_CCCR_FDOE_Msk: u32 = 0x1 << FDCAN_CCCR_FDOE_Pos;
pub const FDCAN_CCCR_FDOE: u32 = FDCAN_CCCR_FDOE_Msk;
pub const FDCAN_CCCR_BRSE_Pos: u32 = 9;
pub const FDCAN_CCCR_BRSE_Msk: u32 = 0x1 << FDCAN_CCCR_BRSE_Pos;
pub const FDCAN_CCCR_BRSE: u32 = FDCAN_CCCR_BRSE_Msk;
pub const FDCAN_CCCR_PXHD_Pos: u32 = 12;
pub const FDCAN_CCCR_PXHD_Msk: u32 = 0x1 << FDCAN_CCCR_PXHD_Pos;
pub const FDCAN_CCCR_PXHD: u32 = FDCAN_CCCR_PXHD_Msk;
pub const FDCAN_CCCR_EFBI_Pos: u32 = 13;
pub const FDCAN_CCCR_EFBI_Msk: u32 = 0x1 << FDCAN_CCCR_EFBI_Pos;
pub const FDCAN_CCCR_EFBI: u32 = FDCAN_CCCR_EFBI_Msk;
pub const FDCAN_CCCR_TXP_Pos: u32 = 14;
pub const FDCAN_CCCR_TXP_Msk: u32 = 0x1 << FDCAN_CCCR_TXP_Pos;
pub const FDCAN_CCCR_TXP: u32 = FDCAN_CCCR_TXP_Msk;
pub const FDCAN_CCCR_NISO_Pos: u32 = 15;
pub const FDCAN_CCCR_NISO_Msk: u32 = 0x1 << FDCAN_CCCR_NISO_Pos;
pub const FDCAN_CCCR_NISO: u32 = FDCAN_CCCR_NISO_Msk;
pub const FDCAN_NBTP_NTSEG2_Pos: u32 = 0;
pub const FDCAN_NBTP_NTSEG2_Msk: u32 = 0x7F << FDCAN_NBTP_NTSEG2_Pos;
pub const FDCAN_NBTP_NTSEG2: u32 = FDCAN_NBTP_NTSEG2_Msk;
pub const FDCAN_NBTP_NTSEG1_Pos: u32 = 8;
pub const FDCAN_NBTP_NTSEG1_Msk: u32 = 0xFF << FDCAN_NBTP_NTSEG1_Pos;
pub const FDCAN_NBTP_NTSEG1: u32 = FDCAN_NBTP_NTSEG1_Msk;
pub const FDCAN_NBTP_NBRP_Pos: u32 = 16;
pub const FDCAN_NBTP_NBRP_Msk: u32 = 0x1FF << FDCAN_NBTP_NBRP_Pos;
pub const FDCAN_NBTP_NBRP: u32 = FDCAN_NBTP_NBRP_Msk;
pub const FDCAN_NBTP_NSJW_Pos: u32 = 25;
pub const FDCAN_NBTP_NSJW_Msk: u32 = 0x7F << FDCAN_NBTP_NSJW_Pos;
pub const FDCAN_NBTP_NSJW: u32 = FDCAN_NBTP_NSJW_Msk;
pub const FDCAN_TSCC_TSS_Pos: u32 = 0;
pub const FDCAN_TSCC_TSS_Msk: u32 = 0x3 << FDCAN_TSCC_TSS_Pos;
pub const FDCAN_TSCC_TSS: u32 = FDCAN_TSCC_TSS_Msk;
pub const FDCAN_TSCC_TCP_Pos: u32 = 16;
pub const FDCAN_TSCC_TCP_Msk: u32 = 0xF << FDCAN_TSCC_TCP_Pos;
pub const FDCAN_TSCC_TCP: u32 = FDCAN_TSCC_TCP_Msk;
pub const FDCAN_TSCV_TSC_Pos: u32 = 0;
pub const FDCAN_TSCV_TSC_Msk: u32 = 0xFFFF << FDCAN_TSCV_TSC_Pos;
pub const FDCAN_TSCV_TSC: u32 = FDCAN_TSCV_TSC_Msk;
pub const FDCAN_TOCC_ETOC_Pos: u32 = 0;
pub const FDCAN_TOCC_ETOC_Msk: u32 = 0x1 << FDCAN_TOCC_ETOC_Pos;
pub const FDCAN_TOCC_ETOC: u32 = FDCAN_TOCC_ETOC_Msk;
pub const FDCAN_TOCC_TOS_Pos: u32 = 1;
pub const FDCAN_TOCC_TOS_Msk: u32 = 0x3 << FDCAN_TOCC_TOS_Pos;
pub const FDCAN_TOCC_TOS: u32 = FDCAN_TOCC_TOS_Msk;
pub const FDCAN_TOCC_TOP_Pos: u32 = 16;
pub const FDCAN_TOCC_TOP_Msk: u32 = 0xFFFF << FDCAN_TOCC_TOP_Pos;
pub const FDCAN_TOCC_TOP: u32 = FDCAN_TOCC_TOP_Msk;
pub const FDCAN_TOCV_TOC_Pos: u32 = 0;
pub const FDCAN_TOCV_TOC_Msk: u32 = 0xFFFF << FDCAN_TOCV_TOC_Pos;
pub const FDCAN_TOCV_TOC: u32 = FDCAN_TOCV_TOC_Msk;
pub const FDCAN_ECR_TEC_Pos: u32 = 0;
pub const FDCAN_ECR_TEC_Msk: u32 = 0xFF << FDCAN_ECR_TEC_Pos;
pub const FDCAN_ECR_TEC: u32 = FDCAN_ECR_TEC_Msk;
pub const FDCAN_ECR_REC_Pos: u32 = 8;
pub const FDCAN_ECR_REC_Msk: u32 = 0x7F << FDCAN_ECR_REC_Pos;
pub const FDCAN_ECR_REC: u32 = FDCAN_ECR_REC_Msk;
pub const FDCAN_ECR_RP_Pos: u32 = 15;
pub const FDCAN_ECR_RP_Msk: u32 = 0x1 << FDCAN_ECR_RP_Pos;
pub const FDCAN_ECR_RP: u32 = FDCAN_ECR_RP_Msk;
pub const FDCAN_ECR_CEL_Pos: u32 = 16;
pub const FDCAN_ECR_CEL_Msk: u32 = 0xFF << FDCAN_ECR_CEL_Pos;
pub const FDCAN_ECR_CEL: u32 = FDCAN_ECR_CEL_Msk;
pub const FDCAN_PSR_LEC_Pos: u32 = 0;
pub const FDCAN_PSR_LEC_Msk: u32 = 0x7 << FDCAN_PSR_LEC_Pos;
pub const FDCAN_PSR_LEC: u32 = FDCAN_PSR_LEC_Msk;
pub const FDCAN_PSR_ACT_Pos: u32 = 3;
pub const FDCAN_PSR_ACT_Msk: u32 = 0x3 << FDCAN_PSR_ACT_Pos;
pub const FDCAN_PSR_ACT: u32 = FDCAN_PSR_ACT_Msk;
pub const FDCAN_PSR_EP_Pos: u32 = 5;
pub const FDCAN_PSR_EP_Msk: u32 = 0x1 << FDCAN_PSR_EP_Pos;
pub const FDCAN_PSR_EP: u32 = FDCAN_PSR_EP_Msk;
pub const FDCAN_PSR_EW_Pos: u32 = 6;
pub const FDCAN_PSR_EW_Msk: u32 = 0x1 << FDCAN_PSR_EW_Pos;
pub const FDCAN_PSR_EW: u32 = FDCAN_PSR_EW_Msk;
pub const FDCAN_PSR_BO_Pos: u32 = 7;
pub const FDCAN_PSR_BO_Msk: u32 = 0x1 << FDCAN_PSR_BO_Pos;
pub const FDCAN_PSR_BO: u32 = FDCAN_PSR_BO_Msk;
pub const FDCAN_PSR_DLEC_Pos: u32 = 8;
pub const FDCAN_PSR_DLEC_Msk: u32 = 0x7 << FDCAN_PSR_DLEC_Pos;
pub const FDCAN_PSR_DLEC: u32 = FDCAN_PSR_DLEC_Msk;
pub const FDCAN_PSR_RESI_Pos: u32 = 11;
pub const FDCAN_PSR_RESI_Msk: u32 = 0x1 << FDCAN_PSR_RESI_Pos;
pub const FDCAN_PSR_RESI: u32 = FDCAN_PSR_RESI_Msk;
pub const FDCAN_PSR_RBRS_Pos: u32 = 12;
pub const FDCAN_PSR_RBRS_Msk: u32 = 0x1 << FDCAN_PSR_RBRS_Pos;
pub const FDCAN_PSR_RBRS: u32 = FDCAN_PSR_RBRS_Msk;
pub const FDCAN_PSR_REDL_Pos: u32 = 13;
pub const FDCAN_PSR_REDL_Msk: u32 = 0x1 << FDCAN_PSR_REDL_Pos;
pub const FDCAN_PSR_REDL: u32 = FDCAN_PSR_REDL_Msk;
pub const FDCAN_PSR_PXE_Pos: u32 = 14;
pub const FDCAN_PSR_PXE_Msk: u32 = 0x1 << FDCAN_PSR_PXE_Pos;
pub const FDCAN_PSR_PXE: u32 = FDCAN_PSR_PXE_Msk;
pub const FDCAN_PSR_TDCV_Pos: u32 = 16;
pub const FDCAN_PSR_TDCV_Msk: u32 = 0x7F << FDCAN_PSR_TDCV_Pos;
pub const FDCAN_PSR_TDCV: u32 = FDCAN_PSR_TDCV_Msk;
pub const FDCAN_TDCR_TDCF_Pos: u32 = 0;
pub const FDCAN_TDCR_TDCF_Msk: u32 = 0x7F << FDCAN_TDCR_TDCF_Pos;
pub const FDCAN_TDCR_TDCF: u32 = FDCAN_TDCR_TDCF_Msk;
pub const FDCAN_TDCR_TDCO_Pos: u32 = 8;
pub const FDCAN_TDCR_TDCO_Msk: u32 = 0x7F << FDCAN_TDCR_TDCO_Pos;
pub const FDCAN_TDCR_TDCO: u32 = FDCAN_TDCR_TDCO_Msk;
pub const FDCAN_IR_RF0N_Pos: u32 = 0;
pub const FDCAN_IR_RF0N_Msk: u32 = 0x1 << FDCAN_IR_RF0N_Pos;
pub const FDCAN_IR_RF0N: u32 = FDCAN_IR_RF0N_Msk;
pub const FDCAN_IR_RF0W_Pos: u32 = 1;
pub const FDCAN_IR_RF0W_Msk: u32 = 0x1 << FDCAN_IR_RF0W_Pos;
pub const FDCAN_IR_RF0W: u32 = FDCAN_IR_RF0W_Msk;
pub const FDCAN_IR_RF0F_Pos: u32 = 2;
pub const FDCAN_IR_RF0F_Msk: u32 = 0x1 << FDCAN_IR_RF0F_Pos;
pub const FDCAN_IR_RF0F: u32 = FDCAN_IR_RF0F_Msk;
pub const FDCAN_IR_RF0L_Pos: u32 = 3;
pub const FDCAN_IR_RF0L_Msk: u32 = 0x1 << FDCAN_IR_RF0L_Pos;
pub const FDCAN_IR_RF0L: u32 = FDCAN_IR_RF0L_Msk;
pub const FDCAN_IR_RF1N_Pos: u32 = 4;
pub const FDCAN_IR_RF1N_Msk: u32 = 0x1 << FDCAN_IR_RF1N_Pos;
pub const FDCAN_IR_RF1N: u32 = FDCAN_IR_RF1N_Msk;
pub const FDCAN_IR_RF1W_Pos: u32 = 5;
pub const FDCAN_IR_RF1W_Msk: u32 = 0x1 << FDCAN_IR_RF1W_Pos;
pub const FDCAN_IR_RF1W: u32 = FDCAN_IR_RF1W_Msk;
pub const FDCAN_IR_RF1F_Pos: u32 = 6;
pub const FDCAN_IR_RF1F_Msk: u32 = 0x1 << FDCAN_IR_RF1F_Pos;
pub const FDCAN_IR_RF1F: u32 = FDCAN_IR_RF1F_Msk;
pub const FDCAN_IR_RF1L_Pos: u32 = 7;
pub const FDCAN_IR_RF1L_Msk: u32 = 0x1 << FDCAN_IR_RF1L_Pos;
pub const FDCAN_IR_RF1L: u32 = FDCAN_IR_RF1L_Msk;
pub const FDCAN_IR_HPM_Pos: u32 = 8;
pub const FDCAN_IR_HPM_Msk: u32 = 0x1 << FDCAN_IR_HPM_Pos;
pub const FDCAN_IR_HPM: u32 = FDCAN_IR_HPM_Msk;
pub const FDCAN_IR_TC_Pos: u32 = 9;
pub const FDCAN_IR_TC_Msk: u32 = 0x1 << FDCAN_IR_TC_Pos;
pub const FDCAN_IR_TC: u32 = FDCAN_IR_TC_Msk;
pub const FDCAN_IR_TCF_Pos: u32 = 10;
pub const FDCAN_IR_TCF_Msk: u32 = 0x1 << FDCAN_IR_TCF_Pos;
pub const FDCAN_IR_TCF: u32 = FDCAN_IR_TCF_Msk;
pub const FDCAN_IR_TFE_Pos: u32 = 11;
pub const FDCAN_IR_TFE_Msk: u32 = 0x1 << FDCAN_IR_TFE_Pos;
pub const FDCAN_IR_TFE: u32 = FDCAN_IR_TFE_Msk;
pub const FDCAN_IR_TEFN_Pos: u32 = 12;
pub const FDCAN_IR_TEFN_Msk: u32 = 0x1 << FDCAN_IR_TEFN_Pos;
pub const FDCAN_IR_TEFN: u32 = FDCAN_IR_TEFN_Msk;
pub const FDCAN_IR_TEFW_Pos: u32 = 13;
pub const FDCAN_IR_TEFW_Msk: u32 = 0x1 << FDCAN_IR_TEFW_Pos;
pub const FDCAN_IR_TEFW: u32 = FDCAN_IR_TEFW_Msk;
pub const FDCAN_IR_TEFF_Pos: u32 = 14;
pub const FDCAN_IR_TEFF_Msk: u32 = 0x1 << FDCAN_IR_TEFF_Pos;
pub const FDCAN_IR_TEFF: u32 = FDCAN_IR_TEFF_Msk;
pub const FDCAN_IR_TEFL_Pos: u32 = 15;
pub const FDCAN_IR_TEFL_Msk: u32 = 0x1 << FDCAN_IR_TEFL_Pos;
pub const FDCAN_IR_TEFL: u32 = FDCAN_IR_TEFL_Msk;
pub const FDCAN_IR_TSW_Pos: u32 = 16;
pub const FDCAN_IR_TSW_Msk: u32 = 0x1 << FDCAN_IR_TSW_Pos;
pub const FDCAN_IR_TSW: u32 = FDCAN_IR_TSW_Msk;
pub const FDCAN_IR_MRAF_Pos: u32 = 17;
pub const FDCAN_IR_MRAF_Msk: u32 = 0x1 << FDCAN_IR_MRAF_Pos;
pub const FDCAN_IR_MRAF: u32 = FDCAN_IR_MRAF_Msk;
pub const FDCAN_IR_TOO_Pos: u32 = 18;
pub const FDCAN_IR_TOO_Msk: u32 = 0x1 << FDCAN_IR_TOO_Pos;
pub const FDCAN_IR_TOO: u32 = FDCAN_IR_TOO_Msk;
pub const FDCAN_IR_DRX_Pos: u32 = 19;
pub const FDCAN_IR_DRX_Msk: u32 = 0x1 << FDCAN_IR_DRX_Pos;
pub const FDCAN_IR_DRX: u32 = FDCAN_IR_DRX_Msk;
pub const FDCAN_IR_ELO_Pos: u32 = 22;
pub const FDCAN_IR_ELO_Msk: u32 = 0x1 << FDCAN_IR_ELO_Pos;
pub const FDCAN_IR_ELO: u32 = FDCAN_IR_ELO_Msk;
pub const FDCAN_IR_EP_Pos: u32 = 23;
pub const FDCAN_IR_EP_Msk: u32 = 0x1 << FDCAN_IR_EP_Pos;
pub const FDCAN_IR_EP: u32 = FDCAN_IR_EP_Msk;
pub const FDCAN_IR_EW_Pos: u32 = 24;
pub const FDCAN_IR_EW_Msk: u32 = 0x1 << FDCAN_IR_EW_Pos;
pub const FDCAN_IR_EW: u32 = FDCAN_IR_EW_Msk;
pub const FDCAN_IR_BO_Pos: u32 = 25;
pub const FDCAN_IR_BO_Msk: u32 = 0x1 << FDCAN_IR_BO_Pos;
pub const FDCAN_IR_BO: u32 = FDCAN_IR_BO_Msk;
pub const FDCAN_IR_WDI_Pos: u32 = 26;
pub const FDCAN_IR_WDI_Msk: u32 = 0x1 << FDCAN_IR_WDI_Pos;
pub const FDCAN_IR_WDI: u32 = FDCAN_IR_WDI_Msk;
pub const FDCAN_IR_PEA_Pos: u32 = 27;
pub const FDCAN_IR_PEA_Msk: u32 = 0x1 << FDCAN_IR_PEA_Pos;
pub const FDCAN_IR_PEA: u32 = FDCAN_IR_PEA_Msk;
pub const FDCAN_IR_PED_Pos: u32 = 28;
pub const FDCAN_IR_PED_Msk: u32 = 0x1 << FDCAN_IR_PED_Pos;
pub const FDCAN_IR_PED: u32 = FDCAN_IR_PED_Msk;
pub const FDCAN_IR_ARA_Pos: u32 = 29;
pub const FDCAN_IR_ARA_Msk: u32 = 0x1 << FDCAN_IR_ARA_Pos;
pub const FDCAN_IR_ARA: u32 = FDCAN_IR_ARA_Msk;
pub const FDCAN_IE_RF0NE_Pos: u32 = 0;
pub const FDCAN_IE_RF0NE_Msk: u32 = 0x1 << FDCAN_IE_RF0NE_Pos;
pub const FDCAN_IE_RF0NE: u32 = FDCAN_IE_RF0NE_Msk;
pub const FDCAN_IE_RF0WE_Pos: u32 = 1;
pub const FDCAN_IE_RF0WE_Msk: u32 = 0x1 << FDCAN_IE_RF0WE_Pos;
pub const FDCAN_IE_RF0WE: u32 = FDCAN_IE_RF0WE_Msk;
pub const FDCAN_IE_RF0FE_Pos: u32 = 2;
pub const FDCAN_IE_RF0FE_Msk: u32 = 0x1 << FDCAN_IE_RF0FE_Pos;
pub const FDCAN_IE_RF0FE: u32 = FDCAN_IE_RF0FE_Msk;
pub const FDCAN_IE_RF0LE_Pos: u32 = 3;
pub const FDCAN_IE_RF0LE_Msk: u32 = 0x1 << FDCAN_IE_RF0LE_Pos;
pub const FDCAN_IE_RF0LE: u32 = FDCAN_IE_RF0LE_Msk;
pub const FDCAN_IE_RF1NE_Pos: u32 = 4;
pub const FDCAN_IE_RF1NE_Msk: u32 = 0x1 << FDCAN_IE_RF1NE_Pos;
pub const FDCAN_IE_RF1NE: u32 = FDCAN_IE_RF1NE_Msk;
pub const FDCAN_IE_RF1WE_Pos: u32 = 5;
pub const FDCAN_IE_RF1WE_Msk: u32 = 0x1 << FDCAN_IE_RF1WE_Pos;
pub const FDCAN_IE_RF1WE: u32 = FDCAN_IE_RF1WE_Msk;
pub const FDCAN_IE_RF1FE_Pos: u32 = 6;
pub const FDCAN_IE_RF1FE_Msk: u32 = 0x1 << FDCAN_IE_RF1FE_Pos;
pub const FDCAN_IE_RF1FE: u32 = FDCAN_IE_RF1FE_Msk;
pub const FDCAN_IE_RF1LE_Pos: u32 = 7;
pub const FDCAN_IE_RF1LE_Msk: u32 = 0x1 << FDCAN_IE_RF1LE_Pos;
pub const FDCAN_IE_RF1LE: u32 = FDCAN_IE_RF1LE_Msk;
pub const FDCAN_IE_HPME_Pos: u32 = 8;
pub const FDCAN_IE_HPME_Msk: u32 = 0x1 << FDCAN_IE_HPME_Pos;
pub const FDCAN_IE_HPME: u32 = FDCAN_IE_HPME_Msk;
pub const FDCAN_IE_TCE_Pos: u32 = 9;
pub const FDCAN_IE_TCE_Msk: u32 = 0x1 << FDCAN_IE_TCE_Pos;
pub const FDCAN_IE_TCE: u32 = FDCAN_IE_TCE_Msk;
pub const FDCAN_IE_TCFE_Pos: u32 = 10;
pub const FDCAN_IE_TCFE_Msk: u32 = 0x1 << FDCAN_IE_TCFE_Pos;
pub const FDCAN_IE_TCFE: u32 = FDCAN_IE_TCFE_Msk;
pub const FDCAN_IE_TFEE_Pos: u32 = 11;
pub const FDCAN_IE_TFEE_Msk: u32 = 0x1 << FDCAN_IE_TFEE_Pos;
pub const FDCAN_IE_TFEE: u32 = FDCAN_IE_TFEE_Msk;
pub const FDCAN_IE_TEFNE_Pos: u32 = 12;
pub const FDCAN_IE_TEFNE_Msk: u32 = 0x1 << FDCAN_IE_TEFNE_Pos;
pub const FDCAN_IE_TEFNE: u32 = FDCAN_IE_TEFNE_Msk;
pub const FDCAN_IE_TEFWE_Pos: u32 = 13;
pub const FDCAN_IE_TEFWE_Msk: u32 = 0x1 << FDCAN_IE_TEFWE_Pos;
pub const FDCAN_IE_TEFWE: u32 = FDCAN_IE_TEFWE_Msk;
pub const FDCAN_IE_TEFFE_Pos: u32 = 14;
pub const FDCAN_IE_TEFFE_Msk: u32 = 0x1 << FDCAN_IE_TEFFE_Pos;
pub const FDCAN_IE_TEFFE: u32 = FDCAN_IE_TEFFE_Msk;
pub const FDCAN_IE_TEFLE_Pos: u32 = 15;
pub const FDCAN_IE_TEFLE_Msk: u32 = 0x1 << FDCAN_IE_TEFLE_Pos;
pub const FDCAN_IE_TEFLE: u32 = FDCAN_IE_TEFLE_Msk;
pub const FDCAN_IE_TSWE_Pos: u32 = 16;
pub const FDCAN_IE_TSWE_Msk: u32 = 0x1 << FDCAN_IE_TSWE_Pos;
pub const FDCAN_IE_TSWE: u32 = FDCAN_IE_TSWE_Msk;
pub const FDCAN_IE_MRAFE_Pos: u32 = 17;
pub const FDCAN_IE_MRAFE_Msk: u32 = 0x1 << FDCAN_IE_MRAFE_Pos;
pub const FDCAN_IE_MRAFE: u32 = FDCAN_IE_MRAFE_Msk;
pub const FDCAN_IE_TOOE_Pos: u32 = 18;
pub const FDCAN_IE_TOOE_Msk: u32 = 0x1 << FDCAN_IE_TOOE_Pos;
pub const FDCAN_IE_TOOE: u32 = FDCAN_IE_TOOE_Msk;
pub const FDCAN_IE_DRXE_Pos: u32 = 19;
pub const FDCAN_IE_DRXE_Msk: u32 = 0x1 << FDCAN_IE_DRXE_Pos;
pub const FDCAN_IE_DRXE: u32 = FDCAN_IE_DRXE_Msk;
pub const FDCAN_IE_BECE_Pos: u32 = 20;
pub const FDCAN_IE_BECE_Msk: u32 = 0x1 << FDCAN_IE_BECE_Pos;
pub const FDCAN_IE_BECE: u32 = FDCAN_IE_BECE_Msk;
pub const FDCAN_IE_BEUE_Pos: u32 = 21;
pub const FDCAN_IE_BEUE_Msk: u32 = 0x1 << FDCAN_IE_BEUE_Pos;
pub const FDCAN_IE_BEUE: u32 = FDCAN_IE_BEUE_Msk;
pub const FDCAN_IE_ELOE_Pos: u32 = 22;
pub const FDCAN_IE_ELOE_Msk: u32 = 0x1 << FDCAN_IE_ELOE_Pos;
pub const FDCAN_IE_ELOE: u32 = FDCAN_IE_ELOE_Msk;
pub const FDCAN_IE_EPE_Pos: u32 = 23;
pub const FDCAN_IE_EPE_Msk: u32 = 0x1 << FDCAN_IE_EPE_Pos;
pub const FDCAN_IE_EPE: u32 = FDCAN_IE_EPE_Msk;
pub const FDCAN_IE_EWE_Pos: u32 = 24;
pub const FDCAN_IE_EWE_Msk: u32 = 0x1 << FDCAN_IE_EWE_Pos;
pub const FDCAN_IE_EWE: u32 = FDCAN_IE_EWE_Msk;
pub const FDCAN_IE_BOE_Pos: u32 = 25;
pub const FDCAN_IE_BOE_Msk: u32 = 0x1 << FDCAN_IE_BOE_Pos;
pub const FDCAN_IE_BOE: u32 = FDCAN_IE_BOE_Msk;
pub const FDCAN_IE_WDIE_Pos: u32 = 26;
pub const FDCAN_IE_WDIE_Msk: u32 = 0x1 << FDCAN_IE_WDIE_Pos;
pub const FDCAN_IE_WDIE: u32 = FDCAN_IE_WDIE_Msk;
pub const FDCAN_IE_PEAE_Pos: u32 = 27;
pub const FDCAN_IE_PEAE_Msk: u32 = 0x1 << FDCAN_IE_PEAE_Pos;
pub const FDCAN_IE_PEAE: u32 = FDCAN_IE_PEAE_Msk;
pub const FDCAN_IE_PEDE_Pos: u32 = 28;
pub const FDCAN_IE_PEDE_Msk: u32 = 0x1 << FDCAN_IE_PEDE_Pos;
pub const FDCAN_IE_PEDE: u32 = FDCAN_IE_PEDE_Msk;
pub const FDCAN_IE_ARAE_Pos: u32 = 29;
pub const FDCAN_IE_ARAE_Msk: u32 = 0x1 << FDCAN_IE_ARAE_Pos;
pub const FDCAN_IE_ARAE: u32 = FDCAN_IE_ARAE_Msk;
pub const FDCAN_ILS_RF0NL_Pos: u32 = 0;
pub const FDCAN_ILS_RF0NL_Msk: u32 = 0x1 << FDCAN_ILS_RF0NL_Pos;
pub const FDCAN_ILS_RF0NL: u32 = FDCAN_ILS_RF0NL_Msk;
pub const FDCAN_ILS_RF0WL_Pos: u32 = 1;
pub const FDCAN_ILS_RF0WL_Msk: u32 = 0x1 << FDCAN_ILS_RF0WL_Pos;
pub const FDCAN_ILS_RF0WL: u32 = FDCAN_ILS_RF0WL_Msk;
pub const FDCAN_ILS_RF0FL_Pos: u32 = 2;
pub const FDCAN_ILS_RF0FL_Msk: u32 = 0x1 << FDCAN_ILS_RF0FL_Pos;
pub const FDCAN_ILS_RF0FL: u32 = FDCAN_ILS_RF0FL_Msk;
pub const FDCAN_ILS_RF0LL_Pos: u32 = 3;
pub const FDCAN_ILS_RF0LL_Msk: u32 = 0x1 << FDCAN_ILS_RF0LL_Pos;
pub const FDCAN_ILS_RF0LL: u32 = FDCAN_ILS_RF0LL_Msk;
pub const FDCAN_ILS_RF1NL_Pos: u32 = 4;
pub const FDCAN_ILS_RF1NL_Msk: u32 = 0x1 << FDCAN_ILS_RF1NL_Pos;
pub const FDCAN_ILS_RF1NL: u32 = FDCAN_ILS_RF1NL_Msk;
pub const FDCAN_ILS_RF1WL_Pos: u32 = 5;
pub const FDCAN_ILS_RF1WL_Msk: u32 = 0x1 << FDCAN_ILS_RF1WL_Pos;
pub const FDCAN_ILS_RF1WL: u32 = FDCAN_ILS_RF1WL_Msk;
pub const FDCAN_ILS_RF1FL_Pos: u32 = 6;
pub const FDCAN_ILS_RF1FL_Msk: u32 = 0x1 << FDCAN_ILS_RF1FL_Pos;
pub const FDCAN_ILS_RF1FL: u32 = FDCAN_ILS_RF1FL_Msk;
pub const FDCAN_ILS_RF1LL_Pos: u32 = 7;
pub const FDCAN_ILS_RF1LL_Msk: u32 = 0x1 << FDCAN_ILS_RF1LL_Pos;
pub const FDCAN_ILS_RF1LL: u32 = FDCAN_ILS_RF1LL_Msk;
pub const FDCAN_ILS_HPML_Pos: u32 = 8;
pub const FDCAN_ILS_HPML_Msk: u32 = 0x1 << FDCAN_ILS_HPML_Pos;
pub const FDCAN_ILS_HPML: u32 = FDCAN_ILS_HPML_Msk;
pub const FDCAN_ILS_TCL_Pos: u32 = 9;
pub const FDCAN_ILS_TCL_Msk: u32 = 0x1 << FDCAN_ILS_TCL_Pos;
pub const FDCAN_ILS_TCL: u32 = FDCAN_ILS_TCL_Msk;
pub const FDCAN_ILS_TCFL_Pos: u32 = 10;
pub const FDCAN_ILS_TCFL_Msk: u32 = 0x1 << FDCAN_ILS_TCFL_Pos;
pub const FDCAN_ILS_TCFL: u32 = FDCAN_ILS_TCFL_Msk;
pub const FDCAN_ILS_TFEL_Pos: u32 = 11;
pub const FDCAN_ILS_TFEL_Msk: u32 = 0x1 << FDCAN_ILS_TFEL_Pos;
pub const FDCAN_ILS_TFEL: u32 = FDCAN_ILS_TFEL_Msk;
pub const FDCAN_ILS_TEFNL_Pos: u32 = 12;
pub const FDCAN_ILS_TEFNL_Msk: u32 = 0x1 << FDCAN_ILS_TEFNL_Pos;
pub const FDCAN_ILS_TEFNL: u32 = FDCAN_ILS_TEFNL_Msk;
pub const FDCAN_ILS_TEFWL_Pos: u32 = 13;
pub const FDCAN_ILS_TEFWL_Msk: u32 = 0x1 << FDCAN_ILS_TEFWL_Pos;
pub const FDCAN_ILS_TEFWL: u32 = FDCAN_ILS_TEFWL_Msk;
pub const FDCAN_ILS_TEFFL_Pos: u32 = 14;
pub const FDCAN_ILS_TEFFL_Msk: u32 = 0x1 << FDCAN_ILS_TEFFL_Pos;
pub const FDCAN_ILS_TEFFL: u32 = FDCAN_ILS_TEFFL_Msk;
pub const FDCAN_ILS_TEFLL_Pos: u32 = 15;
pub const FDCAN_ILS_TEFLL_Msk: u32 = 0x1 << FDCAN_ILS_TEFLL_Pos;
pub const FDCAN_ILS_TEFLL: u32 = FDCAN_ILS_TEFLL_Msk;
pub const FDCAN_ILS_TSWL_Pos: u32 = 16;
pub const FDCAN_ILS_TSWL_Msk: u32 = 0x1 << FDCAN_ILS_TSWL_Pos;
pub const FDCAN_ILS_TSWL: u32 = FDCAN_ILS_TSWL_Msk;
pub const FDCAN_ILS_MRAFE_Pos: u32 = 17;
pub const FDCAN_ILS_MRAFE_Msk: u32 = 0x1 << FDCAN_ILS_MRAFE_Pos;
pub const FDCAN_ILS_MRAFE: u32 = FDCAN_ILS_MRAFE_Msk;
pub const FDCAN_ILS_TOOE_Pos: u32 = 18;
pub const FDCAN_ILS_TOOE_Msk: u32 = 0x1 << FDCAN_ILS_TOOE_Pos;
pub const FDCAN_ILS_TOOE: u32 = FDCAN_ILS_TOOE_Msk;
pub const FDCAN_ILS_DRXE_Pos: u32 = 19;
pub const FDCAN_ILS_DRXE_Msk: u32 = 0x1 << FDCAN_ILS_DRXE_Pos;
pub const FDCAN_ILS_DRXE: u32 = FDCAN_ILS_DRXE_Msk;
pub const FDCAN_ILS_BECE_Pos: u32 = 20;
pub const FDCAN_ILS_BECE_Msk: u32 = 0x1 << FDCAN_ILS_BECE_Pos;
pub const FDCAN_ILS_BECE: u32 = FDCAN_ILS_BECE_Msk;
pub const FDCAN_ILS_BEUE_Pos: u32 = 21;
pub const FDCAN_ILS_BEUE_Msk: u32 = 0x1 << FDCAN_ILS_BEUE_Pos;
pub const FDCAN_ILS_BEUE: u32 = FDCAN_ILS_BEUE_Msk;
pub const FDCAN_ILS_ELOE_Pos: u32 = 22;
pub const FDCAN_ILS_ELOE_Msk: u32 = 0x1 << FDCAN_ILS_ELOE_Pos;
pub const FDCAN_ILS_ELOE: u32 = FDCAN_ILS_ELOE_Msk;
pub const FDCAN_ILS_EPE_Pos: u32 = 23;
pub const FDCAN_ILS_EPE_Msk: u32 = 0x1 << FDCAN_ILS_EPE_Pos;
pub const FDCAN_ILS_EPE: u32 = FDCAN_ILS_EPE_Msk;
pub const FDCAN_ILS_EWE_Pos: u32 = 24;
pub const FDCAN_ILS_EWE_Msk: u32 = 0x1 << FDCAN_ILS_EWE_Pos;
pub const FDCAN_ILS_EWE: u32 = FDCAN_ILS_EWE_Msk;
pub const FDCAN_ILS_BOE_Pos: u32 = 25;
pub const FDCAN_ILS_BOE_Msk: u32 = 0x1 << FDCAN_ILS_BOE_Pos;
pub const FDCAN_ILS_BOE: u32 = FDCAN_ILS_BOE_Msk;
pub const FDCAN_ILS_WDIE_Pos: u32 = 26;
pub const FDCAN_ILS_WDIE_Msk: u32 = 0x1 << FDCAN_ILS_WDIE_Pos;
pub const FDCAN_ILS_WDIE: u32 = FDCAN_ILS_WDIE_Msk;
pub const FDCAN_ILS_PEAE_Pos: u32 = 27;
pub const FDCAN_ILS_PEAE_Msk: u32 = 0x1 << FDCAN_ILS_PEAE_Pos;
pub const FDCAN_ILS_PEAE: u32 = FDCAN_ILS_PEAE_Msk;
pub const FDCAN_ILS_PEDE_Pos: u32 = 28;
pub const FDCAN_ILS_PEDE_Msk: u32 = 0x1 << FDCAN_ILS_PEDE_Pos;
pub const FDCAN_ILS_PEDE: u32 = FDCAN_ILS_PEDE_Msk;
pub const FDCAN_ILS_ARAE_Pos: u32 = 29;
pub const FDCAN_ILS_ARAE_Msk: u32 = 0x1 << FDCAN_ILS_ARAE_Pos;
pub const FDCAN_ILS_ARAE: u32 = FDCAN_ILS_ARAE_Msk;
pub const FDCAN_ILE_EINT0_Pos: u32 = 0;
pub const FDCAN_ILE_EINT0_Msk: u32 = 0x1 << FDCAN_ILE_EINT0_Pos;
pub const FDCAN_ILE_EINT0: u32 = FDCAN_ILE_EINT0_Msk;
pub const FDCAN_ILE_EINT1_Pos: u32 = 1;
pub const FDCAN_ILE_EINT1_Msk: u32 = 0x1 << FDCAN_ILE_EINT1_Pos;
pub const FDCAN_ILE_EINT1: u32 = FDCAN_ILE_EINT1_Msk;
pub const FDCAN_GFC_RRFE_Pos: u32 = 0;
pub const FDCAN_GFC_RRFE_Msk: u32 = 0x1 << FDCAN_GFC_RRFE_Pos;
pub const FDCAN_GFC_RRFE: u32 = FDCAN_GFC_RRFE_Msk;
pub const FDCAN_GFC_RRFS_Pos: u32 = 1;
pub const FDCAN_GFC_RRFS_Msk: u32 = 0x1 << FDCAN_GFC_RRFS_Pos;
pub const FDCAN_GFC_RRFS: u32 = FDCAN_GFC_RRFS_Msk;
pub const FDCAN_GFC_ANFE_Pos: u32 = 2;
pub const FDCAN_GFC_ANFE_Msk: u32 = 0x3 << FDCAN_GFC_ANFE_Pos;
pub const FDCAN_GFC_ANFE: u32 = FDCAN_GFC_ANFE_Msk;
pub const FDCAN_GFC_ANFS_Pos: u32 = 4;
pub const FDCAN_GFC_ANFS_Msk: u32 = 0x3 << FDCAN_GFC_ANFS_Pos;
pub const FDCAN_GFC_ANFS: u32 = FDCAN_GFC_ANFS_Msk;
pub const FDCAN_SIDFC_FLSSA_Pos: u32 = 2;
pub const FDCAN_SIDFC_FLSSA_Msk: u32 = 0x3FFF << FDCAN_SIDFC_FLSSA_Pos;
pub const FDCAN_SIDFC_FLSSA: u32 = FDCAN_SIDFC_FLSSA_Msk;
pub const FDCAN_SIDFC_LSS_Pos: u32 = 16;
pub const FDCAN_SIDFC_LSS_Msk: u32 = 0xFF << FDCAN_SIDFC_LSS_Pos;
pub const FDCAN_SIDFC_LSS: u32 = FDCAN_SIDFC_LSS_Msk;
pub const FDCAN_XIDFC_FLESA_Pos: u32 = 2;
pub const FDCAN_XIDFC_FLESA_Msk: u32 = 0x3FFF << FDCAN_XIDFC_FLESA_Pos;
pub const FDCAN_XIDFC_FLESA: u32 = FDCAN_XIDFC_FLESA_Msk;
pub const FDCAN_XIDFC_LSE_Pos: u32 = 16;
pub const FDCAN_XIDFC_LSE_Msk: u32 = 0x7F << FDCAN_XIDFC_LSE_Pos;
pub const FDCAN_XIDFC_LSE: u32 = FDCAN_XIDFC_LSE_Msk;
pub const FDCAN_XIDAM_EIDM_Pos: u32 = 0;
pub const FDCAN_XIDAM_EIDM_Msk: u32 = 0x1FFFFFFF << FDCAN_XIDAM_EIDM_Pos;
pub const FDCAN_XIDAM_EIDM: u32 = FDCAN_XIDAM_EIDM_Msk;
pub const FDCAN_HPMS_BIDX_Pos: u32 = 0;
pub const FDCAN_HPMS_BIDX_Msk: u32 = 0x3F << FDCAN_HPMS_BIDX_Pos;
pub const FDCAN_HPMS_BIDX: u32 = FDCAN_HPMS_BIDX_Msk;
pub const FDCAN_HPMS_MSI_Pos: u32 = 6;
pub const FDCAN_HPMS_MSI_Msk: u32 = 0x3 << FDCAN_HPMS_MSI_Pos;
pub const FDCAN_HPMS_MSI: u32 = FDCAN_HPMS_MSI_Msk;
pub const FDCAN_HPMS_FIDX_Pos: u32 = 8;
pub const FDCAN_HPMS_FIDX_Msk: u32 = 0x7F << FDCAN_HPMS_FIDX_Pos;
pub const FDCAN_HPMS_FIDX: u32 = FDCAN_HPMS_FIDX_Msk;
pub const FDCAN_HPMS_FLST_Pos: u32 = 15;
pub const FDCAN_HPMS_FLST_Msk: u32 = 0x1 << FDCAN_HPMS_FLST_Pos;
pub const FDCAN_HPMS_FLST: u32 = FDCAN_HPMS_FLST_Msk;
pub const FDCAN_NDAT1_ND0_Pos: u32 = 0;
pub const FDCAN_NDAT1_ND0_Msk: u32 = 0x1 << FDCAN_NDAT1_ND0_Pos;
pub const FDCAN_NDAT1_ND0: u32 = FDCAN_NDAT1_ND0_Msk;
pub const FDCAN_NDAT1_ND1_Pos: u32 = 1;
pub const FDCAN_NDAT1_ND1_Msk: u32 = 0x1 << FDCAN_NDAT1_ND1_Pos;
pub const FDCAN_NDAT1_ND1: u32 = FDCAN_NDAT1_ND1_Msk;
pub const FDCAN_NDAT1_ND2_Pos: u32 = 2;
pub const FDCAN_NDAT1_ND2_Msk: u32 = 0x1 << FDCAN_NDAT1_ND2_Pos;
pub const FDCAN_NDAT1_ND2: u32 = FDCAN_NDAT1_ND2_Msk;
pub const FDCAN_NDAT1_ND3_Pos: u32 = 3;
pub const FDCAN_NDAT1_ND3_Msk: u32 = 0x1 << FDCAN_NDAT1_ND3_Pos;
pub const FDCAN_NDAT1_ND3: u32 = FDCAN_NDAT1_ND3_Msk;
pub const FDCAN_NDAT1_ND4_Pos: u32 = 4;
pub const FDCAN_NDAT1_ND4_Msk: u32 = 0x1 << FDCAN_NDAT1_ND4_Pos;
pub const FDCAN_NDAT1_ND4: u32 = FDCAN_NDAT1_ND4_Msk;
pub const FDCAN_NDAT1_ND5_Pos: u32 = 5;
pub const FDCAN_NDAT1_ND5_Msk: u32 = 0x1 << FDCAN_NDAT1_ND5_Pos;
pub const FDCAN_NDAT1_ND5: u32 = FDCAN_NDAT1_ND5_Msk;
pub const FDCAN_NDAT1_ND6_Pos: u32 = 6;
pub const FDCAN_NDAT1_ND6_Msk: u32 = 0x1 << FDCAN_NDAT1_ND6_Pos;
pub const FDCAN_NDAT1_ND6: u32 = FDCAN_NDAT1_ND6_Msk;
pub const FDCAN_NDAT1_ND7_Pos: u32 = 7;
pub const FDCAN_NDAT1_ND7_Msk: u32 = 0x1 << FDCAN_NDAT1_ND7_Pos;
pub const FDCAN_NDAT1_ND7: u32 = FDCAN_NDAT1_ND7_Msk;
pub const FDCAN_NDAT1_ND8_Pos: u32 = 8;
pub const FDCAN_NDAT1_ND8_Msk: u32 = 0x1 << FDCAN_NDAT1_ND8_Pos;
pub const FDCAN_NDAT1_ND8: u32 = FDCAN_NDAT1_ND8_Msk;
pub const FDCAN_NDAT1_ND9_Pos: u32 = 9;
pub const FDCAN_NDAT1_ND9_Msk: u32 = 0x1 << FDCAN_NDAT1_ND9_Pos;
pub const FDCAN_NDAT1_ND9: u32 = FDCAN_NDAT1_ND9_Msk;
pub const FDCAN_NDAT1_ND10_Pos: u32 = 10;
pub const FDCAN_NDAT1_ND10_Msk: u32 = 0x1 << FDCAN_NDAT1_ND10_Pos;
pub const FDCAN_NDAT1_ND10: u32 = FDCAN_NDAT1_ND10_Msk;
pub const FDCAN_NDAT1_ND11_Pos: u32 = 11;
pub const FDCAN_NDAT1_ND11_Msk: u32 = 0x1 << FDCAN_NDAT1_ND11_Pos;
pub const FDCAN_NDAT1_ND11: u32 = FDCAN_NDAT1_ND11_Msk;
pub const FDCAN_NDAT1_ND12_Pos: u32 = 12;
pub const FDCAN_NDAT1_ND12_Msk: u32 = 0x1 << FDCAN_NDAT1_ND12_Pos;
pub const FDCAN_NDAT1_ND12: u32 = FDCAN_NDAT1_ND12_Msk;
pub const FDCAN_NDAT1_ND13_Pos: u32 = 13;
pub const FDCAN_NDAT1_ND13_Msk: u32 = 0x1 << FDCAN_NDAT1_ND13_Pos;
pub const FDCAN_NDAT1_ND13: u32 = FDCAN_NDAT1_ND13_Msk;
pub const FDCAN_NDAT1_ND14_Pos: u32 = 14;
pub const FDCAN_NDAT1_ND14_Msk: u32 = 0x1 << FDCAN_NDAT1_ND14_Pos;
pub const FDCAN_NDAT1_ND14: u32 = FDCAN_NDAT1_ND14_Msk;
pub const FDCAN_NDAT1_ND15_Pos: u32 = 15;
pub const FDCAN_NDAT1_ND15_Msk: u32 = 0x1 << FDCAN_NDAT1_ND15_Pos;
pub const FDCAN_NDAT1_ND15: u32 = FDCAN_NDAT1_ND15_Msk;
pub const FDCAN_NDAT1_ND16_Pos: u32 = 16;
pub const FDCAN_NDAT1_ND16_Msk: u32 = 0x1 << FDCAN_NDAT1_ND16_Pos;
pub const FDCAN_NDAT1_ND16: u32 = FDCAN_NDAT1_ND16_Msk;
pub const FDCAN_NDAT1_ND17_Pos: u32 = 17;
pub const FDCAN_NDAT1_ND17_Msk: u32 = 0x1 << FDCAN_NDAT1_ND17_Pos;
pub const FDCAN_NDAT1_ND17: u32 = FDCAN_NDAT1_ND17_Msk;
pub const FDCAN_NDAT1_ND18_Pos: u32 = 18;
pub const FDCAN_NDAT1_ND18_Msk: u32 = 0x1 << FDCAN_NDAT1_ND18_Pos;
pub const FDCAN_NDAT1_ND18: u32 = FDCAN_NDAT1_ND18_Msk;
pub const FDCAN_NDAT1_ND19_Pos: u32 = 19;
pub const FDCAN_NDAT1_ND19_Msk: u32 = 0x1 << FDCAN_NDAT1_ND19_Pos;
pub const FDCAN_NDAT1_ND19: u32 = FDCAN_NDAT1_ND19_Msk;
pub const FDCAN_NDAT1_ND20_Pos: u32 = 20;
pub const FDCAN_NDAT1_ND20_Msk: u32 = 0x1 << FDCAN_NDAT1_ND20_Pos;
pub const FDCAN_NDAT1_ND20: u32 = FDCAN_NDAT1_ND20_Msk;
pub const FDCAN_NDAT1_ND21_Pos: u32 = 21;
pub const FDCAN_NDAT1_ND21_Msk: u32 = 0x1 << FDCAN_NDAT1_ND21_Pos;
pub const FDCAN_NDAT1_ND21: u32 = FDCAN_NDAT1_ND21_Msk;
pub const FDCAN_NDAT1_ND22_Pos: u32 = 22;
pub const FDCAN_NDAT1_ND22_Msk: u32 = 0x1 << FDCAN_NDAT1_ND22_Pos;
pub const FDCAN_NDAT1_ND22: u32 = FDCAN_NDAT1_ND22_Msk;
pub const FDCAN_NDAT1_ND23_Pos: u32 = 23;
pub const FDCAN_NDAT1_ND23_Msk: u32 = 0x1 << FDCAN_NDAT1_ND23_Pos;
pub const FDCAN_NDAT1_ND23: u32 = FDCAN_NDAT1_ND23_Msk;
pub const FDCAN_NDAT1_ND24_Pos: u32 = 24;
pub const FDCAN_NDAT1_ND24_Msk: u32 = 0x1 << FDCAN_NDAT1_ND24_Pos;
pub const FDCAN_NDAT1_ND24: u32 = FDCAN_NDAT1_ND24_Msk;
pub const FDCAN_NDAT1_ND25_Pos: u32 = 25;
pub const FDCAN_NDAT1_ND25_Msk: u32 = 0x1 << FDCAN_NDAT1_ND25_Pos;
pub const FDCAN_NDAT1_ND25: u32 = FDCAN_NDAT1_ND25_Msk;
pub const FDCAN_NDAT1_ND26_Pos: u32 = 26;
pub const FDCAN_NDAT1_ND26_Msk: u32 = 0x1 << FDCAN_NDAT1_ND26_Pos;
pub const FDCAN_NDAT1_ND26: u32 = FDCAN_NDAT1_ND26_Msk;
pub const FDCAN_NDAT1_ND27_Pos: u32 = 27;
pub const FDCAN_NDAT1_ND27_Msk: u32 = 0x1 << FDCAN_NDAT1_ND27_Pos;
pub const FDCAN_NDAT1_ND27: u32 = FDCAN_NDAT1_ND27_Msk;
pub const FDCAN_NDAT1_ND28_Pos: u32 = 28;
pub const FDCAN_NDAT1_ND28_Msk: u32 = 0x1 << FDCAN_NDAT1_ND28_Pos;
pub const FDCAN_NDAT1_ND28: u32 = FDCAN_NDAT1_ND28_Msk;
pub const FDCAN_NDAT1_ND29_Pos: u32 = 29;
pub const FDCAN_NDAT1_ND29_Msk: u32 = 0x1 << FDCAN_NDAT1_ND29_Pos;
pub const FDCAN_NDAT1_ND29: u32 = FDCAN_NDAT1_ND29_Msk;
pub const FDCAN_NDAT1_ND30_Pos: u32 = 30;
pub const FDCAN_NDAT1_ND30_Msk: u32 = 0x1 << FDCAN_NDAT1_ND30_Pos;
pub const FDCAN_NDAT1_ND30: u32 = FDCAN_NDAT1_ND30_Msk;
pub const FDCAN_NDAT1_ND31_Pos: u32 = 31;
pub const FDCAN_NDAT1_ND31_Msk: u32 = 0x1 << FDCAN_NDAT1_ND31_Pos;
pub const FDCAN_NDAT1_ND31: u32 = FDCAN_NDAT1_ND31_Msk;
pub const FDCAN_NDAT2_ND32_Pos: u32 = 0;
pub const FDCAN_NDAT2_ND32_Msk: u32 = 0x1 << FDCAN_NDAT2_ND32_Pos;
pub const FDCAN_NDAT2_ND32: u32 = FDCAN_NDAT2_ND32_Msk;
pub const FDCAN_NDAT2_ND33_Pos: u32 = 1;
pub const FDCAN_NDAT2_ND33_Msk: u32 = 0x1 << FDCAN_NDAT2_ND33_Pos;
pub const FDCAN_NDAT2_ND33: u32 = FDCAN_NDAT2_ND33_Msk;
pub const FDCAN_NDAT2_ND34_Pos: u32 = 2;
pub const FDCAN_NDAT2_ND34_Msk: u32 = 0x1 << FDCAN_NDAT2_ND34_Pos;
pub const FDCAN_NDAT2_ND34: u32 = FDCAN_NDAT2_ND34_Msk;
pub const FDCAN_NDAT2_ND35_Pos: u32 = 3;
pub const FDCAN_NDAT2_ND35_Msk: u32 = 0x1 << FDCAN_NDAT2_ND35_Pos;
pub const FDCAN_NDAT2_ND35: u32 = FDCAN_NDAT2_ND35_Msk;
pub const FDCAN_NDAT2_ND36_Pos: u32 = 4;
pub const FDCAN_NDAT2_ND36_Msk: u32 = 0x1 << FDCAN_NDAT2_ND36_Pos;
pub const FDCAN_NDAT2_ND36: u32 = FDCAN_NDAT2_ND36_Msk;
pub const FDCAN_NDAT2_ND37_Pos: u32 = 5;
pub const FDCAN_NDAT2_ND37_Msk: u32 = 0x1 << FDCAN_NDAT2_ND37_Pos;
pub const FDCAN_NDAT2_ND37: u32 = FDCAN_NDAT2_ND37_Msk;
pub const FDCAN_NDAT2_ND38_Pos: u32 = 6;
pub const FDCAN_NDAT2_ND38_Msk: u32 = 0x1 << FDCAN_NDAT2_ND38_Pos;
pub const FDCAN_NDAT2_ND38: u32 = FDCAN_NDAT2_ND38_Msk;
pub const FDCAN_NDAT2_ND39_Pos: u32 = 7;
pub const FDCAN_NDAT2_ND39_Msk: u32 = 0x1 << FDCAN_NDAT2_ND39_Pos;
pub const FDCAN_NDAT2_ND39: u32 = FDCAN_NDAT2_ND39_Msk;
pub const FDCAN_NDAT2_ND40_Pos: u32 = 8;
pub const FDCAN_NDAT2_ND40_Msk: u32 = 0x1 << FDCAN_NDAT2_ND40_Pos;
pub const FDCAN_NDAT2_ND40: u32 = FDCAN_NDAT2_ND40_Msk;
pub const FDCAN_NDAT2_ND41_Pos: u32 = 9;
pub const FDCAN_NDAT2_ND41_Msk: u32 = 0x1 << FDCAN_NDAT2_ND41_Pos;
pub const FDCAN_NDAT2_ND41: u32 = FDCAN_NDAT2_ND41_Msk;
pub const FDCAN_NDAT2_ND42_Pos: u32 = 10;
pub const FDCAN_NDAT2_ND42_Msk: u32 = 0x1 << FDCAN_NDAT2_ND42_Pos;
pub const FDCAN_NDAT2_ND42: u32 = FDCAN_NDAT2_ND42_Msk;
pub const FDCAN_NDAT2_ND43_Pos: u32 = 11;
pub const FDCAN_NDAT2_ND43_Msk: u32 = 0x1 << FDCAN_NDAT2_ND43_Pos;
pub const FDCAN_NDAT2_ND43: u32 = FDCAN_NDAT2_ND43_Msk;
pub const FDCAN_NDAT2_ND44_Pos: u32 = 12;
pub const FDCAN_NDAT2_ND44_Msk: u32 = 0x1 << FDCAN_NDAT2_ND44_Pos;
pub const FDCAN_NDAT2_ND44: u32 = FDCAN_NDAT2_ND44_Msk;
pub const FDCAN_NDAT2_ND45_Pos: u32 = 13;
pub const FDCAN_NDAT2_ND45_Msk: u32 = 0x1 << FDCAN_NDAT2_ND45_Pos;
pub const FDCAN_NDAT2_ND45: u32 = FDCAN_NDAT2_ND45_Msk;
pub const FDCAN_NDAT2_ND46_Pos: u32 = 14;
pub const FDCAN_NDAT2_ND46_Msk: u32 = 0x1 << FDCAN_NDAT2_ND46_Pos;
pub const FDCAN_NDAT2_ND46: u32 = FDCAN_NDAT2_ND46_Msk;
pub const FDCAN_NDAT2_ND47_Pos: u32 = 15;
pub const FDCAN_NDAT2_ND47_Msk: u32 = 0x1 << FDCAN_NDAT2_ND47_Pos;
pub const FDCAN_NDAT2_ND47: u32 = FDCAN_NDAT2_ND47_Msk;
pub const FDCAN_NDAT2_ND48_Pos: u32 = 16;
pub const FDCAN_NDAT2_ND48_Msk: u32 = 0x1 << FDCAN_NDAT2_ND48_Pos;
pub const FDCAN_NDAT2_ND48: u32 = FDCAN_NDAT2_ND48_Msk;
pub const FDCAN_NDAT2_ND49_Pos: u32 = 17;
pub const FDCAN_NDAT2_ND49_Msk: u32 = 0x1 << FDCAN_NDAT2_ND49_Pos;
pub const FDCAN_NDAT2_ND49: u32 = FDCAN_NDAT2_ND49_Msk;
pub const FDCAN_NDAT2_ND50_Pos: u32 = 18;
pub const FDCAN_NDAT2_ND50_Msk: u32 = 0x1 << FDCAN_NDAT2_ND50_Pos;
pub const FDCAN_NDAT2_ND50: u32 = FDCAN_NDAT2_ND50_Msk;
pub const FDCAN_NDAT2_ND51_Pos: u32 = 19;
pub const FDCAN_NDAT2_ND51_Msk: u32 = 0x1 << FDCAN_NDAT2_ND51_Pos;
pub const FDCAN_NDAT2_ND51: u32 = FDCAN_NDAT2_ND51_Msk;
pub const FDCAN_NDAT2_ND52_Pos: u32 = 20;
pub const FDCAN_NDAT2_ND52_Msk: u32 = 0x1 << FDCAN_NDAT2_ND52_Pos;
pub const FDCAN_NDAT2_ND52: u32 = FDCAN_NDAT2_ND52_Msk;
pub const FDCAN_NDAT2_ND53_Pos: u32 = 21;
pub const FDCAN_NDAT2_ND53_Msk: u32 = 0x1 << FDCAN_NDAT2_ND53_Pos;
pub const FDCAN_NDAT2_ND53: u32 = FDCAN_NDAT2_ND53_Msk;
pub const FDCAN_NDAT2_ND54_Pos: u32 = 22;
pub const FDCAN_NDAT2_ND54_Msk: u32 = 0x1 << FDCAN_NDAT2_ND54_Pos;
pub const FDCAN_NDAT2_ND54: u32 = FDCAN_NDAT2_ND54_Msk;
pub const FDCAN_NDAT2_ND55_Pos: u32 = 23;
pub const FDCAN_NDAT2_ND55_Msk: u32 = 0x1 << FDCAN_NDAT2_ND55_Pos;
pub const FDCAN_NDAT2_ND55: u32 = FDCAN_NDAT2_ND55_Msk;
pub const FDCAN_NDAT2_ND56_Pos: u32 = 24;
pub const FDCAN_NDAT2_ND56_Msk: u32 = 0x1 << FDCAN_NDAT2_ND56_Pos;
pub const FDCAN_NDAT2_ND56: u32 = FDCAN_NDAT2_ND56_Msk;
pub const FDCAN_NDAT2_ND57_Pos: u32 = 25;
pub const FDCAN_NDAT2_ND57_Msk: u32 = 0x1 << FDCAN_NDAT2_ND57_Pos;
pub const FDCAN_NDAT2_ND57: u32 = FDCAN_NDAT2_ND57_Msk;
pub const FDCAN_NDAT2_ND58_Pos: u32 = 26;
pub const FDCAN_NDAT2_ND58_Msk: u32 = 0x1 << FDCAN_NDAT2_ND58_Pos;
pub const FDCAN_NDAT2_ND58: u32 = FDCAN_NDAT2_ND58_Msk;
pub const FDCAN_NDAT2_ND59_Pos: u32 = 27;
pub const FDCAN_NDAT2_ND59_Msk: u32 = 0x1 << FDCAN_NDAT2_ND59_Pos;
pub const FDCAN_NDAT2_ND59: u32 = FDCAN_NDAT2_ND59_Msk;
pub const FDCAN_NDAT2_ND60_Pos: u32 = 28;
pub const FDCAN_NDAT2_ND60_Msk: u32 = 0x1 << FDCAN_NDAT2_ND60_Pos;
pub const FDCAN_NDAT2_ND60: u32 = FDCAN_NDAT2_ND60_Msk;
pub const FDCAN_NDAT2_ND61_Pos: u32 = 29;
pub const FDCAN_NDAT2_ND61_Msk: u32 = 0x1 << FDCAN_NDAT2_ND61_Pos;
pub const FDCAN_NDAT2_ND61: u32 = FDCAN_NDAT2_ND61_Msk;
pub const FDCAN_NDAT2_ND62_Pos: u32 = 30;
pub const FDCAN_NDAT2_ND62_Msk: u32 = 0x1 << FDCAN_NDAT2_ND62_Pos;
pub const FDCAN_NDAT2_ND62: u32 = FDCAN_NDAT2_ND62_Msk;
pub const FDCAN_NDAT2_ND63_Pos: u32 = 31;
pub const FDCAN_NDAT2_ND63_Msk: u32 = 0x1 << FDCAN_NDAT2_ND63_Pos;
pub const FDCAN_NDAT2_ND63: u32 = FDCAN_NDAT2_ND63_Msk;
pub const FDCAN_RXF0C_F0SA_Pos: u32 = 2;
pub const FDCAN_RXF0C_F0SA_Msk: u32 = 0x3FFF << FDCAN_RXF0C_F0SA_Pos;
pub const FDCAN_RXF0C_F0SA: u32 = FDCAN_RXF0C_F0SA_Msk;
pub const FDCAN_RXF0C_F0S_Pos: u32 = 16;
pub const FDCAN_RXF0C_F0S_Msk: u32 = 0x7F << FDCAN_RXF0C_F0S_Pos;
pub const FDCAN_RXF0C_F0S: u32 = FDCAN_RXF0C_F0S_Msk;
pub const FDCAN_RXF0C_F0WM_Pos: u32 = 24;
pub const FDCAN_RXF0C_F0WM_Msk: u32 = 0x7F << FDCAN_RXF0C_F0WM_Pos;
pub const FDCAN_RXF0C_F0WM: u32 = FDCAN_RXF0C_F0WM_Msk;
pub const FDCAN_RXF0C_F0OM_Pos: u32 = 31;
pub const FDCAN_RXF0C_F0OM_Msk: u32 = 0x1 << FDCAN_RXF0C_F0OM_Pos;
pub const FDCAN_RXF0C_F0OM: u32 = FDCAN_RXF0C_F0OM_Msk;
pub const FDCAN_RXF0S_F0FL_Pos: u32 = 0;
pub const FDCAN_RXF0S_F0FL_Msk: u32 = 0x7F << FDCAN_RXF0S_F0FL_Pos;
pub const FDCAN_RXF0S_F0FL: u32 = FDCAN_RXF0S_F0FL_Msk;
pub const FDCAN_RXF0S_F0GI_Pos: u32 = 8;
pub const FDCAN_RXF0S_F0GI_Msk: u32 = 0x3F << FDCAN_RXF0S_F0GI_Pos;
pub const FDCAN_RXF0S_F0GI: u32 = FDCAN_RXF0S_F0GI_Msk;
pub const FDCAN_RXF0S_F0PI_Pos: u32 = 16;
pub const FDCAN_RXF0S_F0PI_Msk: u32 = 0x3F << FDCAN_RXF0S_F0PI_Pos;
pub const FDCAN_RXF0S_F0PI: u32 = FDCAN_RXF0S_F0PI_Msk;
pub const FDCAN_RXF0S_F0F_Pos: u32 = 24;
pub const FDCAN_RXF0S_F0F_Msk: u32 = 0x1 << FDCAN_RXF0S_F0F_Pos;
pub const FDCAN_RXF0S_F0F: u32 = FDCAN_RXF0S_F0F_Msk;
pub const FDCAN_RXF0S_RF0L_Pos: u32 = 25;
pub const FDCAN_RXF0S_RF0L_Msk: u32 = 0x1 << FDCAN_RXF0S_RF0L_Pos;
pub const FDCAN_RXF0S_RF0L: u32 = FDCAN_RXF0S_RF0L_Msk;
pub const FDCAN_RXF0A_F0AI_Pos: u32 = 0;
pub const FDCAN_RXF0A_F0AI_Msk: u32 = 0x3F << FDCAN_RXF0A_F0AI_Pos;
pub const FDCAN_RXF0A_F0AI: u32 = FDCAN_RXF0A_F0AI_Msk;
pub const FDCAN_RXBC_RBSA_Pos: u32 = 2;
pub const FDCAN_RXBC_RBSA_Msk: u32 = 0x3FFF << FDCAN_RXBC_RBSA_Pos;
pub const FDCAN_RXBC_RBSA: u32 = FDCAN_RXBC_RBSA_Msk;
pub const FDCAN_RXF1C_F1SA_Pos: u32 = 2;
pub const FDCAN_RXF1C_F1SA_Msk: u32 = 0x3FFF << FDCAN_RXF1C_F1SA_Pos;
pub const FDCAN_RXF1C_F1SA: u32 = FDCAN_RXF1C_F1SA_Msk;
pub const FDCAN_RXF1C_F1S_Pos: u32 = 16;
pub const FDCAN_RXF1C_F1S_Msk: u32 = 0x7F << FDCAN_RXF1C_F1S_Pos;
pub const FDCAN_RXF1C_F1S: u32 = FDCAN_RXF1C_F1S_Msk;
pub const FDCAN_RXF1C_F1WM_Pos: u32 = 24;
pub const FDCAN_RXF1C_F1WM_Msk: u32 = 0x7F << FDCAN_RXF1C_F1WM_Pos;
pub const FDCAN_RXF1C_F1WM: u32 = FDCAN_RXF1C_F1WM_Msk;
pub const FDCAN_RXF1C_F1OM_Pos: u32 = 31;
pub const FDCAN_RXF1C_F1OM_Msk: u32 = 0x1 << FDCAN_RXF1C_F1OM_Pos;
pub const FDCAN_RXF1C_F1OM: u32 = FDCAN_RXF1C_F1OM_Msk;
pub const FDCAN_RXF1S_F1FL_Pos: u32 = 0;
pub const FDCAN_RXF1S_F1FL_Msk: u32 = 0x7F << FDCAN_RXF1S_F1FL_Pos;
pub const FDCAN_RXF1S_F1FL: u32 = FDCAN_RXF1S_F1FL_Msk;
pub const FDCAN_RXF1S_F1GI_Pos: u32 = 8;
pub const FDCAN_RXF1S_F1GI_Msk: u32 = 0x3F << FDCAN_RXF1S_F1GI_Pos;
pub const FDCAN_RXF1S_F1GI: u32 = FDCAN_RXF1S_F1GI_Msk;
pub const FDCAN_RXF1S_F1PI_Pos: u32 = 16;
pub const FDCAN_RXF1S_F1PI_Msk: u32 = 0x3F << FDCAN_RXF1S_F1PI_Pos;
pub const FDCAN_RXF1S_F1PI: u32 = FDCAN_RXF1S_F1PI_Msk;
pub const FDCAN_RXF1S_F1F_Pos: u32 = 24;
pub const FDCAN_RXF1S_F1F_Msk: u32 = 0x1 << FDCAN_RXF1S_F1F_Pos;
pub const FDCAN_RXF1S_F1F: u32 = FDCAN_RXF1S_F1F_Msk;
pub const FDCAN_RXF1S_RF1L_Pos: u32 = 25;
pub const FDCAN_RXF1S_RF1L_Msk: u32 = 0x1 << FDCAN_RXF1S_RF1L_Pos;
pub const FDCAN_RXF1S_RF1L: u32 = FDCAN_RXF1S_RF1L_Msk;
pub const FDCAN_RXF1A_F1AI_Pos: u32 = 0;
pub const FDCAN_RXF1A_F1AI_Msk: u32 = 0x3F << FDCAN_RXF1A_F1AI_Pos;
pub const FDCAN_RXF1A_F1AI: u32 = FDCAN_RXF1A_F1AI_Msk;
pub const FDCAN_RXESC_F0DS_Pos: u32 = 0;
pub const FDCAN_RXESC_F0DS_Msk: u32 = 0x7 << FDCAN_RXESC_F0DS_Pos;
pub const FDCAN_RXESC_F0DS: u32 = FDCAN_RXESC_F0DS_Msk;
pub const FDCAN_RXESC_F1DS_Pos: u32 = 4;
pub const FDCAN_RXESC_F1DS_Msk: u32 = 0x7 << FDCAN_RXESC_F1DS_Pos;
pub const FDCAN_RXESC_F1DS: u32 = FDCAN_RXESC_F1DS_Msk;
pub const FDCAN_RXESC_RBDS_Pos: u32 = 8;
pub const FDCAN_RXESC_RBDS_Msk: u32 = 0x7 << FDCAN_RXESC_RBDS_Pos;
pub const FDCAN_RXESC_RBDS: u32 = FDCAN_RXESC_RBDS_Msk;
pub const FDCAN_TXBC_TBSA_Pos: u32 = 2;
pub const FDCAN_TXBC_TBSA_Msk: u32 = 0x3FFF << FDCAN_TXBC_TBSA_Pos;
pub const FDCAN_TXBC_TBSA: u32 = FDCAN_TXBC_TBSA_Msk;
pub const FDCAN_TXBC_NDTB_Pos: u32 = 16;
pub const FDCAN_TXBC_NDTB_Msk: u32 = 0x3F << FDCAN_TXBC_NDTB_Pos;
pub const FDCAN_TXBC_NDTB: u32 = FDCAN_TXBC_NDTB_Msk;
pub const FDCAN_TXBC_TFQS_Pos: u32 = 24;
pub const FDCAN_TXBC_TFQS_Msk: u32 = 0x3F << FDCAN_TXBC_TFQS_Pos;
pub const FDCAN_TXBC_TFQS: u32 = FDCAN_TXBC_TFQS_Msk;
pub const FDCAN_TXBC_TFQM_Pos: u32 = 30;
pub const FDCAN_TXBC_TFQM_Msk: u32 = 0x1 << FDCAN_TXBC_TFQM_Pos;
pub const FDCAN_TXBC_TFQM: u32 = FDCAN_TXBC_TFQM_Msk;
pub const FDCAN_TXFQS_TFFL_Pos: u32 = 0;
pub const FDCAN_TXFQS_TFFL_Msk: u32 = 0x3F << FDCAN_TXFQS_TFFL_Pos;
pub const FDCAN_TXFQS_TFFL: u32 = FDCAN_TXFQS_TFFL_Msk;
pub const FDCAN_TXFQS_TFGI_Pos: u32 = 8;
pub const FDCAN_TXFQS_TFGI_Msk: u32 = 0x1F << FDCAN_TXFQS_TFGI_Pos;
pub const FDCAN_TXFQS_TFGI: u32 = FDCAN_TXFQS_TFGI_Msk;
pub const FDCAN_TXFQS_TFQPI_Pos: u32 = 16;
pub const FDCAN_TXFQS_TFQPI_Msk: u32 = 0x1F << FDCAN_TXFQS_TFQPI_Pos;
pub const FDCAN_TXFQS_TFQPI: u32 = FDCAN_TXFQS_TFQPI_Msk;
pub const FDCAN_TXFQS_TFQF_Pos: u32 = 21;
pub const FDCAN_TXFQS_TFQF_Msk: u32 = 0x1 << FDCAN_TXFQS_TFQF_Pos;
pub const FDCAN_TXFQS_TFQF: u32 = FDCAN_TXFQS_TFQF_Msk;
pub const FDCAN_TXESC_TBDS_Pos: u32 = 0;
pub const FDCAN_TXESC_TBDS_Msk: u32 = 0x7 << FDCAN_TXESC_TBDS_Pos;
pub const FDCAN_TXESC_TBDS: u32 = FDCAN_TXESC_TBDS_Msk;
pub const FDCAN_TXBRP_TRP_Pos: u32 = 0;
pub const FDCAN_TXBRP_TRP_Msk: u32 = 0xFFFFFFFF << FDCAN_TXBRP_TRP_Pos;
pub const FDCAN_TXBRP_TRP: u32 = FDCAN_TXBRP_TRP_Msk;
pub const FDCAN_TXBAR_AR_Pos: u32 = 0;
pub const FDCAN_TXBAR_AR_Msk: u32 = 0xFFFFFFFF << FDCAN_TXBAR_AR_Pos;
pub const FDCAN_TXBAR_AR: u32 = FDCAN_TXBAR_AR_Msk;
pub const FDCAN_TXBCR_CR_Pos: u32 = 0;
pub const FDCAN_TXBCR_CR_Msk: u32 = 0xFFFFFFFF << FDCAN_TXBCR_CR_Pos;
pub const FDCAN_TXBCR_CR: u32 = FDCAN_TXBCR_CR_Msk;
pub const FDCAN_TXBTO_TO_Pos: u32 = 0;
pub const FDCAN_TXBTO_TO_Msk: u32 = 0xFFFFFFFF << FDCAN_TXBTO_TO_Pos;
pub const FDCAN_TXBTO_TO: u32 = FDCAN_TXBTO_TO_Msk;
pub const FDCAN_TXBCF_CF_Pos: u32 = 0;
pub const FDCAN_TXBCF_CF_Msk: u32 = 0xFFFFFFFF << FDCAN_TXBCF_CF_Pos;
pub const FDCAN_TXBCF_CF: u32 = FDCAN_TXBCF_CF_Msk;
pub const FDCAN_TXBTIE_TIE_Pos: u32 = 0;
pub const FDCAN_TXBTIE_TIE_Msk: u32 = 0xFFFFFFFF << FDCAN_TXBTIE_TIE_Pos;
pub const FDCAN_TXBTIE_TIE: u32 = FDCAN_TXBTIE_TIE_Msk;
pub const FDCAN_TXBCIE_CFIE_Pos: u32 = 0;
pub const FDCAN_TXBCIE_CFIE_Msk: u32 = 0xFFFFFFFF << FDCAN_TXBCIE_CFIE_Pos;
pub const FDCAN_TXBCIE_CFIE: u32 = FDCAN_TXBCIE_CFIE_Msk;
pub const FDCAN_TXEFC_EFSA_Pos: u32 = 2;
pub const FDCAN_TXEFC_EFSA_Msk: u32 = 0x3FFF << FDCAN_TXEFC_EFSA_Pos;
pub const FDCAN_TXEFC_EFSA: u32 = FDCAN_TXEFC_EFSA_Msk;
pub const FDCAN_TXEFC_EFS_Pos: u32 = 16;
pub const FDCAN_TXEFC_EFS_Msk: u32 = 0x3F << FDCAN_TXEFC_EFS_Pos;
pub const FDCAN_TXEFC_EFS: u32 = FDCAN_TXEFC_EFS_Msk;
pub const FDCAN_TXEFC_EFWM_Pos: u32 = 24;
pub const FDCAN_TXEFC_EFWM_Msk: u32 = 0x3F << FDCAN_TXEFC_EFWM_Pos;
pub const FDCAN_TXEFC_EFWM: u32 = FDCAN_TXEFC_EFWM_Msk;
pub const FDCAN_TXEFS_EFFL_Pos: u32 = 0;
pub const FDCAN_TXEFS_EFFL_Msk: u32 = 0x3F << FDCAN_TXEFS_EFFL_Pos;
pub const FDCAN_TXEFS_EFFL: u32 = FDCAN_TXEFS_EFFL_Msk;
pub const FDCAN_TXEFS_EFGI_Pos: u32 = 8;
pub const FDCAN_TXEFS_EFGI_Msk: u32 = 0x1F << FDCAN_TXEFS_EFGI_Pos;
pub const FDCAN_TXEFS_EFGI: u32 = FDCAN_TXEFS_EFGI_Msk;
pub const FDCAN_TXEFS_EFPI_Pos: u32 = 16;
pub const FDCAN_TXEFS_EFPI_Msk: u32 = 0x1F << FDCAN_TXEFS_EFPI_Pos;
pub const FDCAN_TXEFS_EFPI: u32 = FDCAN_TXEFS_EFPI_Msk;
pub const FDCAN_TXEFS_EFF_Pos: u32 = 24;
pub const FDCAN_TXEFS_EFF_Msk: u32 = 0x1 << FDCAN_TXEFS_EFF_Pos;
pub const FDCAN_TXEFS_EFF: u32 = FDCAN_TXEFS_EFF_Msk;
pub const FDCAN_TXEFS_TEFL_Pos: u32 = 25;
pub const FDCAN_TXEFS_TEFL_Msk: u32 = 0x1 << FDCAN_TXEFS_TEFL_Pos;
pub const FDCAN_TXEFS_TEFL: u32 = FDCAN_TXEFS_TEFL_Msk;
pub const FDCAN_TXEFA_EFAI_Pos: u32 = 0;
pub const FDCAN_TXEFA_EFAI_Msk: u32 = 0x1F << FDCAN_TXEFA_EFAI_Pos;
pub const FDCAN_TXEFA_EFAI: u32 = FDCAN_TXEFA_EFAI_Msk;
pub const FDCAN_TTTMC_TMSA_Pos: u32 = 2;
pub const FDCAN_TTTMC_TMSA_Msk: u32 = 0x3FFF << FDCAN_TTTMC_TMSA_Pos;
pub const FDCAN_TTTMC_TMSA: u32 = FDCAN_TTTMC_TMSA_Msk;
pub const FDCAN_TTTMC_TME_Pos: u32 = 16;
pub const FDCAN_TTTMC_TME_Msk: u32 = 0x7F << FDCAN_TTTMC_TME_Pos;
pub const FDCAN_TTTMC_TME: u32 = FDCAN_TTTMC_TME_Msk;
pub const FDCAN_TTRMC_RID_Pos: u32 = 0;
pub const FDCAN_TTRMC_RID_Msk: u32 = 0x1FFFFFFF << FDCAN_TTRMC_RID_Pos;
pub const FDCAN_TTRMC_RID: u32 = FDCAN_TTRMC_RID_Msk;
pub const FDCAN_TTRMC_XTD_Pos: u32 = 30;
pub const FDCAN_TTRMC_XTD_Msk: u32 = 0x1 << FDCAN_TTRMC_XTD_Pos;
pub const FDCAN_TTRMC_XTD: u32 = FDCAN_TTRMC_XTD_Msk;
pub const FDCAN_TTRMC_RMPS_Pos: u32 = 31;
pub const FDCAN_TTRMC_RMPS_Msk: u32 = 0x1 << FDCAN_TTRMC_RMPS_Pos;
pub const FDCAN_TTRMC_RMPS: u32 = FDCAN_TTRMC_RMPS_Msk;
pub const FDCAN_TTOCF_OM_Pos: u32 = 0;
pub const FDCAN_TTOCF_OM_Msk: u32 = 0x3 << FDCAN_TTOCF_OM_Pos;
pub const FDCAN_TTOCF_OM: u32 = FDCAN_TTOCF_OM_Msk;
pub const FDCAN_TTOCF_GEN_Pos: u32 = 3;
pub const FDCAN_TTOCF_GEN_Msk: u32 = 0x1 << FDCAN_TTOCF_GEN_Pos;
pub const FDCAN_TTOCF_GEN: u32 = FDCAN_TTOCF_GEN_Msk;
pub const FDCAN_TTOCF_TM_Pos: u32 = 4;
pub const FDCAN_TTOCF_TM_Msk: u32 = 0x1 << FDCAN_TTOCF_TM_Pos;
pub const FDCAN_TTOCF_TM: u32 = FDCAN_TTOCF_TM_Msk;
pub const FDCAN_TTOCF_LDSDL_Pos: u32 = 5;
pub const FDCAN_TTOCF_LDSDL_Msk: u32 = 0x7 << FDCAN_TTOCF_LDSDL_Pos;
pub const FDCAN_TTOCF_LDSDL: u32 = FDCAN_TTOCF_LDSDL_Msk;
pub const FDCAN_TTOCF_IRTO_Pos: u32 = 8;
pub const FDCAN_TTOCF_IRTO_Msk: u32 = 0x7F << FDCAN_TTOCF_IRTO_Pos;
pub const FDCAN_TTOCF_IRTO: u32 = FDCAN_TTOCF_IRTO_Msk;
pub const FDCAN_TTOCF_EECS_Pos: u32 = 15;
pub const FDCAN_TTOCF_EECS_Msk: u32 = 0x1 << FDCAN_TTOCF_EECS_Pos;
pub const FDCAN_TTOCF_EECS: u32 = FDCAN_TTOCF_EECS_Msk;
pub const FDCAN_TTOCF_AWL_Pos: u32 = 16;
pub const FDCAN_TTOCF_AWL_Msk: u32 = 0xFF << FDCAN_TTOCF_AWL_Pos;
pub const FDCAN_TTOCF_AWL: u32 = FDCAN_TTOCF_AWL_Msk;
pub const FDCAN_TTOCF_EGTF_Pos: u32 = 24;
pub const FDCAN_TTOCF_EGTF_Msk: u32 = 0x1 << FDCAN_TTOCF_EGTF_Pos;
pub const FDCAN_TTOCF_EGTF: u32 = FDCAN_TTOCF_EGTF_Msk;
pub const FDCAN_TTOCF_ECC_Pos: u32 = 25;
pub const FDCAN_TTOCF_ECC_Msk: u32 = 0x1 << FDCAN_TTOCF_ECC_Pos;
pub const FDCAN_TTOCF_ECC: u32 = FDCAN_TTOCF_ECC_Msk;
pub const FDCAN_TTOCF_EVTP_Pos: u32 = 26;
pub const FDCAN_TTOCF_EVTP_Msk: u32 = 0x1 << FDCAN_TTOCF_EVTP_Pos;
pub const FDCAN_TTOCF_EVTP: u32 = FDCAN_TTOCF_EVTP_Msk;
pub const FDCAN_TTMLM_CCM_Pos: u32 = 0;
pub const FDCAN_TTMLM_CCM_Msk: u32 = 0x3F << FDCAN_TTMLM_CCM_Pos;
pub const FDCAN_TTMLM_CCM: u32 = FDCAN_TTMLM_CCM_Msk;
pub const FDCAN_TTMLM_CSS_Pos: u32 = 6;
pub const FDCAN_TTMLM_CSS_Msk: u32 = 0x3 << FDCAN_TTMLM_CSS_Pos;
pub const FDCAN_TTMLM_CSS: u32 = FDCAN_TTMLM_CSS_Msk;
pub const FDCAN_TTMLM_TXEW_Pos: u32 = 8;
pub const FDCAN_TTMLM_TXEW_Msk: u32 = 0xF << FDCAN_TTMLM_TXEW_Pos;
pub const FDCAN_TTMLM_TXEW: u32 = FDCAN_TTMLM_TXEW_Msk;
pub const FDCAN_TTMLM_ENTT_Pos: u32 = 16;
pub const FDCAN_TTMLM_ENTT_Msk: u32 = 0xFFF << FDCAN_TTMLM_ENTT_Pos;
pub const FDCAN_TTMLM_ENTT: u32 = FDCAN_TTMLM_ENTT_Msk;
pub const FDCAN_TURCF_NCL_Pos: u32 = 0;
pub const FDCAN_TURCF_NCL_Msk: u32 = 0xFFFF << FDCAN_TURCF_NCL_Pos;
pub const FDCAN_TURCF_NCL: u32 = FDCAN_TURCF_NCL_Msk;
pub const FDCAN_TURCF_DC_Pos: u32 = 16;
pub const FDCAN_TURCF_DC_Msk: u32 = 0x3FFF << FDCAN_TURCF_DC_Pos;
pub const FDCAN_TURCF_DC: u32 = FDCAN_TURCF_DC_Msk;
pub const FDCAN_TURCF_ELT_Pos: u32 = 31;
pub const FDCAN_TURCF_ELT_Msk: u32 = 0x1 << FDCAN_TURCF_ELT_Pos;
pub const FDCAN_TURCF_ELT: u32 = FDCAN_TURCF_ELT_Msk;
pub const FDCAN_TTOCN_SGT_Pos: u32 = 0;
pub const FDCAN_TTOCN_SGT_Msk: u32 = 0x1 << FDCAN_TTOCN_SGT_Pos;
pub const FDCAN_TTOCN_SGT: u32 = FDCAN_TTOCN_SGT_Msk;
pub const FDCAN_TTOCN_ECS_Pos: u32 = 1;
pub const FDCAN_TTOCN_ECS_Msk: u32 = 0x1 << FDCAN_TTOCN_ECS_Pos;
pub const FDCAN_TTOCN_ECS: u32 = FDCAN_TTOCN_ECS_Msk;
pub const FDCAN_TTOCN_SWP_Pos: u32 = 2;
pub const FDCAN_TTOCN_SWP_Msk: u32 = 0x1 << FDCAN_TTOCN_SWP_Pos;
pub const FDCAN_TTOCN_SWP: u32 = FDCAN_TTOCN_SWP_Msk;
pub const FDCAN_TTOCN_SWS_Pos: u32 = 3;
pub const FDCAN_TTOCN_SWS_Msk: u32 = 0x3 << FDCAN_TTOCN_SWS_Pos;
pub const FDCAN_TTOCN_SWS: u32 = FDCAN_TTOCN_SWS_Msk;
pub const FDCAN_TTOCN_RTIE_Pos: u32 = 5;
pub const FDCAN_TTOCN_RTIE_Msk: u32 = 0x1 << FDCAN_TTOCN_RTIE_Pos;
pub const FDCAN_TTOCN_RTIE: u32 = FDCAN_TTOCN_RTIE_Msk;
pub const FDCAN_TTOCN_TMC_Pos: u32 = 6;
pub const FDCAN_TTOCN_TMC_Msk: u32 = 0x3 << FDCAN_TTOCN_TMC_Pos;
pub const FDCAN_TTOCN_TMC: u32 = FDCAN_TTOCN_TMC_Msk;
pub const FDCAN_TTOCN_TTIE_Pos: u32 = 8;
pub const FDCAN_TTOCN_TTIE_Msk: u32 = 0x1 << FDCAN_TTOCN_TTIE_Pos;
pub const FDCAN_TTOCN_TTIE: u32 = FDCAN_TTOCN_TTIE_Msk;
pub const FDCAN_TTOCN_GCS_Pos: u32 = 9;
pub const FDCAN_TTOCN_GCS_Msk: u32 = 0x1 << FDCAN_TTOCN_GCS_Pos;
pub const FDCAN_TTOCN_GCS: u32 = FDCAN_TTOCN_GCS_Msk;
pub const FDCAN_TTOCN_FGP_Pos: u32 = 10;
pub const FDCAN_TTOCN_FGP_Msk: u32 = 0x1 << FDCAN_TTOCN_FGP_Pos;
pub const FDCAN_TTOCN_FGP: u32 = FDCAN_TTOCN_FGP_Msk;
pub const FDCAN_TTOCN_TMG_Pos: u32 = 11;
pub const FDCAN_TTOCN_TMG_Msk: u32 = 0x1 << FDCAN_TTOCN_TMG_Pos;
pub const FDCAN_TTOCN_TMG: u32 = FDCAN_TTOCN_TMG_Msk;
pub const FDCAN_TTOCN_NIG_Pos: u32 = 12;
pub const FDCAN_TTOCN_NIG_Msk: u32 = 0x1 << FDCAN_TTOCN_NIG_Pos;
pub const FDCAN_TTOCN_NIG: u32 = FDCAN_TTOCN_NIG_Msk;
pub const FDCAN_TTOCN_ESCN_Pos: u32 = 13;
pub const FDCAN_TTOCN_ESCN_Msk: u32 = 0x1 << FDCAN_TTOCN_ESCN_Pos;
pub const FDCAN_TTOCN_ESCN: u32 = FDCAN_TTOCN_ESCN_Msk;
pub const FDCAN_TTOCN_LCKC_Pos: u32 = 15;
pub const FDCAN_TTOCN_LCKC_Msk: u32 = 0x1 << FDCAN_TTOCN_LCKC_Pos;
pub const FDCAN_TTOCN_LCKC: u32 = FDCAN_TTOCN_LCKC_Msk;
pub const FDCAN_TTGTP_TP_Pos: u32 = 0;
pub const FDCAN_TTGTP_TP_Msk: u32 = 0xFFFF << FDCAN_TTGTP_TP_Pos;
pub const FDCAN_TTGTP_TP: u32 = FDCAN_TTGTP_TP_Msk;
pub const FDCAN_TTGTP_CTP_Pos: u32 = 16;
pub const FDCAN_TTGTP_CTP_Msk: u32 = 0xFFFF << FDCAN_TTGTP_CTP_Pos;
pub const FDCAN_TTGTP_CTP: u32 = FDCAN_TTGTP_CTP_Msk;
pub const FDCAN_TTTMK_TM_Pos: u32 = 0;
pub const FDCAN_TTTMK_TM_Msk: u32 = 0xFFFF << FDCAN_TTTMK_TM_Pos;
pub const FDCAN_TTTMK_TM: u32 = FDCAN_TTTMK_TM_Msk;
pub const FDCAN_TTTMK_TICC_Pos: u32 = 16;
pub const FDCAN_TTTMK_TICC_Msk: u32 = 0x7F << FDCAN_TTTMK_TICC_Pos;
pub const FDCAN_TTTMK_TICC: u32 = FDCAN_TTTMK_TICC_Msk;
pub const FDCAN_TTTMK_LCKM_Pos: u32 = 31;
pub const FDCAN_TTTMK_LCKM_Msk: u32 = 0x1 << FDCAN_TTTMK_LCKM_Pos;
pub const FDCAN_TTTMK_LCKM: u32 = FDCAN_TTTMK_LCKM_Msk;
pub const FDCAN_TTIR_SBC_Pos: u32 = 0;
pub const FDCAN_TTIR_SBC_Msk: u32 = 0x1 << FDCAN_TTIR_SBC_Pos;
pub const FDCAN_TTIR_SBC: u32 = FDCAN_TTIR_SBC_Msk;
pub const FDCAN_TTIR_SMC_Pos: u32 = 1;
pub const FDCAN_TTIR_SMC_Msk: u32 = 0x1 << FDCAN_TTIR_SMC_Pos;
pub const FDCAN_TTIR_SMC: u32 = FDCAN_TTIR_SMC_Msk;
pub const FDCAN_TTIR_CSM_Pos: u32 = 2;
pub const FDCAN_TTIR_CSM_Msk: u32 = 0x1 << FDCAN_TTIR_CSM_Pos;
pub const FDCAN_TTIR_CSM: u32 = FDCAN_TTIR_CSM_Msk;
pub const FDCAN_TTIR_SOG_Pos: u32 = 3;
pub const FDCAN_TTIR_SOG_Msk: u32 = 0x1 << FDCAN_TTIR_SOG_Pos;
pub const FDCAN_TTIR_SOG: u32 = FDCAN_TTIR_SOG_Msk;
pub const FDCAN_TTIR_RTMI_Pos: u32 = 4;
pub const FDCAN_TTIR_RTMI_Msk: u32 = 0x1 << FDCAN_TTIR_RTMI_Pos;
pub const FDCAN_TTIR_RTMI: u32 = FDCAN_TTIR_RTMI_Msk;
pub const FDCAN_TTIR_TTMI_Pos: u32 = 5;
pub const FDCAN_TTIR_TTMI_Msk: u32 = 0x1 << FDCAN_TTIR_TTMI_Pos;
pub const FDCAN_TTIR_TTMI: u32 = FDCAN_TTIR_TTMI_Msk;
pub const FDCAN_TTIR_SWE_Pos: u32 = 6;
pub const FDCAN_TTIR_SWE_Msk: u32 = 0x1 << FDCAN_TTIR_SWE_Pos;
pub const FDCAN_TTIR_SWE: u32 = FDCAN_TTIR_SWE_Msk;
pub const FDCAN_TTIR_GTW_Pos: u32 = 7;
pub const FDCAN_TTIR_GTW_Msk: u32 = 0x1 << FDCAN_TTIR_GTW_Pos;
pub const FDCAN_TTIR_GTW: u32 = FDCAN_TTIR_GTW_Msk;
pub const FDCAN_TTIR_GTD_Pos: u32 = 8;
pub const FDCAN_TTIR_GTD_Msk: u32 = 0x1 << FDCAN_TTIR_GTD_Pos;
pub const FDCAN_TTIR_GTD: u32 = FDCAN_TTIR_GTD_Msk;
pub const FDCAN_TTIR_GTE_Pos: u32 = 9;
pub const FDCAN_TTIR_GTE_Msk: u32 = 0x1 << FDCAN_TTIR_GTE_Pos;
pub const FDCAN_TTIR_GTE: u32 = FDCAN_TTIR_GTE_Msk;
pub const FDCAN_TTIR_TXU_Pos: u32 = 10;
pub const FDCAN_TTIR_TXU_Msk: u32 = 0x1 << FDCAN_TTIR_TXU_Pos;
pub const FDCAN_TTIR_TXU: u32 = FDCAN_TTIR_TXU_Msk;
pub const FDCAN_TTIR_TXO_Pos: u32 = 11;
pub const FDCAN_TTIR_TXO_Msk: u32 = 0x1 << FDCAN_TTIR_TXO_Pos;
pub const FDCAN_TTIR_TXO: u32 = FDCAN_TTIR_TXO_Msk;
pub const FDCAN_TTIR_SE1_Pos: u32 = 12;
pub const FDCAN_TTIR_SE1_Msk: u32 = 0x1 << FDCAN_TTIR_SE1_Pos;
pub const FDCAN_TTIR_SE1: u32 = FDCAN_TTIR_SE1_Msk;
pub const FDCAN_TTIR_SE2_Pos: u32 = 13;
pub const FDCAN_TTIR_SE2_Msk: u32 = 0x1 << FDCAN_TTIR_SE2_Pos;
pub const FDCAN_TTIR_SE2: u32 = FDCAN_TTIR_SE2_Msk;
pub const FDCAN_TTIR_ELC_Pos: u32 = 14;
pub const FDCAN_TTIR_ELC_Msk: u32 = 0x1 << FDCAN_TTIR_ELC_Pos;
pub const FDCAN_TTIR_ELC: u32 = FDCAN_TTIR_ELC_Msk;
pub const FDCAN_TTIR_IWT_Pos: u32 = 15;
pub const FDCAN_TTIR_IWT_Msk: u32 = 0x1 << FDCAN_TTIR_IWT_Pos;
pub const FDCAN_TTIR_IWT: u32 = FDCAN_TTIR_IWT_Msk;
pub const FDCAN_TTIR_WT_Pos: u32 = 16;
pub const FDCAN_TTIR_WT_Msk: u32 = 0x1 << FDCAN_TTIR_WT_Pos;
pub const FDCAN_TTIR_WT: u32 = FDCAN_TTIR_WT_Msk;
pub const FDCAN_TTIR_AW_Pos: u32 = 17;
pub const FDCAN_TTIR_AW_Msk: u32 = 0x1 << FDCAN_TTIR_AW_Pos;
pub const FDCAN_TTIR_AW: u32 = FDCAN_TTIR_AW_Msk;
pub const FDCAN_TTIR_CER_Pos: u32 = 18;
pub const FDCAN_TTIR_CER_Msk: u32 = 0x1 << FDCAN_TTIR_CER_Pos;
pub const FDCAN_TTIR_CER: u32 = FDCAN_TTIR_CER_Msk;
pub const FDCAN_TTIE_SBCE_Pos: u32 = 0;
pub const FDCAN_TTIE_SBCE_Msk: u32 = 0x1 << FDCAN_TTIE_SBCE_Pos;
pub const FDCAN_TTIE_SBCE: u32 = FDCAN_TTIE_SBCE_Msk;
pub const FDCAN_TTIE_SMCE_Pos: u32 = 1;
pub const FDCAN_TTIE_SMCE_Msk: u32 = 0x1 << FDCAN_TTIE_SMCE_Pos;
pub const FDCAN_TTIE_SMCE: u32 = FDCAN_TTIE_SMCE_Msk;
pub const FDCAN_TTIE_CSME_Pos: u32 = 2;
pub const FDCAN_TTIE_CSME_Msk: u32 = 0x1 << FDCAN_TTIE_CSME_Pos;
pub const FDCAN_TTIE_CSME: u32 = FDCAN_TTIE_CSME_Msk;
pub const FDCAN_TTIE_SOGE_Pos: u32 = 3;
pub const FDCAN_TTIE_SOGE_Msk: u32 = 0x1 << FDCAN_TTIE_SOGE_Pos;
pub const FDCAN_TTIE_SOGE: u32 = FDCAN_TTIE_SOGE_Msk;
pub const FDCAN_TTIE_RTMIE_Pos: u32 = 4;
pub const FDCAN_TTIE_RTMIE_Msk: u32 = 0x1 << FDCAN_TTIE_RTMIE_Pos;
pub const FDCAN_TTIE_RTMIE: u32 = FDCAN_TTIE_RTMIE_Msk;
pub const FDCAN_TTIE_TTMIE_Pos: u32 = 5;
pub const FDCAN_TTIE_TTMIE_Msk: u32 = 0x1 << FDCAN_TTIE_TTMIE_Pos;
pub const FDCAN_TTIE_TTMIE: u32 = FDCAN_TTIE_TTMIE_Msk;
pub const FDCAN_TTIE_SWEE_Pos: u32 = 6;
pub const FDCAN_TTIE_SWEE_Msk: u32 = 0x1 << FDCAN_TTIE_SWEE_Pos;
pub const FDCAN_TTIE_SWEE: u32 = FDCAN_TTIE_SWEE_Msk;
pub const FDCAN_TTIE_GTWE_Pos: u32 = 7;
pub const FDCAN_TTIE_GTWE_Msk: u32 = 0x1 << FDCAN_TTIE_GTWE_Pos;
pub const FDCAN_TTIE_GTWE: u32 = FDCAN_TTIE_GTWE_Msk;
pub const FDCAN_TTIE_GTDE_Pos: u32 = 8;
pub const FDCAN_TTIE_GTDE_Msk: u32 = 0x1 << FDCAN_TTIE_GTDE_Pos;
pub const FDCAN_TTIE_GTDE: u32 = FDCAN_TTIE_GTDE_Msk;
pub const FDCAN_TTIE_GTEE_Pos: u32 = 9;
pub const FDCAN_TTIE_GTEE_Msk: u32 = 0x1 << FDCAN_TTIE_GTEE_Pos;
pub const FDCAN_TTIE_GTEE: u32 = FDCAN_TTIE_GTEE_Msk;
pub const FDCAN_TTIE_TXUE_Pos: u32 = 10;
pub const FDCAN_TTIE_TXUE_Msk: u32 = 0x1 << FDCAN_TTIE_TXUE_Pos;
pub const FDCAN_TTIE_TXUE: u32 = FDCAN_TTIE_TXUE_Msk;
pub const FDCAN_TTIE_TXOE_Pos: u32 = 11;
pub const FDCAN_TTIE_TXOE_Msk: u32 = 0x1 << FDCAN_TTIE_TXOE_Pos;
pub const FDCAN_TTIE_TXOE: u32 = FDCAN_TTIE_TXOE_Msk;
pub const FDCAN_TTIE_SE1E_Pos: u32 = 12;
pub const FDCAN_TTIE_SE1E_Msk: u32 = 0x1 << FDCAN_TTIE_SE1E_Pos;
pub const FDCAN_TTIE_SE1E: u32 = FDCAN_TTIE_SE1E_Msk;
pub const FDCAN_TTIE_SE2E_Pos: u32 = 13;
pub const FDCAN_TTIE_SE2E_Msk: u32 = 0x1 << FDCAN_TTIE_SE2E_Pos;
pub const FDCAN_TTIE_SE2E: u32 = FDCAN_TTIE_SE2E_Msk;
pub const FDCAN_TTIE_ELCE_Pos: u32 = 14;
pub const FDCAN_TTIE_ELCE_Msk: u32 = 0x1 << FDCAN_TTIE_ELCE_Pos;
pub const FDCAN_TTIE_ELCE: u32 = FDCAN_TTIE_ELCE_Msk;
pub const FDCAN_TTIE_IWTE_Pos: u32 = 15;
pub const FDCAN_TTIE_IWTE_Msk: u32 = 0x1 << FDCAN_TTIE_IWTE_Pos;
pub const FDCAN_TTIE_IWTE: u32 = FDCAN_TTIE_IWTE_Msk;
pub const FDCAN_TTIE_WTE_Pos: u32 = 16;
pub const FDCAN_TTIE_WTE_Msk: u32 = 0x1 << FDCAN_TTIE_WTE_Pos;
pub const FDCAN_TTIE_WTE: u32 = FDCAN_TTIE_WTE_Msk;
pub const FDCAN_TTIE_AWE_Pos: u32 = 17;
pub const FDCAN_TTIE_AWE_Msk: u32 = 0x1 << FDCAN_TTIE_AWE_Pos;
pub const FDCAN_TTIE_AWE: u32 = FDCAN_TTIE_AWE_Msk;
pub const FDCAN_TTIE_CERE_Pos: u32 = 18;
pub const FDCAN_TTIE_CERE_Msk: u32 = 0x1 << FDCAN_TTIE_CERE_Pos;
pub const FDCAN_TTIE_CERE: u32 = FDCAN_TTIE_CERE_Msk;
pub const FDCAN_TTILS_SBCS_Pos: u32 = 0;
pub const FDCAN_TTILS_SBCS_Msk: u32 = 0x1 << FDCAN_TTILS_SBCS_Pos;
pub const FDCAN_TTILS_SBCS: u32 = FDCAN_TTILS_SBCS_Msk;
pub const FDCAN_TTILS_SMCS_Pos: u32 = 1;
pub const FDCAN_TTILS_SMCS_Msk: u32 = 0x1 << FDCAN_TTILS_SMCS_Pos;
pub const FDCAN_TTILS_SMCS: u32 = FDCAN_TTILS_SMCS_Msk;
pub const FDCAN_TTILS_CSMS_Pos: u32 = 2;
pub const FDCAN_TTILS_CSMS_Msk: u32 = 0x1 << FDCAN_TTILS_CSMS_Pos;
pub const FDCAN_TTILS_CSMS: u32 = FDCAN_TTILS_CSMS_Msk;
pub const FDCAN_TTILS_SOGS_Pos: u32 = 3;
pub const FDCAN_TTILS_SOGS_Msk: u32 = 0x1 << FDCAN_TTILS_SOGS_Pos;
pub const FDCAN_TTILS_SOGS: u32 = FDCAN_TTILS_SOGS_Msk;
pub const FDCAN_TTILS_RTMIS_Pos: u32 = 4;
pub const FDCAN_TTILS_RTMIS_Msk: u32 = 0x1 << FDCAN_TTILS_RTMIS_Pos;
pub const FDCAN_TTILS_RTMIS: u32 = FDCAN_TTILS_RTMIS_Msk;
pub const FDCAN_TTILS_TTMIS_Pos: u32 = 5;
pub const FDCAN_TTILS_TTMIS_Msk: u32 = 0x1 << FDCAN_TTILS_TTMIS_Pos;
pub const FDCAN_TTILS_TTMIS: u32 = FDCAN_TTILS_TTMIS_Msk;
pub const FDCAN_TTILS_SWES_Pos: u32 = 6;
pub const FDCAN_TTILS_SWES_Msk: u32 = 0x1 << FDCAN_TTILS_SWES_Pos;
pub const FDCAN_TTILS_SWES: u32 = FDCAN_TTILS_SWES_Msk;
pub const FDCAN_TTILS_GTWS_Pos: u32 = 7;
pub const FDCAN_TTILS_GTWS_Msk: u32 = 0x1 << FDCAN_TTILS_GTWS_Pos;
pub const FDCAN_TTILS_GTWS: u32 = FDCAN_TTILS_GTWS_Msk;
pub const FDCAN_TTILS_GTDS_Pos: u32 = 8;
pub const FDCAN_TTILS_GTDS_Msk: u32 = 0x1 << FDCAN_TTILS_GTDS_Pos;
pub const FDCAN_TTILS_GTDS: u32 = FDCAN_TTILS_GTDS_Msk;
pub const FDCAN_TTILS_GTES_Pos: u32 = 9;
pub const FDCAN_TTILS_GTES_Msk: u32 = 0x1 << FDCAN_TTILS_GTES_Pos;
pub const FDCAN_TTILS_GTES: u32 = FDCAN_TTILS_GTES_Msk;
pub const FDCAN_TTILS_TXUS_Pos: u32 = 10;
pub const FDCAN_TTILS_TXUS_Msk: u32 = 0x1 << FDCAN_TTILS_TXUS_Pos;
pub const FDCAN_TTILS_TXUS: u32 = FDCAN_TTILS_TXUS_Msk;
pub const FDCAN_TTILS_TXOS_Pos: u32 = 11;
pub const FDCAN_TTILS_TXOS_Msk: u32 = 0x1 << FDCAN_TTILS_TXOS_Pos;
pub const FDCAN_TTILS_TXOS: u32 = FDCAN_TTILS_TXOS_Msk;
pub const FDCAN_TTILS_SE1S_Pos: u32 = 12;
pub const FDCAN_TTILS_SE1S_Msk: u32 = 0x1 << FDCAN_TTILS_SE1S_Pos;
pub const FDCAN_TTILS_SE1S: u32 = FDCAN_TTILS_SE1S_Msk;
pub const FDCAN_TTILS_SE2S_Pos: u32 = 13;
pub const FDCAN_TTILS_SE2S_Msk: u32 = 0x1 << FDCAN_TTILS_SE2S_Pos;
pub const FDCAN_TTILS_SE2S: u32 = FDCAN_TTILS_SE2S_Msk;
pub const FDCAN_TTILS_ELCS_Pos: u32 = 14;
pub const FDCAN_TTILS_ELCS_Msk: u32 = 0x1 << FDCAN_TTILS_ELCS_Pos;
pub const FDCAN_TTILS_ELCS: u32 = FDCAN_TTILS_ELCS_Msk;
pub const FDCAN_TTILS_IWTS_Pos: u32 = 15;
pub const FDCAN_TTILS_IWTS_Msk: u32 = 0x1 << FDCAN_TTILS_IWTS_Pos;
pub const FDCAN_TTILS_IWTS: u32 = FDCAN_TTILS_IWTS_Msk;
pub const FDCAN_TTILS_WTS_Pos: u32 = 16;
pub const FDCAN_TTILS_WTS_Msk: u32 = 0x1 << FDCAN_TTILS_WTS_Pos;
pub const FDCAN_TTILS_WTS: u32 = FDCAN_TTILS_WTS_Msk;
pub const FDCAN_TTILS_AWS_Pos: u32 = 17;
pub const FDCAN_TTILS_AWS_Msk: u32 = 0x1 << FDCAN_TTILS_AWS_Pos;
pub const FDCAN_TTILS_AWS: u32 = FDCAN_TTILS_AWS_Msk;
pub const FDCAN_TTILS_CERS_Pos: u32 = 18;
pub const FDCAN_TTILS_CERS_Msk: u32 = 0x1 << FDCAN_TTILS_CERS_Pos;
pub const FDCAN_TTILS_CERS: u32 = FDCAN_TTILS_CERS_Msk;
pub const FDCAN_TTOST_EL_Pos: u32 = 0;
pub const FDCAN_TTOST_EL_Msk: u32 = 0x3 << FDCAN_TTOST_EL_Pos;
pub const FDCAN_TTOST_EL: u32 = FDCAN_TTOST_EL_Msk;
pub const FDCAN_TTOST_MS_Pos: u32 = 2;
pub const FDCAN_TTOST_MS_Msk: u32 = 0x3 << FDCAN_TTOST_MS_Pos;
pub const FDCAN_TTOST_MS: u32 = FDCAN_TTOST_MS_Msk;
pub const FDCAN_TTOST_SYS_Pos: u32 = 4;
pub const FDCAN_TTOST_SYS_Msk: u32 = 0x3 << FDCAN_TTOST_SYS_Pos;
pub const FDCAN_TTOST_SYS: u32 = FDCAN_TTOST_SYS_Msk;
pub const FDCAN_TTOST_QGTP_Pos: u32 = 6;
pub const FDCAN_TTOST_QGTP_Msk: u32 = 0x1 << FDCAN_TTOST_QGTP_Pos;
pub const FDCAN_TTOST_QGTP: u32 = FDCAN_TTOST_QGTP_Msk;
pub const FDCAN_TTOST_QCS_Pos: u32 = 7;
pub const FDCAN_TTOST_QCS_Msk: u32 = 0x1 << FDCAN_TTOST_QCS_Pos;
pub const FDCAN_TTOST_QCS: u32 = FDCAN_TTOST_QCS_Msk;
pub const FDCAN_TTOST_RTO_Pos: u32 = 8;
pub const FDCAN_TTOST_RTO_Msk: u32 = 0xFF << FDCAN_TTOST_RTO_Pos;
pub const FDCAN_TTOST_RTO: u32 = FDCAN_TTOST_RTO_Msk;
pub const FDCAN_TTOST_WGTD_Pos: u32 = 22;
pub const FDCAN_TTOST_WGTD_Msk: u32 = 0x1 << FDCAN_TTOST_WGTD_Pos;
pub const FDCAN_TTOST_WGTD: u32 = FDCAN_TTOST_WGTD_Msk;
pub const FDCAN_TTOST_GFI_Pos: u32 = 23;
pub const FDCAN_TTOST_GFI_Msk: u32 = 0x1 << FDCAN_TTOST_GFI_Pos;
pub const FDCAN_TTOST_GFI: u32 = FDCAN_TTOST_GFI_Msk;
pub const FDCAN_TTOST_TMP_Pos: u32 = 24;
pub const FDCAN_TTOST_TMP_Msk: u32 = 0x7 << FDCAN_TTOST_TMP_Pos;
pub const FDCAN_TTOST_TMP: u32 = FDCAN_TTOST_TMP_Msk;
pub const FDCAN_TTOST_GSI_Pos: u32 = 27;
pub const FDCAN_TTOST_GSI_Msk: u32 = 0x1 << FDCAN_TTOST_GSI_Pos;
pub const FDCAN_TTOST_GSI: u32 = FDCAN_TTOST_GSI_Msk;
pub const FDCAN_TTOST_WFE_Pos: u32 = 28;
pub const FDCAN_TTOST_WFE_Msk: u32 = 0x1 << FDCAN_TTOST_WFE_Pos;
pub const FDCAN_TTOST_WFE: u32 = FDCAN_TTOST_WFE_Msk;
pub const FDCAN_TTOST_AWE_Pos: u32 = 29;
pub const FDCAN_TTOST_AWE_Msk: u32 = 0x1 << FDCAN_TTOST_AWE_Pos;
pub const FDCAN_TTOST_AWE: u32 = FDCAN_TTOST_AWE_Msk;
pub const FDCAN_TTOST_WECS_Pos: u32 = 30;
pub const FDCAN_TTOST_WECS_Msk: u32 = 0x1 << FDCAN_TTOST_WECS_Pos;
pub const FDCAN_TTOST_WECS: u32 = FDCAN_TTOST_WECS_Msk;
pub const FDCAN_TTOST_SPL_Pos: u32 = 31;
pub const FDCAN_TTOST_SPL_Msk: u32 = 0x1 << FDCAN_TTOST_SPL_Pos;
pub const FDCAN_TTOST_SPL: u32 = FDCAN_TTOST_SPL_Msk;
pub const FDCAN_TURNA_NAV_Pos: u32 = 0;
pub const FDCAN_TURNA_NAV_Msk: u32 = 0x3FFFF << FDCAN_TURNA_NAV_Pos;
pub const FDCAN_TURNA_NAV: u32 = FDCAN_TURNA_NAV_Msk;
pub const FDCAN_TTLGT_LT_Pos: u32 = 0;
pub const FDCAN_TTLGT_LT_Msk: u32 = 0xFFFF << FDCAN_TTLGT_LT_Pos;
pub const FDCAN_TTLGT_LT: u32 = FDCAN_TTLGT_LT_Msk;
pub const FDCAN_TTLGT_GT_Pos: u32 = 16;
pub const FDCAN_TTLGT_GT_Msk: u32 = 0xFFFF << FDCAN_TTLGT_GT_Pos;
pub const FDCAN_TTLGT_GT: u32 = FDCAN_TTLGT_GT_Msk;
pub const FDCAN_TTCTC_CT_Pos: u32 = 0;
pub const FDCAN_TTCTC_CT_Msk: u32 = 0xFFFF << FDCAN_TTCTC_CT_Pos;
pub const FDCAN_TTCTC_CT: u32 = FDCAN_TTCTC_CT_Msk;
pub const FDCAN_TTCTC_CC_Pos: u32 = 16;
pub const FDCAN_TTCTC_CC_Msk: u32 = 0x3F << FDCAN_TTCTC_CC_Pos;
pub const FDCAN_TTCTC_CC: u32 = FDCAN_TTCTC_CC_Msk;
pub const FDCAN_TTCPT_CCV_Pos: u32 = 0;
pub const FDCAN_TTCPT_CCV_Msk: u32 = 0x3F << FDCAN_TTCPT_CCV_Pos;
pub const FDCAN_TTCPT_CCV: u32 = FDCAN_TTCPT_CCV_Msk;
pub const FDCAN_TTCPT_SWV_Pos: u32 = 16;
pub const FDCAN_TTCPT_SWV_Msk: u32 = 0xFFFF << FDCAN_TTCPT_SWV_Pos;
pub const FDCAN_TTCPT_SWV: u32 = FDCAN_TTCPT_SWV_Msk;
pub const FDCAN_TTCSM_CSM_Pos: u32 = 0;
pub const FDCAN_TTCSM_CSM_Msk: u32 = 0xFFFF << FDCAN_TTCSM_CSM_Pos;
pub const FDCAN_TTCSM_CSM: u32 = FDCAN_TTCSM_CSM_Msk;
pub const FDCAN_TTTS_SWTSEL_Pos: u32 = 0;
pub const FDCAN_TTTS_SWTSEL_Msk: u32 = 0x3 << FDCAN_TTTS_SWTSEL_Pos;
pub const FDCAN_TTTS_SWTSEL: u32 = FDCAN_TTTS_SWTSEL_Msk;
pub const FDCAN_TTTS_EVTSEL_Pos: u32 = 4;
pub const FDCAN_TTTS_EVTSEL_Msk: u32 = 0x3 << FDCAN_TTTS_EVTSEL_Pos;
pub const FDCAN_TTTS_EVTSEL: u32 = FDCAN_TTTS_EVTSEL_Msk;
pub const FDCANCCU_CREL_DAY_Pos: u32 = 0;
pub const FDCANCCU_CREL_DAY_Msk: u32 = 0xFF << FDCANCCU_CREL_DAY_Pos;
pub const FDCANCCU_CREL_DAY: u32 = FDCANCCU_CREL_DAY_Msk;
pub const FDCANCCU_CREL_MON_Pos: u32 = 8;
pub const FDCANCCU_CREL_MON_Msk: u32 = 0xFF << FDCANCCU_CREL_MON_Pos;
pub const FDCANCCU_CREL_MON: u32 = FDCANCCU_CREL_MON_Msk;
pub const FDCANCCU_CREL_YEAR_Pos: u32 = 16;
pub const FDCANCCU_CREL_YEAR_Msk: u32 = 0xF << FDCANCCU_CREL_YEAR_Pos;
pub const FDCANCCU_CREL_YEAR: u32 = FDCANCCU_CREL_YEAR_Msk;
pub const FDCANCCU_CREL_SUBSTEP_Pos: u32 = 20;
pub const FDCANCCU_CREL_SUBSTEP_Msk: u32 = 0xF << FDCANCCU_CREL_SUBSTEP_Pos;
pub const FDCANCCU_CREL_SUBSTEP: u32 = FDCANCCU_CREL_SUBSTEP_Msk;
pub const FDCANCCU_CREL_STEP_Pos: u32 = 24;
pub const FDCANCCU_CREL_STEP_Msk: u32 = 0xF << FDCANCCU_CREL_STEP_Pos;
pub const FDCANCCU_CREL_STEP: u32 = FDCANCCU_CREL_STEP_Msk;
pub const FDCANCCU_CREL_REL_Pos: u32 = 28;
pub const FDCANCCU_CREL_REL_Msk: u32 = 0xF << FDCANCCU_CREL_REL_Pos;
pub const FDCANCCU_CREL_REL: u32 = FDCANCCU_CREL_REL_Msk;
pub const FDCANCCU_CCFG_TQBT_Pos: u32 = 0;
pub const FDCANCCU_CCFG_TQBT_Msk: u32 = 0x1F << FDCANCCU_CCFG_TQBT_Pos;
pub const FDCANCCU_CCFG_TQBT: u32 = FDCANCCU_CCFG_TQBT_Msk;
pub const FDCANCCU_CCFG_BCC_Pos: u32 = 6;
pub const FDCANCCU_CCFG_BCC_Msk: u32 = 0x1 << FDCANCCU_CCFG_BCC_Pos;
pub const FDCANCCU_CCFG_BCC: u32 = FDCANCCU_CCFG_BCC_Msk;
pub const FDCANCCU_CCFG_CFL_Pos: u32 = 7;
pub const FDCANCCU_CCFG_CFL_Msk: u32 = 0x1 << FDCANCCU_CCFG_CFL_Pos;
pub const FDCANCCU_CCFG_CFL: u32 = FDCANCCU_CCFG_CFL_Msk;
pub const FDCANCCU_CCFG_OCPM_Pos: u32 = 8;
pub const FDCANCCU_CCFG_OCPM_Msk: u32 = 0xFF << FDCANCCU_CCFG_OCPM_Pos;
pub const FDCANCCU_CCFG_OCPM: u32 = FDCANCCU_CCFG_OCPM_Msk;
pub const FDCANCCU_CCFG_CDIV_Pos: u32 = 16;
pub const FDCANCCU_CCFG_CDIV_Msk: u32 = 0xF << FDCANCCU_CCFG_CDIV_Pos;
pub const FDCANCCU_CCFG_CDIV: u32 = FDCANCCU_CCFG_CDIV_Msk;
pub const FDCANCCU_CCFG_SWR_Pos: u32 = 31;
pub const FDCANCCU_CCFG_SWR_Msk: u32 = 0x1 << FDCANCCU_CCFG_SWR_Pos;
pub const FDCANCCU_CCFG_SWR: u32 = FDCANCCU_CCFG_SWR_Msk;
pub const FDCANCCU_CSTAT_OCPC_Pos: u32 = 0;
pub const FDCANCCU_CSTAT_OCPC_Msk: u32 = 0x3FFFF << FDCANCCU_CSTAT_OCPC_Pos;
pub const FDCANCCU_CSTAT_OCPC: u32 = FDCANCCU_CSTAT_OCPC_Msk;
pub const FDCANCCU_CSTAT_TQC_Pos: u32 = 18;
pub const FDCANCCU_CSTAT_TQC_Msk: u32 = 0x7FF << FDCANCCU_CSTAT_TQC_Pos;
pub const FDCANCCU_CSTAT_TQC: u32 = FDCANCCU_CSTAT_TQC_Msk;
pub const FDCANCCU_CSTAT_CALS_Pos: u32 = 30;
pub const FDCANCCU_CSTAT_CALS_Msk: u32 = 0x3 << FDCANCCU_CSTAT_CALS_Pos;
pub const FDCANCCU_CSTAT_CALS: u32 = FDCANCCU_CSTAT_CALS_Msk;
pub const FDCANCCU_CWD_WDC_Pos: u32 = 0;
pub const FDCANCCU_CWD_WDC_Msk: u32 = 0xFFFF << FDCANCCU_CWD_WDC_Pos;
pub const FDCANCCU_CWD_WDC: u32 = FDCANCCU_CWD_WDC_Msk;
pub const FDCANCCU_CWD_WDV_Pos: u32 = 16;
pub const FDCANCCU_CWD_WDV_Msk: u32 = 0xFFFF << FDCANCCU_CWD_WDV_Pos;
pub const FDCANCCU_CWD_WDV: u32 = FDCANCCU_CWD_WDV_Msk;
pub const FDCANCCU_IR_CWE_Pos: u32 = 0;
pub const FDCANCCU_IR_CWE_Msk: u32 = 0x1 << FDCANCCU_IR_CWE_Pos;
pub const FDCANCCU_IR_CWE: u32 = FDCANCCU_IR_CWE_Msk;
pub const FDCANCCU_IR_CSC_Pos: u32 = 1;
pub const FDCANCCU_IR_CSC_Msk: u32 = 0x1 << FDCANCCU_IR_CSC_Pos;
pub const FDCANCCU_IR_CSC: u32 = FDCANCCU_IR_CSC_Msk;
pub const FDCANCCU_IE_CWEE_Pos: u32 = 0;
pub const FDCANCCU_IE_CWEE_Msk: u32 = 0x1 << FDCANCCU_IE_CWEE_Pos;
pub const FDCANCCU_IE_CWEE: u32 = FDCANCCU_IE_CWEE_Msk;
pub const FDCANCCU_IE_CSCE_Pos: u32 = 1;
pub const FDCANCCU_IE_CSCE_Msk: u32 = 0x1 << FDCANCCU_IE_CSCE_Pos;
pub const FDCANCCU_IE_CSCE: u32 = FDCANCCU_IE_CSCE_Msk;
pub const CEC_CR_CECEN_Pos: u32 = 0;
pub const CEC_CR_CECEN_Msk: u32 = 0x1 << CEC_CR_CECEN_Pos;
pub const CEC_CR_CECEN: u32 = CEC_CR_CECEN_Msk;
pub const CEC_CR_TXSOM_Pos: u32 = 1;
pub const CEC_CR_TXSOM_Msk: u32 = 0x1 << CEC_CR_TXSOM_Pos;
pub const CEC_CR_TXSOM: u32 = CEC_CR_TXSOM_Msk;
pub const CEC_CR_TXEOM_Pos: u32 = 2;
pub const CEC_CR_TXEOM_Msk: u32 = 0x1 << CEC_CR_TXEOM_Pos;
pub const CEC_CR_TXEOM: u32 = CEC_CR_TXEOM_Msk;
pub const CEC_CFGR_SFT_Pos: u32 = 0;
pub const CEC_CFGR_SFT_Msk: u32 = 0x7 << CEC_CFGR_SFT_Pos;
pub const CEC_CFGR_SFT: u32 = CEC_CFGR_SFT_Msk;
pub const CEC_CFGR_RXTOL_Pos: u32 = 3;
pub const CEC_CFGR_RXTOL_Msk: u32 = 0x1 << CEC_CFGR_RXTOL_Pos;
pub const CEC_CFGR_RXTOL: u32 = CEC_CFGR_RXTOL_Msk;
pub const CEC_CFGR_BRESTP_Pos: u32 = 4;
pub const CEC_CFGR_BRESTP_Msk: u32 = 0x1 << CEC_CFGR_BRESTP_Pos;
pub const CEC_CFGR_BRESTP: u32 = CEC_CFGR_BRESTP_Msk;
pub const CEC_CFGR_BREGEN_Pos: u32 = 5;
pub const CEC_CFGR_BREGEN_Msk: u32 = 0x1 << CEC_CFGR_BREGEN_Pos;
pub const CEC_CFGR_BREGEN: u32 = CEC_CFGR_BREGEN_Msk;
pub const CEC_CFGR_LBPEGEN_Pos: u32 = 6;
pub const CEC_CFGR_LBPEGEN_Msk: u32 = 0x1 << CEC_CFGR_LBPEGEN_Pos;
pub const CEC_CFGR_LBPEGEN: u32 = CEC_CFGR_LBPEGEN_Msk;
pub const CEC_CFGR_SFTOPT_Pos: u32 = 8;
pub const CEC_CFGR_SFTOPT_Msk: u32 = 0x1 << CEC_CFGR_SFTOPT_Pos;
pub const CEC_CFGR_SFTOPT: u32 = CEC_CFGR_SFTOPT_Msk;
pub const CEC_CFGR_BRDNOGEN_Pos: u32 = 7;
pub const CEC_CFGR_BRDNOGEN_Msk: u32 = 0x1 << CEC_CFGR_BRDNOGEN_Pos;
pub const CEC_CFGR_BRDNOGEN: u32 = CEC_CFGR_BRDNOGEN_Msk;
pub const CEC_CFGR_OAR_Pos: u32 = 16;
pub const CEC_CFGR_OAR_Msk: u32 = 0x7FFF << CEC_CFGR_OAR_Pos;
pub const CEC_CFGR_OAR: u32 = CEC_CFGR_OAR_Msk;
pub const CEC_CFGR_LSTN_Pos: u32 = 31;
pub const CEC_CFGR_LSTN_Msk: u32 = 0x1 << CEC_CFGR_LSTN_Pos;
pub const CEC_CFGR_LSTN: u32 = CEC_CFGR_LSTN_Msk;
pub const CEC_TXDR_TXD_Pos: u32 = 0;
pub const CEC_TXDR_TXD_Msk: u32 = 0xFF << CEC_TXDR_TXD_Pos;
pub const CEC_TXDR_TXD: u32 = CEC_TXDR_TXD_Msk;
pub const CEC_RXDR_RXD_Pos: u32 = 0;
pub const CEC_RXDR_RXD_Msk: u32 = 0xFF << CEC_RXDR_RXD_Pos;
pub const CEC_RXDR_RXD: u32 = CEC_RXDR_RXD_Msk;
pub const CEC_ISR_RXBR_Pos: u32 = 0;
pub const CEC_ISR_RXBR_Msk: u32 = 0x1 << CEC_ISR_RXBR_Pos;
pub const CEC_ISR_RXBR: u32 = CEC_ISR_RXBR_Msk;
pub const CEC_ISR_RXEND_Pos: u32 = 1;
pub const CEC_ISR_RXEND_Msk: u32 = 0x1 << CEC_ISR_RXEND_Pos;
pub const CEC_ISR_RXEND: u32 = CEC_ISR_RXEND_Msk;
pub const CEC_ISR_RXOVR_Pos: u32 = 2;
pub const CEC_ISR_RXOVR_Msk: u32 = 0x1 << CEC_ISR_RXOVR_Pos;
pub const CEC_ISR_RXOVR: u32 = CEC_ISR_RXOVR_Msk;
pub const CEC_ISR_BRE_Pos: u32 = 3;
pub const CEC_ISR_BRE_Msk: u32 = 0x1 << CEC_ISR_BRE_Pos;
pub const CEC_ISR_BRE: u32 = CEC_ISR_BRE_Msk;
pub const CEC_ISR_SBPE_Pos: u32 = 4;
pub const CEC_ISR_SBPE_Msk: u32 = 0x1 << CEC_ISR_SBPE_Pos;
pub const CEC_ISR_SBPE: u32 = CEC_ISR_SBPE_Msk;
pub const CEC_ISR_LBPE_Pos: u32 = 5;
pub const CEC_ISR_LBPE_Msk: u32 = 0x1 << CEC_ISR_LBPE_Pos;
pub const CEC_ISR_LBPE: u32 = CEC_ISR_LBPE_Msk;
pub const CEC_ISR_RXACKE_Pos: u32 = 6;
pub const CEC_ISR_RXACKE_Msk: u32 = 0x1 << CEC_ISR_RXACKE_Pos;
pub const CEC_ISR_RXACKE: u32 = CEC_ISR_RXACKE_Msk;
pub const CEC_ISR_ARBLST_Pos: u32 = 7;
pub const CEC_ISR_ARBLST_Msk: u32 = 0x1 << CEC_ISR_ARBLST_Pos;
pub const CEC_ISR_ARBLST: u32 = CEC_ISR_ARBLST_Msk;
pub const CEC_ISR_TXBR_Pos: u32 = 8;
pub const CEC_ISR_TXBR_Msk: u32 = 0x1 << CEC_ISR_TXBR_Pos;
pub const CEC_ISR_TXBR: u32 = CEC_ISR_TXBR_Msk;
pub const CEC_ISR_TXEND_Pos: u32 = 9;
pub const CEC_ISR_TXEND_Msk: u32 = 0x1 << CEC_ISR_TXEND_Pos;
pub const CEC_ISR_TXEND: u32 = CEC_ISR_TXEND_Msk;
pub const CEC_ISR_TXUDR_Pos: u32 = 10;
pub const CEC_ISR_TXUDR_Msk: u32 = 0x1 << CEC_ISR_TXUDR_Pos;
pub const CEC_ISR_TXUDR: u32 = CEC_ISR_TXUDR_Msk;
pub const CEC_ISR_TXERR_Pos: u32 = 11;
pub const CEC_ISR_TXERR_Msk: u32 = 0x1 << CEC_ISR_TXERR_Pos;
pub const CEC_ISR_TXERR: u32 = CEC_ISR_TXERR_Msk;
pub const CEC_ISR_TXACKE_Pos: u32 = 12;
pub const CEC_ISR_TXACKE_Msk: u32 = 0x1 << CEC_ISR_TXACKE_Pos;
pub const CEC_ISR_TXACKE: u32 = CEC_ISR_TXACKE_Msk;
pub const CEC_IER_RXBRIE_Pos: u32 = 0;
pub const CEC_IER_RXBRIE_Msk: u32 = 0x1 << CEC_IER_RXBRIE_Pos;
pub const CEC_IER_RXBRIE: u32 = CEC_IER_RXBRIE_Msk;
pub const CEC_IER_RXENDIE_Pos: u32 = 1;
pub const CEC_IER_RXENDIE_Msk: u32 = 0x1 << CEC_IER_RXENDIE_Pos;
pub const CEC_IER_RXENDIE: u32 = CEC_IER_RXENDIE_Msk;
pub const CEC_IER_RXOVRIE_Pos: u32 = 2;
pub const CEC_IER_RXOVRIE_Msk: u32 = 0x1 << CEC_IER_RXOVRIE_Pos;
pub const CEC_IER_RXOVRIE: u32 = CEC_IER_RXOVRIE_Msk;
pub const CEC_IER_BREIE_Pos: u32 = 3;
pub const CEC_IER_BREIE_Msk: u32 = 0x1 << CEC_IER_BREIE_Pos;
pub const CEC_IER_BREIE: u32 = CEC_IER_BREIE_Msk;
pub const CEC_IER_SBPEIE_Pos: u32 = 4;
pub const CEC_IER_SBPEIE_Msk: u32 = 0x1 << CEC_IER_SBPEIE_Pos;
pub const CEC_IER_SBPEIE: u32 = CEC_IER_SBPEIE_Msk;
pub const CEC_IER_LBPEIE_Pos: u32 = 5;
pub const CEC_IER_LBPEIE_Msk: u32 = 0x1 << CEC_IER_LBPEIE_Pos;
pub const CEC_IER_LBPEIE: u32 = CEC_IER_LBPEIE_Msk;
pub const CEC_IER_RXACKEIE_Pos: u32 = 6;
pub const CEC_IER_RXACKEIE_Msk: u32 = 0x1 << CEC_IER_RXACKEIE_Pos;
pub const CEC_IER_RXACKEIE: u32 = CEC_IER_RXACKEIE_Msk;
pub const CEC_IER_ARBLSTIE_Pos: u32 = 7;
pub const CEC_IER_ARBLSTIE_Msk: u32 = 0x1 << CEC_IER_ARBLSTIE_Pos;
pub const CEC_IER_ARBLSTIE: u32 = CEC_IER_ARBLSTIE_Msk;
pub const CEC_IER_TXBRIE_Pos: u32 = 8;
pub const CEC_IER_TXBRIE_Msk: u32 = 0x1 << CEC_IER_TXBRIE_Pos;
pub const CEC_IER_TXBRIE: u32 = CEC_IER_TXBRIE_Msk;
pub const CEC_IER_TXENDIE_Pos: u32 = 9;
pub const CEC_IER_TXENDIE_Msk: u32 = 0x1 << CEC_IER_TXENDIE_Pos;
pub const CEC_IER_TXENDIE: u32 = CEC_IER_TXENDIE_Msk;
pub const CEC_IER_TXUDRIE_Pos: u32 = 10;
pub const CEC_IER_TXUDRIE_Msk: u32 = 0x1 << CEC_IER_TXUDRIE_Pos;
pub const CEC_IER_TXUDRIE: u32 = CEC_IER_TXUDRIE_Msk;
pub const CEC_IER_TXERRIE_Pos: u32 = 11;
pub const CEC_IER_TXERRIE_Msk: u32 = 0x1 << CEC_IER_TXERRIE_Pos;
pub const CEC_IER_TXERRIE: u32 = CEC_IER_TXERRIE_Msk;
pub const CEC_IER_TXACKEIE_Pos: u32 = 12;
pub const CEC_IER_TXACKEIE_Msk: u32 = 0x1 << CEC_IER_TXACKEIE_Pos;
pub const CEC_IER_TXACKEIE: u32 = CEC_IER_TXACKEIE_Msk;
pub const CRC_DR_DR_Pos: u32 = 0;
pub const CRC_DR_DR_Msk: u32 = 0xFFFFFFFF << CRC_DR_DR_Pos;
pub const CRC_DR_DR: u32 = CRC_DR_DR_Msk;
pub const CRC_IDR_IDR_Pos: u32 = 0;
pub const CRC_IDR_IDR_Msk: u32 = 0xFFFFFFFF << CRC_IDR_IDR_Pos;
pub const CRC_IDR_IDR: u32 = CRC_IDR_IDR_Msk;
pub const CRC_CR_RESET_Pos: u32 = 0;
pub const CRC_CR_RESET_Msk: u32 = 0x1 << CRC_CR_RESET_Pos;
pub const CRC_CR_RESET: u32 = CRC_CR_RESET_Msk;
pub const CRC_CR_POLYSIZE_Pos: u32 = 3;
pub const CRC_CR_POLYSIZE_Msk: u32 = 0x3 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_POLYSIZE: u32 = CRC_CR_POLYSIZE_Msk;
pub const CRC_CR_POLYSIZE_0: u32 = 0x1 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_POLYSIZE_1: u32 = 0x2 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_REV_IN_Pos: u32 = 5;
pub const CRC_CR_REV_IN_Msk: u32 = 0x3 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_IN: u32 = CRC_CR_REV_IN_Msk;
pub const CRC_CR_REV_IN_0: u32 = 0x1 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_IN_1: u32 = 0x2 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_OUT_Pos: u32 = 7;
pub const CRC_CR_REV_OUT_Msk: u32 = 0x1 << CRC_CR_REV_OUT_Pos;
pub const CRC_CR_REV_OUT: u32 = CRC_CR_REV_OUT_Msk;
pub const CRC_INIT_INIT_Pos: u32 = 0;
pub const CRC_INIT_INIT_Msk: u32 = 0xFFFFFFFF << CRC_INIT_INIT_Pos;
pub const CRC_INIT_INIT: u32 = CRC_INIT_INIT_Msk;
pub const CRC_POL_POL_Pos: u32 = 0;
pub const CRC_POL_POL_Msk: u32 = 0xFFFFFFFF << CRC_POL_POL_Pos;
pub const CRC_POL_POL: u32 = CRC_POL_POL_Msk;
pub const CRS_CR_SYNCOKIE_Pos: u32 = 0;
pub const CRS_CR_SYNCOKIE_Msk: u32 = 0x1 << CRS_CR_SYNCOKIE_Pos;
pub const CRS_CR_SYNCOKIE: u32 = CRS_CR_SYNCOKIE_Msk;
pub const CRS_CR_SYNCWARNIE_Pos: u32 = 1;
pub const CRS_CR_SYNCWARNIE_Msk: u32 = 0x1 << CRS_CR_SYNCWARNIE_Pos;
pub const CRS_CR_SYNCWARNIE: u32 = CRS_CR_SYNCWARNIE_Msk;
pub const CRS_CR_ERRIE_Pos: u32 = 2;
pub const CRS_CR_ERRIE_Msk: u32 = 0x1 << CRS_CR_ERRIE_Pos;
pub const CRS_CR_ERRIE: u32 = CRS_CR_ERRIE_Msk;
pub const CRS_CR_ESYNCIE_Pos: u32 = 3;
pub const CRS_CR_ESYNCIE_Msk: u32 = 0x1 << CRS_CR_ESYNCIE_Pos;
pub const CRS_CR_ESYNCIE: u32 = CRS_CR_ESYNCIE_Msk;
pub const CRS_CR_CEN_Pos: u32 = 5;
pub const CRS_CR_CEN_Msk: u32 = 0x1 << CRS_CR_CEN_Pos;
pub const CRS_CR_CEN: u32 = CRS_CR_CEN_Msk;
pub const CRS_CR_AUTOTRIMEN_Pos: u32 = 6;
pub const CRS_CR_AUTOTRIMEN_Msk: u32 = 0x1 << CRS_CR_AUTOTRIMEN_Pos;
pub const CRS_CR_AUTOTRIMEN: u32 = CRS_CR_AUTOTRIMEN_Msk;
pub const CRS_CR_SWSYNC_Pos: u32 = 7;
pub const CRS_CR_SWSYNC_Msk: u32 = 0x1 << CRS_CR_SWSYNC_Pos;
pub const CRS_CR_SWSYNC: u32 = CRS_CR_SWSYNC_Msk;
pub const CRS_CR_TRIM_Pos: u32 = 8;
pub const CRS_CR_TRIM_Msk: u32 = 0x3F << CRS_CR_TRIM_Pos;
pub const CRS_CR_TRIM: u32 = CRS_CR_TRIM_Msk;
pub const CRS_CFGR_RELOAD_Pos: u32 = 0;
pub const CRS_CFGR_RELOAD_Msk: u32 = 0xFFFF << CRS_CFGR_RELOAD_Pos;
pub const CRS_CFGR_RELOAD: u32 = CRS_CFGR_RELOAD_Msk;
pub const CRS_CFGR_FELIM_Pos: u32 = 16;
pub const CRS_CFGR_FELIM_Msk: u32 = 0xFF << CRS_CFGR_FELIM_Pos;
pub const CRS_CFGR_FELIM: u32 = CRS_CFGR_FELIM_Msk;
pub const CRS_CFGR_SYNCDIV_Pos: u32 = 24;
pub const CRS_CFGR_SYNCDIV_Msk: u32 = 0x7 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCDIV: u32 = CRS_CFGR_SYNCDIV_Msk;
pub const CRS_CFGR_SYNCDIV_0: u32 = 0x1 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCDIV_1: u32 = 0x2 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCDIV_2: u32 = 0x4 << CRS_CFGR_SYNCDIV_Pos;
pub const CRS_CFGR_SYNCSRC_Pos: u32 = 28;
pub const CRS_CFGR_SYNCSRC_Msk: u32 = 0x3 << CRS_CFGR_SYNCSRC_Pos;
pub const CRS_CFGR_SYNCSRC: u32 = CRS_CFGR_SYNCSRC_Msk;
pub const CRS_CFGR_SYNCSRC_0: u32 = 0x1 << CRS_CFGR_SYNCSRC_Pos;
pub const CRS_CFGR_SYNCSRC_1: u32 = 0x2 << CRS_CFGR_SYNCSRC_Pos;
pub const CRS_CFGR_SYNCPOL_Pos: u32 = 31;
pub const CRS_CFGR_SYNCPOL_Msk: u32 = 0x1 << CRS_CFGR_SYNCPOL_Pos;
pub const CRS_CFGR_SYNCPOL: u32 = CRS_CFGR_SYNCPOL_Msk;
pub const CRS_ISR_SYNCOKF_Pos: u32 = 0;
pub const CRS_ISR_SYNCOKF_Msk: u32 = 0x1 << CRS_ISR_SYNCOKF_Pos;
pub const CRS_ISR_SYNCOKF: u32 = CRS_ISR_SYNCOKF_Msk;
pub const CRS_ISR_SYNCWARNF_Pos: u32 = 1;
pub const CRS_ISR_SYNCWARNF_Msk: u32 = 0x1 << CRS_ISR_SYNCWARNF_Pos;
pub const CRS_ISR_SYNCWARNF: u32 = CRS_ISR_SYNCWARNF_Msk;
pub const CRS_ISR_ERRF_Pos: u32 = 2;
pub const CRS_ISR_ERRF_Msk: u32 = 0x1 << CRS_ISR_ERRF_Pos;
pub const CRS_ISR_ERRF: u32 = CRS_ISR_ERRF_Msk;
pub const CRS_ISR_ESYNCF_Pos: u32 = 3;
pub const CRS_ISR_ESYNCF_Msk: u32 = 0x1 << CRS_ISR_ESYNCF_Pos;
pub const CRS_ISR_ESYNCF: u32 = CRS_ISR_ESYNCF_Msk;
pub const CRS_ISR_SYNCERR_Pos: u32 = 8;
pub const CRS_ISR_SYNCERR_Msk: u32 = 0x1 << CRS_ISR_SYNCERR_Pos;
pub const CRS_ISR_SYNCERR: u32 = CRS_ISR_SYNCERR_Msk;
pub const CRS_ISR_SYNCMISS_Pos: u32 = 9;
pub const CRS_ISR_SYNCMISS_Msk: u32 = 0x1 << CRS_ISR_SYNCMISS_Pos;
pub const CRS_ISR_SYNCMISS: u32 = CRS_ISR_SYNCMISS_Msk;
pub const CRS_ISR_TRIMOVF_Pos: u32 = 10;
pub const CRS_ISR_TRIMOVF_Msk: u32 = 0x1 << CRS_ISR_TRIMOVF_Pos;
pub const CRS_ISR_TRIMOVF: u32 = CRS_ISR_TRIMOVF_Msk;
pub const CRS_ISR_FEDIR_Pos: u32 = 15;
pub const CRS_ISR_FEDIR_Msk: u32 = 0x1 << CRS_ISR_FEDIR_Pos;
pub const CRS_ISR_FEDIR: u32 = CRS_ISR_FEDIR_Msk;
pub const CRS_ISR_FECAP_Pos: u32 = 16;
pub const CRS_ISR_FECAP_Msk: u32 = 0xFFFF << CRS_ISR_FECAP_Pos;
pub const CRS_ISR_FECAP: u32 = CRS_ISR_FECAP_Msk;
pub const CRS_ICR_SYNCOKC_Pos: u32 = 0;
pub const CRS_ICR_SYNCOKC_Msk: u32 = 0x1 << CRS_ICR_SYNCOKC_Pos;
pub const CRS_ICR_SYNCOKC: u32 = CRS_ICR_SYNCOKC_Msk;
pub const CRS_ICR_SYNCWARNC_Pos: u32 = 1;
pub const CRS_ICR_SYNCWARNC_Msk: u32 = 0x1 << CRS_ICR_SYNCWARNC_Pos;
pub const CRS_ICR_SYNCWARNC: u32 = CRS_ICR_SYNCWARNC_Msk;
pub const CRS_ICR_ERRC_Pos: u32 = 2;
pub const CRS_ICR_ERRC_Msk: u32 = 0x1 << CRS_ICR_ERRC_Pos;
pub const CRS_ICR_ERRC: u32 = CRS_ICR_ERRC_Msk;
pub const CRS_ICR_ESYNCC_Pos: u32 = 3;
pub const CRS_ICR_ESYNCC_Msk: u32 = 0x1 << CRS_ICR_ESYNCC_Pos;
pub const CRS_ICR_ESYNCC: u32 = CRS_ICR_ESYNCC_Msk;
pub const DAC_CR_EN1_Pos: u32 = 0;
pub const DAC_CR_EN1_Msk: u32 = 0x1 << DAC_CR_EN1_Pos;
pub const DAC_CR_EN1: u32 = DAC_CR_EN1_Msk;
pub const DAC_CR_TEN1_Pos: u32 = 1;
pub const DAC_CR_TEN1_Msk: u32 = 0x1 << DAC_CR_TEN1_Pos;
pub const DAC_CR_TEN1: u32 = DAC_CR_TEN1_Msk;
pub const DAC_CR_TSEL1_Pos: u32 = 2;
pub const DAC_CR_TSEL1_Msk: u32 = 0xF << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1: u32 = DAC_CR_TSEL1_Msk;
pub const DAC_CR_TSEL1_0: u32 = 0x1 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_1: u32 = 0x2 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_2: u32 = 0x4 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_3: u32 = 0x8 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_WAVE1_Pos: u32 = 6;
pub const DAC_CR_WAVE1_Msk: u32 = 0x3 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1: u32 = DAC_CR_WAVE1_Msk;
pub const DAC_CR_WAVE1_0: u32 = 0x1 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1_1: u32 = 0x2 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_MAMP1_Pos: u32 = 8;
pub const DAC_CR_MAMP1_Msk: u32 = 0xF << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1: u32 = DAC_CR_MAMP1_Msk;
pub const DAC_CR_MAMP1_0: u32 = 0x1 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_1: u32 = 0x2 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_2: u32 = 0x4 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_3: u32 = 0x8 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_DMAEN1_Pos: u32 = 12;
pub const DAC_CR_DMAEN1_Msk: u32 = 0x1 << DAC_CR_DMAEN1_Pos;
pub const DAC_CR_DMAEN1: u32 = DAC_CR_DMAEN1_Msk;
pub const DAC_CR_DMAUDRIE1_Pos: u32 = 13;
pub const DAC_CR_DMAUDRIE1_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE1_Pos;
pub const DAC_CR_DMAUDRIE1: u32 = DAC_CR_DMAUDRIE1_Msk;
pub const DAC_CR_CEN1_Pos: u32 = 14;
pub const DAC_CR_CEN1_Msk: u32 = 0x1 << DAC_CR_CEN1_Pos;
pub const DAC_CR_CEN1: u32 = DAC_CR_CEN1_Msk;
pub const DAC_CR_EN2_Pos: u32 = 16;
pub const DAC_CR_EN2_Msk: u32 = 0x1 << DAC_CR_EN2_Pos;
pub const DAC_CR_EN2: u32 = DAC_CR_EN2_Msk;
pub const DAC_CR_TEN2_Pos: u32 = 17;
pub const DAC_CR_TEN2_Msk: u32 = 0x1 << DAC_CR_TEN2_Pos;
pub const DAC_CR_TEN2: u32 = DAC_CR_TEN2_Msk;
pub const DAC_CR_TSEL2_Pos: u32 = 18;
pub const DAC_CR_TSEL2_Msk: u32 = 0xF << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2: u32 = DAC_CR_TSEL2_Msk;
pub const DAC_CR_TSEL2_0: u32 = 0x1 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_1: u32 = 0x2 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_2: u32 = 0x4 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_3: u32 = 0x8 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_WAVE2_Pos: u32 = 22;
pub const DAC_CR_WAVE2_Msk: u32 = 0x3 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2: u32 = DAC_CR_WAVE2_Msk;
pub const DAC_CR_WAVE2_0: u32 = 0x1 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2_1: u32 = 0x2 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_MAMP2_Pos: u32 = 24;
pub const DAC_CR_MAMP2_Msk: u32 = 0xF << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2: u32 = DAC_CR_MAMP2_Msk;
pub const DAC_CR_MAMP2_0: u32 = 0x1 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_1: u32 = 0x2 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_2: u32 = 0x4 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_3: u32 = 0x8 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_DMAEN2_Pos: u32 = 28;
pub const DAC_CR_DMAEN2_Msk: u32 = 0x1 << DAC_CR_DMAEN2_Pos;
pub const DAC_CR_DMAEN2: u32 = DAC_CR_DMAEN2_Msk;
pub const DAC_CR_DMAUDRIE2_Pos: u32 = 29;
pub const DAC_CR_DMAUDRIE2_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE2_Pos;
pub const DAC_CR_DMAUDRIE2: u32 = DAC_CR_DMAUDRIE2_Msk;
pub const DAC_CR_CEN2_Pos: u32 = 30;
pub const DAC_CR_CEN2_Msk: u32 = 0x1 << DAC_CR_CEN2_Pos;
pub const DAC_CR_CEN2: u32 = DAC_CR_CEN2_Msk;
pub const DAC_SWTRIGR_SWTRIG1_Pos: u32 = 0;
pub const DAC_SWTRIGR_SWTRIG1_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG1_Pos;
pub const DAC_SWTRIGR_SWTRIG1: u32 = DAC_SWTRIGR_SWTRIG1_Msk;
pub const DAC_SWTRIGR_SWTRIG2_Pos: u32 = 1;
pub const DAC_SWTRIGR_SWTRIG2_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG2_Pos;
pub const DAC_SWTRIGR_SWTRIG2: u32 = DAC_SWTRIGR_SWTRIG2_Msk;
pub const DAC_DHR12R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12R1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12R1_DACC1DHR_Pos;
pub const DAC_DHR12R1_DACC1DHR: u32 = DAC_DHR12R1_DACC1DHR_Msk;
pub const DAC_DHR12L1_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12L1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12L1_DACC1DHR_Pos;
pub const DAC_DHR12L1_DACC1DHR: u32 = DAC_DHR12L1_DACC1DHR_Msk;
pub const DAC_DHR8R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8R1_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8R1_DACC1DHR_Pos;
pub const DAC_DHR8R1_DACC1DHR: u32 = DAC_DHR8R1_DACC1DHR_Msk;
pub const DAC_DHR12R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR12R2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12R2_DACC2DHR_Pos;
pub const DAC_DHR12R2_DACC2DHR: u32 = DAC_DHR12R2_DACC2DHR_Msk;
pub const DAC_DHR12L2_DACC2DHR_Pos: u32 = 4;
pub const DAC_DHR12L2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12L2_DACC2DHR_Pos;
pub const DAC_DHR12L2_DACC2DHR: u32 = DAC_DHR12L2_DACC2DHR_Msk;
pub const DAC_DHR8R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR8R2_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8R2_DACC2DHR_Pos;
pub const DAC_DHR8R2_DACC2DHR: u32 = DAC_DHR8R2_DACC2DHR_Msk;
pub const DAC_DHR12RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12RD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC1DHR_Pos;
pub const DAC_DHR12RD_DACC1DHR: u32 = DAC_DHR12RD_DACC1DHR_Msk;
pub const DAC_DHR12RD_DACC2DHR_Pos: u32 = 16;
pub const DAC_DHR12RD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC2DHR_Pos;
pub const DAC_DHR12RD_DACC2DHR: u32 = DAC_DHR12RD_DACC2DHR_Msk;
pub const DAC_DHR12LD_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12LD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC1DHR_Pos;
pub const DAC_DHR12LD_DACC1DHR: u32 = DAC_DHR12LD_DACC1DHR_Msk;
pub const DAC_DHR12LD_DACC2DHR_Pos: u32 = 20;
pub const DAC_DHR12LD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC2DHR_Pos;
pub const DAC_DHR12LD_DACC2DHR: u32 = DAC_DHR12LD_DACC2DHR_Msk;
pub const DAC_DHR8RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8RD_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC1DHR_Pos;
pub const DAC_DHR8RD_DACC1DHR: u32 = DAC_DHR8RD_DACC1DHR_Msk;
pub const DAC_DHR8RD_DACC2DHR_Pos: u32 = 8;
pub const DAC_DHR8RD_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC2DHR_Pos;
pub const DAC_DHR8RD_DACC2DHR: u32 = DAC_DHR8RD_DACC2DHR_Msk;
pub const DAC_DOR1_DACC1DOR_Pos: u32 = 0;
pub const DAC_DOR1_DACC1DOR_Msk: u32 = 0xFFF << DAC_DOR1_DACC1DOR_Pos;
pub const DAC_DOR1_DACC1DOR: u32 = DAC_DOR1_DACC1DOR_Msk;
pub const DAC_DOR2_DACC2DOR_Pos: u32 = 0;
pub const DAC_DOR2_DACC2DOR_Msk: u32 = 0xFFF << DAC_DOR2_DACC2DOR_Pos;
pub const DAC_DOR2_DACC2DOR: u32 = DAC_DOR2_DACC2DOR_Msk;
pub const DAC_SR_DMAUDR1_Pos: u32 = 13;
pub const DAC_SR_DMAUDR1_Msk: u32 = 0x1 << DAC_SR_DMAUDR1_Pos;
pub const DAC_SR_DMAUDR1: u32 = DAC_SR_DMAUDR1_Msk;
pub const DAC_SR_CAL_FLAG1_Pos: u32 = 14;
pub const DAC_SR_CAL_FLAG1_Msk: u32 = 0x1 << DAC_SR_CAL_FLAG1_Pos;
pub const DAC_SR_CAL_FLAG1: u32 = DAC_SR_CAL_FLAG1_Msk;
pub const DAC_SR_BWST1_Pos: u32 = 15;
pub const DAC_SR_BWST1_Msk: u32 = 0x4001 << DAC_SR_BWST1_Pos;
pub const DAC_SR_BWST1: u32 = DAC_SR_BWST1_Msk;
pub const DAC_SR_DMAUDR2_Pos: u32 = 29;
pub const DAC_SR_DMAUDR2_Msk: u32 = 0x1 << DAC_SR_DMAUDR2_Pos;
pub const DAC_SR_DMAUDR2: u32 = DAC_SR_DMAUDR2_Msk;
pub const DAC_SR_CAL_FLAG2_Pos: u32 = 30;
pub const DAC_SR_CAL_FLAG2_Msk: u32 = 0x1 << DAC_SR_CAL_FLAG2_Pos;
pub const DAC_SR_CAL_FLAG2: u32 = DAC_SR_CAL_FLAG2_Msk;
pub const DAC_SR_BWST2_Pos: u32 = 31;
pub const DAC_SR_BWST2_Msk: u32 = 0x1 << DAC_SR_BWST2_Pos;
pub const DAC_SR_BWST2: u32 = DAC_SR_BWST2_Msk;
pub const DAC_CCR_OTRIM1_Pos: u32 = 0;
pub const DAC_CCR_OTRIM1_Msk: u32 = 0x1F << DAC_CCR_OTRIM1_Pos;
pub const DAC_CCR_OTRIM1: u32 = DAC_CCR_OTRIM1_Msk;
pub const DAC_CCR_OTRIM2_Pos: u32 = 16;
pub const DAC_CCR_OTRIM2_Msk: u32 = 0x1F << DAC_CCR_OTRIM2_Pos;
pub const DAC_CCR_OTRIM2: u32 = DAC_CCR_OTRIM2_Msk;
pub const DAC_MCR_MODE1_Pos: u32 = 0;
pub const DAC_MCR_MODE1_Msk: u32 = 0x7 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1: u32 = DAC_MCR_MODE1_Msk;
pub const DAC_MCR_MODE1_0: u32 = 0x1 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1_1: u32 = 0x2 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1_2: u32 = 0x4 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE2_Pos: u32 = 16;
pub const DAC_MCR_MODE2_Msk: u32 = 0x7 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2: u32 = DAC_MCR_MODE2_Msk;
pub const DAC_MCR_MODE2_0: u32 = 0x1 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2_1: u32 = 0x2 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2_2: u32 = 0x4 << DAC_MCR_MODE2_Pos;
pub const DAC_SHSR1_TSAMPLE1_Pos: u32 = 0;
pub const DAC_SHSR1_TSAMPLE1_Msk: u32 = 0x3FF << DAC_SHSR1_TSAMPLE1_Pos;
pub const DAC_SHSR1_TSAMPLE1: u32 = DAC_SHSR1_TSAMPLE1_Msk;
pub const DAC_SHSR2_TSAMPLE2_Pos: u32 = 0;
pub const DAC_SHSR2_TSAMPLE2_Msk: u32 = 0x3FF << DAC_SHSR2_TSAMPLE2_Pos;
pub const DAC_SHSR2_TSAMPLE2: u32 = DAC_SHSR2_TSAMPLE2_Msk;
pub const DAC_SHHR_THOLD1_Pos: u32 = 0;
pub const DAC_SHHR_THOLD1_Msk: u32 = 0x3FF << DAC_SHHR_THOLD1_Pos;
pub const DAC_SHHR_THOLD1: u32 = DAC_SHHR_THOLD1_Msk;
pub const DAC_SHHR_THOLD2_Pos: u32 = 16;
pub const DAC_SHHR_THOLD2_Msk: u32 = 0x3FF << DAC_SHHR_THOLD2_Pos;
pub const DAC_SHHR_THOLD2: u32 = DAC_SHHR_THOLD2_Msk;
pub const DAC_SHRR_TREFRESH1_Pos: u32 = 0;
pub const DAC_SHRR_TREFRESH1_Msk: u32 = 0xFF << DAC_SHRR_TREFRESH1_Pos;
pub const DAC_SHRR_TREFRESH1: u32 = DAC_SHRR_TREFRESH1_Msk;
pub const DAC_SHRR_TREFRESH2_Pos: u32 = 16;
pub const DAC_SHRR_TREFRESH2_Msk: u32 = 0xFF << DAC_SHRR_TREFRESH2_Pos;
pub const DAC_SHRR_TREFRESH2: u32 = DAC_SHRR_TREFRESH2_Msk;
pub const DCMI_CR_CAPTURE_Pos: u32 = 0;
pub const DCMI_CR_CAPTURE_Msk: u32 = 0x1 << DCMI_CR_CAPTURE_Pos;
pub const DCMI_CR_CAPTURE: u32 = DCMI_CR_CAPTURE_Msk;
pub const DCMI_CR_CM_Pos: u32 = 1;
pub const DCMI_CR_CM_Msk: u32 = 0x1 << DCMI_CR_CM_Pos;
pub const DCMI_CR_CM: u32 = DCMI_CR_CM_Msk;
pub const DCMI_CR_CROP_Pos: u32 = 2;
pub const DCMI_CR_CROP_Msk: u32 = 0x1 << DCMI_CR_CROP_Pos;
pub const DCMI_CR_CROP: u32 = DCMI_CR_CROP_Msk;
pub const DCMI_CR_JPEG_Pos: u32 = 3;
pub const DCMI_CR_JPEG_Msk: u32 = 0x1 << DCMI_CR_JPEG_Pos;
pub const DCMI_CR_JPEG: u32 = DCMI_CR_JPEG_Msk;
pub const DCMI_CR_ESS_Pos: u32 = 4;
pub const DCMI_CR_ESS_Msk: u32 = 0x1 << DCMI_CR_ESS_Pos;
pub const DCMI_CR_ESS: u32 = DCMI_CR_ESS_Msk;
pub const DCMI_CR_PCKPOL_Pos: u32 = 5;
pub const DCMI_CR_PCKPOL_Msk: u32 = 0x1 << DCMI_CR_PCKPOL_Pos;
pub const DCMI_CR_PCKPOL: u32 = DCMI_CR_PCKPOL_Msk;
pub const DCMI_CR_HSPOL_Pos: u32 = 6;
pub const DCMI_CR_HSPOL_Msk: u32 = 0x1 << DCMI_CR_HSPOL_Pos;
pub const DCMI_CR_HSPOL: u32 = DCMI_CR_HSPOL_Msk;
pub const DCMI_CR_VSPOL_Pos: u32 = 7;
pub const DCMI_CR_VSPOL_Msk: u32 = 0x1 << DCMI_CR_VSPOL_Pos;
pub const DCMI_CR_VSPOL: u32 = DCMI_CR_VSPOL_Msk;
pub const DCMI_CR_FCRC_0: u32 = 0x00000100;
pub const DCMI_CR_FCRC_1: u32 = 0x00000200;
pub const DCMI_CR_EDM_0: u32 = 0x00000400;
pub const DCMI_CR_EDM_1: u32 = 0x00000800;
pub const DCMI_CR_CRE_Pos: u32 = 12;
pub const DCMI_CR_CRE_Msk: u32 = 0x1 << DCMI_CR_CRE_Pos;
pub const DCMI_CR_CRE: u32 = DCMI_CR_CRE_Msk;
pub const DCMI_CR_ENABLE_Pos: u32 = 14;
pub const DCMI_CR_ENABLE_Msk: u32 = 0x1 << DCMI_CR_ENABLE_Pos;
pub const DCMI_CR_ENABLE: u32 = DCMI_CR_ENABLE_Msk;
pub const DCMI_CR_BSM_Pos: u32 = 16;
pub const DCMI_CR_BSM_Msk: u32 = 0x3 << DCMI_CR_BSM_Pos;
pub const DCMI_CR_BSM: u32 = DCMI_CR_BSM_Msk;
pub const DCMI_CR_BSM_0: u32 = 0x1 << DCMI_CR_BSM_Pos;
pub const DCMI_CR_BSM_1: u32 = 0x2 << DCMI_CR_BSM_Pos;
pub const DCMI_CR_OEBS_Pos: u32 = 18;
pub const DCMI_CR_OEBS_Msk: u32 = 0x1 << DCMI_CR_OEBS_Pos;
pub const DCMI_CR_OEBS: u32 = DCMI_CR_OEBS_Msk;
pub const DCMI_CR_LSM_Pos: u32 = 19;
pub const DCMI_CR_LSM_Msk: u32 = 0x1 << DCMI_CR_LSM_Pos;
pub const DCMI_CR_LSM: u32 = DCMI_CR_LSM_Msk;
pub const DCMI_CR_OELS_Pos: u32 = 20;
pub const DCMI_CR_OELS_Msk: u32 = 0x1 << DCMI_CR_OELS_Pos;
pub const DCMI_CR_OELS: u32 = DCMI_CR_OELS_Msk;
pub const DCMI_SR_HSYNC_Pos: u32 = 0;
pub const DCMI_SR_HSYNC_Msk: u32 = 0x1 << DCMI_SR_HSYNC_Pos;
pub const DCMI_SR_HSYNC: u32 = DCMI_SR_HSYNC_Msk;
pub const DCMI_SR_VSYNC_Pos: u32 = 1;
pub const DCMI_SR_VSYNC_Msk: u32 = 0x1 << DCMI_SR_VSYNC_Pos;
pub const DCMI_SR_VSYNC: u32 = DCMI_SR_VSYNC_Msk;
pub const DCMI_SR_FNE_Pos: u32 = 2;
pub const DCMI_SR_FNE_Msk: u32 = 0x1 << DCMI_SR_FNE_Pos;
pub const DCMI_SR_FNE: u32 = DCMI_SR_FNE_Msk;
pub const DCMI_RIS_FRAME_RIS_Pos: u32 = 0;
pub const DCMI_RIS_FRAME_RIS_Msk: u32 = 0x1 << DCMI_RIS_FRAME_RIS_Pos;
pub const DCMI_RIS_FRAME_RIS: u32 = DCMI_RIS_FRAME_RIS_Msk;
pub const DCMI_RIS_OVR_RIS_Pos: u32 = 1;
pub const DCMI_RIS_OVR_RIS_Msk: u32 = 0x1 << DCMI_RIS_OVR_RIS_Pos;
pub const DCMI_RIS_OVR_RIS: u32 = DCMI_RIS_OVR_RIS_Msk;
pub const DCMI_RIS_ERR_RIS_Pos: u32 = 2;
pub const DCMI_RIS_ERR_RIS_Msk: u32 = 0x1 << DCMI_RIS_ERR_RIS_Pos;
pub const DCMI_RIS_ERR_RIS: u32 = DCMI_RIS_ERR_RIS_Msk;
pub const DCMI_RIS_VSYNC_RIS_Pos: u32 = 3;
pub const DCMI_RIS_VSYNC_RIS_Msk: u32 = 0x1 << DCMI_RIS_VSYNC_RIS_Pos;
pub const DCMI_RIS_VSYNC_RIS: u32 = DCMI_RIS_VSYNC_RIS_Msk;
pub const DCMI_RIS_LINE_RIS_Pos: u32 = 4;
pub const DCMI_RIS_LINE_RIS_Msk: u32 = 0x1 << DCMI_RIS_LINE_RIS_Pos;
pub const DCMI_RIS_LINE_RIS: u32 = DCMI_RIS_LINE_RIS_Msk;
pub const DCMI_IER_FRAME_IE_Pos: u32 = 0;
pub const DCMI_IER_FRAME_IE_Msk: u32 = 0x1 << DCMI_IER_FRAME_IE_Pos;
pub const DCMI_IER_FRAME_IE: u32 = DCMI_IER_FRAME_IE_Msk;
pub const DCMI_IER_OVR_IE_Pos: u32 = 1;
pub const DCMI_IER_OVR_IE_Msk: u32 = 0x1 << DCMI_IER_OVR_IE_Pos;
pub const DCMI_IER_OVR_IE: u32 = DCMI_IER_OVR_IE_Msk;
pub const DCMI_IER_ERR_IE_Pos: u32 = 2;
pub const DCMI_IER_ERR_IE_Msk: u32 = 0x1 << DCMI_IER_ERR_IE_Pos;
pub const DCMI_IER_ERR_IE: u32 = DCMI_IER_ERR_IE_Msk;
pub const DCMI_IER_VSYNC_IE_Pos: u32 = 3;
pub const DCMI_IER_VSYNC_IE_Msk: u32 = 0x1 << DCMI_IER_VSYNC_IE_Pos;
pub const DCMI_IER_VSYNC_IE: u32 = DCMI_IER_VSYNC_IE_Msk;
pub const DCMI_IER_LINE_IE_Pos: u32 = 4;
pub const DCMI_IER_LINE_IE_Msk: u32 = 0x1 << DCMI_IER_LINE_IE_Pos;
pub const DCMI_IER_LINE_IE: u32 = DCMI_IER_LINE_IE_Msk;
pub const DCMI_MIS_FRAME_MIS_Pos: u32 = 0;
pub const DCMI_MIS_FRAME_MIS_Msk: u32 = 0x1 << DCMI_MIS_FRAME_MIS_Pos;
pub const DCMI_MIS_FRAME_MIS: u32 = DCMI_MIS_FRAME_MIS_Msk;
pub const DCMI_MIS_OVR_MIS_Pos: u32 = 1;
pub const DCMI_MIS_OVR_MIS_Msk: u32 = 0x1 << DCMI_MIS_OVR_MIS_Pos;
pub const DCMI_MIS_OVR_MIS: u32 = DCMI_MIS_OVR_MIS_Msk;
pub const DCMI_MIS_ERR_MIS_Pos: u32 = 2;
pub const DCMI_MIS_ERR_MIS_Msk: u32 = 0x1 << DCMI_MIS_ERR_MIS_Pos;
pub const DCMI_MIS_ERR_MIS: u32 = DCMI_MIS_ERR_MIS_Msk;
pub const DCMI_MIS_VSYNC_MIS_Pos: u32 = 3;
pub const DCMI_MIS_VSYNC_MIS_Msk: u32 = 0x1 << DCMI_MIS_VSYNC_MIS_Pos;
pub const DCMI_MIS_VSYNC_MIS: u32 = DCMI_MIS_VSYNC_MIS_Msk;
pub const DCMI_MIS_LINE_MIS_Pos: u32 = 4;
pub const DCMI_MIS_LINE_MIS_Msk: u32 = 0x1 << DCMI_MIS_LINE_MIS_Pos;
pub const DCMI_MIS_LINE_MIS: u32 = DCMI_MIS_LINE_MIS_Msk;
pub const DCMI_ICR_FRAME_ISC_Pos: u32 = 0;
pub const DCMI_ICR_FRAME_ISC_Msk: u32 = 0x1 << DCMI_ICR_FRAME_ISC_Pos;
pub const DCMI_ICR_FRAME_ISC: u32 = DCMI_ICR_FRAME_ISC_Msk;
pub const DCMI_ICR_OVR_ISC_Pos: u32 = 1;
pub const DCMI_ICR_OVR_ISC_Msk: u32 = 0x1 << DCMI_ICR_OVR_ISC_Pos;
pub const DCMI_ICR_OVR_ISC: u32 = DCMI_ICR_OVR_ISC_Msk;
pub const DCMI_ICR_ERR_ISC_Pos: u32 = 2;
pub const DCMI_ICR_ERR_ISC_Msk: u32 = 0x1 << DCMI_ICR_ERR_ISC_Pos;
pub const DCMI_ICR_ERR_ISC: u32 = DCMI_ICR_ERR_ISC_Msk;
pub const DCMI_ICR_VSYNC_ISC_Pos: u32 = 3;
pub const DCMI_ICR_VSYNC_ISC_Msk: u32 = 0x1 << DCMI_ICR_VSYNC_ISC_Pos;
pub const DCMI_ICR_VSYNC_ISC: u32 = DCMI_ICR_VSYNC_ISC_Msk;
pub const DCMI_ICR_LINE_ISC_Pos: u32 = 4;
pub const DCMI_ICR_LINE_ISC_Msk: u32 = 0x1 << DCMI_ICR_LINE_ISC_Pos;
pub const DCMI_ICR_LINE_ISC: u32 = DCMI_ICR_LINE_ISC_Msk;
pub const DCMI_ESCR_FSC_Pos: u32 = 0;
pub const DCMI_ESCR_FSC_Msk: u32 = 0xFF << DCMI_ESCR_FSC_Pos;
pub const DCMI_ESCR_FSC: u32 = DCMI_ESCR_FSC_Msk;
pub const DCMI_ESCR_LSC_Pos: u32 = 8;
pub const DCMI_ESCR_LSC_Msk: u32 = 0xFF << DCMI_ESCR_LSC_Pos;
pub const DCMI_ESCR_LSC: u32 = DCMI_ESCR_LSC_Msk;
pub const DCMI_ESCR_LEC_Pos: u32 = 16;
pub const DCMI_ESCR_LEC_Msk: u32 = 0xFF << DCMI_ESCR_LEC_Pos;
pub const DCMI_ESCR_LEC: u32 = DCMI_ESCR_LEC_Msk;
pub const DCMI_ESCR_FEC_Pos: u32 = 24;
pub const DCMI_ESCR_FEC_Msk: u32 = 0xFF << DCMI_ESCR_FEC_Pos;
pub const DCMI_ESCR_FEC: u32 = DCMI_ESCR_FEC_Msk;
pub const DCMI_ESUR_FSU_Pos: u32 = 0;
pub const DCMI_ESUR_FSU_Msk: u32 = 0xFF << DCMI_ESUR_FSU_Pos;
pub const DCMI_ESUR_FSU: u32 = DCMI_ESUR_FSU_Msk;
pub const DCMI_ESUR_LSU_Pos: u32 = 8;
pub const DCMI_ESUR_LSU_Msk: u32 = 0xFF << DCMI_ESUR_LSU_Pos;
pub const DCMI_ESUR_LSU: u32 = DCMI_ESUR_LSU_Msk;
pub const DCMI_ESUR_LEU_Pos: u32 = 16;
pub const DCMI_ESUR_LEU_Msk: u32 = 0xFF << DCMI_ESUR_LEU_Pos;
pub const DCMI_ESUR_LEU: u32 = DCMI_ESUR_LEU_Msk;
pub const DCMI_ESUR_FEU_Pos: u32 = 24;
pub const DCMI_ESUR_FEU_Msk: u32 = 0xFF << DCMI_ESUR_FEU_Pos;
pub const DCMI_ESUR_FEU: u32 = DCMI_ESUR_FEU_Msk;
pub const DCMI_CWSTRT_HOFFCNT_Pos: u32 = 0;
pub const DCMI_CWSTRT_HOFFCNT_Msk: u32 = 0x3FFF << DCMI_CWSTRT_HOFFCNT_Pos;
pub const DCMI_CWSTRT_HOFFCNT: u32 = DCMI_CWSTRT_HOFFCNT_Msk;
pub const DCMI_CWSTRT_VST_Pos: u32 = 16;
pub const DCMI_CWSTRT_VST_Msk: u32 = 0x1FFF << DCMI_CWSTRT_VST_Pos;
pub const DCMI_CWSTRT_VST: u32 = DCMI_CWSTRT_VST_Msk;
pub const DCMI_CWSIZE_CAPCNT_Pos: u32 = 0;
pub const DCMI_CWSIZE_CAPCNT_Msk: u32 = 0x3FFF << DCMI_CWSIZE_CAPCNT_Pos;
pub const DCMI_CWSIZE_CAPCNT: u32 = DCMI_CWSIZE_CAPCNT_Msk;
pub const DCMI_CWSIZE_VLINE_Pos: u32 = 16;
pub const DCMI_CWSIZE_VLINE_Msk: u32 = 0x3FFF << DCMI_CWSIZE_VLINE_Pos;
pub const DCMI_CWSIZE_VLINE: u32 = DCMI_CWSIZE_VLINE_Msk;
pub const DCMI_DR_BYTE0_Pos: u32 = 0;
pub const DCMI_DR_BYTE0_Msk: u32 = 0xFF << DCMI_DR_BYTE0_Pos;
pub const DCMI_DR_BYTE0: u32 = DCMI_DR_BYTE0_Msk;
pub const DCMI_DR_BYTE1_Pos: u32 = 8;
pub const DCMI_DR_BYTE1_Msk: u32 = 0xFF << DCMI_DR_BYTE1_Pos;
pub const DCMI_DR_BYTE1: u32 = DCMI_DR_BYTE1_Msk;
pub const DCMI_DR_BYTE2_Pos: u32 = 16;
pub const DCMI_DR_BYTE2_Msk: u32 = 0xFF << DCMI_DR_BYTE2_Pos;
pub const DCMI_DR_BYTE2: u32 = DCMI_DR_BYTE2_Msk;
pub const DCMI_DR_BYTE3_Pos: u32 = 24;
pub const DCMI_DR_BYTE3_Msk: u32 = 0xFF << DCMI_DR_BYTE3_Pos;
pub const DCMI_DR_BYTE3: u32 = DCMI_DR_BYTE3_Msk;
pub const DFSDM_CHCFGR1_DFSDMEN_Pos: u32 = 31;
pub const DFSDM_CHCFGR1_DFSDMEN_Msk: u32 = 0x1 << DFSDM_CHCFGR1_DFSDMEN_Pos;
pub const DFSDM_CHCFGR1_DFSDMEN: u32 = DFSDM_CHCFGR1_DFSDMEN_Msk;
pub const DFSDM_CHCFGR1_CKOUTSRC_Pos: u32 = 30;
pub const DFSDM_CHCFGR1_CKOUTSRC_Msk: u32 = 0x1 << DFSDM_CHCFGR1_CKOUTSRC_Pos;
pub const DFSDM_CHCFGR1_CKOUTSRC: u32 = DFSDM_CHCFGR1_CKOUTSRC_Msk;
pub const DFSDM_CHCFGR1_CKOUTDIV_Pos: u32 = 16;
pub const DFSDM_CHCFGR1_CKOUTDIV_Msk: u32 = 0xFF << DFSDM_CHCFGR1_CKOUTDIV_Pos;
pub const DFSDM_CHCFGR1_CKOUTDIV: u32 = DFSDM_CHCFGR1_CKOUTDIV_Msk;
pub const DFSDM_CHCFGR1_DATPACK_Pos: u32 = 14;
pub const DFSDM_CHCFGR1_DATPACK_Msk: u32 = 0x3 << DFSDM_CHCFGR1_DATPACK_Pos;
pub const DFSDM_CHCFGR1_DATPACK: u32 = DFSDM_CHCFGR1_DATPACK_Msk;
pub const DFSDM_CHCFGR1_DATPACK_1: u32 = 0x2 << DFSDM_CHCFGR1_DATPACK_Pos;
pub const DFSDM_CHCFGR1_DATPACK_0: u32 = 0x1 << DFSDM_CHCFGR1_DATPACK_Pos;
pub const DFSDM_CHCFGR1_DATMPX_Pos: u32 = 12;
pub const DFSDM_CHCFGR1_DATMPX_Msk: u32 = 0x3 << DFSDM_CHCFGR1_DATMPX_Pos;
pub const DFSDM_CHCFGR1_DATMPX: u32 = DFSDM_CHCFGR1_DATMPX_Msk;
pub const DFSDM_CHCFGR1_DATMPX_1: u32 = 0x2 << DFSDM_CHCFGR1_DATMPX_Pos;
pub const DFSDM_CHCFGR1_DATMPX_0: u32 = 0x1 << DFSDM_CHCFGR1_DATMPX_Pos;
pub const DFSDM_CHCFGR1_CHINSEL_Pos: u32 = 8;
pub const DFSDM_CHCFGR1_CHINSEL_Msk: u32 = 0x1 << DFSDM_CHCFGR1_CHINSEL_Pos;
pub const DFSDM_CHCFGR1_CHINSEL: u32 = DFSDM_CHCFGR1_CHINSEL_Msk;
pub const DFSDM_CHCFGR1_CHEN_Pos: u32 = 7;
pub const DFSDM_CHCFGR1_CHEN_Msk: u32 = 0x1 << DFSDM_CHCFGR1_CHEN_Pos;
pub const DFSDM_CHCFGR1_CHEN: u32 = DFSDM_CHCFGR1_CHEN_Msk;
pub const DFSDM_CHCFGR1_CKABEN_Pos: u32 = 6;
pub const DFSDM_CHCFGR1_CKABEN_Msk: u32 = 0x1 << DFSDM_CHCFGR1_CKABEN_Pos;
pub const DFSDM_CHCFGR1_CKABEN: u32 = DFSDM_CHCFGR1_CKABEN_Msk;
pub const DFSDM_CHCFGR1_SCDEN_Pos: u32 = 5;
pub const DFSDM_CHCFGR1_SCDEN_Msk: u32 = 0x1 << DFSDM_CHCFGR1_SCDEN_Pos;
pub const DFSDM_CHCFGR1_SCDEN: u32 = DFSDM_CHCFGR1_SCDEN_Msk;
pub const DFSDM_CHCFGR1_SPICKSEL_Pos: u32 = 2;
pub const DFSDM_CHCFGR1_SPICKSEL_Msk: u32 = 0x3 << DFSDM_CHCFGR1_SPICKSEL_Pos;
pub const DFSDM_CHCFGR1_SPICKSEL: u32 = DFSDM_CHCFGR1_SPICKSEL_Msk;
pub const DFSDM_CHCFGR1_SPICKSEL_1: u32 = 0x2 << DFSDM_CHCFGR1_SPICKSEL_Pos;
pub const DFSDM_CHCFGR1_SPICKSEL_0: u32 = 0x1 << DFSDM_CHCFGR1_SPICKSEL_Pos;
pub const DFSDM_CHCFGR1_SITP_Pos: u32 = 0;
pub const DFSDM_CHCFGR1_SITP_Msk: u32 = 0x3 << DFSDM_CHCFGR1_SITP_Pos;
pub const DFSDM_CHCFGR1_SITP: u32 = DFSDM_CHCFGR1_SITP_Msk;
pub const DFSDM_CHCFGR1_SITP_1: u32 = 0x2 << DFSDM_CHCFGR1_SITP_Pos;
pub const DFSDM_CHCFGR1_SITP_0: u32 = 0x1 << DFSDM_CHCFGR1_SITP_Pos;
pub const DFSDM_CHCFGR2_OFFSET_Pos: u32 = 8;
pub const DFSDM_CHCFGR2_OFFSET_Msk: u32 = 0xFFFFFF << DFSDM_CHCFGR2_OFFSET_Pos;
pub const DFSDM_CHCFGR2_OFFSET: u32 = DFSDM_CHCFGR2_OFFSET_Msk;
pub const DFSDM_CHCFGR2_DTRBS_Pos: u32 = 3;
pub const DFSDM_CHCFGR2_DTRBS_Msk: u32 = 0x1F << DFSDM_CHCFGR2_DTRBS_Pos;
pub const DFSDM_CHCFGR2_DTRBS: u32 = DFSDM_CHCFGR2_DTRBS_Msk;
pub const DFSDM_CHAWSCDR_AWFORD_Pos: u32 = 22;
pub const DFSDM_CHAWSCDR_AWFORD_Msk: u32 = 0x3 << DFSDM_CHAWSCDR_AWFORD_Pos;
pub const DFSDM_CHAWSCDR_AWFORD: u32 = DFSDM_CHAWSCDR_AWFORD_Msk;
pub const DFSDM_CHAWSCDR_AWFORD_1: u32 = 0x2 << DFSDM_CHAWSCDR_AWFORD_Pos;
pub const DFSDM_CHAWSCDR_AWFORD_0: u32 = 0x1 << DFSDM_CHAWSCDR_AWFORD_Pos;
pub const DFSDM_CHAWSCDR_AWFOSR_Pos: u32 = 16;
pub const DFSDM_CHAWSCDR_AWFOSR_Msk: u32 = 0x1F << DFSDM_CHAWSCDR_AWFOSR_Pos;
pub const DFSDM_CHAWSCDR_AWFOSR: u32 = DFSDM_CHAWSCDR_AWFOSR_Msk;
pub const DFSDM_CHAWSCDR_BKSCD_Pos: u32 = 12;
pub const DFSDM_CHAWSCDR_BKSCD_Msk: u32 = 0xF << DFSDM_CHAWSCDR_BKSCD_Pos;
pub const DFSDM_CHAWSCDR_BKSCD: u32 = DFSDM_CHAWSCDR_BKSCD_Msk;
pub const DFSDM_CHAWSCDR_SCDT_Pos: u32 = 0;
pub const DFSDM_CHAWSCDR_SCDT_Msk: u32 = 0xFF << DFSDM_CHAWSCDR_SCDT_Pos;
pub const DFSDM_CHAWSCDR_SCDT: u32 = DFSDM_CHAWSCDR_SCDT_Msk;
pub const DFSDM_CHWDATR_WDATA_Pos: u32 = 0;
pub const DFSDM_CHWDATR_WDATA_Msk: u32 = 0xFFFF << DFSDM_CHWDATR_WDATA_Pos;
pub const DFSDM_CHWDATR_WDATA: u32 = DFSDM_CHWDATR_WDATA_Msk;
pub const DFSDM_CHDATINR_INDAT0_Pos: u32 = 0;
pub const DFSDM_CHDATINR_INDAT0_Msk: u32 = 0xFFFF << DFSDM_CHDATINR_INDAT0_Pos;
pub const DFSDM_CHDATINR_INDAT0: u32 = DFSDM_CHDATINR_INDAT0_Msk;
pub const DFSDM_CHDATINR_INDAT1_Pos: u32 = 16;
pub const DFSDM_CHDATINR_INDAT1_Msk: u32 = 0xFFFF << DFSDM_CHDATINR_INDAT1_Pos;
pub const DFSDM_CHDATINR_INDAT1: u32 = DFSDM_CHDATINR_INDAT1_Msk;
pub const DFSDM_CHDLYR_PLSSKP_Pos: u32 = 0;
pub const DFSDM_CHDLYR_PLSSKP_Msk: u32 = 0x3F << DFSDM_CHDLYR_PLSSKP_Pos;
pub const DFSDM_CHDLYR_PLSSKP: u32 = DFSDM_CHDLYR_PLSSKP_Msk;
pub const DFSDM_FLTCR1_AWFSEL_Pos: u32 = 30;
pub const DFSDM_FLTCR1_AWFSEL_Msk: u32 = 0x1 << DFSDM_FLTCR1_AWFSEL_Pos;
pub const DFSDM_FLTCR1_AWFSEL: u32 = DFSDM_FLTCR1_AWFSEL_Msk;
pub const DFSDM_FLTCR1_FAST_Pos: u32 = 29;
pub const DFSDM_FLTCR1_FAST_Msk: u32 = 0x1 << DFSDM_FLTCR1_FAST_Pos;
pub const DFSDM_FLTCR1_FAST: u32 = DFSDM_FLTCR1_FAST_Msk;
pub const DFSDM_FLTCR1_RCH_Pos: u32 = 24;
pub const DFSDM_FLTCR1_RCH_Msk: u32 = 0x7 << DFSDM_FLTCR1_RCH_Pos;
pub const DFSDM_FLTCR1_RCH: u32 = DFSDM_FLTCR1_RCH_Msk;
pub const DFSDM_FLTCR1_RDMAEN_Pos: u32 = 21;
pub const DFSDM_FLTCR1_RDMAEN_Msk: u32 = 0x1 << DFSDM_FLTCR1_RDMAEN_Pos;
pub const DFSDM_FLTCR1_RDMAEN: u32 = DFSDM_FLTCR1_RDMAEN_Msk;
pub const DFSDM_FLTCR1_RSYNC_Pos: u32 = 19;
pub const DFSDM_FLTCR1_RSYNC_Msk: u32 = 0x1 << DFSDM_FLTCR1_RSYNC_Pos;
pub const DFSDM_FLTCR1_RSYNC: u32 = DFSDM_FLTCR1_RSYNC_Msk;
pub const DFSDM_FLTCR1_RCONT_Pos: u32 = 18;
pub const DFSDM_FLTCR1_RCONT_Msk: u32 = 0x1 << DFSDM_FLTCR1_RCONT_Pos;
pub const DFSDM_FLTCR1_RCONT: u32 = DFSDM_FLTCR1_RCONT_Msk;
pub const DFSDM_FLTCR1_RSWSTART_Pos: u32 = 17;
pub const DFSDM_FLTCR1_RSWSTART_Msk: u32 = 0x1 << DFSDM_FLTCR1_RSWSTART_Pos;
pub const DFSDM_FLTCR1_RSWSTART: u32 = DFSDM_FLTCR1_RSWSTART_Msk;
pub const DFSDM_FLTCR1_JEXTEN_Pos: u32 = 13;
pub const DFSDM_FLTCR1_JEXTEN_Msk: u32 = 0x3 << DFSDM_FLTCR1_JEXTEN_Pos;
pub const DFSDM_FLTCR1_JEXTEN: u32 = DFSDM_FLTCR1_JEXTEN_Msk;
pub const DFSDM_FLTCR1_JEXTEN_1: u32 = 0x2 << DFSDM_FLTCR1_JEXTEN_Pos;
pub const DFSDM_FLTCR1_JEXTEN_0: u32 = 0x1 << DFSDM_FLTCR1_JEXTEN_Pos;
pub const DFSDM_FLTCR1_JEXTSEL_Pos: u32 = 8;
pub const DFSDM_FLTCR1_JEXTSEL_Msk: u32 = 0x1F << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JEXTSEL: u32 = DFSDM_FLTCR1_JEXTSEL_Msk;
pub const DFSDM_FLTCR1_JEXTSEL_0: u32 = 0x01 << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JEXTSEL_1: u32 = 0x02 << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JEXTSEL_2: u32 = 0x04 << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JEXTSEL_3: u32 = 0x08 << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JEXTSEL_4: u32 = 0x10 << DFSDM_FLTCR1_JEXTSEL_Pos;
pub const DFSDM_FLTCR1_JDMAEN_Pos: u32 = 5;
pub const DFSDM_FLTCR1_JDMAEN_Msk: u32 = 0x1 << DFSDM_FLTCR1_JDMAEN_Pos;
pub const DFSDM_FLTCR1_JDMAEN: u32 = DFSDM_FLTCR1_JDMAEN_Msk;
pub const DFSDM_FLTCR1_JSCAN_Pos: u32 = 4;
pub const DFSDM_FLTCR1_JSCAN_Msk: u32 = 0x1 << DFSDM_FLTCR1_JSCAN_Pos;
pub const DFSDM_FLTCR1_JSCAN: u32 = DFSDM_FLTCR1_JSCAN_Msk;
pub const DFSDM_FLTCR1_JSYNC_Pos: u32 = 3;
pub const DFSDM_FLTCR1_JSYNC_Msk: u32 = 0x1 << DFSDM_FLTCR1_JSYNC_Pos;
pub const DFSDM_FLTCR1_JSYNC: u32 = DFSDM_FLTCR1_JSYNC_Msk;
pub const DFSDM_FLTCR1_JSWSTART_Pos: u32 = 1;
pub const DFSDM_FLTCR1_JSWSTART_Msk: u32 = 0x1 << DFSDM_FLTCR1_JSWSTART_Pos;
pub const DFSDM_FLTCR1_JSWSTART: u32 = DFSDM_FLTCR1_JSWSTART_Msk;
pub const DFSDM_FLTCR1_DFEN_Pos: u32 = 0;
pub const DFSDM_FLTCR1_DFEN_Msk: u32 = 0x1 << DFSDM_FLTCR1_DFEN_Pos;
pub const DFSDM_FLTCR1_DFEN: u32 = DFSDM_FLTCR1_DFEN_Msk;
pub const DFSDM_FLTCR2_AWDCH_Pos: u32 = 16;
pub const DFSDM_FLTCR2_AWDCH_Msk: u32 = 0xFF << DFSDM_FLTCR2_AWDCH_Pos;
pub const DFSDM_FLTCR2_AWDCH: u32 = DFSDM_FLTCR2_AWDCH_Msk;
pub const DFSDM_FLTCR2_EXCH_Pos: u32 = 8;
pub const DFSDM_FLTCR2_EXCH_Msk: u32 = 0xFF << DFSDM_FLTCR2_EXCH_Pos;
pub const DFSDM_FLTCR2_EXCH: u32 = DFSDM_FLTCR2_EXCH_Msk;
pub const DFSDM_FLTCR2_CKABIE_Pos: u32 = 6;
pub const DFSDM_FLTCR2_CKABIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_CKABIE_Pos;
pub const DFSDM_FLTCR2_CKABIE: u32 = DFSDM_FLTCR2_CKABIE_Msk;
pub const DFSDM_FLTCR2_SCDIE_Pos: u32 = 5;
pub const DFSDM_FLTCR2_SCDIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_SCDIE_Pos;
pub const DFSDM_FLTCR2_SCDIE: u32 = DFSDM_FLTCR2_SCDIE_Msk;
pub const DFSDM_FLTCR2_AWDIE_Pos: u32 = 4;
pub const DFSDM_FLTCR2_AWDIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_AWDIE_Pos;
pub const DFSDM_FLTCR2_AWDIE: u32 = DFSDM_FLTCR2_AWDIE_Msk;
pub const DFSDM_FLTCR2_ROVRIE_Pos: u32 = 3;
pub const DFSDM_FLTCR2_ROVRIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_ROVRIE_Pos;
pub const DFSDM_FLTCR2_ROVRIE: u32 = DFSDM_FLTCR2_ROVRIE_Msk;
pub const DFSDM_FLTCR2_JOVRIE_Pos: u32 = 2;
pub const DFSDM_FLTCR2_JOVRIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_JOVRIE_Pos;
pub const DFSDM_FLTCR2_JOVRIE: u32 = DFSDM_FLTCR2_JOVRIE_Msk;
pub const DFSDM_FLTCR2_REOCIE_Pos: u32 = 1;
pub const DFSDM_FLTCR2_REOCIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_REOCIE_Pos;
pub const DFSDM_FLTCR2_REOCIE: u32 = DFSDM_FLTCR2_REOCIE_Msk;
pub const DFSDM_FLTCR2_JEOCIE_Pos: u32 = 0;
pub const DFSDM_FLTCR2_JEOCIE_Msk: u32 = 0x1 << DFSDM_FLTCR2_JEOCIE_Pos;
pub const DFSDM_FLTCR2_JEOCIE: u32 = DFSDM_FLTCR2_JEOCIE_Msk;
pub const DFSDM_FLTISR_SCDF_Pos: u32 = 24;
pub const DFSDM_FLTISR_SCDF_Msk: u32 = 0xFF << DFSDM_FLTISR_SCDF_Pos;
pub const DFSDM_FLTISR_SCDF: u32 = DFSDM_FLTISR_SCDF_Msk;
pub const DFSDM_FLTISR_CKABF_Pos: u32 = 16;
pub const DFSDM_FLTISR_CKABF_Msk: u32 = 0xFF << DFSDM_FLTISR_CKABF_Pos;
pub const DFSDM_FLTISR_CKABF: u32 = DFSDM_FLTISR_CKABF_Msk;
pub const DFSDM_FLTISR_RCIP_Pos: u32 = 14;
pub const DFSDM_FLTISR_RCIP_Msk: u32 = 0x1 << DFSDM_FLTISR_RCIP_Pos;
pub const DFSDM_FLTISR_RCIP: u32 = DFSDM_FLTISR_RCIP_Msk;
pub const DFSDM_FLTISR_JCIP_Pos: u32 = 13;
pub const DFSDM_FLTISR_JCIP_Msk: u32 = 0x1 << DFSDM_FLTISR_JCIP_Pos;
pub const DFSDM_FLTISR_JCIP: u32 = DFSDM_FLTISR_JCIP_Msk;
pub const DFSDM_FLTISR_AWDF_Pos: u32 = 4;
pub const DFSDM_FLTISR_AWDF_Msk: u32 = 0x1 << DFSDM_FLTISR_AWDF_Pos;
pub const DFSDM_FLTISR_AWDF: u32 = DFSDM_FLTISR_AWDF_Msk;
pub const DFSDM_FLTISR_ROVRF_Pos: u32 = 3;
pub const DFSDM_FLTISR_ROVRF_Msk: u32 = 0x1 << DFSDM_FLTISR_ROVRF_Pos;
pub const DFSDM_FLTISR_ROVRF: u32 = DFSDM_FLTISR_ROVRF_Msk;
pub const DFSDM_FLTISR_JOVRF_Pos: u32 = 2;
pub const DFSDM_FLTISR_JOVRF_Msk: u32 = 0x1 << DFSDM_FLTISR_JOVRF_Pos;
pub const DFSDM_FLTISR_JOVRF: u32 = DFSDM_FLTISR_JOVRF_Msk;
pub const DFSDM_FLTISR_REOCF_Pos: u32 = 1;
pub const DFSDM_FLTISR_REOCF_Msk: u32 = 0x1 << DFSDM_FLTISR_REOCF_Pos;
pub const DFSDM_FLTISR_REOCF: u32 = DFSDM_FLTISR_REOCF_Msk;
pub const DFSDM_FLTISR_JEOCF_Pos: u32 = 0;
pub const DFSDM_FLTISR_JEOCF_Msk: u32 = 0x1 << DFSDM_FLTISR_JEOCF_Pos;
pub const DFSDM_FLTISR_JEOCF: u32 = DFSDM_FLTISR_JEOCF_Msk;
pub const DFSDM_FLTICR_CLRSCDF_Pos: u32 = 24;
pub const DFSDM_FLTICR_CLRSCDF_Msk: u32 = 0xFF << DFSDM_FLTICR_CLRSCDF_Pos;
pub const DFSDM_FLTICR_CLRSCDF: u32 = DFSDM_FLTICR_CLRSCDF_Msk;
pub const DFSDM_FLTICR_CLRCKABF_Pos: u32 = 16;
pub const DFSDM_FLTICR_CLRCKABF_Msk: u32 = 0xFF << DFSDM_FLTICR_CLRCKABF_Pos;
pub const DFSDM_FLTICR_CLRCKABF: u32 = DFSDM_FLTICR_CLRCKABF_Msk;
pub const DFSDM_FLTICR_CLRROVRF_Pos: u32 = 3;
pub const DFSDM_FLTICR_CLRROVRF_Msk: u32 = 0x1 << DFSDM_FLTICR_CLRROVRF_Pos;
pub const DFSDM_FLTICR_CLRROVRF: u32 = DFSDM_FLTICR_CLRROVRF_Msk;
pub const DFSDM_FLTICR_CLRJOVRF_Pos: u32 = 2;
pub const DFSDM_FLTICR_CLRJOVRF_Msk: u32 = 0x1 << DFSDM_FLTICR_CLRJOVRF_Pos;
pub const DFSDM_FLTICR_CLRJOVRF: u32 = DFSDM_FLTICR_CLRJOVRF_Msk;
pub const DFSDM_FLTJCHGR_JCHG_Pos: u32 = 0;
pub const DFSDM_FLTJCHGR_JCHG_Msk: u32 = 0xFF << DFSDM_FLTJCHGR_JCHG_Pos;
pub const DFSDM_FLTJCHGR_JCHG: u32 = DFSDM_FLTJCHGR_JCHG_Msk;
pub const DFSDM_FLTFCR_FORD_Pos: u32 = 29;
pub const DFSDM_FLTFCR_FORD_Msk: u32 = 0x7 << DFSDM_FLTFCR_FORD_Pos;
pub const DFSDM_FLTFCR_FORD: u32 = DFSDM_FLTFCR_FORD_Msk;
pub const DFSDM_FLTFCR_FORD_2: u32 = 0x4 << DFSDM_FLTFCR_FORD_Pos;
pub const DFSDM_FLTFCR_FORD_1: u32 = 0x2 << DFSDM_FLTFCR_FORD_Pos;
pub const DFSDM_FLTFCR_FORD_0: u32 = 0x1 << DFSDM_FLTFCR_FORD_Pos;
pub const DFSDM_FLTFCR_FOSR_Pos: u32 = 16;
pub const DFSDM_FLTFCR_FOSR_Msk: u32 = 0x3FF << DFSDM_FLTFCR_FOSR_Pos;
pub const DFSDM_FLTFCR_FOSR: u32 = DFSDM_FLTFCR_FOSR_Msk;
pub const DFSDM_FLTFCR_IOSR_Pos: u32 = 0;
pub const DFSDM_FLTFCR_IOSR_Msk: u32 = 0xFF << DFSDM_FLTFCR_IOSR_Pos;
pub const DFSDM_FLTFCR_IOSR: u32 = DFSDM_FLTFCR_IOSR_Msk;
pub const DFSDM_FLTJDATAR_JDATA_Pos: u32 = 8;
pub const DFSDM_FLTJDATAR_JDATA_Msk: u32 = 0xFFFFFF << DFSDM_FLTJDATAR_JDATA_Pos;
pub const DFSDM_FLTJDATAR_JDATA: u32 = DFSDM_FLTJDATAR_JDATA_Msk;
pub const DFSDM_FLTJDATAR_JDATACH_Pos: u32 = 0;
pub const DFSDM_FLTJDATAR_JDATACH_Msk: u32 = 0x7 << DFSDM_FLTJDATAR_JDATACH_Pos;
pub const DFSDM_FLTJDATAR_JDATACH: u32 = DFSDM_FLTJDATAR_JDATACH_Msk;
pub const DFSDM_FLTRDATAR_RDATA_Pos: u32 = 8;
pub const DFSDM_FLTRDATAR_RDATA_Msk: u32 = 0xFFFFFF << DFSDM_FLTRDATAR_RDATA_Pos;
pub const DFSDM_FLTRDATAR_RDATA: u32 = DFSDM_FLTRDATAR_RDATA_Msk;
pub const DFSDM_FLTRDATAR_RPEND_Pos: u32 = 4;
pub const DFSDM_FLTRDATAR_RPEND_Msk: u32 = 0x1 << DFSDM_FLTRDATAR_RPEND_Pos;
pub const DFSDM_FLTRDATAR_RPEND: u32 = DFSDM_FLTRDATAR_RPEND_Msk;
pub const DFSDM_FLTRDATAR_RDATACH_Pos: u32 = 0;
pub const DFSDM_FLTRDATAR_RDATACH_Msk: u32 = 0x7 << DFSDM_FLTRDATAR_RDATACH_Pos;
pub const DFSDM_FLTRDATAR_RDATACH: u32 = DFSDM_FLTRDATAR_RDATACH_Msk;
pub const DFSDM_FLTAWHTR_AWHT_Pos: u32 = 8;
pub const DFSDM_FLTAWHTR_AWHT_Msk: u32 = 0xFFFFFF << DFSDM_FLTAWHTR_AWHT_Pos;
pub const DFSDM_FLTAWHTR_AWHT: u32 = DFSDM_FLTAWHTR_AWHT_Msk;
pub const DFSDM_FLTAWHTR_BKAWH_Pos: u32 = 0;
pub const DFSDM_FLTAWHTR_BKAWH_Msk: u32 = 0xF << DFSDM_FLTAWHTR_BKAWH_Pos;
pub const DFSDM_FLTAWHTR_BKAWH: u32 = DFSDM_FLTAWHTR_BKAWH_Msk;
pub const DFSDM_FLTAWLTR_AWLT_Pos: u32 = 8;
pub const DFSDM_FLTAWLTR_AWLT_Msk: u32 = 0xFFFFFF << DFSDM_FLTAWLTR_AWLT_Pos;
pub const DFSDM_FLTAWLTR_AWLT: u32 = DFSDM_FLTAWLTR_AWLT_Msk;
pub const DFSDM_FLTAWLTR_BKAWL_Pos: u32 = 0;
pub const DFSDM_FLTAWLTR_BKAWL_Msk: u32 = 0xF << DFSDM_FLTAWLTR_BKAWL_Pos;
pub const DFSDM_FLTAWLTR_BKAWL: u32 = DFSDM_FLTAWLTR_BKAWL_Msk;
pub const DFSDM_FLTAWSR_AWHTF_Pos: u32 = 8;
pub const DFSDM_FLTAWSR_AWHTF_Msk: u32 = 0xFF << DFSDM_FLTAWSR_AWHTF_Pos;
pub const DFSDM_FLTAWSR_AWHTF: u32 = DFSDM_FLTAWSR_AWHTF_Msk;
pub const DFSDM_FLTAWSR_AWLTF_Pos: u32 = 0;
pub const DFSDM_FLTAWSR_AWLTF_Msk: u32 = 0xFF << DFSDM_FLTAWSR_AWLTF_Pos;
pub const DFSDM_FLTAWSR_AWLTF: u32 = DFSDM_FLTAWSR_AWLTF_Msk;
pub const DFSDM_FLTAWCFR_CLRAWHTF_Pos: u32 = 8;
pub const DFSDM_FLTAWCFR_CLRAWHTF_Msk: u32 = 0xFF << DFSDM_FLTAWCFR_CLRAWHTF_Pos;
pub const DFSDM_FLTAWCFR_CLRAWHTF: u32 = DFSDM_FLTAWCFR_CLRAWHTF_Msk;
pub const DFSDM_FLTAWCFR_CLRAWLTF_Pos: u32 = 0;
pub const DFSDM_FLTAWCFR_CLRAWLTF_Msk: u32 = 0xFF << DFSDM_FLTAWCFR_CLRAWLTF_Pos;
pub const DFSDM_FLTAWCFR_CLRAWLTF: u32 = DFSDM_FLTAWCFR_CLRAWLTF_Msk;
pub const DFSDM_FLTEXMAX_EXMAX_Pos: u32 = 8;
pub const DFSDM_FLTEXMAX_EXMAX_Msk: u32 = 0xFFFFFF << DFSDM_FLTEXMAX_EXMAX_Pos;
pub const DFSDM_FLTEXMAX_EXMAX: u32 = DFSDM_FLTEXMAX_EXMAX_Msk;
pub const DFSDM_FLTEXMAX_EXMAXCH_Pos: u32 = 0;
pub const DFSDM_FLTEXMAX_EXMAXCH_Msk: u32 = 0x7 << DFSDM_FLTEXMAX_EXMAXCH_Pos;
pub const DFSDM_FLTEXMAX_EXMAXCH: u32 = DFSDM_FLTEXMAX_EXMAXCH_Msk;
pub const DFSDM_FLTEXMIN_EXMIN_Pos: u32 = 8;
pub const DFSDM_FLTEXMIN_EXMIN_Msk: u32 = 0xFFFFFF << DFSDM_FLTEXMIN_EXMIN_Pos;
pub const DFSDM_FLTEXMIN_EXMIN: u32 = DFSDM_FLTEXMIN_EXMIN_Msk;
pub const DFSDM_FLTEXMIN_EXMINCH_Pos: u32 = 0;
pub const DFSDM_FLTEXMIN_EXMINCH_Msk: u32 = 0x7 << DFSDM_FLTEXMIN_EXMINCH_Pos;
pub const DFSDM_FLTEXMIN_EXMINCH: u32 = DFSDM_FLTEXMIN_EXMINCH_Msk;
pub const DFSDM_FLTCNVTIMR_CNVCNT_Pos: u32 = 4;
pub const DFSDM_FLTCNVTIMR_CNVCNT_Msk: u32 = 0xFFFFFFF << DFSDM_FLTCNVTIMR_CNVCNT_Pos;
pub const DFSDM_FLTCNVTIMR_CNVCNT: u32 = DFSDM_FLTCNVTIMR_CNVCNT_Msk;
pub const BDMA_ISR_GIF0_Pos: u32 = 0;
pub const BDMA_ISR_GIF0_Msk: u32 = 0x1 << BDMA_ISR_GIF0_Pos;
pub const BDMA_ISR_GIF0: u32 = BDMA_ISR_GIF0_Msk;
pub const BDMA_ISR_TCIF0_Pos: u32 = 1;
pub const BDMA_ISR_TCIF0_Msk: u32 = 0x1 << BDMA_ISR_TCIF0_Pos;
pub const BDMA_ISR_TCIF0: u32 = BDMA_ISR_TCIF0_Msk;
pub const BDMA_ISR_HTIF0_Pos: u32 = 2;
pub const BDMA_ISR_HTIF0_Msk: u32 = 0x1 << BDMA_ISR_HTIF0_Pos;
pub const BDMA_ISR_HTIF0: u32 = BDMA_ISR_HTIF0_Msk;
pub const BDMA_ISR_TEIF0_Pos: u32 = 3;
pub const BDMA_ISR_TEIF0_Msk: u32 = 0x1 << BDMA_ISR_TEIF0_Pos;
pub const BDMA_ISR_TEIF0: u32 = BDMA_ISR_TEIF0_Msk;
pub const BDMA_ISR_GIF1_Pos: u32 = 4;
pub const BDMA_ISR_GIF1_Msk: u32 = 0x1 << BDMA_ISR_GIF1_Pos;
pub const BDMA_ISR_GIF1: u32 = BDMA_ISR_GIF1_Msk;
pub const BDMA_ISR_TCIF1_Pos: u32 = 5;
pub const BDMA_ISR_TCIF1_Msk: u32 = 0x1 << BDMA_ISR_TCIF1_Pos;
pub const BDMA_ISR_TCIF1: u32 = BDMA_ISR_TCIF1_Msk;
pub const BDMA_ISR_HTIF1_Pos: u32 = 6;
pub const BDMA_ISR_HTIF1_Msk: u32 = 0x1 << BDMA_ISR_HTIF1_Pos;
pub const BDMA_ISR_HTIF1: u32 = BDMA_ISR_HTIF1_Msk;
pub const BDMA_ISR_TEIF1_Pos: u32 = 7;
pub const BDMA_ISR_TEIF1_Msk: u32 = 0x1 << BDMA_ISR_TEIF1_Pos;
pub const BDMA_ISR_TEIF1: u32 = BDMA_ISR_TEIF1_Msk;
pub const BDMA_ISR_GIF2_Pos: u32 = 8;
pub const BDMA_ISR_GIF2_Msk: u32 = 0x1 << BDMA_ISR_GIF2_Pos;
pub const BDMA_ISR_GIF2: u32 = BDMA_ISR_GIF2_Msk;
pub const BDMA_ISR_TCIF2_Pos: u32 = 9;
pub const BDMA_ISR_TCIF2_Msk: u32 = 0x1 << BDMA_ISR_TCIF2_Pos;
pub const BDMA_ISR_TCIF2: u32 = BDMA_ISR_TCIF2_Msk;
pub const BDMA_ISR_HTIF2_Pos: u32 = 10;
pub const BDMA_ISR_HTIF2_Msk: u32 = 0x1 << BDMA_ISR_HTIF2_Pos;
pub const BDMA_ISR_HTIF2: u32 = BDMA_ISR_HTIF2_Msk;
pub const BDMA_ISR_TEIF2_Pos: u32 = 11;
pub const BDMA_ISR_TEIF2_Msk: u32 = 0x1 << BDMA_ISR_TEIF2_Pos;
pub const BDMA_ISR_TEIF2: u32 = BDMA_ISR_TEIF2_Msk;
pub const BDMA_ISR_GIF3_Pos: u32 = 12;
pub const BDMA_ISR_GIF3_Msk: u32 = 0x1 << BDMA_ISR_GIF3_Pos;
pub const BDMA_ISR_GIF3: u32 = BDMA_ISR_GIF3_Msk;
pub const BDMA_ISR_TCIF3_Pos: u32 = 13;
pub const BDMA_ISR_TCIF3_Msk: u32 = 0x1 << BDMA_ISR_TCIF3_Pos;
pub const BDMA_ISR_TCIF3: u32 = BDMA_ISR_TCIF3_Msk;
pub const BDMA_ISR_HTIF3_Pos: u32 = 14;
pub const BDMA_ISR_HTIF3_Msk: u32 = 0x1 << BDMA_ISR_HTIF3_Pos;
pub const BDMA_ISR_HTIF3: u32 = BDMA_ISR_HTIF3_Msk;
pub const BDMA_ISR_TEIF3_Pos: u32 = 15;
pub const BDMA_ISR_TEIF3_Msk: u32 = 0x1 << BDMA_ISR_TEIF3_Pos;
pub const BDMA_ISR_TEIF3: u32 = BDMA_ISR_TEIF3_Msk;
pub const BDMA_ISR_GIF4_Pos: u32 = 16;
pub const BDMA_ISR_GIF4_Msk: u32 = 0x1 << BDMA_ISR_GIF4_Pos;
pub const BDMA_ISR_GIF4: u32 = BDMA_ISR_GIF4_Msk;
pub const BDMA_ISR_TCIF4_Pos: u32 = 17;
pub const BDMA_ISR_TCIF4_Msk: u32 = 0x1 << BDMA_ISR_TCIF4_Pos;
pub const BDMA_ISR_TCIF4: u32 = BDMA_ISR_TCIF4_Msk;
pub const BDMA_ISR_HTIF4_Pos: u32 = 18;
pub const BDMA_ISR_HTIF4_Msk: u32 = 0x1 << BDMA_ISR_HTIF4_Pos;
pub const BDMA_ISR_HTIF4: u32 = BDMA_ISR_HTIF4_Msk;
pub const BDMA_ISR_TEIF4_Pos: u32 = 19;
pub const BDMA_ISR_TEIF4_Msk: u32 = 0x1 << BDMA_ISR_TEIF4_Pos;
pub const BDMA_ISR_TEIF4: u32 = BDMA_ISR_TEIF4_Msk;
pub const BDMA_ISR_GIF5_Pos: u32 = 20;
pub const BDMA_ISR_GIF5_Msk: u32 = 0x1 << BDMA_ISR_GIF5_Pos;
pub const BDMA_ISR_GIF5: u32 = BDMA_ISR_GIF5_Msk;
pub const BDMA_ISR_TCIF5_Pos: u32 = 21;
pub const BDMA_ISR_TCIF5_Msk: u32 = 0x1 << BDMA_ISR_TCIF5_Pos;
pub const BDMA_ISR_TCIF5: u32 = BDMA_ISR_TCIF5_Msk;
pub const BDMA_ISR_HTIF5_Pos: u32 = 22;
pub const BDMA_ISR_HTIF5_Msk: u32 = 0x1 << BDMA_ISR_HTIF5_Pos;
pub const BDMA_ISR_HTIF5: u32 = BDMA_ISR_HTIF5_Msk;
pub const BDMA_ISR_TEIF5_Pos: u32 = 23;
pub const BDMA_ISR_TEIF5_Msk: u32 = 0x1 << BDMA_ISR_TEIF5_Pos;
pub const BDMA_ISR_TEIF5: u32 = BDMA_ISR_TEIF5_Msk;
pub const BDMA_ISR_GIF6_Pos: u32 = 24;
pub const BDMA_ISR_GIF6_Msk: u32 = 0x1 << BDMA_ISR_GIF6_Pos;
pub const BDMA_ISR_GIF6: u32 = BDMA_ISR_GIF6_Msk;
pub const BDMA_ISR_TCIF6_Pos: u32 = 25;
pub const BDMA_ISR_TCIF6_Msk: u32 = 0x1 << BDMA_ISR_TCIF6_Pos;
pub const BDMA_ISR_TCIF6: u32 = BDMA_ISR_TCIF6_Msk;
pub const BDMA_ISR_HTIF6_Pos: u32 = 26;
pub const BDMA_ISR_HTIF6_Msk: u32 = 0x1 << BDMA_ISR_HTIF6_Pos;
pub const BDMA_ISR_HTIF6: u32 = BDMA_ISR_HTIF6_Msk;
pub const BDMA_ISR_TEIF6_Pos: u32 = 27;
pub const BDMA_ISR_TEIF6_Msk: u32 = 0x1 << BDMA_ISR_TEIF6_Pos;
pub const BDMA_ISR_TEIF6: u32 = BDMA_ISR_TEIF6_Msk;
pub const BDMA_ISR_GIF7_Pos: u32 = 28;
pub const BDMA_ISR_GIF7_Msk: u32 = 0x1 << BDMA_ISR_GIF7_Pos;
pub const BDMA_ISR_GIF7: u32 = BDMA_ISR_GIF7_Msk;
pub const BDMA_ISR_TCIF7_Pos: u32 = 29;
pub const BDMA_ISR_TCIF7_Msk: u32 = 0x1 << BDMA_ISR_TCIF7_Pos;
pub const BDMA_ISR_TCIF7: u32 = BDMA_ISR_TCIF7_Msk;
pub const BDMA_ISR_HTIF7_Pos: u32 = 30;
pub const BDMA_ISR_HTIF7_Msk: u32 = 0x1 << BDMA_ISR_HTIF7_Pos;
pub const BDMA_ISR_HTIF7: u32 = BDMA_ISR_HTIF7_Msk;
pub const BDMA_ISR_TEIF7_Pos: u32 = 31;
pub const BDMA_ISR_TEIF7_Msk: u32 = 0x1 << BDMA_ISR_TEIF7_Pos;
pub const BDMA_ISR_TEIF7: u32 = BDMA_ISR_TEIF7_Msk;
pub const BDMA_IFCR_CGIF0_Pos: u32 = 0;
pub const BDMA_IFCR_CGIF0_Msk: u32 = 0x1 << BDMA_IFCR_CGIF0_Pos;
pub const BDMA_IFCR_CGIF0: u32 = BDMA_IFCR_CGIF0_Msk;
pub const BDMA_IFCR_CTCIF0_Pos: u32 = 1;
pub const BDMA_IFCR_CTCIF0_Msk: u32 = 0x1 << BDMA_IFCR_CTCIF0_Pos;
pub const BDMA_IFCR_CTCIF0: u32 = BDMA_IFCR_CTCIF0_Msk;
pub const BDMA_IFCR_CHTIF0_Pos: u32 = 2;
pub const BDMA_IFCR_CHTIF0_Msk: u32 = 0x1 << BDMA_IFCR_CHTIF0_Pos;
pub const BDMA_IFCR_CHTIF0: u32 = BDMA_IFCR_CHTIF0_Msk;
pub const BDMA_IFCR_CTEIF0_Pos: u32 = 3;
pub const BDMA_IFCR_CTEIF0_Msk: u32 = 0x1 << BDMA_IFCR_CTEIF0_Pos;
pub const BDMA_IFCR_CTEIF0: u32 = BDMA_IFCR_CTEIF0_Msk;
pub const BDMA_IFCR_CGIF1_Pos: u32 = 4;
pub const BDMA_IFCR_CGIF1_Msk: u32 = 0x1 << BDMA_IFCR_CGIF1_Pos;
pub const BDMA_IFCR_CGIF1: u32 = BDMA_IFCR_CGIF1_Msk;
pub const BDMA_IFCR_CTCIF1_Pos: u32 = 5;
pub const BDMA_IFCR_CTCIF1_Msk: u32 = 0x1 << BDMA_IFCR_CTCIF1_Pos;
pub const BDMA_IFCR_CTCIF1: u32 = BDMA_IFCR_CTCIF1_Msk;
pub const BDMA_IFCR_CHTIF1_Pos: u32 = 6;
pub const BDMA_IFCR_CHTIF1_Msk: u32 = 0x1 << BDMA_IFCR_CHTIF1_Pos;
pub const BDMA_IFCR_CHTIF1: u32 = BDMA_IFCR_CHTIF1_Msk;
pub const BDMA_IFCR_CTEIF1_Pos: u32 = 7;
pub const BDMA_IFCR_CTEIF1_Msk: u32 = 0x1 << BDMA_IFCR_CTEIF1_Pos;
pub const BDMA_IFCR_CTEIF1: u32 = BDMA_IFCR_CTEIF1_Msk;
pub const BDMA_IFCR_CGIF2_Pos: u32 = 8;
pub const BDMA_IFCR_CGIF2_Msk: u32 = 0x1 << BDMA_IFCR_CGIF2_Pos;
pub const BDMA_IFCR_CGIF2: u32 = BDMA_IFCR_CGIF2_Msk;
pub const BDMA_IFCR_CTCIF2_Pos: u32 = 9;
pub const BDMA_IFCR_CTCIF2_Msk: u32 = 0x1 << BDMA_IFCR_CTCIF2_Pos;
pub const BDMA_IFCR_CTCIF2: u32 = BDMA_IFCR_CTCIF2_Msk;
pub const BDMA_IFCR_CHTIF2_Pos: u32 = 10;
pub const BDMA_IFCR_CHTIF2_Msk: u32 = 0x1 << BDMA_IFCR_CHTIF2_Pos;
pub const BDMA_IFCR_CHTIF2: u32 = BDMA_IFCR_CHTIF2_Msk;
pub const BDMA_IFCR_CTEIF2_Pos: u32 = 11;
pub const BDMA_IFCR_CTEIF2_Msk: u32 = 0x1 << BDMA_IFCR_CTEIF2_Pos;
pub const BDMA_IFCR_CTEIF2: u32 = BDMA_IFCR_CTEIF2_Msk;
pub const BDMA_IFCR_CGIF3_Pos: u32 = 12;
pub const BDMA_IFCR_CGIF3_Msk: u32 = 0x1 << BDMA_IFCR_CGIF3_Pos;
pub const BDMA_IFCR_CGIF3: u32 = BDMA_IFCR_CGIF3_Msk;
pub const BDMA_IFCR_CTCIF3_Pos: u32 = 13;
pub const BDMA_IFCR_CTCIF3_Msk: u32 = 0x1 << BDMA_IFCR_CTCIF3_Pos;
pub const BDMA_IFCR_CTCIF3: u32 = BDMA_IFCR_CTCIF3_Msk;
pub const BDMA_IFCR_CHTIF3_Pos: u32 = 14;
pub const BDMA_IFCR_CHTIF3_Msk: u32 = 0x1 << BDMA_IFCR_CHTIF3_Pos;
pub const BDMA_IFCR_CHTIF3: u32 = BDMA_IFCR_CHTIF3_Msk;
pub const BDMA_IFCR_CTEIF3_Pos: u32 = 15;
pub const BDMA_IFCR_CTEIF3_Msk: u32 = 0x1 << BDMA_IFCR_CTEIF3_Pos;
pub const BDMA_IFCR_CTEIF3: u32 = BDMA_IFCR_CTEIF3_Msk;
pub const BDMA_IFCR_CGIF4_Pos: u32 = 16;
pub const BDMA_IFCR_CGIF4_Msk: u32 = 0x1 << BDMA_IFCR_CGIF4_Pos;
pub const BDMA_IFCR_CGIF4: u32 = BDMA_IFCR_CGIF4_Msk;
pub const BDMA_IFCR_CTCIF4_Pos: u32 = 17;
pub const BDMA_IFCR_CTCIF4_Msk: u32 = 0x1 << BDMA_IFCR_CTCIF4_Pos;
pub const BDMA_IFCR_CTCIF4: u32 = BDMA_IFCR_CTCIF4_Msk;
pub const BDMA_IFCR_CHTIF4_Pos: u32 = 18;
pub const BDMA_IFCR_CHTIF4_Msk: u32 = 0x1 << BDMA_IFCR_CHTIF4_Pos;
pub const BDMA_IFCR_CHTIF4: u32 = BDMA_IFCR_CHTIF4_Msk;
pub const BDMA_IFCR_CTEIF4_Pos: u32 = 19;
pub const BDMA_IFCR_CTEIF4_Msk: u32 = 0x1 << BDMA_IFCR_CTEIF4_Pos;
pub const BDMA_IFCR_CTEIF4: u32 = BDMA_IFCR_CTEIF4_Msk;
pub const BDMA_IFCR_CGIF5_Pos: u32 = 20;
pub const BDMA_IFCR_CGIF5_Msk: u32 = 0x1 << BDMA_IFCR_CGIF5_Pos;
pub const BDMA_IFCR_CGIF5: u32 = BDMA_IFCR_CGIF5_Msk;
pub const BDMA_IFCR_CTCIF5_Pos: u32 = 21;
pub const BDMA_IFCR_CTCIF5_Msk: u32 = 0x1 << BDMA_IFCR_CTCIF5_Pos;
pub const BDMA_IFCR_CTCIF5: u32 = BDMA_IFCR_CTCIF5_Msk;
pub const BDMA_IFCR_CHTIF5_Pos: u32 = 22;
pub const BDMA_IFCR_CHTIF5_Msk: u32 = 0x1 << BDMA_IFCR_CHTIF5_Pos;
pub const BDMA_IFCR_CHTIF5: u32 = BDMA_IFCR_CHTIF5_Msk;
pub const BDMA_IFCR_CTEIF5_Pos: u32 = 23;
pub const BDMA_IFCR_CTEIF5_Msk: u32 = 0x1 << BDMA_IFCR_CTEIF5_Pos;
pub const BDMA_IFCR_CTEIF5: u32 = BDMA_IFCR_CTEIF5_Msk;
pub const BDMA_IFCR_CGIF6_Pos: u32 = 24;
pub const BDMA_IFCR_CGIF6_Msk: u32 = 0x1 << BDMA_IFCR_CGIF6_Pos;
pub const BDMA_IFCR_CGIF6: u32 = BDMA_IFCR_CGIF6_Msk;
pub const BDMA_IFCR_CTCIF6_Pos: u32 = 25;
pub const BDMA_IFCR_CTCIF6_Msk: u32 = 0x1 << BDMA_IFCR_CTCIF6_Pos;
pub const BDMA_IFCR_CTCIF6: u32 = BDMA_IFCR_CTCIF6_Msk;
pub const BDMA_IFCR_CHTIF6_Pos: u32 = 26;
pub const BDMA_IFCR_CHTIF6_Msk: u32 = 0x1 << BDMA_IFCR_CHTIF6_Pos;
pub const BDMA_IFCR_CHTIF6: u32 = BDMA_IFCR_CHTIF6_Msk;
pub const BDMA_IFCR_CTEIF6_Pos: u32 = 27;
pub const BDMA_IFCR_CTEIF6_Msk: u32 = 0x1 << BDMA_IFCR_CTEIF6_Pos;
pub const BDMA_IFCR_CTEIF6: u32 = BDMA_IFCR_CTEIF6_Msk;
pub const BDMA_IFCR_CGIF7_Pos: u32 = 28;
pub const BDMA_IFCR_CGIF7_Msk: u32 = 0x1 << BDMA_IFCR_CGIF7_Pos;
pub const BDMA_IFCR_CGIF7: u32 = BDMA_IFCR_CGIF7_Msk;
pub const BDMA_IFCR_CTCIF7_Pos: u32 = 29;
pub const BDMA_IFCR_CTCIF7_Msk: u32 = 0x1 << BDMA_IFCR_CTCIF7_Pos;
pub const BDMA_IFCR_CTCIF7: u32 = BDMA_IFCR_CTCIF7_Msk;
pub const BDMA_IFCR_CHTIF7_Pos: u32 = 30;
pub const BDMA_IFCR_CHTIF7_Msk: u32 = 0x1 << BDMA_IFCR_CHTIF7_Pos;
pub const BDMA_IFCR_CHTIF7: u32 = BDMA_IFCR_CHTIF7_Msk;
pub const BDMA_IFCR_CTEIF7_Pos: u32 = 31;
pub const BDMA_IFCR_CTEIF7_Msk: u32 = 0x1 << BDMA_IFCR_CTEIF7_Pos;
pub const BDMA_IFCR_CTEIF7: u32 = BDMA_IFCR_CTEIF7_Msk;
pub const BDMA_CCR_EN_Pos: u32 = 0;
pub const BDMA_CCR_EN_Msk: u32 = 0x1 << BDMA_CCR_EN_Pos;
pub const BDMA_CCR_EN: u32 = BDMA_CCR_EN_Msk;
pub const BDMA_CCR_TCIE_Pos: u32 = 1;
pub const BDMA_CCR_TCIE_Msk: u32 = 0x1 << BDMA_CCR_TCIE_Pos;
pub const BDMA_CCR_TCIE: u32 = BDMA_CCR_TCIE_Msk;
pub const BDMA_CCR_HTIE_Pos: u32 = 2;
pub const BDMA_CCR_HTIE_Msk: u32 = 0x1 << BDMA_CCR_HTIE_Pos;
pub const BDMA_CCR_HTIE: u32 = BDMA_CCR_HTIE_Msk;
pub const BDMA_CCR_TEIE_Pos: u32 = 3;
pub const BDMA_CCR_TEIE_Msk: u32 = 0x1 << BDMA_CCR_TEIE_Pos;
pub const BDMA_CCR_TEIE: u32 = BDMA_CCR_TEIE_Msk;
pub const BDMA_CCR_DIR_Pos: u32 = 4;
pub const BDMA_CCR_DIR_Msk: u32 = 0x1 << BDMA_CCR_DIR_Pos;
pub const BDMA_CCR_DIR: u32 = BDMA_CCR_DIR_Msk;
pub const BDMA_CCR_CIRC_Pos: u32 = 5;
pub const BDMA_CCR_CIRC_Msk: u32 = 0x1 << BDMA_CCR_CIRC_Pos;
pub const BDMA_CCR_CIRC: u32 = BDMA_CCR_CIRC_Msk;
pub const BDMA_CCR_PINC_Pos: u32 = 6;
pub const BDMA_CCR_PINC_Msk: u32 = 0x1 << BDMA_CCR_PINC_Pos;
pub const BDMA_CCR_PINC: u32 = BDMA_CCR_PINC_Msk;
pub const BDMA_CCR_MINC_Pos: u32 = 7;
pub const BDMA_CCR_MINC_Msk: u32 = 0x1 << BDMA_CCR_MINC_Pos;
pub const BDMA_CCR_MINC: u32 = BDMA_CCR_MINC_Msk;
pub const BDMA_CCR_PSIZE_Pos: u32 = 8;
pub const BDMA_CCR_PSIZE_Msk: u32 = 0x3 << BDMA_CCR_PSIZE_Pos;
pub const BDMA_CCR_PSIZE: u32 = BDMA_CCR_PSIZE_Msk;
pub const BDMA_CCR_PSIZE_0: u32 = 0x1 << BDMA_CCR_PSIZE_Pos;
pub const BDMA_CCR_PSIZE_1: u32 = 0x2 << BDMA_CCR_PSIZE_Pos;
pub const BDMA_CCR_MSIZE_Pos: u32 = 10;
pub const BDMA_CCR_MSIZE_Msk: u32 = 0x3 << BDMA_CCR_MSIZE_Pos;
pub const BDMA_CCR_MSIZE: u32 = BDMA_CCR_MSIZE_Msk;
pub const BDMA_CCR_MSIZE_0: u32 = 0x1 << BDMA_CCR_MSIZE_Pos;
pub const BDMA_CCR_MSIZE_1: u32 = 0x2 << BDMA_CCR_MSIZE_Pos;
pub const BDMA_CCR_PL_Pos: u32 = 12;
pub const BDMA_CCR_PL_Msk: u32 = 0x3 << BDMA_CCR_PL_Pos;
pub const BDMA_CCR_PL: u32 = BDMA_CCR_PL_Msk;
pub const BDMA_CCR_PL_0: u32 = 0x1 << BDMA_CCR_PL_Pos;
pub const BDMA_CCR_PL_1: u32 = 0x2 << BDMA_CCR_PL_Pos;
pub const BDMA_CCR_MEM2MEM_Pos: u32 = 14;
pub const BDMA_CCR_MEM2MEM_Msk: u32 = 0x1 << BDMA_CCR_MEM2MEM_Pos;
pub const BDMA_CCR_MEM2MEM: u32 = BDMA_CCR_MEM2MEM_Msk;
pub const BDMA_CCR_DBM_Pos: u32 = 15;
pub const BDMA_CCR_DBM_Msk: u32 = 0x1 << BDMA_CCR_DBM_Pos;
pub const BDMA_CCR_DBM: u32 = BDMA_CCR_DBM_Msk;
pub const BDMA_CCR_CT_Pos: u32 = 16;
pub const BDMA_CCR_CT_Msk: u32 = 0x1 << BDMA_CCR_CT_Pos;
pub const BDMA_CCR_CT: u32 = BDMA_CCR_CT_Msk;
pub const BDMA_CNDTR_NDT_Pos: u32 = 0;
pub const BDMA_CNDTR_NDT_Msk: u32 = 0xFFFF << BDMA_CNDTR_NDT_Pos;
pub const BDMA_CNDTR_NDT: u32 = BDMA_CNDTR_NDT_Msk;
pub const BDMA_CPAR_PA_Pos: u32 = 0;
pub const BDMA_CPAR_PA_Msk: u32 = 0xFFFFFFFF << BDMA_CPAR_PA_Pos;
pub const BDMA_CPAR_PA: u32 = BDMA_CPAR_PA_Msk;
pub const BDMA_CM0AR_MA_Pos: u32 = 0;
pub const BDMA_CM0AR_MA_Msk: u32 = 0xFFFFFFFF << BDMA_CM0AR_MA_Pos;
pub const BDMA_CM0AR_MA: u32 = BDMA_CM0AR_MA_Msk;
pub const BDMA_CM1AR_MA_Pos: u32 = 0;
pub const BDMA_CM1AR_MA_Msk: u32 = 0xFFFFFFFF << BDMA_CM1AR_MA_Pos;
pub const BDMA_CM1AR_MA: u32 = BDMA_CM1AR_MA_Msk;
pub const DMA_SxCR_MBURST_Pos: u32 = 23;
pub const DMA_SxCR_MBURST_Msk: u32 = 0x3 << DMA_SxCR_MBURST_Pos;
pub const DMA_SxCR_MBURST: u32 = DMA_SxCR_MBURST_Msk;
pub const DMA_SxCR_MBURST_0: u32 = 0x1 << DMA_SxCR_MBURST_Pos;
pub const DMA_SxCR_MBURST_1: u32 = 0x2 << DMA_SxCR_MBURST_Pos;
pub const DMA_SxCR_PBURST_Pos: u32 = 21;
pub const DMA_SxCR_PBURST_Msk: u32 = 0x3 << DMA_SxCR_PBURST_Pos;
pub const DMA_SxCR_PBURST: u32 = DMA_SxCR_PBURST_Msk;
pub const DMA_SxCR_PBURST_0: u32 = 0x1 << DMA_SxCR_PBURST_Pos;
pub const DMA_SxCR_PBURST_1: u32 = 0x2 << DMA_SxCR_PBURST_Pos;
pub const DMA_SxCR_TRBUFF_Pos: u32 = 20;
pub const DMA_SxCR_TRBUFF_Msk: u32 = 0x1 << DMA_SxCR_TRBUFF_Pos;
pub const DMA_SxCR_TRBUFF: u32 = DMA_SxCR_TRBUFF_Msk;
pub const DMA_SxCR_CT_Pos: u32 = 19;
pub const DMA_SxCR_CT_Msk: u32 = 0x1 << DMA_SxCR_CT_Pos;
pub const DMA_SxCR_CT: u32 = DMA_SxCR_CT_Msk;
pub const DMA_SxCR_DBM_Pos: u32 = 18;
pub const DMA_SxCR_DBM_Msk: u32 = 0x1 << DMA_SxCR_DBM_Pos;
pub const DMA_SxCR_DBM: u32 = DMA_SxCR_DBM_Msk;
pub const DMA_SxCR_PL_Pos: u32 = 16;
pub const DMA_SxCR_PL_Msk: u32 = 0x3 << DMA_SxCR_PL_Pos;
pub const DMA_SxCR_PL: u32 = DMA_SxCR_PL_Msk;
pub const DMA_SxCR_PL_0: u32 = 0x1 << DMA_SxCR_PL_Pos;
pub const DMA_SxCR_PL_1: u32 = 0x2 << DMA_SxCR_PL_Pos;
pub const DMA_SxCR_PINCOS_Pos: u32 = 15;
pub const DMA_SxCR_PINCOS_Msk: u32 = 0x1 << DMA_SxCR_PINCOS_Pos;
pub const DMA_SxCR_PINCOS: u32 = DMA_SxCR_PINCOS_Msk;
pub const DMA_SxCR_MSIZE_Pos: u32 = 13;
pub const DMA_SxCR_MSIZE_Msk: u32 = 0x3 << DMA_SxCR_MSIZE_Pos;
pub const DMA_SxCR_MSIZE: u32 = DMA_SxCR_MSIZE_Msk;
pub const DMA_SxCR_MSIZE_0: u32 = 0x1 << DMA_SxCR_MSIZE_Pos;
pub const DMA_SxCR_MSIZE_1: u32 = 0x2 << DMA_SxCR_MSIZE_Pos;
pub const DMA_SxCR_PSIZE_Pos: u32 = 11;
pub const DMA_SxCR_PSIZE_Msk: u32 = 0x3 << DMA_SxCR_PSIZE_Pos;
pub const DMA_SxCR_PSIZE: u32 = DMA_SxCR_PSIZE_Msk;
pub const DMA_SxCR_PSIZE_0: u32 = 0x1 << DMA_SxCR_PSIZE_Pos;
pub const DMA_SxCR_PSIZE_1: u32 = 0x2 << DMA_SxCR_PSIZE_Pos;
pub const DMA_SxCR_MINC_Pos: u32 = 10;
pub const DMA_SxCR_MINC_Msk: u32 = 0x1 << DMA_SxCR_MINC_Pos;
pub const DMA_SxCR_MINC: u32 = DMA_SxCR_MINC_Msk;
pub const DMA_SxCR_PINC_Pos: u32 = 9;
pub const DMA_SxCR_PINC_Msk: u32 = 0x1 << DMA_SxCR_PINC_Pos;
pub const DMA_SxCR_PINC: u32 = DMA_SxCR_PINC_Msk;
pub const DMA_SxCR_CIRC_Pos: u32 = 8;
pub const DMA_SxCR_CIRC_Msk: u32 = 0x1 << DMA_SxCR_CIRC_Pos;
pub const DMA_SxCR_CIRC: u32 = DMA_SxCR_CIRC_Msk;
pub const DMA_SxCR_DIR_Pos: u32 = 6;
pub const DMA_SxCR_DIR_Msk: u32 = 0x3 << DMA_SxCR_DIR_Pos;
pub const DMA_SxCR_DIR: u32 = DMA_SxCR_DIR_Msk;
pub const DMA_SxCR_DIR_0: u32 = 0x1 << DMA_SxCR_DIR_Pos;
pub const DMA_SxCR_DIR_1: u32 = 0x2 << DMA_SxCR_DIR_Pos;
pub const DMA_SxCR_PFCTRL_Pos: u32 = 5;
pub const DMA_SxCR_PFCTRL_Msk: u32 = 0x1 << DMA_SxCR_PFCTRL_Pos;
pub const DMA_SxCR_PFCTRL: u32 = DMA_SxCR_PFCTRL_Msk;
pub const DMA_SxCR_TCIE_Pos: u32 = 4;
pub const DMA_SxCR_TCIE_Msk: u32 = 0x1 << DMA_SxCR_TCIE_Pos;
pub const DMA_SxCR_TCIE: u32 = DMA_SxCR_TCIE_Msk;
pub const DMA_SxCR_HTIE_Pos: u32 = 3;
pub const DMA_SxCR_HTIE_Msk: u32 = 0x1 << DMA_SxCR_HTIE_Pos;
pub const DMA_SxCR_HTIE: u32 = DMA_SxCR_HTIE_Msk;
pub const DMA_SxCR_TEIE_Pos: u32 = 2;
pub const DMA_SxCR_TEIE_Msk: u32 = 0x1 << DMA_SxCR_TEIE_Pos;
pub const DMA_SxCR_TEIE: u32 = DMA_SxCR_TEIE_Msk;
pub const DMA_SxCR_DMEIE_Pos: u32 = 1;
pub const DMA_SxCR_DMEIE_Msk: u32 = 0x1 << DMA_SxCR_DMEIE_Pos;
pub const DMA_SxCR_DMEIE: u32 = DMA_SxCR_DMEIE_Msk;
pub const DMA_SxCR_EN_Pos: u32 = 0;
pub const DMA_SxCR_EN_Msk: u32 = 0x1 << DMA_SxCR_EN_Pos;
pub const DMA_SxCR_EN: u32 = DMA_SxCR_EN_Msk;
pub const DMA_SxNDT_Pos: u32 = 0;
pub const DMA_SxNDT_Msk: u32 = 0xFFFF << DMA_SxNDT_Pos;
pub const DMA_SxNDT: u32 = DMA_SxNDT_Msk;
pub const DMA_SxNDT_0: u32 = 0x0001 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_1: u32 = 0x0002 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_2: u32 = 0x0004 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_3: u32 = 0x0008 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_4: u32 = 0x0010 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_5: u32 = 0x0020 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_6: u32 = 0x0040 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_7: u32 = 0x0080 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_8: u32 = 0x0100 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_9: u32 = 0x0200 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_10: u32 = 0x0400 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_11: u32 = 0x0800 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_12: u32 = 0x1000 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_13: u32 = 0x2000 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_14: u32 = 0x4000 << DMA_SxNDT_Pos;
pub const DMA_SxNDT_15: u32 = 0x8000 << DMA_SxNDT_Pos;
pub const DMA_SxFCR_FEIE_Pos: u32 = 7;
pub const DMA_SxFCR_FEIE_Msk: u32 = 0x1 << DMA_SxFCR_FEIE_Pos;
pub const DMA_SxFCR_FEIE: u32 = DMA_SxFCR_FEIE_Msk;
pub const DMA_SxFCR_FS_Pos: u32 = 3;
pub const DMA_SxFCR_FS_Msk: u32 = 0x7 << DMA_SxFCR_FS_Pos;
pub const DMA_SxFCR_FS: u32 = DMA_SxFCR_FS_Msk;
pub const DMA_SxFCR_FS_0: u32 = 0x1 << DMA_SxFCR_FS_Pos;
pub const DMA_SxFCR_FS_1: u32 = 0x2 << DMA_SxFCR_FS_Pos;
pub const DMA_SxFCR_FS_2: u32 = 0x4 << DMA_SxFCR_FS_Pos;
pub const DMA_SxFCR_DMDIS_Pos: u32 = 2;
pub const DMA_SxFCR_DMDIS_Msk: u32 = 0x1 << DMA_SxFCR_DMDIS_Pos;
pub const DMA_SxFCR_DMDIS: u32 = DMA_SxFCR_DMDIS_Msk;
pub const DMA_SxFCR_FTH_Pos: u32 = 0;
pub const DMA_SxFCR_FTH_Msk: u32 = 0x3 << DMA_SxFCR_FTH_Pos;
pub const DMA_SxFCR_FTH: u32 = DMA_SxFCR_FTH_Msk;
pub const DMA_SxFCR_FTH_0: u32 = 0x1 << DMA_SxFCR_FTH_Pos;
pub const DMA_SxFCR_FTH_1: u32 = 0x2 << DMA_SxFCR_FTH_Pos;
pub const DMA_LISR_TCIF3_Pos: u32 = 27;
pub const DMA_LISR_TCIF3_Msk: u32 = 0x1 << DMA_LISR_TCIF3_Pos;
pub const DMA_LISR_TCIF3: u32 = DMA_LISR_TCIF3_Msk;
pub const DMA_LISR_HTIF3_Pos: u32 = 26;
pub const DMA_LISR_HTIF3_Msk: u32 = 0x1 << DMA_LISR_HTIF3_Pos;
pub const DMA_LISR_HTIF3: u32 = DMA_LISR_HTIF3_Msk;
pub const DMA_LISR_TEIF3_Pos: u32 = 25;
pub const DMA_LISR_TEIF3_Msk: u32 = 0x1 << DMA_LISR_TEIF3_Pos;
pub const DMA_LISR_TEIF3: u32 = DMA_LISR_TEIF3_Msk;
pub const DMA_LISR_DMEIF3_Pos: u32 = 24;
pub const DMA_LISR_DMEIF3_Msk: u32 = 0x1 << DMA_LISR_DMEIF3_Pos;
pub const DMA_LISR_DMEIF3: u32 = DMA_LISR_DMEIF3_Msk;
pub const DMA_LISR_FEIF3_Pos: u32 = 22;
pub const DMA_LISR_FEIF3_Msk: u32 = 0x1 << DMA_LISR_FEIF3_Pos;
pub const DMA_LISR_FEIF3: u32 = DMA_LISR_FEIF3_Msk;
pub const DMA_LISR_TCIF2_Pos: u32 = 21;
pub const DMA_LISR_TCIF2_Msk: u32 = 0x1 << DMA_LISR_TCIF2_Pos;
pub const DMA_LISR_TCIF2: u32 = DMA_LISR_TCIF2_Msk;
pub const DMA_LISR_HTIF2_Pos: u32 = 20;
pub const DMA_LISR_HTIF2_Msk: u32 = 0x1 << DMA_LISR_HTIF2_Pos;
pub const DMA_LISR_HTIF2: u32 = DMA_LISR_HTIF2_Msk;
pub const DMA_LISR_TEIF2_Pos: u32 = 19;
pub const DMA_LISR_TEIF2_Msk: u32 = 0x1 << DMA_LISR_TEIF2_Pos;
pub const DMA_LISR_TEIF2: u32 = DMA_LISR_TEIF2_Msk;
pub const DMA_LISR_DMEIF2_Pos: u32 = 18;
pub const DMA_LISR_DMEIF2_Msk: u32 = 0x1 << DMA_LISR_DMEIF2_Pos;
pub const DMA_LISR_DMEIF2: u32 = DMA_LISR_DMEIF2_Msk;
pub const DMA_LISR_FEIF2_Pos: u32 = 16;
pub const DMA_LISR_FEIF2_Msk: u32 = 0x1 << DMA_LISR_FEIF2_Pos;
pub const DMA_LISR_FEIF2: u32 = DMA_LISR_FEIF2_Msk;
pub const DMA_LISR_TCIF1_Pos: u32 = 11;
pub const DMA_LISR_TCIF1_Msk: u32 = 0x1 << DMA_LISR_TCIF1_Pos;
pub const DMA_LISR_TCIF1: u32 = DMA_LISR_TCIF1_Msk;
pub const DMA_LISR_HTIF1_Pos: u32 = 10;
pub const DMA_LISR_HTIF1_Msk: u32 = 0x1 << DMA_LISR_HTIF1_Pos;
pub const DMA_LISR_HTIF1: u32 = DMA_LISR_HTIF1_Msk;
pub const DMA_LISR_TEIF1_Pos: u32 = 9;
pub const DMA_LISR_TEIF1_Msk: u32 = 0x1 << DMA_LISR_TEIF1_Pos;
pub const DMA_LISR_TEIF1: u32 = DMA_LISR_TEIF1_Msk;
pub const DMA_LISR_DMEIF1_Pos: u32 = 8;
pub const DMA_LISR_DMEIF1_Msk: u32 = 0x1 << DMA_LISR_DMEIF1_Pos;
pub const DMA_LISR_DMEIF1: u32 = DMA_LISR_DMEIF1_Msk;
pub const DMA_LISR_FEIF1_Pos: u32 = 6;
pub const DMA_LISR_FEIF1_Msk: u32 = 0x1 << DMA_LISR_FEIF1_Pos;
pub const DMA_LISR_FEIF1: u32 = DMA_LISR_FEIF1_Msk;
pub const DMA_LISR_TCIF0_Pos: u32 = 5;
pub const DMA_LISR_TCIF0_Msk: u32 = 0x1 << DMA_LISR_TCIF0_Pos;
pub const DMA_LISR_TCIF0: u32 = DMA_LISR_TCIF0_Msk;
pub const DMA_LISR_HTIF0_Pos: u32 = 4;
pub const DMA_LISR_HTIF0_Msk: u32 = 0x1 << DMA_LISR_HTIF0_Pos;
pub const DMA_LISR_HTIF0: u32 = DMA_LISR_HTIF0_Msk;
pub const DMA_LISR_TEIF0_Pos: u32 = 3;
pub const DMA_LISR_TEIF0_Msk: u32 = 0x1 << DMA_LISR_TEIF0_Pos;
pub const DMA_LISR_TEIF0: u32 = DMA_LISR_TEIF0_Msk;
pub const DMA_LISR_DMEIF0_Pos: u32 = 2;
pub const DMA_LISR_DMEIF0_Msk: u32 = 0x1 << DMA_LISR_DMEIF0_Pos;
pub const DMA_LISR_DMEIF0: u32 = DMA_LISR_DMEIF0_Msk;
pub const DMA_LISR_FEIF0_Pos: u32 = 0;
pub const DMA_LISR_FEIF0_Msk: u32 = 0x1 << DMA_LISR_FEIF0_Pos;
pub const DMA_LISR_FEIF0: u32 = DMA_LISR_FEIF0_Msk;
pub const DMA_HISR_TCIF7_Pos: u32 = 27;
pub const DMA_HISR_TCIF7_Msk: u32 = 0x1 << DMA_HISR_TCIF7_Pos;
pub const DMA_HISR_TCIF7: u32 = DMA_HISR_TCIF7_Msk;
pub const DMA_HISR_HTIF7_Pos: u32 = 26;
pub const DMA_HISR_HTIF7_Msk: u32 = 0x1 << DMA_HISR_HTIF7_Pos;
pub const DMA_HISR_HTIF7: u32 = DMA_HISR_HTIF7_Msk;
pub const DMA_HISR_TEIF7_Pos: u32 = 25;
pub const DMA_HISR_TEIF7_Msk: u32 = 0x1 << DMA_HISR_TEIF7_Pos;
pub const DMA_HISR_TEIF7: u32 = DMA_HISR_TEIF7_Msk;
pub const DMA_HISR_DMEIF7_Pos: u32 = 24;
pub const DMA_HISR_DMEIF7_Msk: u32 = 0x1 << DMA_HISR_DMEIF7_Pos;
pub const DMA_HISR_DMEIF7: u32 = DMA_HISR_DMEIF7_Msk;
pub const DMA_HISR_FEIF7_Pos: u32 = 22;
pub const DMA_HISR_FEIF7_Msk: u32 = 0x1 << DMA_HISR_FEIF7_Pos;
pub const DMA_HISR_FEIF7: u32 = DMA_HISR_FEIF7_Msk;
pub const DMA_HISR_TCIF6_Pos: u32 = 21;
pub const DMA_HISR_TCIF6_Msk: u32 = 0x1 << DMA_HISR_TCIF6_Pos;
pub const DMA_HISR_TCIF6: u32 = DMA_HISR_TCIF6_Msk;
pub const DMA_HISR_HTIF6_Pos: u32 = 20;
pub const DMA_HISR_HTIF6_Msk: u32 = 0x1 << DMA_HISR_HTIF6_Pos;
pub const DMA_HISR_HTIF6: u32 = DMA_HISR_HTIF6_Msk;
pub const DMA_HISR_TEIF6_Pos: u32 = 19;
pub const DMA_HISR_TEIF6_Msk: u32 = 0x1 << DMA_HISR_TEIF6_Pos;
pub const DMA_HISR_TEIF6: u32 = DMA_HISR_TEIF6_Msk;
pub const DMA_HISR_DMEIF6_Pos: u32 = 18;
pub const DMA_HISR_DMEIF6_Msk: u32 = 0x1 << DMA_HISR_DMEIF6_Pos;
pub const DMA_HISR_DMEIF6: u32 = DMA_HISR_DMEIF6_Msk;
pub const DMA_HISR_FEIF6_Pos: u32 = 16;
pub const DMA_HISR_FEIF6_Msk: u32 = 0x1 << DMA_HISR_FEIF6_Pos;
pub const DMA_HISR_FEIF6: u32 = DMA_HISR_FEIF6_Msk;
pub const DMA_HISR_TCIF5_Pos: u32 = 11;
pub const DMA_HISR_TCIF5_Msk: u32 = 0x1 << DMA_HISR_TCIF5_Pos;
pub const DMA_HISR_TCIF5: u32 = DMA_HISR_TCIF5_Msk;
pub const DMA_HISR_HTIF5_Pos: u32 = 10;
pub const DMA_HISR_HTIF5_Msk: u32 = 0x1 << DMA_HISR_HTIF5_Pos;
pub const DMA_HISR_HTIF5: u32 = DMA_HISR_HTIF5_Msk;
pub const DMA_HISR_TEIF5_Pos: u32 = 9;
pub const DMA_HISR_TEIF5_Msk: u32 = 0x1 << DMA_HISR_TEIF5_Pos;
pub const DMA_HISR_TEIF5: u32 = DMA_HISR_TEIF5_Msk;
pub const DMA_HISR_DMEIF5_Pos: u32 = 8;
pub const DMA_HISR_DMEIF5_Msk: u32 = 0x1 << DMA_HISR_DMEIF5_Pos;
pub const DMA_HISR_DMEIF5: u32 = DMA_HISR_DMEIF5_Msk;
pub const DMA_HISR_FEIF5_Pos: u32 = 6;
pub const DMA_HISR_FEIF5_Msk: u32 = 0x1 << DMA_HISR_FEIF5_Pos;
pub const DMA_HISR_FEIF5: u32 = DMA_HISR_FEIF5_Msk;
pub const DMA_HISR_TCIF4_Pos: u32 = 5;
pub const DMA_HISR_TCIF4_Msk: u32 = 0x1 << DMA_HISR_TCIF4_Pos;
pub const DMA_HISR_TCIF4: u32 = DMA_HISR_TCIF4_Msk;
pub const DMA_HISR_HTIF4_Pos: u32 = 4;
pub const DMA_HISR_HTIF4_Msk: u32 = 0x1 << DMA_HISR_HTIF4_Pos;
pub const DMA_HISR_HTIF4: u32 = DMA_HISR_HTIF4_Msk;
pub const DMA_HISR_TEIF4_Pos: u32 = 3;
pub const DMA_HISR_TEIF4_Msk: u32 = 0x1 << DMA_HISR_TEIF4_Pos;
pub const DMA_HISR_TEIF4: u32 = DMA_HISR_TEIF4_Msk;
pub const DMA_HISR_DMEIF4_Pos: u32 = 2;
pub const DMA_HISR_DMEIF4_Msk: u32 = 0x1 << DMA_HISR_DMEIF4_Pos;
pub const DMA_HISR_DMEIF4: u32 = DMA_HISR_DMEIF4_Msk;
pub const DMA_HISR_FEIF4_Pos: u32 = 0;
pub const DMA_HISR_FEIF4_Msk: u32 = 0x1 << DMA_HISR_FEIF4_Pos;
pub const DMA_HISR_FEIF4: u32 = DMA_HISR_FEIF4_Msk;
pub const DMA_LIFCR_CTCIF3_Pos: u32 = 27;
pub const DMA_LIFCR_CTCIF3_Msk: u32 = 0x1 << DMA_LIFCR_CTCIF3_Pos;
pub const DMA_LIFCR_CTCIF3: u32 = DMA_LIFCR_CTCIF3_Msk;
pub const DMA_LIFCR_CHTIF3_Pos: u32 = 26;
pub const DMA_LIFCR_CHTIF3_Msk: u32 = 0x1 << DMA_LIFCR_CHTIF3_Pos;
pub const DMA_LIFCR_CHTIF3: u32 = DMA_LIFCR_CHTIF3_Msk;
pub const DMA_LIFCR_CTEIF3_Pos: u32 = 25;
pub const DMA_LIFCR_CTEIF3_Msk: u32 = 0x1 << DMA_LIFCR_CTEIF3_Pos;
pub const DMA_LIFCR_CTEIF3: u32 = DMA_LIFCR_CTEIF3_Msk;
pub const DMA_LIFCR_CDMEIF3_Pos: u32 = 24;
pub const DMA_LIFCR_CDMEIF3_Msk: u32 = 0x1 << DMA_LIFCR_CDMEIF3_Pos;
pub const DMA_LIFCR_CDMEIF3: u32 = DMA_LIFCR_CDMEIF3_Msk;
pub const DMA_LIFCR_CFEIF3_Pos: u32 = 22;
pub const DMA_LIFCR_CFEIF3_Msk: u32 = 0x1 << DMA_LIFCR_CFEIF3_Pos;
pub const DMA_LIFCR_CFEIF3: u32 = DMA_LIFCR_CFEIF3_Msk;
pub const DMA_LIFCR_CTCIF2_Pos: u32 = 21;
pub const DMA_LIFCR_CTCIF2_Msk: u32 = 0x1 << DMA_LIFCR_CTCIF2_Pos;
pub const DMA_LIFCR_CTCIF2: u32 = DMA_LIFCR_CTCIF2_Msk;
pub const DMA_LIFCR_CHTIF2_Pos: u32 = 20;
pub const DMA_LIFCR_CHTIF2_Msk: u32 = 0x1 << DMA_LIFCR_CHTIF2_Pos;
pub const DMA_LIFCR_CHTIF2: u32 = DMA_LIFCR_CHTIF2_Msk;
pub const DMA_LIFCR_CTEIF2_Pos: u32 = 19;
pub const DMA_LIFCR_CTEIF2_Msk: u32 = 0x1 << DMA_LIFCR_CTEIF2_Pos;
pub const DMA_LIFCR_CTEIF2: u32 = DMA_LIFCR_CTEIF2_Msk;
pub const DMA_LIFCR_CDMEIF2_Pos: u32 = 18;
pub const DMA_LIFCR_CDMEIF2_Msk: u32 = 0x1 << DMA_LIFCR_CDMEIF2_Pos;
pub const DMA_LIFCR_CDMEIF2: u32 = DMA_LIFCR_CDMEIF2_Msk;
pub const DMA_LIFCR_CFEIF2_Pos: u32 = 16;
pub const DMA_LIFCR_CFEIF2_Msk: u32 = 0x1 << DMA_LIFCR_CFEIF2_Pos;
pub const DMA_LIFCR_CFEIF2: u32 = DMA_LIFCR_CFEIF2_Msk;
pub const DMA_LIFCR_CTCIF1_Pos: u32 = 11;
pub const DMA_LIFCR_CTCIF1_Msk: u32 = 0x1 << DMA_LIFCR_CTCIF1_Pos;
pub const DMA_LIFCR_CTCIF1: u32 = DMA_LIFCR_CTCIF1_Msk;
pub const DMA_LIFCR_CHTIF1_Pos: u32 = 10;
pub const DMA_LIFCR_CHTIF1_Msk: u32 = 0x1 << DMA_LIFCR_CHTIF1_Pos;
pub const DMA_LIFCR_CHTIF1: u32 = DMA_LIFCR_CHTIF1_Msk;
pub const DMA_LIFCR_CTEIF1_Pos: u32 = 9;
pub const DMA_LIFCR_CTEIF1_Msk: u32 = 0x1 << DMA_LIFCR_CTEIF1_Pos;
pub const DMA_LIFCR_CTEIF1: u32 = DMA_LIFCR_CTEIF1_Msk;
pub const DMA_LIFCR_CDMEIF1_Pos: u32 = 8;
pub const DMA_LIFCR_CDMEIF1_Msk: u32 = 0x1 << DMA_LIFCR_CDMEIF1_Pos;
pub const DMA_LIFCR_CDMEIF1: u32 = DMA_LIFCR_CDMEIF1_Msk;
pub const DMA_LIFCR_CFEIF1_Pos: u32 = 6;
pub const DMA_LIFCR_CFEIF1_Msk: u32 = 0x1 << DMA_LIFCR_CFEIF1_Pos;
pub const DMA_LIFCR_CFEIF1: u32 = DMA_LIFCR_CFEIF1_Msk;
pub const DMA_LIFCR_CTCIF0_Pos: u32 = 5;
pub const DMA_LIFCR_CTCIF0_Msk: u32 = 0x1 << DMA_LIFCR_CTCIF0_Pos;
pub const DMA_LIFCR_CTCIF0: u32 = DMA_LIFCR_CTCIF0_Msk;
pub const DMA_LIFCR_CHTIF0_Pos: u32 = 4;
pub const DMA_LIFCR_CHTIF0_Msk: u32 = 0x1 << DMA_LIFCR_CHTIF0_Pos;
pub const DMA_LIFCR_CHTIF0: u32 = DMA_LIFCR_CHTIF0_Msk;
pub const DMA_LIFCR_CTEIF0_Pos: u32 = 3;
pub const DMA_LIFCR_CTEIF0_Msk: u32 = 0x1 << DMA_LIFCR_CTEIF0_Pos;
pub const DMA_LIFCR_CTEIF0: u32 = DMA_LIFCR_CTEIF0_Msk;
pub const DMA_LIFCR_CDMEIF0_Pos: u32 = 2;
pub const DMA_LIFCR_CDMEIF0_Msk: u32 = 0x1 << DMA_LIFCR_CDMEIF0_Pos;
pub const DMA_LIFCR_CDMEIF0: u32 = DMA_LIFCR_CDMEIF0_Msk;
pub const DMA_LIFCR_CFEIF0_Pos: u32 = 0;
pub const DMA_LIFCR_CFEIF0_Msk: u32 = 0x1 << DMA_LIFCR_CFEIF0_Pos;
pub const DMA_LIFCR_CFEIF0: u32 = DMA_LIFCR_CFEIF0_Msk;
pub const DMA_HIFCR_CTCIF7_Pos: u32 = 27;
pub const DMA_HIFCR_CTCIF7_Msk: u32 = 0x1 << DMA_HIFCR_CTCIF7_Pos;
pub const DMA_HIFCR_CTCIF7: u32 = DMA_HIFCR_CTCIF7_Msk;
pub const DMA_HIFCR_CHTIF7_Pos: u32 = 26;
pub const DMA_HIFCR_CHTIF7_Msk: u32 = 0x1 << DMA_HIFCR_CHTIF7_Pos;
pub const DMA_HIFCR_CHTIF7: u32 = DMA_HIFCR_CHTIF7_Msk;
pub const DMA_HIFCR_CTEIF7_Pos: u32 = 25;
pub const DMA_HIFCR_CTEIF7_Msk: u32 = 0x1 << DMA_HIFCR_CTEIF7_Pos;
pub const DMA_HIFCR_CTEIF7: u32 = DMA_HIFCR_CTEIF7_Msk;
pub const DMA_HIFCR_CDMEIF7_Pos: u32 = 24;
pub const DMA_HIFCR_CDMEIF7_Msk: u32 = 0x1 << DMA_HIFCR_CDMEIF7_Pos;
pub const DMA_HIFCR_CDMEIF7: u32 = DMA_HIFCR_CDMEIF7_Msk;
pub const DMA_HIFCR_CFEIF7_Pos: u32 = 22;
pub const DMA_HIFCR_CFEIF7_Msk: u32 = 0x1 << DMA_HIFCR_CFEIF7_Pos;
pub const DMA_HIFCR_CFEIF7: u32 = DMA_HIFCR_CFEIF7_Msk;
pub const DMA_HIFCR_CTCIF6_Pos: u32 = 21;
pub const DMA_HIFCR_CTCIF6_Msk: u32 = 0x1 << DMA_HIFCR_CTCIF6_Pos;
pub const DMA_HIFCR_CTCIF6: u32 = DMA_HIFCR_CTCIF6_Msk;
pub const DMA_HIFCR_CHTIF6_Pos: u32 = 20;
pub const DMA_HIFCR_CHTIF6_Msk: u32 = 0x1 << DMA_HIFCR_CHTIF6_Pos;
pub const DMA_HIFCR_CHTIF6: u32 = DMA_HIFCR_CHTIF6_Msk;
pub const DMA_HIFCR_CTEIF6_Pos: u32 = 19;
pub const DMA_HIFCR_CTEIF6_Msk: u32 = 0x1 << DMA_HIFCR_CTEIF6_Pos;
pub const DMA_HIFCR_CTEIF6: u32 = DMA_HIFCR_CTEIF6_Msk;
pub const DMA_HIFCR_CDMEIF6_Pos: u32 = 18;
pub const DMA_HIFCR_CDMEIF6_Msk: u32 = 0x1 << DMA_HIFCR_CDMEIF6_Pos;
pub const DMA_HIFCR_CDMEIF6: u32 = DMA_HIFCR_CDMEIF6_Msk;
pub const DMA_HIFCR_CFEIF6_Pos: u32 = 16;
pub const DMA_HIFCR_CFEIF6_Msk: u32 = 0x1 << DMA_HIFCR_CFEIF6_Pos;
pub const DMA_HIFCR_CFEIF6: u32 = DMA_HIFCR_CFEIF6_Msk;
pub const DMA_HIFCR_CTCIF5_Pos: u32 = 11;
pub const DMA_HIFCR_CTCIF5_Msk: u32 = 0x1 << DMA_HIFCR_CTCIF5_Pos;
pub const DMA_HIFCR_CTCIF5: u32 = DMA_HIFCR_CTCIF5_Msk;
pub const DMA_HIFCR_CHTIF5_Pos: u32 = 10;
pub const DMA_HIFCR_CHTIF5_Msk: u32 = 0x1 << DMA_HIFCR_CHTIF5_Pos;
pub const DMA_HIFCR_CHTIF5: u32 = DMA_HIFCR_CHTIF5_Msk;
pub const DMA_HIFCR_CTEIF5_Pos: u32 = 9;
pub const DMA_HIFCR_CTEIF5_Msk: u32 = 0x1 << DMA_HIFCR_CTEIF5_Pos;
pub const DMA_HIFCR_CTEIF5: u32 = DMA_HIFCR_CTEIF5_Msk;
pub const DMA_HIFCR_CDMEIF5_Pos: u32 = 8;
pub const DMA_HIFCR_CDMEIF5_Msk: u32 = 0x1 << DMA_HIFCR_CDMEIF5_Pos;
pub const DMA_HIFCR_CDMEIF5: u32 = DMA_HIFCR_CDMEIF5_Msk;
pub const DMA_HIFCR_CFEIF5_Pos: u32 = 6;
pub const DMA_HIFCR_CFEIF5_Msk: u32 = 0x1 << DMA_HIFCR_CFEIF5_Pos;
pub const DMA_HIFCR_CFEIF5: u32 = DMA_HIFCR_CFEIF5_Msk;
pub const DMA_HIFCR_CTCIF4_Pos: u32 = 5;
pub const DMA_HIFCR_CTCIF4_Msk: u32 = 0x1 << DMA_HIFCR_CTCIF4_Pos;
pub const DMA_HIFCR_CTCIF4: u32 = DMA_HIFCR_CTCIF4_Msk;
pub const DMA_HIFCR_CHTIF4_Pos: u32 = 4;
pub const DMA_HIFCR_CHTIF4_Msk: u32 = 0x1 << DMA_HIFCR_CHTIF4_Pos;
pub const DMA_HIFCR_CHTIF4: u32 = DMA_HIFCR_CHTIF4_Msk;
pub const DMA_HIFCR_CTEIF4_Pos: u32 = 3;
pub const DMA_HIFCR_CTEIF4_Msk: u32 = 0x1 << DMA_HIFCR_CTEIF4_Pos;
pub const DMA_HIFCR_CTEIF4: u32 = DMA_HIFCR_CTEIF4_Msk;
pub const DMA_HIFCR_CDMEIF4_Pos: u32 = 2;
pub const DMA_HIFCR_CDMEIF4_Msk: u32 = 0x1 << DMA_HIFCR_CDMEIF4_Pos;
pub const DMA_HIFCR_CDMEIF4: u32 = DMA_HIFCR_CDMEIF4_Msk;
pub const DMA_HIFCR_CFEIF4_Pos: u32 = 0;
pub const DMA_HIFCR_CFEIF4_Msk: u32 = 0x1 << DMA_HIFCR_CFEIF4_Pos;
pub const DMA_HIFCR_CFEIF4: u32 = DMA_HIFCR_CFEIF4_Msk;
pub const DMA_SxPAR_PA_Pos: u32 = 0;
pub const DMA_SxPAR_PA_Msk: u32 = 0xFFFFFFFF << DMA_SxPAR_PA_Pos;
pub const DMA_SxPAR_PA: u32 = DMA_SxPAR_PA_Msk;
pub const DMA_SxM0AR_M0A_Pos: u32 = 0;
pub const DMA_SxM0AR_M0A_Msk: u32 = 0xFFFFFFFF << DMA_SxM0AR_M0A_Pos;
pub const DMA_SxM0AR_M0A: u32 = DMA_SxM0AR_M0A_Msk;
pub const DMA_SxM1AR_M1A_Pos: u32 = 0;
pub const DMA_SxM1AR_M1A_Msk: u32 = 0xFFFFFFFF << DMA_SxM1AR_M1A_Pos;
pub const DMA_SxM1AR_M1A: u32 = DMA_SxM1AR_M1A_Msk;
pub const DMAMUX_CxCR_DMAREQ_ID_Pos: u32 = 0;
pub const DMAMUX_CxCR_DMAREQ_ID_Msk: u32 = 0xFF << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID: u32 = DMAMUX_CxCR_DMAREQ_ID_Msk;
pub const DMAMUX_CxCR_DMAREQ_ID_0: u32 = 0x01 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_1: u32 = 0x02 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_2: u32 = 0x04 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_3: u32 = 0x08 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_4: u32 = 0x10 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_5: u32 = 0x20 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_6: u32 = 0x40 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_7: u32 = 0x80 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_SOIE_Pos: u32 = 8;
pub const DMAMUX_CxCR_SOIE_Msk: u32 = 0x1 << DMAMUX_CxCR_SOIE_Pos;
pub const DMAMUX_CxCR_SOIE: u32 = DMAMUX_CxCR_SOIE_Msk;
pub const DMAMUX_CxCR_EGE_Pos: u32 = 9;
pub const DMAMUX_CxCR_EGE_Msk: u32 = 0x1 << DMAMUX_CxCR_EGE_Pos;
pub const DMAMUX_CxCR_EGE: u32 = DMAMUX_CxCR_EGE_Msk;
pub const DMAMUX_CxCR_SE_Pos: u32 = 16;
pub const DMAMUX_CxCR_SE_Msk: u32 = 0x1 << DMAMUX_CxCR_SE_Pos;
pub const DMAMUX_CxCR_SE: u32 = DMAMUX_CxCR_SE_Msk;
pub const DMAMUX_CxCR_SPOL_Pos: u32 = 17;
pub const DMAMUX_CxCR_SPOL_Msk: u32 = 0x3 << DMAMUX_CxCR_SPOL_Pos;
pub const DMAMUX_CxCR_SPOL: u32 = DMAMUX_CxCR_SPOL_Msk;
pub const DMAMUX_CxCR_SPOL_0: u32 = 0x1 << DMAMUX_CxCR_SPOL_Pos;
pub const DMAMUX_CxCR_SPOL_1: u32 = 0x2 << DMAMUX_CxCR_SPOL_Pos;
pub const DMAMUX_CxCR_NBREQ_Pos: u32 = 19;
pub const DMAMUX_CxCR_NBREQ_Msk: u32 = 0x1F << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ: u32 = DMAMUX_CxCR_NBREQ_Msk;
pub const DMAMUX_CxCR_NBREQ_0: u32 = 0x01 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_1: u32 = 0x02 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_2: u32 = 0x04 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_3: u32 = 0x08 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_4: u32 = 0x10 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_SYNC_ID_Pos: u32 = 24;
pub const DMAMUX_CxCR_SYNC_ID_Msk: u32 = 0x1F << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID: u32 = DMAMUX_CxCR_SYNC_ID_Msk;
pub const DMAMUX_CxCR_SYNC_ID_0: u32 = 0x01 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_1: u32 = 0x02 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_2: u32 = 0x04 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_3: u32 = 0x08 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_4: u32 = 0x10 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CSR_SOF0_Pos: u32 = 0;
pub const DMAMUX_CSR_SOF0_Msk: u32 = 0x1 << DMAMUX_CSR_SOF0_Pos;
pub const DMAMUX_CSR_SOF0: u32 = DMAMUX_CSR_SOF0_Msk;
pub const DMAMUX_CSR_SOF1_Pos: u32 = 1;
pub const DMAMUX_CSR_SOF1_Msk: u32 = 0x1 << DMAMUX_CSR_SOF1_Pos;
pub const DMAMUX_CSR_SOF1: u32 = DMAMUX_CSR_SOF1_Msk;
pub const DMAMUX_CSR_SOF2_Pos: u32 = 2;
pub const DMAMUX_CSR_SOF2_Msk: u32 = 0x1 << DMAMUX_CSR_SOF2_Pos;
pub const DMAMUX_CSR_SOF2: u32 = DMAMUX_CSR_SOF2_Msk;
pub const DMAMUX_CSR_SOF3_Pos: u32 = 3;
pub const DMAMUX_CSR_SOF3_Msk: u32 = 0x1 << DMAMUX_CSR_SOF3_Pos;
pub const DMAMUX_CSR_SOF3: u32 = DMAMUX_CSR_SOF3_Msk;
pub const DMAMUX_CSR_SOF4_Pos: u32 = 4;
pub const DMAMUX_CSR_SOF4_Msk: u32 = 0x1 << DMAMUX_CSR_SOF4_Pos;
pub const DMAMUX_CSR_SOF4: u32 = DMAMUX_CSR_SOF4_Msk;
pub const DMAMUX_CSR_SOF5_Pos: u32 = 5;
pub const DMAMUX_CSR_SOF5_Msk: u32 = 0x1 << DMAMUX_CSR_SOF5_Pos;
pub const DMAMUX_CSR_SOF5: u32 = DMAMUX_CSR_SOF5_Msk;
pub const DMAMUX_CSR_SOF6_Pos: u32 = 6;
pub const DMAMUX_CSR_SOF6_Msk: u32 = 0x1 << DMAMUX_CSR_SOF6_Pos;
pub const DMAMUX_CSR_SOF6: u32 = DMAMUX_CSR_SOF6_Msk;
pub const DMAMUX_CSR_SOF7_Pos: u32 = 7;
pub const DMAMUX_CSR_SOF7_Msk: u32 = 0x1 << DMAMUX_CSR_SOF7_Pos;
pub const DMAMUX_CSR_SOF7: u32 = DMAMUX_CSR_SOF7_Msk;
pub const DMAMUX_CSR_SOF8_Pos: u32 = 8;
pub const DMAMUX_CSR_SOF8_Msk: u32 = 0x1 << DMAMUX_CSR_SOF8_Pos;
pub const DMAMUX_CSR_SOF8: u32 = DMAMUX_CSR_SOF8_Msk;
pub const DMAMUX_CSR_SOF9_Pos: u32 = 9;
pub const DMAMUX_CSR_SOF9_Msk: u32 = 0x1 << DMAMUX_CSR_SOF9_Pos;
pub const DMAMUX_CSR_SOF9: u32 = DMAMUX_CSR_SOF9_Msk;
pub const DMAMUX_CSR_SOF10_Pos: u32 = 10;
pub const DMAMUX_CSR_SOF10_Msk: u32 = 0x1 << DMAMUX_CSR_SOF10_Pos;
pub const DMAMUX_CSR_SOF10: u32 = DMAMUX_CSR_SOF10_Msk;
pub const DMAMUX_CSR_SOF11_Pos: u32 = 11;
pub const DMAMUX_CSR_SOF11_Msk: u32 = 0x1 << DMAMUX_CSR_SOF11_Pos;
pub const DMAMUX_CSR_SOF11: u32 = DMAMUX_CSR_SOF11_Msk;
pub const DMAMUX_CSR_SOF12_Pos: u32 = 12;
pub const DMAMUX_CSR_SOF12_Msk: u32 = 0x1 << DMAMUX_CSR_SOF12_Pos;
pub const DMAMUX_CSR_SOF12: u32 = DMAMUX_CSR_SOF12_Msk;
pub const DMAMUX_CSR_SOF13_Pos: u32 = 13;
pub const DMAMUX_CSR_SOF13_Msk: u32 = 0x1 << DMAMUX_CSR_SOF13_Pos;
pub const DMAMUX_CSR_SOF13: u32 = DMAMUX_CSR_SOF13_Msk;
pub const DMAMUX_CSR_SOF14_Pos: u32 = 14;
pub const DMAMUX_CSR_SOF14_Msk: u32 = 0x1 << DMAMUX_CSR_SOF14_Pos;
pub const DMAMUX_CSR_SOF14: u32 = DMAMUX_CSR_SOF14_Msk;
pub const DMAMUX_CSR_SOF15_Pos: u32 = 15;
pub const DMAMUX_CSR_SOF15_Msk: u32 = 0x1 << DMAMUX_CSR_SOF15_Pos;
pub const DMAMUX_CSR_SOF15: u32 = DMAMUX_CSR_SOF15_Msk;
pub const DMAMUX_CFR_CSOF0_Pos: u32 = 0;
pub const DMAMUX_CFR_CSOF0_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF0_Pos;
pub const DMAMUX_CFR_CSOF0: u32 = DMAMUX_CFR_CSOF0_Msk;
pub const DMAMUX_CFR_CSOF1_Pos: u32 = 1;
pub const DMAMUX_CFR_CSOF1_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF1_Pos;
pub const DMAMUX_CFR_CSOF1: u32 = DMAMUX_CFR_CSOF1_Msk;
pub const DMAMUX_CFR_CSOF2_Pos: u32 = 2;
pub const DMAMUX_CFR_CSOF2_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF2_Pos;
pub const DMAMUX_CFR_CSOF2: u32 = DMAMUX_CFR_CSOF2_Msk;
pub const DMAMUX_CFR_CSOF3_Pos: u32 = 3;
pub const DMAMUX_CFR_CSOF3_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF3_Pos;
pub const DMAMUX_CFR_CSOF3: u32 = DMAMUX_CFR_CSOF3_Msk;
pub const DMAMUX_CFR_CSOF4_Pos: u32 = 4;
pub const DMAMUX_CFR_CSOF4_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF4_Pos;
pub const DMAMUX_CFR_CSOF4: u32 = DMAMUX_CFR_CSOF4_Msk;
pub const DMAMUX_CFR_CSOF5_Pos: u32 = 5;
pub const DMAMUX_CFR_CSOF5_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF5_Pos;
pub const DMAMUX_CFR_CSOF5: u32 = DMAMUX_CFR_CSOF5_Msk;
pub const DMAMUX_CFR_CSOF6_Pos: u32 = 6;
pub const DMAMUX_CFR_CSOF6_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF6_Pos;
pub const DMAMUX_CFR_CSOF6: u32 = DMAMUX_CFR_CSOF6_Msk;
pub const DMAMUX_CFR_CSOF7_Pos: u32 = 7;
pub const DMAMUX_CFR_CSOF7_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF7_Pos;
pub const DMAMUX_CFR_CSOF7: u32 = DMAMUX_CFR_CSOF7_Msk;
pub const DMAMUX_CFR_CSOF8_Pos: u32 = 8;
pub const DMAMUX_CFR_CSOF8_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF8_Pos;
pub const DMAMUX_CFR_CSOF8: u32 = DMAMUX_CFR_CSOF8_Msk;
pub const DMAMUX_CFR_CSOF9_Pos: u32 = 9;
pub const DMAMUX_CFR_CSOF9_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF9_Pos;
pub const DMAMUX_CFR_CSOF9: u32 = DMAMUX_CFR_CSOF9_Msk;
pub const DMAMUX_CFR_CSOF10_Pos: u32 = 10;
pub const DMAMUX_CFR_CSOF10_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF10_Pos;
pub const DMAMUX_CFR_CSOF10: u32 = DMAMUX_CFR_CSOF10_Msk;
pub const DMAMUX_CFR_CSOF11_Pos: u32 = 11;
pub const DMAMUX_CFR_CSOF11_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF11_Pos;
pub const DMAMUX_CFR_CSOF11: u32 = DMAMUX_CFR_CSOF11_Msk;
pub const DMAMUX_CFR_CSOF12_Pos: u32 = 12;
pub const DMAMUX_CFR_CSOF12_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF12_Pos;
pub const DMAMUX_CFR_CSOF12: u32 = DMAMUX_CFR_CSOF12_Msk;
pub const DMAMUX_CFR_CSOF13_Pos: u32 = 13;
pub const DMAMUX_CFR_CSOF13_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF13_Pos;
pub const DMAMUX_CFR_CSOF13: u32 = DMAMUX_CFR_CSOF13_Msk;
pub const DMAMUX_CFR_CSOF14_Pos: u32 = 14;
pub const DMAMUX_CFR_CSOF14_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF14_Pos;
pub const DMAMUX_CFR_CSOF14: u32 = DMAMUX_CFR_CSOF14_Msk;
pub const DMAMUX_CFR_CSOF15_Pos: u32 = 15;
pub const DMAMUX_CFR_CSOF15_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF15_Pos;
pub const DMAMUX_CFR_CSOF15: u32 = DMAMUX_CFR_CSOF15_Msk;
pub const DMAMUX_RGxCR_SIG_ID_Pos: u32 = 0;
pub const DMAMUX_RGxCR_SIG_ID_Msk: u32 = 0x1F << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID: u32 = DMAMUX_RGxCR_SIG_ID_Msk;
pub const DMAMUX_RGxCR_SIG_ID_0: u32 = 0x01 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_1: u32 = 0x02 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_2: u32 = 0x04 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_3: u32 = 0x08 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_4: u32 = 0x10 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_OIE_Pos: u32 = 8;
pub const DMAMUX_RGxCR_OIE_Msk: u32 = 0x1 << DMAMUX_RGxCR_OIE_Pos;
pub const DMAMUX_RGxCR_OIE: u32 = DMAMUX_RGxCR_OIE_Msk;
pub const DMAMUX_RGxCR_GE_Pos: u32 = 16;
pub const DMAMUX_RGxCR_GE_Msk: u32 = 0x1 << DMAMUX_RGxCR_GE_Pos;
pub const DMAMUX_RGxCR_GE: u32 = DMAMUX_RGxCR_GE_Msk;
pub const DMAMUX_RGxCR_GPOL_Pos: u32 = 17;
pub const DMAMUX_RGxCR_GPOL_Msk: u32 = 0x3 << DMAMUX_RGxCR_GPOL_Pos;
pub const DMAMUX_RGxCR_GPOL: u32 = DMAMUX_RGxCR_GPOL_Msk;
pub const DMAMUX_RGxCR_GPOL_0: u32 = 0x1 << DMAMUX_RGxCR_GPOL_Pos;
pub const DMAMUX_RGxCR_GPOL_1: u32 = 0x2 << DMAMUX_RGxCR_GPOL_Pos;
pub const DMAMUX_RGxCR_GNBREQ_Pos: u32 = 19;
pub const DMAMUX_RGxCR_GNBREQ_Msk: u32 = 0x1F << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ: u32 = DMAMUX_RGxCR_GNBREQ_Msk;
pub const DMAMUX_RGxCR_GNBREQ_0: u32 = 0x01 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_1: u32 = 0x02 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_2: u32 = 0x04 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_3: u32 = 0x08 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_4: u32 = 0x10 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGSR_OF0_Pos: u32 = 0;
pub const DMAMUX_RGSR_OF0_Msk: u32 = 0x1 << DMAMUX_RGSR_OF0_Pos;
pub const DMAMUX_RGSR_OF0: u32 = DMAMUX_RGSR_OF0_Msk;
pub const DMAMUX_RGSR_OF1_Pos: u32 = 1;
pub const DMAMUX_RGSR_OF1_Msk: u32 = 0x1 << DMAMUX_RGSR_OF1_Pos;
pub const DMAMUX_RGSR_OF1: u32 = DMAMUX_RGSR_OF1_Msk;
pub const DMAMUX_RGSR_OF2_Pos: u32 = 2;
pub const DMAMUX_RGSR_OF2_Msk: u32 = 0x1 << DMAMUX_RGSR_OF2_Pos;
pub const DMAMUX_RGSR_OF2: u32 = DMAMUX_RGSR_OF2_Msk;
pub const DMAMUX_RGSR_OF3_Pos: u32 = 3;
pub const DMAMUX_RGSR_OF3_Msk: u32 = 0x1 << DMAMUX_RGSR_OF3_Pos;
pub const DMAMUX_RGSR_OF3: u32 = DMAMUX_RGSR_OF3_Msk;
pub const DMAMUX_RGSR_OF4_Pos: u32 = 4;
pub const DMAMUX_RGSR_OF4_Msk: u32 = 0x1 << DMAMUX_RGSR_OF4_Pos;
pub const DMAMUX_RGSR_OF4: u32 = DMAMUX_RGSR_OF4_Msk;
pub const DMAMUX_RGSR_OF5_Pos: u32 = 5;
pub const DMAMUX_RGSR_OF5_Msk: u32 = 0x1 << DMAMUX_RGSR_OF5_Pos;
pub const DMAMUX_RGSR_OF5: u32 = DMAMUX_RGSR_OF5_Msk;
pub const DMAMUX_RGSR_OF6_Pos: u32 = 6;
pub const DMAMUX_RGSR_OF6_Msk: u32 = 0x1 << DMAMUX_RGSR_OF6_Pos;
pub const DMAMUX_RGSR_OF6: u32 = DMAMUX_RGSR_OF6_Msk;
pub const DMAMUX_RGSR_OF7_Pos: u32 = 7;
pub const DMAMUX_RGSR_OF7_Msk: u32 = 0x1 << DMAMUX_RGSR_OF7_Pos;
pub const DMAMUX_RGSR_OF7: u32 = DMAMUX_RGSR_OF7_Msk;
pub const DMAMUX_RGCFR_COF0_Pos: u32 = 0;
pub const DMAMUX_RGCFR_COF0_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF0_Pos;
pub const DMAMUX_RGCFR_COF0: u32 = DMAMUX_RGCFR_COF0_Msk;
pub const DMAMUX_RGCFR_COF1_Pos: u32 = 1;
pub const DMAMUX_RGCFR_COF1_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF1_Pos;
pub const DMAMUX_RGCFR_COF1: u32 = DMAMUX_RGCFR_COF1_Msk;
pub const DMAMUX_RGCFR_COF2_Pos: u32 = 2;
pub const DMAMUX_RGCFR_COF2_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF2_Pos;
pub const DMAMUX_RGCFR_COF2: u32 = DMAMUX_RGCFR_COF2_Msk;
pub const DMAMUX_RGCFR_COF3_Pos: u32 = 3;
pub const DMAMUX_RGCFR_COF3_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF3_Pos;
pub const DMAMUX_RGCFR_COF3: u32 = DMAMUX_RGCFR_COF3_Msk;
pub const DMAMUX_RGCFR_COF4_Pos: u32 = 4;
pub const DMAMUX_RGCFR_COF4_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF4_Pos;
pub const DMAMUX_RGCFR_COF4: u32 = DMAMUX_RGCFR_COF4_Msk;
pub const DMAMUX_RGCFR_COF5_Pos: u32 = 5;
pub const DMAMUX_RGCFR_COF5_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF5_Pos;
pub const DMAMUX_RGCFR_COF5: u32 = DMAMUX_RGCFR_COF5_Msk;
pub const DMAMUX_RGCFR_COF6_Pos: u32 = 6;
pub const DMAMUX_RGCFR_COF6_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF6_Pos;
pub const DMAMUX_RGCFR_COF6: u32 = DMAMUX_RGCFR_COF6_Msk;
pub const DMAMUX_RGCFR_COF7_Pos: u32 = 7;
pub const DMAMUX_RGCFR_COF7_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF7_Pos;
pub const DMAMUX_RGCFR_COF7: u32 = DMAMUX_RGCFR_COF7_Msk;
pub const DMA2D_CR_START_Pos: u32 = 0;
pub const DMA2D_CR_START_Msk: u32 = 0x1 << DMA2D_CR_START_Pos;
pub const DMA2D_CR_START: u32 = DMA2D_CR_START_Msk;
pub const DMA2D_CR_SUSP_Pos: u32 = 1;
pub const DMA2D_CR_SUSP_Msk: u32 = 0x1 << DMA2D_CR_SUSP_Pos;
pub const DMA2D_CR_SUSP: u32 = DMA2D_CR_SUSP_Msk;
pub const DMA2D_CR_ABORT_Pos: u32 = 2;
pub const DMA2D_CR_ABORT_Msk: u32 = 0x1 << DMA2D_CR_ABORT_Pos;
pub const DMA2D_CR_ABORT: u32 = DMA2D_CR_ABORT_Msk;
pub const DMA2D_CR_LOM_Pos: u32 = 6;
pub const DMA2D_CR_LOM_Msk: u32 = 0x1 << DMA2D_CR_LOM_Pos;
pub const DMA2D_CR_LOM: u32 = DMA2D_CR_LOM_Msk;
pub const DMA2D_CR_TEIE_Pos: u32 = 8;
pub const DMA2D_CR_TEIE_Msk: u32 = 0x1 << DMA2D_CR_TEIE_Pos;
pub const DMA2D_CR_TEIE: u32 = DMA2D_CR_TEIE_Msk;
pub const DMA2D_CR_TCIE_Pos: u32 = 9;
pub const DMA2D_CR_TCIE_Msk: u32 = 0x1 << DMA2D_CR_TCIE_Pos;
pub const DMA2D_CR_TCIE: u32 = DMA2D_CR_TCIE_Msk;
pub const DMA2D_CR_TWIE_Pos: u32 = 10;
pub const DMA2D_CR_TWIE_Msk: u32 = 0x1 << DMA2D_CR_TWIE_Pos;
pub const DMA2D_CR_TWIE: u32 = DMA2D_CR_TWIE_Msk;
pub const DMA2D_CR_CAEIE_Pos: u32 = 11;
pub const DMA2D_CR_CAEIE_Msk: u32 = 0x1 << DMA2D_CR_CAEIE_Pos;
pub const DMA2D_CR_CAEIE: u32 = DMA2D_CR_CAEIE_Msk;
pub const DMA2D_CR_CTCIE_Pos: u32 = 12;
pub const DMA2D_CR_CTCIE_Msk: u32 = 0x1 << DMA2D_CR_CTCIE_Pos;
pub const DMA2D_CR_CTCIE: u32 = DMA2D_CR_CTCIE_Msk;
pub const DMA2D_CR_CEIE_Pos: u32 = 13;
pub const DMA2D_CR_CEIE_Msk: u32 = 0x1 << DMA2D_CR_CEIE_Pos;
pub const DMA2D_CR_CEIE: u32 = DMA2D_CR_CEIE_Msk;
pub const DMA2D_CR_MODE_Pos: u32 = 16;
pub const DMA2D_CR_MODE_Msk: u32 = 0x7 << DMA2D_CR_MODE_Pos;
pub const DMA2D_CR_MODE: u32 = DMA2D_CR_MODE_Msk;
pub const DMA2D_CR_MODE_0: u32 = 0x1 << DMA2D_CR_MODE_Pos;
pub const DMA2D_CR_MODE_1: u32 = 0x2 << DMA2D_CR_MODE_Pos;
pub const DMA2D_CR_MODE_2: u32 = 0x4 << DMA2D_CR_MODE_Pos;
pub const DMA2D_ISR_TEIF_Pos: u32 = 0;
pub const DMA2D_ISR_TEIF_Msk: u32 = 0x1 << DMA2D_ISR_TEIF_Pos;
pub const DMA2D_ISR_TEIF: u32 = DMA2D_ISR_TEIF_Msk;
pub const DMA2D_ISR_TCIF_Pos: u32 = 1;
pub const DMA2D_ISR_TCIF_Msk: u32 = 0x1 << DMA2D_ISR_TCIF_Pos;
pub const DMA2D_ISR_TCIF: u32 = DMA2D_ISR_TCIF_Msk;
pub const DMA2D_ISR_TWIF_Pos: u32 = 2;
pub const DMA2D_ISR_TWIF_Msk: u32 = 0x1 << DMA2D_ISR_TWIF_Pos;
pub const DMA2D_ISR_TWIF: u32 = DMA2D_ISR_TWIF_Msk;
pub const DMA2D_ISR_CAEIF_Pos: u32 = 3;
pub const DMA2D_ISR_CAEIF_Msk: u32 = 0x1 << DMA2D_ISR_CAEIF_Pos;
pub const DMA2D_ISR_CAEIF: u32 = DMA2D_ISR_CAEIF_Msk;
pub const DMA2D_ISR_CTCIF_Pos: u32 = 4;
pub const DMA2D_ISR_CTCIF_Msk: u32 = 0x1 << DMA2D_ISR_CTCIF_Pos;
pub const DMA2D_ISR_CTCIF: u32 = DMA2D_ISR_CTCIF_Msk;
pub const DMA2D_ISR_CEIF_Pos: u32 = 5;
pub const DMA2D_ISR_CEIF_Msk: u32 = 0x1 << DMA2D_ISR_CEIF_Pos;
pub const DMA2D_ISR_CEIF: u32 = DMA2D_ISR_CEIF_Msk;
pub const DMA2D_IFCR_CTEIF_Pos: u32 = 0;
pub const DMA2D_IFCR_CTEIF_Msk: u32 = 0x1 << DMA2D_IFCR_CTEIF_Pos;
pub const DMA2D_IFCR_CTEIF: u32 = DMA2D_IFCR_CTEIF_Msk;
pub const DMA2D_IFCR_CTCIF_Pos: u32 = 1;
pub const DMA2D_IFCR_CTCIF_Msk: u32 = 0x1 << DMA2D_IFCR_CTCIF_Pos;
pub const DMA2D_IFCR_CTCIF: u32 = DMA2D_IFCR_CTCIF_Msk;
pub const DMA2D_IFCR_CTWIF_Pos: u32 = 2;
pub const DMA2D_IFCR_CTWIF_Msk: u32 = 0x1 << DMA2D_IFCR_CTWIF_Pos;
pub const DMA2D_IFCR_CTWIF: u32 = DMA2D_IFCR_CTWIF_Msk;
pub const DMA2D_IFCR_CAECIF_Pos: u32 = 3;
pub const DMA2D_IFCR_CAECIF_Msk: u32 = 0x1 << DMA2D_IFCR_CAECIF_Pos;
pub const DMA2D_IFCR_CAECIF: u32 = DMA2D_IFCR_CAECIF_Msk;
pub const DMA2D_IFCR_CCTCIF_Pos: u32 = 4;
pub const DMA2D_IFCR_CCTCIF_Msk: u32 = 0x1 << DMA2D_IFCR_CCTCIF_Pos;
pub const DMA2D_IFCR_CCTCIF: u32 = DMA2D_IFCR_CCTCIF_Msk;
pub const DMA2D_IFCR_CCEIF_Pos: u32 = 5;
pub const DMA2D_IFCR_CCEIF_Msk: u32 = 0x1 << DMA2D_IFCR_CCEIF_Pos;
pub const DMA2D_IFCR_CCEIF: u32 = DMA2D_IFCR_CCEIF_Msk;
pub const DMA2D_FGMAR_MA_Pos: u32 = 0;
pub const DMA2D_FGMAR_MA_Msk: u32 = 0xFFFFFFFF << DMA2D_FGMAR_MA_Pos;
pub const DMA2D_FGMAR_MA: u32 = DMA2D_FGMAR_MA_Msk;
pub const DMA2D_FGOR_LO_Pos: u32 = 0;
pub const DMA2D_FGOR_LO_Msk: u32 = 0xFFFF << DMA2D_FGOR_LO_Pos;
pub const DMA2D_FGOR_LO: u32 = DMA2D_FGOR_LO_Msk;
pub const DMA2D_BGMAR_MA_Pos: u32 = 0;
pub const DMA2D_BGMAR_MA_Msk: u32 = 0xFFFFFFFF << DMA2D_BGMAR_MA_Pos;
pub const DMA2D_BGMAR_MA: u32 = DMA2D_BGMAR_MA_Msk;
pub const DMA2D_BGOR_LO_Pos: u32 = 0;
pub const DMA2D_BGOR_LO_Msk: u32 = 0xFFFF << DMA2D_BGOR_LO_Pos;
pub const DMA2D_BGOR_LO: u32 = DMA2D_BGOR_LO_Msk;
pub const DMA2D_FGPFCCR_CM_Pos: u32 = 0;
pub const DMA2D_FGPFCCR_CM_Msk: u32 = 0xF << DMA2D_FGPFCCR_CM_Pos;
pub const DMA2D_FGPFCCR_CM: u32 = DMA2D_FGPFCCR_CM_Msk;
pub const DMA2D_FGPFCCR_CM_0: u32 = 0x1 << DMA2D_FGPFCCR_CM_Pos;
pub const DMA2D_FGPFCCR_CM_1: u32 = 0x2 << DMA2D_FGPFCCR_CM_Pos;
pub const DMA2D_FGPFCCR_CM_2: u32 = 0x4 << DMA2D_FGPFCCR_CM_Pos;
pub const DMA2D_FGPFCCR_CM_3: u32 = 0x8 << DMA2D_FGPFCCR_CM_Pos;
pub const DMA2D_FGPFCCR_CCM_Pos: u32 = 4;
pub const DMA2D_FGPFCCR_CCM_Msk: u32 = 0x1 << DMA2D_FGPFCCR_CCM_Pos;
pub const DMA2D_FGPFCCR_CCM: u32 = DMA2D_FGPFCCR_CCM_Msk;
pub const DMA2D_FGPFCCR_START_Pos: u32 = 5;
pub const DMA2D_FGPFCCR_START_Msk: u32 = 0x1 << DMA2D_FGPFCCR_START_Pos;
pub const DMA2D_FGPFCCR_START: u32 = DMA2D_FGPFCCR_START_Msk;
pub const DMA2D_FGPFCCR_CS_Pos: u32 = 8;
pub const DMA2D_FGPFCCR_CS_Msk: u32 = 0xFF << DMA2D_FGPFCCR_CS_Pos;
pub const DMA2D_FGPFCCR_CS: u32 = DMA2D_FGPFCCR_CS_Msk;
pub const DMA2D_FGPFCCR_AM_Pos: u32 = 16;
pub const DMA2D_FGPFCCR_AM_Msk: u32 = 0x3 << DMA2D_FGPFCCR_AM_Pos;
pub const DMA2D_FGPFCCR_AM: u32 = DMA2D_FGPFCCR_AM_Msk;
pub const DMA2D_FGPFCCR_AM_0: u32 = 0x1 << DMA2D_FGPFCCR_AM_Pos;
pub const DMA2D_FGPFCCR_AM_1: u32 = 0x2 << DMA2D_FGPFCCR_AM_Pos;
pub const DMA2D_FGPFCCR_CSS_Pos: u32 = 18;
pub const DMA2D_FGPFCCR_CSS_Msk: u32 = 0x3 << DMA2D_FGPFCCR_CSS_Pos;
pub const DMA2D_FGPFCCR_CSS: u32 = DMA2D_FGPFCCR_CSS_Msk;
pub const DMA2D_FGPFCCR_CSS_0: u32 = 0x1 << DMA2D_FGPFCCR_CSS_Pos;
pub const DMA2D_FGPFCCR_CSS_1: u32 = 0x2 << DMA2D_FGPFCCR_CSS_Pos;
pub const DMA2D_FGPFCCR_AI_Pos: u32 = 20;
pub const DMA2D_FGPFCCR_AI_Msk: u32 = 0x1 << DMA2D_FGPFCCR_AI_Pos;
pub const DMA2D_FGPFCCR_AI: u32 = DMA2D_FGPFCCR_AI_Msk;
pub const DMA2D_FGPFCCR_RBS_Pos: u32 = 21;
pub const DMA2D_FGPFCCR_RBS_Msk: u32 = 0x1 << DMA2D_FGPFCCR_RBS_Pos;
pub const DMA2D_FGPFCCR_RBS: u32 = DMA2D_FGPFCCR_RBS_Msk;
pub const DMA2D_FGPFCCR_ALPHA_Pos: u32 = 24;
pub const DMA2D_FGPFCCR_ALPHA_Msk: u32 = 0xFF << DMA2D_FGPFCCR_ALPHA_Pos;
pub const DMA2D_FGPFCCR_ALPHA: u32 = DMA2D_FGPFCCR_ALPHA_Msk;
pub const DMA2D_FGCOLR_BLUE_Pos: u32 = 0;
pub const DMA2D_FGCOLR_BLUE_Msk: u32 = 0xFF << DMA2D_FGCOLR_BLUE_Pos;
pub const DMA2D_FGCOLR_BLUE: u32 = DMA2D_FGCOLR_BLUE_Msk;
pub const DMA2D_FGCOLR_GREEN_Pos: u32 = 8;
pub const DMA2D_FGCOLR_GREEN_Msk: u32 = 0xFF << DMA2D_FGCOLR_GREEN_Pos;
pub const DMA2D_FGCOLR_GREEN: u32 = DMA2D_FGCOLR_GREEN_Msk;
pub const DMA2D_FGCOLR_RED_Pos: u32 = 16;
pub const DMA2D_FGCOLR_RED_Msk: u32 = 0xFF << DMA2D_FGCOLR_RED_Pos;
pub const DMA2D_FGCOLR_RED: u32 = DMA2D_FGCOLR_RED_Msk;
pub const DMA2D_BGPFCCR_CM_Pos: u32 = 0;
pub const DMA2D_BGPFCCR_CM_Msk: u32 = 0xF << DMA2D_BGPFCCR_CM_Pos;
pub const DMA2D_BGPFCCR_CM: u32 = DMA2D_BGPFCCR_CM_Msk;
pub const DMA2D_BGPFCCR_CM_0: u32 = 0x1 << DMA2D_BGPFCCR_CM_Pos;
pub const DMA2D_BGPFCCR_CM_1: u32 = 0x2 << DMA2D_BGPFCCR_CM_Pos;
pub const DMA2D_BGPFCCR_CM_2: u32 = 0x4 << DMA2D_BGPFCCR_CM_Pos;
pub const DMA2D_BGPFCCR_CM_3: u32 = 0x8 << DMA2D_BGPFCCR_CM_Pos;
pub const DMA2D_BGPFCCR_CCM_Pos: u32 = 4;
pub const DMA2D_BGPFCCR_CCM_Msk: u32 = 0x1 << DMA2D_BGPFCCR_CCM_Pos;
pub const DMA2D_BGPFCCR_CCM: u32 = DMA2D_BGPFCCR_CCM_Msk;
pub const DMA2D_BGPFCCR_START_Pos: u32 = 5;
pub const DMA2D_BGPFCCR_START_Msk: u32 = 0x1 << DMA2D_BGPFCCR_START_Pos;
pub const DMA2D_BGPFCCR_START: u32 = DMA2D_BGPFCCR_START_Msk;
pub const DMA2D_BGPFCCR_CS_Pos: u32 = 8;
pub const DMA2D_BGPFCCR_CS_Msk: u32 = 0xFF << DMA2D_BGPFCCR_CS_Pos;
pub const DMA2D_BGPFCCR_CS: u32 = DMA2D_BGPFCCR_CS_Msk;
pub const DMA2D_BGPFCCR_AM_Pos: u32 = 16;
pub const DMA2D_BGPFCCR_AM_Msk: u32 = 0x3 << DMA2D_BGPFCCR_AM_Pos;
pub const DMA2D_BGPFCCR_AM: u32 = DMA2D_BGPFCCR_AM_Msk;
pub const DMA2D_BGPFCCR_AM_0: u32 = 0x1 << DMA2D_BGPFCCR_AM_Pos;
pub const DMA2D_BGPFCCR_AM_1: u32 = 0x2 << DMA2D_BGPFCCR_AM_Pos;
pub const DMA2D_BGPFCCR_AI_Pos: u32 = 20;
pub const DMA2D_BGPFCCR_AI_Msk: u32 = 0x1 << DMA2D_BGPFCCR_AI_Pos;
pub const DMA2D_BGPFCCR_AI: u32 = DMA2D_BGPFCCR_AI_Msk;
pub const DMA2D_BGPFCCR_RBS_Pos: u32 = 21;
pub const DMA2D_BGPFCCR_RBS_Msk: u32 = 0x1 << DMA2D_BGPFCCR_RBS_Pos;
pub const DMA2D_BGPFCCR_RBS: u32 = DMA2D_BGPFCCR_RBS_Msk;
pub const DMA2D_BGPFCCR_ALPHA_Pos: u32 = 24;
pub const DMA2D_BGPFCCR_ALPHA_Msk: u32 = 0xFF << DMA2D_BGPFCCR_ALPHA_Pos;
pub const DMA2D_BGPFCCR_ALPHA: u32 = DMA2D_BGPFCCR_ALPHA_Msk;
pub const DMA2D_BGCOLR_BLUE_Pos: u32 = 0;
pub const DMA2D_BGCOLR_BLUE_Msk: u32 = 0xFF << DMA2D_BGCOLR_BLUE_Pos;
pub const DMA2D_BGCOLR_BLUE: u32 = DMA2D_BGCOLR_BLUE_Msk;
pub const DMA2D_BGCOLR_GREEN_Pos: u32 = 8;
pub const DMA2D_BGCOLR_GREEN_Msk: u32 = 0xFF << DMA2D_BGCOLR_GREEN_Pos;
pub const DMA2D_BGCOLR_GREEN: u32 = DMA2D_BGCOLR_GREEN_Msk;
pub const DMA2D_BGCOLR_RED_Pos: u32 = 16;
pub const DMA2D_BGCOLR_RED_Msk: u32 = 0xFF << DMA2D_BGCOLR_RED_Pos;
pub const DMA2D_BGCOLR_RED: u32 = DMA2D_BGCOLR_RED_Msk;
pub const DMA2D_FGCMAR_MA_Pos: u32 = 0;
pub const DMA2D_FGCMAR_MA_Msk: u32 = 0xFFFFFFFF << DMA2D_FGCMAR_MA_Pos;
pub const DMA2D_FGCMAR_MA: u32 = DMA2D_FGCMAR_MA_Msk;
pub const DMA2D_BGCMAR_MA_Pos: u32 = 0;
pub const DMA2D_BGCMAR_MA_Msk: u32 = 0xFFFFFFFF << DMA2D_BGCMAR_MA_Pos;
pub const DMA2D_BGCMAR_MA: u32 = DMA2D_BGCMAR_MA_Msk;
pub const DMA2D_OPFCCR_CM_Pos: u32 = 0;
pub const DMA2D_OPFCCR_CM_Msk: u32 = 0x7 << DMA2D_OPFCCR_CM_Pos;
pub const DMA2D_OPFCCR_CM: u32 = DMA2D_OPFCCR_CM_Msk;
pub const DMA2D_OPFCCR_CM_0: u32 = 0x1 << DMA2D_OPFCCR_CM_Pos;
pub const DMA2D_OPFCCR_CM_1: u32 = 0x2 << DMA2D_OPFCCR_CM_Pos;
pub const DMA2D_OPFCCR_CM_2: u32 = 0x4 << DMA2D_OPFCCR_CM_Pos;
pub const DMA2D_OPFCCR_SB_Pos: u32 = 8;
pub const DMA2D_OPFCCR_SB_Msk: u32 = 0x1 << DMA2D_OPFCCR_SB_Pos;
pub const DMA2D_OPFCCR_SB: u32 = DMA2D_OPFCCR_SB_Msk;
pub const DMA2D_OPFCCR_AI_Pos: u32 = 20;
pub const DMA2D_OPFCCR_AI_Msk: u32 = 0x1 << DMA2D_OPFCCR_AI_Pos;
pub const DMA2D_OPFCCR_AI: u32 = DMA2D_OPFCCR_AI_Msk;
pub const DMA2D_OPFCCR_RBS_Pos: u32 = 21;
pub const DMA2D_OPFCCR_RBS_Msk: u32 = 0x1 << DMA2D_OPFCCR_RBS_Pos;
pub const DMA2D_OPFCCR_RBS: u32 = DMA2D_OPFCCR_RBS_Msk;
pub const DMA2D_OCOLR_BLUE_1_Pos: u32 = 0;
pub const DMA2D_OCOLR_BLUE_1_Msk: u32 = 0xFF << DMA2D_OCOLR_BLUE_1_Pos;
pub const DMA2D_OCOLR_BLUE_1: u32 = DMA2D_OCOLR_BLUE_1_Msk;
pub const DMA2D_OCOLR_GREEN_1_Pos: u32 = 8;
pub const DMA2D_OCOLR_GREEN_1_Msk: u32 = 0xFF << DMA2D_OCOLR_GREEN_1_Pos;
pub const DMA2D_OCOLR_GREEN_1: u32 = DMA2D_OCOLR_GREEN_1_Msk;
pub const DMA2D_OCOLR_RED_1_Pos: u32 = 16;
pub const DMA2D_OCOLR_RED_1_Msk: u32 = 0xFF << DMA2D_OCOLR_RED_1_Pos;
pub const DMA2D_OCOLR_RED_1: u32 = DMA2D_OCOLR_RED_1_Msk;
pub const DMA2D_OCOLR_ALPHA_1_Pos: u32 = 24;
pub const DMA2D_OCOLR_ALPHA_1_Msk: u32 = 0xFF << DMA2D_OCOLR_ALPHA_1_Pos;
pub const DMA2D_OCOLR_ALPHA_1: u32 = DMA2D_OCOLR_ALPHA_1_Msk;
pub const DMA2D_OCOLR_BLUE_2_Pos: u32 = 0;
pub const DMA2D_OCOLR_BLUE_2_Msk: u32 = 0x1F << DMA2D_OCOLR_BLUE_2_Pos;
pub const DMA2D_OCOLR_BLUE_2: u32 = DMA2D_OCOLR_BLUE_2_Msk;
pub const DMA2D_OCOLR_GREEN_2_Pos: u32 = 5;
pub const DMA2D_OCOLR_GREEN_2_Msk: u32 = 0x7E << DMA2D_OCOLR_GREEN_2_Pos;
pub const DMA2D_OCOLR_GREEN_2: u32 = DMA2D_OCOLR_GREEN_2_Msk;
pub const DMA2D_OCOLR_RED_2_Pos: u32 = 11;
pub const DMA2D_OCOLR_RED_2_Msk: u32 = 0xF8 << DMA2D_OCOLR_RED_2_Pos;
pub const DMA2D_OCOLR_RED_2: u32 = DMA2D_OCOLR_RED_2_Msk;
pub const DMA2D_OCOLR_BLUE_3_Pos: u32 = 0;
pub const DMA2D_OCOLR_BLUE_3_Msk: u32 = 0x1F << DMA2D_OCOLR_BLUE_3_Pos;
pub const DMA2D_OCOLR_BLUE_3: u32 = DMA2D_OCOLR_BLUE_3_Msk;
pub const DMA2D_OCOLR_GREEN_3_Pos: u32 = 5;
pub const DMA2D_OCOLR_GREEN_3_Msk: u32 = 0x3E << DMA2D_OCOLR_GREEN_3_Pos;
pub const DMA2D_OCOLR_GREEN_3: u32 = DMA2D_OCOLR_GREEN_3_Msk;
pub const DMA2D_OCOLR_RED_3_Pos: u32 = 10;
pub const DMA2D_OCOLR_RED_3_Msk: u32 = 0x7C << DMA2D_OCOLR_RED_3_Pos;
pub const DMA2D_OCOLR_RED_3: u32 = DMA2D_OCOLR_RED_3_Msk;
pub const DMA2D_OCOLR_ALPHA_3_Pos: u32 = 15;
pub const DMA2D_OCOLR_ALPHA_3_Msk: u32 = 0x1 << DMA2D_OCOLR_ALPHA_3_Pos;
pub const DMA2D_OCOLR_ALPHA_3: u32 = DMA2D_OCOLR_ALPHA_3_Msk;
pub const DMA2D_OCOLR_BLUE_4_Pos: u32 = 0;
pub const DMA2D_OCOLR_BLUE_4_Msk: u32 = 0xF << DMA2D_OCOLR_BLUE_4_Pos;
pub const DMA2D_OCOLR_BLUE_4: u32 = DMA2D_OCOLR_BLUE_4_Msk;
pub const DMA2D_OCOLR_GREEN_4_Pos: u32 = 4;
pub const DMA2D_OCOLR_GREEN_4_Msk: u32 = 0xF << DMA2D_OCOLR_GREEN_4_Pos;
pub const DMA2D_OCOLR_GREEN_4: u32 = DMA2D_OCOLR_GREEN_4_Msk;
pub const DMA2D_OCOLR_RED_4_Pos: u32 = 8;
pub const DMA2D_OCOLR_RED_4_Msk: u32 = 0xF << DMA2D_OCOLR_RED_4_Pos;
pub const DMA2D_OCOLR_RED_4: u32 = DMA2D_OCOLR_RED_4_Msk;
pub const DMA2D_OCOLR_ALPHA_4_Pos: u32 = 12;
pub const DMA2D_OCOLR_ALPHA_4_Msk: u32 = 0xF << DMA2D_OCOLR_ALPHA_4_Pos;
pub const DMA2D_OCOLR_ALPHA_4: u32 = DMA2D_OCOLR_ALPHA_4_Msk;
pub const DMA2D_OMAR_MA_Pos: u32 = 0;
pub const DMA2D_OMAR_MA_Msk: u32 = 0xFFFFFFFF << DMA2D_OMAR_MA_Pos;
pub const DMA2D_OMAR_MA: u32 = DMA2D_OMAR_MA_Msk;
pub const DMA2D_OOR_LO_Pos: u32 = 0;
pub const DMA2D_OOR_LO_Msk: u32 = 0xFFFF << DMA2D_OOR_LO_Pos;
pub const DMA2D_OOR_LO: u32 = DMA2D_OOR_LO_Msk;
pub const DMA2D_NLR_NL_Pos: u32 = 0;
pub const DMA2D_NLR_NL_Msk: u32 = 0xFFFF << DMA2D_NLR_NL_Pos;
pub const DMA2D_NLR_NL: u32 = DMA2D_NLR_NL_Msk;
pub const DMA2D_NLR_PL_Pos: u32 = 16;
pub const DMA2D_NLR_PL_Msk: u32 = 0x3FFF << DMA2D_NLR_PL_Pos;
pub const DMA2D_NLR_PL: u32 = DMA2D_NLR_PL_Msk;
pub const DMA2D_LWR_LW_Pos: u32 = 0;
pub const DMA2D_LWR_LW_Msk: u32 = 0xFFFF << DMA2D_LWR_LW_Pos;
pub const DMA2D_LWR_LW: u32 = DMA2D_LWR_LW_Msk;
pub const DMA2D_AMTCR_EN_Pos: u32 = 0;
pub const DMA2D_AMTCR_EN_Msk: u32 = 0x1 << DMA2D_AMTCR_EN_Pos;
pub const DMA2D_AMTCR_EN: u32 = DMA2D_AMTCR_EN_Msk;
pub const DMA2D_AMTCR_DT_Pos: u32 = 8;
pub const DMA2D_AMTCR_DT_Msk: u32 = 0xFF << DMA2D_AMTCR_DT_Pos;
pub const DMA2D_AMTCR_DT: u32 = DMA2D_AMTCR_DT_Msk;
pub const EXTI_RTSR1_TR_Pos: u32 = 0;
pub const EXTI_RTSR1_TR_Msk: u32 = 0x3FFFFF << EXTI_RTSR1_TR_Pos;
pub const EXTI_RTSR1_TR: u32 = EXTI_RTSR1_TR_Msk;
pub const EXTI_RTSR1_TR0_Pos: u32 = 0;
pub const EXTI_RTSR1_TR0_Msk: u32 = 0x1 << EXTI_RTSR1_TR0_Pos;
pub const EXTI_RTSR1_TR0: u32 = EXTI_RTSR1_TR0_Msk;
pub const EXTI_RTSR1_TR1_Pos: u32 = 1;
pub const EXTI_RTSR1_TR1_Msk: u32 = 0x1 << EXTI_RTSR1_TR1_Pos;
pub const EXTI_RTSR1_TR1: u32 = EXTI_RTSR1_TR1_Msk;
pub const EXTI_RTSR1_TR2_Pos: u32 = 2;
pub const EXTI_RTSR1_TR2_Msk: u32 = 0x1 << EXTI_RTSR1_TR2_Pos;
pub const EXTI_RTSR1_TR2: u32 = EXTI_RTSR1_TR2_Msk;
pub const EXTI_RTSR1_TR3_Pos: u32 = 3;
pub const EXTI_RTSR1_TR3_Msk: u32 = 0x1 << EXTI_RTSR1_TR3_Pos;
pub const EXTI_RTSR1_TR3: u32 = EXTI_RTSR1_TR3_Msk;
pub const EXTI_RTSR1_TR4_Pos: u32 = 4;
pub const EXTI_RTSR1_TR4_Msk: u32 = 0x1 << EXTI_RTSR1_TR4_Pos;
pub const EXTI_RTSR1_TR4: u32 = EXTI_RTSR1_TR4_Msk;
pub const EXTI_RTSR1_TR5_Pos: u32 = 5;
pub const EXTI_RTSR1_TR5_Msk: u32 = 0x1 << EXTI_RTSR1_TR5_Pos;
pub const EXTI_RTSR1_TR5: u32 = EXTI_RTSR1_TR5_Msk;
pub const EXTI_RTSR1_TR6_Pos: u32 = 6;
pub const EXTI_RTSR1_TR6_Msk: u32 = 0x1 << EXTI_RTSR1_TR6_Pos;
pub const EXTI_RTSR1_TR6: u32 = EXTI_RTSR1_TR6_Msk;
pub const EXTI_RTSR1_TR7_Pos: u32 = 7;
pub const EXTI_RTSR1_TR7_Msk: u32 = 0x1 << EXTI_RTSR1_TR7_Pos;
pub const EXTI_RTSR1_TR7: u32 = EXTI_RTSR1_TR7_Msk;
pub const EXTI_RTSR1_TR8_Pos: u32 = 8;
pub const EXTI_RTSR1_TR8_Msk: u32 = 0x1 << EXTI_RTSR1_TR8_Pos;
pub const EXTI_RTSR1_TR8: u32 = EXTI_RTSR1_TR8_Msk;
pub const EXTI_RTSR1_TR9_Pos: u32 = 9;
pub const EXTI_RTSR1_TR9_Msk: u32 = 0x1 << EXTI_RTSR1_TR9_Pos;
pub const EXTI_RTSR1_TR9: u32 = EXTI_RTSR1_TR9_Msk;
pub const EXTI_RTSR1_TR10_Pos: u32 = 10;
pub const EXTI_RTSR1_TR10_Msk: u32 = 0x1 << EXTI_RTSR1_TR10_Pos;
pub const EXTI_RTSR1_TR10: u32 = EXTI_RTSR1_TR10_Msk;
pub const EXTI_RTSR1_TR11_Pos: u32 = 11;
pub const EXTI_RTSR1_TR11_Msk: u32 = 0x1 << EXTI_RTSR1_TR11_Pos;
pub const EXTI_RTSR1_TR11: u32 = EXTI_RTSR1_TR11_Msk;
pub const EXTI_RTSR1_TR12_Pos: u32 = 12;
pub const EXTI_RTSR1_TR12_Msk: u32 = 0x1 << EXTI_RTSR1_TR12_Pos;
pub const EXTI_RTSR1_TR12: u32 = EXTI_RTSR1_TR12_Msk;
pub const EXTI_RTSR1_TR13_Pos: u32 = 13;
pub const EXTI_RTSR1_TR13_Msk: u32 = 0x1 << EXTI_RTSR1_TR13_Pos;
pub const EXTI_RTSR1_TR13: u32 = EXTI_RTSR1_TR13_Msk;
pub const EXTI_RTSR1_TR14_Pos: u32 = 14;
pub const EXTI_RTSR1_TR14_Msk: u32 = 0x1 << EXTI_RTSR1_TR14_Pos;
pub const EXTI_RTSR1_TR14: u32 = EXTI_RTSR1_TR14_Msk;
pub const EXTI_RTSR1_TR15_Pos: u32 = 15;
pub const EXTI_RTSR1_TR15_Msk: u32 = 0x1 << EXTI_RTSR1_TR15_Pos;
pub const EXTI_RTSR1_TR15: u32 = EXTI_RTSR1_TR15_Msk;
pub const EXTI_RTSR1_TR16_Pos: u32 = 16;
pub const EXTI_RTSR1_TR16_Msk: u32 = 0x1 << EXTI_RTSR1_TR16_Pos;
pub const EXTI_RTSR1_TR16: u32 = EXTI_RTSR1_TR16_Msk;
pub const EXTI_RTSR1_TR17_Pos: u32 = 17;
pub const EXTI_RTSR1_TR17_Msk: u32 = 0x1 << EXTI_RTSR1_TR17_Pos;
pub const EXTI_RTSR1_TR17: u32 = EXTI_RTSR1_TR17_Msk;
pub const EXTI_RTSR1_TR18_Pos: u32 = 18;
pub const EXTI_RTSR1_TR18_Msk: u32 = 0x1 << EXTI_RTSR1_TR18_Pos;
pub const EXTI_RTSR1_TR18: u32 = EXTI_RTSR1_TR18_Msk;
pub const EXTI_RTSR1_TR19_Pos: u32 = 19;
pub const EXTI_RTSR1_TR19_Msk: u32 = 0x1 << EXTI_RTSR1_TR19_Pos;
pub const EXTI_RTSR1_TR19: u32 = EXTI_RTSR1_TR19_Msk;
pub const EXTI_RTSR1_TR20_Pos: u32 = 20;
pub const EXTI_RTSR1_TR20_Msk: u32 = 0x1 << EXTI_RTSR1_TR20_Pos;
pub const EXTI_RTSR1_TR20: u32 = EXTI_RTSR1_TR20_Msk;
pub const EXTI_RTSR1_TR21_Pos: u32 = 21;
pub const EXTI_RTSR1_TR21_Msk: u32 = 0x1 << EXTI_RTSR1_TR21_Pos;
pub const EXTI_RTSR1_TR21: u32 = EXTI_RTSR1_TR21_Msk;
pub const EXTI_FTSR1_TR_Pos: u32 = 0;
pub const EXTI_FTSR1_TR_Msk: u32 = 0x3FFFFF << EXTI_FTSR1_TR_Pos;
pub const EXTI_FTSR1_TR: u32 = EXTI_FTSR1_TR_Msk;
pub const EXTI_FTSR1_TR0_Pos: u32 = 0;
pub const EXTI_FTSR1_TR0_Msk: u32 = 0x1 << EXTI_FTSR1_TR0_Pos;
pub const EXTI_FTSR1_TR0: u32 = EXTI_FTSR1_TR0_Msk;
pub const EXTI_FTSR1_TR1_Pos: u32 = 1;
pub const EXTI_FTSR1_TR1_Msk: u32 = 0x1 << EXTI_FTSR1_TR1_Pos;
pub const EXTI_FTSR1_TR1: u32 = EXTI_FTSR1_TR1_Msk;
pub const EXTI_FTSR1_TR2_Pos: u32 = 2;
pub const EXTI_FTSR1_TR2_Msk: u32 = 0x1 << EXTI_FTSR1_TR2_Pos;
pub const EXTI_FTSR1_TR2: u32 = EXTI_FTSR1_TR2_Msk;
pub const EXTI_FTSR1_TR3_Pos: u32 = 3;
pub const EXTI_FTSR1_TR3_Msk: u32 = 0x1 << EXTI_FTSR1_TR3_Pos;
pub const EXTI_FTSR1_TR3: u32 = EXTI_FTSR1_TR3_Msk;
pub const EXTI_FTSR1_TR4_Pos: u32 = 4;
pub const EXTI_FTSR1_TR4_Msk: u32 = 0x1 << EXTI_FTSR1_TR4_Pos;
pub const EXTI_FTSR1_TR4: u32 = EXTI_FTSR1_TR4_Msk;
pub const EXTI_FTSR1_TR5_Pos: u32 = 5;
pub const EXTI_FTSR1_TR5_Msk: u32 = 0x1 << EXTI_FTSR1_TR5_Pos;
pub const EXTI_FTSR1_TR5: u32 = EXTI_FTSR1_TR5_Msk;
pub const EXTI_FTSR1_TR6_Pos: u32 = 6;
pub const EXTI_FTSR1_TR6_Msk: u32 = 0x1 << EXTI_FTSR1_TR6_Pos;
pub const EXTI_FTSR1_TR6: u32 = EXTI_FTSR1_TR6_Msk;
pub const EXTI_FTSR1_TR7_Pos: u32 = 7;
pub const EXTI_FTSR1_TR7_Msk: u32 = 0x1 << EXTI_FTSR1_TR7_Pos;
pub const EXTI_FTSR1_TR7: u32 = EXTI_FTSR1_TR7_Msk;
pub const EXTI_FTSR1_TR8_Pos: u32 = 8;
pub const EXTI_FTSR1_TR8_Msk: u32 = 0x1 << EXTI_FTSR1_TR8_Pos;
pub const EXTI_FTSR1_TR8: u32 = EXTI_FTSR1_TR8_Msk;
pub const EXTI_FTSR1_TR9_Pos: u32 = 9;
pub const EXTI_FTSR1_TR9_Msk: u32 = 0x1 << EXTI_FTSR1_TR9_Pos;
pub const EXTI_FTSR1_TR9: u32 = EXTI_FTSR1_TR9_Msk;
pub const EXTI_FTSR1_TR10_Pos: u32 = 10;
pub const EXTI_FTSR1_TR10_Msk: u32 = 0x1 << EXTI_FTSR1_TR10_Pos;
pub const EXTI_FTSR1_TR10: u32 = EXTI_FTSR1_TR10_Msk;
pub const EXTI_FTSR1_TR11_Pos: u32 = 11;
pub const EXTI_FTSR1_TR11_Msk: u32 = 0x1 << EXTI_FTSR1_TR11_Pos;
pub const EXTI_FTSR1_TR11: u32 = EXTI_FTSR1_TR11_Msk;
pub const EXTI_FTSR1_TR12_Pos: u32 = 12;
pub const EXTI_FTSR1_TR12_Msk: u32 = 0x1 << EXTI_FTSR1_TR12_Pos;
pub const EXTI_FTSR1_TR12: u32 = EXTI_FTSR1_TR12_Msk;
pub const EXTI_FTSR1_TR13_Pos: u32 = 13;
pub const EXTI_FTSR1_TR13_Msk: u32 = 0x1 << EXTI_FTSR1_TR13_Pos;
pub const EXTI_FTSR1_TR13: u32 = EXTI_FTSR1_TR13_Msk;
pub const EXTI_FTSR1_TR14_Pos: u32 = 14;
pub const EXTI_FTSR1_TR14_Msk: u32 = 0x1 << EXTI_FTSR1_TR14_Pos;
pub const EXTI_FTSR1_TR14: u32 = EXTI_FTSR1_TR14_Msk;
pub const EXTI_FTSR1_TR15_Pos: u32 = 15;
pub const EXTI_FTSR1_TR15_Msk: u32 = 0x1 << EXTI_FTSR1_TR15_Pos;
pub const EXTI_FTSR1_TR15: u32 = EXTI_FTSR1_TR15_Msk;
pub const EXTI_FTSR1_TR16_Pos: u32 = 16;
pub const EXTI_FTSR1_TR16_Msk: u32 = 0x1 << EXTI_FTSR1_TR16_Pos;
pub const EXTI_FTSR1_TR16: u32 = EXTI_FTSR1_TR16_Msk;
pub const EXTI_FTSR1_TR17_Pos: u32 = 17;
pub const EXTI_FTSR1_TR17_Msk: u32 = 0x1 << EXTI_FTSR1_TR17_Pos;
pub const EXTI_FTSR1_TR17: u32 = EXTI_FTSR1_TR17_Msk;
pub const EXTI_FTSR1_TR18_Pos: u32 = 18;
pub const EXTI_FTSR1_TR18_Msk: u32 = 0x1 << EXTI_FTSR1_TR18_Pos;
pub const EXTI_FTSR1_TR18: u32 = EXTI_FTSR1_TR18_Msk;
pub const EXTI_FTSR1_TR19_Pos: u32 = 19;
pub const EXTI_FTSR1_TR19_Msk: u32 = 0x1 << EXTI_FTSR1_TR19_Pos;
pub const EXTI_FTSR1_TR19: u32 = EXTI_FTSR1_TR19_Msk;
pub const EXTI_FTSR1_TR20_Pos: u32 = 20;
pub const EXTI_FTSR1_TR20_Msk: u32 = 0x1 << EXTI_FTSR1_TR20_Pos;
pub const EXTI_FTSR1_TR20: u32 = EXTI_FTSR1_TR20_Msk;
pub const EXTI_FTSR1_TR21_Pos: u32 = 21;
pub const EXTI_FTSR1_TR21_Msk: u32 = 0x1 << EXTI_FTSR1_TR21_Pos;
pub const EXTI_FTSR1_TR21: u32 = EXTI_FTSR1_TR21_Msk;
pub const EXTI_SWIER1_SWIER0_Pos: u32 = 0;
pub const EXTI_SWIER1_SWIER0_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER0_Pos;
pub const EXTI_SWIER1_SWIER0: u32 = EXTI_SWIER1_SWIER0_Msk;
pub const EXTI_SWIER1_SWIER1_Pos: u32 = 1;
pub const EXTI_SWIER1_SWIER1_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER1_Pos;
pub const EXTI_SWIER1_SWIER1: u32 = EXTI_SWIER1_SWIER1_Msk;
pub const EXTI_SWIER1_SWIER2_Pos: u32 = 2;
pub const EXTI_SWIER1_SWIER2_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER2_Pos;
pub const EXTI_SWIER1_SWIER2: u32 = EXTI_SWIER1_SWIER2_Msk;
pub const EXTI_SWIER1_SWIER3_Pos: u32 = 3;
pub const EXTI_SWIER1_SWIER3_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER3_Pos;
pub const EXTI_SWIER1_SWIER3: u32 = EXTI_SWIER1_SWIER3_Msk;
pub const EXTI_SWIER1_SWIER4_Pos: u32 = 4;
pub const EXTI_SWIER1_SWIER4_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER4_Pos;
pub const EXTI_SWIER1_SWIER4: u32 = EXTI_SWIER1_SWIER4_Msk;
pub const EXTI_SWIER1_SWIER5_Pos: u32 = 5;
pub const EXTI_SWIER1_SWIER5_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER5_Pos;
pub const EXTI_SWIER1_SWIER5: u32 = EXTI_SWIER1_SWIER5_Msk;
pub const EXTI_SWIER1_SWIER6_Pos: u32 = 6;
pub const EXTI_SWIER1_SWIER6_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER6_Pos;
pub const EXTI_SWIER1_SWIER6: u32 = EXTI_SWIER1_SWIER6_Msk;
pub const EXTI_SWIER1_SWIER7_Pos: u32 = 7;
pub const EXTI_SWIER1_SWIER7_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER7_Pos;
pub const EXTI_SWIER1_SWIER7: u32 = EXTI_SWIER1_SWIER7_Msk;
pub const EXTI_SWIER1_SWIER8_Pos: u32 = 8;
pub const EXTI_SWIER1_SWIER8_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER8_Pos;
pub const EXTI_SWIER1_SWIER8: u32 = EXTI_SWIER1_SWIER8_Msk;
pub const EXTI_SWIER1_SWIER9_Pos: u32 = 9;
pub const EXTI_SWIER1_SWIER9_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER9_Pos;
pub const EXTI_SWIER1_SWIER9: u32 = EXTI_SWIER1_SWIER9_Msk;
pub const EXTI_SWIER1_SWIER10_Pos: u32 = 10;
pub const EXTI_SWIER1_SWIER10_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER10_Pos;
pub const EXTI_SWIER1_SWIER10: u32 = EXTI_SWIER1_SWIER10_Msk;
pub const EXTI_SWIER1_SWIER11_Pos: u32 = 11;
pub const EXTI_SWIER1_SWIER11_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER11_Pos;
pub const EXTI_SWIER1_SWIER11: u32 = EXTI_SWIER1_SWIER11_Msk;
pub const EXTI_SWIER1_SWIER12_Pos: u32 = 12;
pub const EXTI_SWIER1_SWIER12_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER12_Pos;
pub const EXTI_SWIER1_SWIER12: u32 = EXTI_SWIER1_SWIER12_Msk;
pub const EXTI_SWIER1_SWIER13_Pos: u32 = 13;
pub const EXTI_SWIER1_SWIER13_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER13_Pos;
pub const EXTI_SWIER1_SWIER13: u32 = EXTI_SWIER1_SWIER13_Msk;
pub const EXTI_SWIER1_SWIER14_Pos: u32 = 14;
pub const EXTI_SWIER1_SWIER14_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER14_Pos;
pub const EXTI_SWIER1_SWIER14: u32 = EXTI_SWIER1_SWIER14_Msk;
pub const EXTI_SWIER1_SWIER15_Pos: u32 = 15;
pub const EXTI_SWIER1_SWIER15_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER15_Pos;
pub const EXTI_SWIER1_SWIER15: u32 = EXTI_SWIER1_SWIER15_Msk;
pub const EXTI_SWIER1_SWIER16_Pos: u32 = 16;
pub const EXTI_SWIER1_SWIER16_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER16_Pos;
pub const EXTI_SWIER1_SWIER16: u32 = EXTI_SWIER1_SWIER16_Msk;
pub const EXTI_SWIER1_SWIER17_Pos: u32 = 17;
pub const EXTI_SWIER1_SWIER17_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER17_Pos;
pub const EXTI_SWIER1_SWIER17: u32 = EXTI_SWIER1_SWIER17_Msk;
pub const EXTI_SWIER1_SWIER18_Pos: u32 = 18;
pub const EXTI_SWIER1_SWIER18_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER18_Pos;
pub const EXTI_SWIER1_SWIER18: u32 = EXTI_SWIER1_SWIER18_Msk;
pub const EXTI_SWIER1_SWIER19_Pos: u32 = 19;
pub const EXTI_SWIER1_SWIER19_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER19_Pos;
pub const EXTI_SWIER1_SWIER19: u32 = EXTI_SWIER1_SWIER19_Msk;
pub const EXTI_SWIER1_SWIER20_Pos: u32 = 20;
pub const EXTI_SWIER1_SWIER20_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER20_Pos;
pub const EXTI_SWIER1_SWIER20: u32 = EXTI_SWIER1_SWIER20_Msk;
pub const EXTI_SWIER1_SWIER21_Pos: u32 = 21;
pub const EXTI_SWIER1_SWIER21_Msk: u32 = 0x1 << EXTI_SWIER1_SWIER21_Pos;
pub const EXTI_SWIER1_SWIER21: u32 = EXTI_SWIER1_SWIER21_Msk;
pub const EXTI_D3PMR1_MR0_Pos: u32 = 0;
pub const EXTI_D3PMR1_MR0_Msk: u32 = 0x1 << EXTI_D3PMR1_MR0_Pos;
pub const EXTI_D3PMR1_MR0: u32 = EXTI_D3PMR1_MR0_Msk;
pub const EXTI_D3PMR1_MR1_Pos: u32 = 1;
pub const EXTI_D3PMR1_MR1_Msk: u32 = 0x1 << EXTI_D3PMR1_MR1_Pos;
pub const EXTI_D3PMR1_MR1: u32 = EXTI_D3PMR1_MR1_Msk;
pub const EXTI_D3PMR1_MR2_Pos: u32 = 2;
pub const EXTI_D3PMR1_MR2_Msk: u32 = 0x1 << EXTI_D3PMR1_MR2_Pos;
pub const EXTI_D3PMR1_MR2: u32 = EXTI_D3PMR1_MR2_Msk;
pub const EXTI_D3PMR1_MR3_Pos: u32 = 3;
pub const EXTI_D3PMR1_MR3_Msk: u32 = 0x1 << EXTI_D3PMR1_MR3_Pos;
pub const EXTI_D3PMR1_MR3: u32 = EXTI_D3PMR1_MR3_Msk;
pub const EXTI_D3PMR1_MR4_Pos: u32 = 4;
pub const EXTI_D3PMR1_MR4_Msk: u32 = 0x1 << EXTI_D3PMR1_MR4_Pos;
pub const EXTI_D3PMR1_MR4: u32 = EXTI_D3PMR1_MR4_Msk;
pub const EXTI_D3PMR1_MR5_Pos: u32 = 5;
pub const EXTI_D3PMR1_MR5_Msk: u32 = 0x1 << EXTI_D3PMR1_MR5_Pos;
pub const EXTI_D3PMR1_MR5: u32 = EXTI_D3PMR1_MR5_Msk;
pub const EXTI_D3PMR1_MR6_Pos: u32 = 6;
pub const EXTI_D3PMR1_MR6_Msk: u32 = 0x1 << EXTI_D3PMR1_MR6_Pos;
pub const EXTI_D3PMR1_MR6: u32 = EXTI_D3PMR1_MR6_Msk;
pub const EXTI_D3PMR1_MR7_Pos: u32 = 7;
pub const EXTI_D3PMR1_MR7_Msk: u32 = 0x1 << EXTI_D3PMR1_MR7_Pos;
pub const EXTI_D3PMR1_MR7: u32 = EXTI_D3PMR1_MR7_Msk;
pub const EXTI_D3PMR1_MR8_Pos: u32 = 8;
pub const EXTI_D3PMR1_MR8_Msk: u32 = 0x1 << EXTI_D3PMR1_MR8_Pos;
pub const EXTI_D3PMR1_MR8: u32 = EXTI_D3PMR1_MR8_Msk;
pub const EXTI_D3PMR1_MR9_Pos: u32 = 9;
pub const EXTI_D3PMR1_MR9_Msk: u32 = 0x1 << EXTI_D3PMR1_MR9_Pos;
pub const EXTI_D3PMR1_MR9: u32 = EXTI_D3PMR1_MR9_Msk;
pub const EXTI_D3PMR1_MR10_Pos: u32 = 10;
pub const EXTI_D3PMR1_MR10_Msk: u32 = 0x1 << EXTI_D3PMR1_MR10_Pos;
pub const EXTI_D3PMR1_MR10: u32 = EXTI_D3PMR1_MR10_Msk;
pub const EXTI_D3PMR1_MR11_Pos: u32 = 11;
pub const EXTI_D3PMR1_MR11_Msk: u32 = 0x1 << EXTI_D3PMR1_MR11_Pos;
pub const EXTI_D3PMR1_MR11: u32 = EXTI_D3PMR1_MR11_Msk;
pub const EXTI_D3PMR1_MR12_Pos: u32 = 12;
pub const EXTI_D3PMR1_MR12_Msk: u32 = 0x1 << EXTI_D3PMR1_MR12_Pos;
pub const EXTI_D3PMR1_MR12: u32 = EXTI_D3PMR1_MR12_Msk;
pub const EXTI_D3PMR1_MR13_Pos: u32 = 13;
pub const EXTI_D3PMR1_MR13_Msk: u32 = 0x1 << EXTI_D3PMR1_MR13_Pos;
pub const EXTI_D3PMR1_MR13: u32 = EXTI_D3PMR1_MR13_Msk;
pub const EXTI_D3PMR1_MR14_Pos: u32 = 14;
pub const EXTI_D3PMR1_MR14_Msk: u32 = 0x1 << EXTI_D3PMR1_MR14_Pos;
pub const EXTI_D3PMR1_MR14: u32 = EXTI_D3PMR1_MR14_Msk;
pub const EXTI_D3PMR1_MR15_Pos: u32 = 15;
pub const EXTI_D3PMR1_MR15_Msk: u32 = 0x1 << EXTI_D3PMR1_MR15_Pos;
pub const EXTI_D3PMR1_MR15: u32 = EXTI_D3PMR1_MR15_Msk;
pub const EXTI_D3PMR1_MR19_Pos: u32 = 19;
pub const EXTI_D3PMR1_MR19_Msk: u32 = 0x1 << EXTI_D3PMR1_MR19_Pos;
pub const EXTI_D3PMR1_MR19: u32 = EXTI_D3PMR1_MR19_Msk;
pub const EXTI_D3PMR1_MR20_Pos: u32 = 20;
pub const EXTI_D3PMR1_MR20_Msk: u32 = 0x1 << EXTI_D3PMR1_MR20_Pos;
pub const EXTI_D3PMR1_MR20: u32 = EXTI_D3PMR1_MR20_Msk;
pub const EXTI_D3PMR1_MR21_Pos: u32 = 21;
pub const EXTI_D3PMR1_MR21_Msk: u32 = 0x1 << EXTI_D3PMR1_MR21_Pos;
pub const EXTI_D3PMR1_MR21: u32 = EXTI_D3PMR1_MR21_Msk;
pub const EXTI_D3PMR1_MR25_Pos: u32 = 24;
pub const EXTI_D3PMR1_MR25_Msk: u32 = 0x1 << EXTI_D3PMR1_MR25_Pos;
pub const EXTI_D3PMR1_MR25: u32 = EXTI_D3PMR1_MR25_Msk;
pub const EXTI_D3PCR1L_PCS0_Pos: u32 = 0;
pub const EXTI_D3PCR1L_PCS0_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS0_Pos;
pub const EXTI_D3PCR1L_PCS0: u32 = EXTI_D3PCR1L_PCS0_Msk;
pub const EXTI_D3PCR1L_PCS1_Pos: u32 = 2;
pub const EXTI_D3PCR1L_PCS1_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS1_Pos;
pub const EXTI_D3PCR1L_PCS1: u32 = EXTI_D3PCR1L_PCS1_Msk;
pub const EXTI_D3PCR1L_PCS2_Pos: u32 = 4;
pub const EXTI_D3PCR1L_PCS2_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS2_Pos;
pub const EXTI_D3PCR1L_PCS2: u32 = EXTI_D3PCR1L_PCS2_Msk;
pub const EXTI_D3PCR1L_PCS3_Pos: u32 = 6;
pub const EXTI_D3PCR1L_PCS3_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS3_Pos;
pub const EXTI_D3PCR1L_PCS3: u32 = EXTI_D3PCR1L_PCS3_Msk;
pub const EXTI_D3PCR1L_PCS4_Pos: u32 = 8;
pub const EXTI_D3PCR1L_PCS4_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS4_Pos;
pub const EXTI_D3PCR1L_PCS4: u32 = EXTI_D3PCR1L_PCS4_Msk;
pub const EXTI_D3PCR1L_PCS5_Pos: u32 = 10;
pub const EXTI_D3PCR1L_PCS5_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS5_Pos;
pub const EXTI_D3PCR1L_PCS5: u32 = EXTI_D3PCR1L_PCS5_Msk;
pub const EXTI_D3PCR1L_PCS6_Pos: u32 = 12;
pub const EXTI_D3PCR1L_PCS6_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS6_Pos;
pub const EXTI_D3PCR1L_PCS6: u32 = EXTI_D3PCR1L_PCS6_Msk;
pub const EXTI_D3PCR1L_PCS7_Pos: u32 = 14;
pub const EXTI_D3PCR1L_PCS7_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS7_Pos;
pub const EXTI_D3PCR1L_PCS7: u32 = EXTI_D3PCR1L_PCS7_Msk;
pub const EXTI_D3PCR1L_PCS8_Pos: u32 = 16;
pub const EXTI_D3PCR1L_PCS8_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS8_Pos;
pub const EXTI_D3PCR1L_PCS8: u32 = EXTI_D3PCR1L_PCS8_Msk;
pub const EXTI_D3PCR1L_PCS9_Pos: u32 = 18;
pub const EXTI_D3PCR1L_PCS9_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS9_Pos;
pub const EXTI_D3PCR1L_PCS9: u32 = EXTI_D3PCR1L_PCS9_Msk;
pub const EXTI_D3PCR1L_PCS10_Pos: u32 = 20;
pub const EXTI_D3PCR1L_PCS10_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS10_Pos;
pub const EXTI_D3PCR1L_PCS10: u32 = EXTI_D3PCR1L_PCS10_Msk;
pub const EXTI_D3PCR1L_PCS11_Pos: u32 = 22;
pub const EXTI_D3PCR1L_PCS11_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS11_Pos;
pub const EXTI_D3PCR1L_PCS11: u32 = EXTI_D3PCR1L_PCS11_Msk;
pub const EXTI_D3PCR1L_PCS12_Pos: u32 = 24;
pub const EXTI_D3PCR1L_PCS12_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS12_Pos;
pub const EXTI_D3PCR1L_PCS12: u32 = EXTI_D3PCR1L_PCS12_Msk;
pub const EXTI_D3PCR1L_PCS13_Pos: u32 = 26;
pub const EXTI_D3PCR1L_PCS13_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS13_Pos;
pub const EXTI_D3PCR1L_PCS13: u32 = EXTI_D3PCR1L_PCS13_Msk;
pub const EXTI_D3PCR1L_PCS14_Pos: u32 = 28;
pub const EXTI_D3PCR1L_PCS14_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS14_Pos;
pub const EXTI_D3PCR1L_PCS14: u32 = EXTI_D3PCR1L_PCS14_Msk;
pub const EXTI_D3PCR1L_PCS15_Pos: u32 = 30;
pub const EXTI_D3PCR1L_PCS15_Msk: u32 = 0x3 << EXTI_D3PCR1L_PCS15_Pos;
pub const EXTI_D3PCR1L_PCS15: u32 = EXTI_D3PCR1L_PCS15_Msk;
pub const EXTI_D3PCR1H_PCS19_Pos: u32 = 6;
pub const EXTI_D3PCR1H_PCS19_Msk: u32 = 0x3 << EXTI_D3PCR1H_PCS19_Pos;
pub const EXTI_D3PCR1H_PCS19: u32 = EXTI_D3PCR1H_PCS19_Msk;
pub const EXTI_D3PCR1H_PCS20_Pos: u32 = 8;
pub const EXTI_D3PCR1H_PCS20_Msk: u32 = 0x3 << EXTI_D3PCR1H_PCS20_Pos;
pub const EXTI_D3PCR1H_PCS20: u32 = EXTI_D3PCR1H_PCS20_Msk;
pub const EXTI_D3PCR1H_PCS21_Pos: u32 = 10;
pub const EXTI_D3PCR1H_PCS21_Msk: u32 = 0x3 << EXTI_D3PCR1H_PCS21_Pos;
pub const EXTI_D3PCR1H_PCS21: u32 = EXTI_D3PCR1H_PCS21_Msk;
pub const EXTI_D3PCR1H_PCS25_Pos: u32 = 18;
pub const EXTI_D3PCR1H_PCS25_Msk: u32 = 0x3 << EXTI_D3PCR1H_PCS25_Pos;
pub const EXTI_D3PCR1H_PCS25: u32 = EXTI_D3PCR1H_PCS25_Msk;
pub const EXTI_RTSR2_TR_Pos: u32 = 17;
pub const EXTI_RTSR2_TR_Msk: u32 = 0x5 << EXTI_RTSR2_TR_Pos;
pub const EXTI_RTSR2_TR: u32 = EXTI_RTSR2_TR_Msk;
pub const EXTI_RTSR2_TR49_Pos: u32 = 17;
pub const EXTI_RTSR2_TR49_Msk: u32 = 0x1 << EXTI_RTSR2_TR49_Pos;
pub const EXTI_RTSR2_TR49: u32 = EXTI_RTSR2_TR49_Msk;
pub const EXTI_RTSR2_TR51_Pos: u32 = 19;
pub const EXTI_RTSR2_TR51_Msk: u32 = 0x1 << EXTI_RTSR2_TR51_Pos;
pub const EXTI_RTSR2_TR51: u32 = EXTI_RTSR2_TR51_Msk;
pub const EXTI_FTSR2_TR_Pos: u32 = 17;
pub const EXTI_FTSR2_TR_Msk: u32 = 0x5 << EXTI_FTSR2_TR_Pos;
pub const EXTI_FTSR2_TR: u32 = EXTI_FTSR2_TR_Msk;
pub const EXTI_FTSR2_TR49_Pos: u32 = 17;
pub const EXTI_FTSR2_TR49_Msk: u32 = 0x1 << EXTI_FTSR2_TR49_Pos;
pub const EXTI_FTSR2_TR49: u32 = EXTI_FTSR2_TR49_Msk;
pub const EXTI_FTSR2_TR51_Pos: u32 = 19;
pub const EXTI_FTSR2_TR51_Msk: u32 = 0x1 << EXTI_FTSR2_TR51_Pos;
pub const EXTI_FTSR2_TR51: u32 = EXTI_FTSR2_TR51_Msk;
pub const EXTI_SWIER2_SWIER49_Pos: u32 = 17;
pub const EXTI_SWIER2_SWIER49_Msk: u32 = 0x1 << EXTI_SWIER2_SWIER49_Pos;
pub const EXTI_SWIER2_SWIER49: u32 = EXTI_SWIER2_SWIER49_Msk;
pub const EXTI_SWIER2_SWIER51_Pos: u32 = 19;
pub const EXTI_SWIER2_SWIER51_Msk: u32 = 0x1 << EXTI_SWIER2_SWIER51_Pos;
pub const EXTI_SWIER2_SWIER51: u32 = EXTI_SWIER2_SWIER51_Msk;
pub const EXTI_D3PMR2_MR34_Pos: u32 = 2;
pub const EXTI_D3PMR2_MR34_Msk: u32 = 0x1 << EXTI_D3PMR2_MR34_Pos;
pub const EXTI_D3PMR2_MR34: u32 = EXTI_D3PMR2_MR34_Msk;
pub const EXTI_D3PMR2_MR35_Pos: u32 = 3;
pub const EXTI_D3PMR2_MR35_Msk: u32 = 0x1 << EXTI_D3PMR2_MR35_Pos;
pub const EXTI_D3PMR2_MR35: u32 = EXTI_D3PMR2_MR35_Msk;
pub const EXTI_D3PMR2_MR41_Pos: u32 = 9;
pub const EXTI_D3PMR2_MR41_Msk: u32 = 0x1 << EXTI_D3PMR2_MR41_Pos;
pub const EXTI_D3PMR2_MR41: u32 = EXTI_D3PMR2_MR41_Msk;
pub const EXTI_D3PMR2_MR48_Pos: u32 = 16;
pub const EXTI_D3PMR2_MR48_Msk: u32 = 0x1 << EXTI_D3PMR2_MR48_Pos;
pub const EXTI_D3PMR2_MR48: u32 = EXTI_D3PMR2_MR48_Msk;
pub const EXTI_D3PMR2_MR49_Pos: u32 = 17;
pub const EXTI_D3PMR2_MR49_Msk: u32 = 0x1 << EXTI_D3PMR2_MR49_Pos;
pub const EXTI_D3PMR2_MR49: u32 = EXTI_D3PMR2_MR49_Msk;
pub const EXTI_D3PMR2_MR50_Pos: u32 = 18;
pub const EXTI_D3PMR2_MR50_Msk: u32 = 0x1 << EXTI_D3PMR2_MR50_Pos;
pub const EXTI_D3PMR2_MR50: u32 = EXTI_D3PMR2_MR50_Msk;
pub const EXTI_D3PMR2_MR51_Pos: u32 = 19;
pub const EXTI_D3PMR2_MR51_Msk: u32 = 0x1 << EXTI_D3PMR2_MR51_Pos;
pub const EXTI_D3PMR2_MR51: u32 = EXTI_D3PMR2_MR51_Msk;
pub const EXTI_D3PCR2L_PCS34_Pos: u32 = 4;
pub const EXTI_D3PCR2L_PCS34_Msk: u32 = 0x3 << EXTI_D3PCR2L_PCS34_Pos;
pub const EXTI_D3PCR2L_PCS34: u32 = EXTI_D3PCR2L_PCS34_Msk;
pub const EXTI_D3PCR2L_PCS35_Pos: u32 = 6;
pub const EXTI_D3PCR2L_PCS35_Msk: u32 = 0x3 << EXTI_D3PCR2L_PCS35_Pos;
pub const EXTI_D3PCR2L_PCS35: u32 = EXTI_D3PCR2L_PCS35_Msk;
pub const EXTI_D3PCR2L_PCS41_Pos: u32 = 18;
pub const EXTI_D3PCR2L_PCS41_Msk: u32 = 0x3 << EXTI_D3PCR2L_PCS41_Pos;
pub const EXTI_D3PCR2L_PCS41: u32 = EXTI_D3PCR2L_PCS41_Msk;
pub const EXTI_D3PCR2H_PCS48_Pos: u32 = 0;
pub const EXTI_D3PCR2H_PCS48_Msk: u32 = 0x3 << EXTI_D3PCR2H_PCS48_Pos;
pub const EXTI_D3PCR2H_PCS48: u32 = EXTI_D3PCR2H_PCS48_Msk;
pub const EXTI_D3PCR2H_PCS49_Pos: u32 = 2;
pub const EXTI_D3PCR2H_PCS49_Msk: u32 = 0x3 << EXTI_D3PCR2H_PCS49_Pos;
pub const EXTI_D3PCR2H_PCS49: u32 = EXTI_D3PCR2H_PCS49_Msk;
pub const EXTI_D3PCR2H_PCS50_Pos: u32 = 4;
pub const EXTI_D3PCR2H_PCS50_Msk: u32 = 0x3 << EXTI_D3PCR2H_PCS50_Pos;
pub const EXTI_D3PCR2H_PCS50: u32 = EXTI_D3PCR2H_PCS50_Msk;
pub const EXTI_D3PCR2H_PCS51_Pos: u32 = 6;
pub const EXTI_D3PCR2H_PCS51_Msk: u32 = 0x3 << EXTI_D3PCR2H_PCS51_Pos;
pub const EXTI_D3PCR2H_PCS51: u32 = EXTI_D3PCR2H_PCS51_Msk;
pub const EXTI_RTSR3_TR_Pos: u32 = 18;
pub const EXTI_RTSR3_TR_Msk: u32 = 0x9 << EXTI_RTSR3_TR_Pos;
pub const EXTI_RTSR3_TR: u32 = EXTI_RTSR3_TR_Msk;
pub const EXTI_RTSR3_TR82_Pos: u32 = 18;
pub const EXTI_RTSR3_TR82_Msk: u32 = 0x1 << EXTI_RTSR3_TR82_Pos;
pub const EXTI_RTSR3_TR82: u32 = EXTI_RTSR3_TR82_Msk;
pub const EXTI_RTSR3_TR85_Pos: u32 = 21;
pub const EXTI_RTSR3_TR85_Msk: u32 = 0x1 << EXTI_RTSR3_TR85_Pos;
pub const EXTI_RTSR3_TR85: u32 = EXTI_RTSR3_TR85_Msk;
pub const EXTI_FTSR3_TR_Pos: u32 = 18;
pub const EXTI_FTSR3_TR_Msk: u32 = 0x9 << EXTI_FTSR3_TR_Pos;
pub const EXTI_FTSR3_TR: u32 = EXTI_FTSR3_TR_Msk;
pub const EXTI_FTSR3_TR82_Pos: u32 = 18;
pub const EXTI_FTSR3_TR82_Msk: u32 = 0x1 << EXTI_FTSR3_TR82_Pos;
pub const EXTI_FTSR3_TR82: u32 = EXTI_FTSR3_TR82_Msk;
pub const EXTI_FTSR3_TR85_Pos: u32 = 21;
pub const EXTI_FTSR3_TR85_Msk: u32 = 0x1 << EXTI_FTSR3_TR85_Pos;
pub const EXTI_FTSR3_TR85: u32 = EXTI_FTSR3_TR85_Msk;
pub const EXTI_SWIER3_SWI_Pos: u32 = 18;
pub const EXTI_SWIER3_SWI_Msk: u32 = 0x9 << EXTI_SWIER3_SWI_Pos;
pub const EXTI_SWIER3_SWI: u32 = EXTI_SWIER3_SWI_Msk;
pub const EXTI_SWIER3_SWIER82_Pos: u32 = 18;
pub const EXTI_SWIER3_SWIER82_Msk: u32 = 0x1 << EXTI_SWIER3_SWIER82_Pos;
pub const EXTI_SWIER3_SWIER82: u32 = EXTI_SWIER3_SWIER82_Msk;
pub const EXTI_SWIER3_SWIER85_Pos: u32 = 21;
pub const EXTI_SWIER3_SWIER85_Msk: u32 = 0x1 << EXTI_SWIER3_SWIER85_Pos;
pub const EXTI_SWIER3_SWIER85: u32 = EXTI_SWIER3_SWIER85_Msk;
pub const EXTI_D3PMR3_MR88_Pos: u32 = 24;
pub const EXTI_D3PMR3_MR88_Msk: u32 = 0x1 << EXTI_D3PMR3_MR88_Pos;
pub const EXTI_D3PMR3_MR88: u32 = EXTI_D3PMR3_MR88_Msk;
pub const EXTI_D3PCR3H_PCS88_Pos: u32 = 16;
pub const EXTI_D3PCR3H_PCS88_Msk: u32 = 0x3 << EXTI_D3PCR3H_PCS88_Pos;
pub const EXTI_D3PCR3H_PCS88: u32 = EXTI_D3PCR3H_PCS88_Msk;
pub const EXTI_IMR1_IM_Pos: u32 = 0;
pub const EXTI_IMR1_IM_Msk: u32 = 0xFFFFFFFF << EXTI_IMR1_IM_Pos;
pub const EXTI_IMR1_IM: u32 = EXTI_IMR1_IM_Msk;
pub const EXTI_IMR1_IM0_Pos: u32 = 0;
pub const EXTI_IMR1_IM0_Msk: u32 = 0x1 << EXTI_IMR1_IM0_Pos;
pub const EXTI_IMR1_IM0: u32 = EXTI_IMR1_IM0_Msk;
pub const EXTI_IMR1_IM1_Pos: u32 = 1;
pub const EXTI_IMR1_IM1_Msk: u32 = 0x1 << EXTI_IMR1_IM1_Pos;
pub const EXTI_IMR1_IM1: u32 = EXTI_IMR1_IM1_Msk;
pub const EXTI_IMR1_IM2_Pos: u32 = 2;
pub const EXTI_IMR1_IM2_Msk: u32 = 0x1 << EXTI_IMR1_IM2_Pos;
pub const EXTI_IMR1_IM2: u32 = EXTI_IMR1_IM2_Msk;
pub const EXTI_IMR1_IM3_Pos: u32 = 3;
pub const EXTI_IMR1_IM3_Msk: u32 = 0x1 << EXTI_IMR1_IM3_Pos;
pub const EXTI_IMR1_IM3: u32 = EXTI_IMR1_IM3_Msk;
pub const EXTI_IMR1_IM4_Pos: u32 = 4;
pub const EXTI_IMR1_IM4_Msk: u32 = 0x1 << EXTI_IMR1_IM4_Pos;
pub const EXTI_IMR1_IM4: u32 = EXTI_IMR1_IM4_Msk;
pub const EXTI_IMR1_IM5_Pos: u32 = 5;
pub const EXTI_IMR1_IM5_Msk: u32 = 0x1 << EXTI_IMR1_IM5_Pos;
pub const EXTI_IMR1_IM5: u32 = EXTI_IMR1_IM5_Msk;
pub const EXTI_IMR1_IM6_Pos: u32 = 6;
pub const EXTI_IMR1_IM6_Msk: u32 = 0x1 << EXTI_IMR1_IM6_Pos;
pub const EXTI_IMR1_IM6: u32 = EXTI_IMR1_IM6_Msk;
pub const EXTI_IMR1_IM7_Pos: u32 = 7;
pub const EXTI_IMR1_IM7_Msk: u32 = 0x1 << EXTI_IMR1_IM7_Pos;
pub const EXTI_IMR1_IM7: u32 = EXTI_IMR1_IM7_Msk;
pub const EXTI_IMR1_IM8_Pos: u32 = 8;
pub const EXTI_IMR1_IM8_Msk: u32 = 0x1 << EXTI_IMR1_IM8_Pos;
pub const EXTI_IMR1_IM8: u32 = EXTI_IMR1_IM8_Msk;
pub const EXTI_IMR1_IM9_Pos: u32 = 9;
pub const EXTI_IMR1_IM9_Msk: u32 = 0x1 << EXTI_IMR1_IM9_Pos;
pub const EXTI_IMR1_IM9: u32 = EXTI_IMR1_IM9_Msk;
pub const EXTI_IMR1_IM10_Pos: u32 = 10;
pub const EXTI_IMR1_IM10_Msk: u32 = 0x1 << EXTI_IMR1_IM10_Pos;
pub const EXTI_IMR1_IM10: u32 = EXTI_IMR1_IM10_Msk;
pub const EXTI_IMR1_IM11_Pos: u32 = 11;
pub const EXTI_IMR1_IM11_Msk: u32 = 0x1 << EXTI_IMR1_IM11_Pos;
pub const EXTI_IMR1_IM11: u32 = EXTI_IMR1_IM11_Msk;
pub const EXTI_IMR1_IM12_Pos: u32 = 12;
pub const EXTI_IMR1_IM12_Msk: u32 = 0x1 << EXTI_IMR1_IM12_Pos;
pub const EXTI_IMR1_IM12: u32 = EXTI_IMR1_IM12_Msk;
pub const EXTI_IMR1_IM13_Pos: u32 = 13;
pub const EXTI_IMR1_IM13_Msk: u32 = 0x1 << EXTI_IMR1_IM13_Pos;
pub const EXTI_IMR1_IM13: u32 = EXTI_IMR1_IM13_Msk;
pub const EXTI_IMR1_IM14_Pos: u32 = 14;
pub const EXTI_IMR1_IM14_Msk: u32 = 0x1 << EXTI_IMR1_IM14_Pos;
pub const EXTI_IMR1_IM14: u32 = EXTI_IMR1_IM14_Msk;
pub const EXTI_IMR1_IM15_Pos: u32 = 15;
pub const EXTI_IMR1_IM15_Msk: u32 = 0x1 << EXTI_IMR1_IM15_Pos;
pub const EXTI_IMR1_IM15: u32 = EXTI_IMR1_IM15_Msk;
pub const EXTI_IMR1_IM16_Pos: u32 = 16;
pub const EXTI_IMR1_IM16_Msk: u32 = 0x1 << EXTI_IMR1_IM16_Pos;
pub const EXTI_IMR1_IM16: u32 = EXTI_IMR1_IM16_Msk;
pub const EXTI_IMR1_IM17_Pos: u32 = 17;
pub const EXTI_IMR1_IM17_Msk: u32 = 0x1 << EXTI_IMR1_IM17_Pos;
pub const EXTI_IMR1_IM17: u32 = EXTI_IMR1_IM17_Msk;
pub const EXTI_IMR1_IM18_Pos: u32 = 18;
pub const EXTI_IMR1_IM18_Msk: u32 = 0x1 << EXTI_IMR1_IM18_Pos;
pub const EXTI_IMR1_IM18: u32 = EXTI_IMR1_IM18_Msk;
pub const EXTI_IMR1_IM19_Pos: u32 = 19;
pub const EXTI_IMR1_IM19_Msk: u32 = 0x1 << EXTI_IMR1_IM19_Pos;
pub const EXTI_IMR1_IM19: u32 = EXTI_IMR1_IM19_Msk;
pub const EXTI_IMR1_IM20_Pos: u32 = 20;
pub const EXTI_IMR1_IM20_Msk: u32 = 0x1 << EXTI_IMR1_IM20_Pos;
pub const EXTI_IMR1_IM20: u32 = EXTI_IMR1_IM20_Msk;
pub const EXTI_IMR1_IM21_Pos: u32 = 21;
pub const EXTI_IMR1_IM21_Msk: u32 = 0x1 << EXTI_IMR1_IM21_Pos;
pub const EXTI_IMR1_IM21: u32 = EXTI_IMR1_IM21_Msk;
pub const EXTI_IMR1_IM22_Pos: u32 = 22;
pub const EXTI_IMR1_IM22_Msk: u32 = 0x1 << EXTI_IMR1_IM22_Pos;
pub const EXTI_IMR1_IM22: u32 = EXTI_IMR1_IM22_Msk;
pub const EXTI_IMR1_IM23_Pos: u32 = 23;
pub const EXTI_IMR1_IM23_Msk: u32 = 0x1 << EXTI_IMR1_IM23_Pos;
pub const EXTI_IMR1_IM23: u32 = EXTI_IMR1_IM23_Msk;
pub const EXTI_IMR1_IM24_Pos: u32 = 24;
pub const EXTI_IMR1_IM24_Msk: u32 = 0x1 << EXTI_IMR1_IM24_Pos;
pub const EXTI_IMR1_IM24: u32 = EXTI_IMR1_IM24_Msk;
pub const EXTI_IMR1_IM25_Pos: u32 = 25;
pub const EXTI_IMR1_IM25_Msk: u32 = 0x1 << EXTI_IMR1_IM25_Pos;
pub const EXTI_IMR1_IM25: u32 = EXTI_IMR1_IM25_Msk;
pub const EXTI_IMR1_IM26_Pos: u32 = 26;
pub const EXTI_IMR1_IM26_Msk: u32 = 0x1 << EXTI_IMR1_IM26_Pos;
pub const EXTI_IMR1_IM26: u32 = EXTI_IMR1_IM26_Msk;
pub const EXTI_IMR1_IM27_Pos: u32 = 27;
pub const EXTI_IMR1_IM27_Msk: u32 = 0x1 << EXTI_IMR1_IM27_Pos;
pub const EXTI_IMR1_IM27: u32 = EXTI_IMR1_IM27_Msk;
pub const EXTI_IMR1_IM28_Pos: u32 = 28;
pub const EXTI_IMR1_IM28_Msk: u32 = 0x1 << EXTI_IMR1_IM28_Pos;
pub const EXTI_IMR1_IM28: u32 = EXTI_IMR1_IM28_Msk;
pub const EXTI_IMR1_IM29_Pos: u32 = 29;
pub const EXTI_IMR1_IM29_Msk: u32 = 0x1 << EXTI_IMR1_IM29_Pos;
pub const EXTI_IMR1_IM29: u32 = EXTI_IMR1_IM29_Msk;
pub const EXTI_IMR1_IM30_Pos: u32 = 30;
pub const EXTI_IMR1_IM30_Msk: u32 = 0x1 << EXTI_IMR1_IM30_Pos;
pub const EXTI_IMR1_IM30: u32 = EXTI_IMR1_IM30_Msk;
pub const EXTI_IMR1_IM31_Pos: u32 = 31;
pub const EXTI_IMR1_IM31_Msk: u32 = 0x1 << EXTI_IMR1_IM31_Pos;
pub const EXTI_IMR1_IM31: u32 = EXTI_IMR1_IM31_Msk;
pub const EXTI_EMR1_EM_Pos: u32 = 0;
pub const EXTI_EMR1_EM_Msk: u32 = 0xFFFFFFFF << EXTI_EMR1_EM_Pos;
pub const EXTI_EMR1_EM: u32 = EXTI_EMR1_EM_Msk;
pub const EXTI_EMR1_EM0_Pos: u32 = 0;
pub const EXTI_EMR1_EM0_Msk: u32 = 0x1 << EXTI_EMR1_EM0_Pos;
pub const EXTI_EMR1_EM0: u32 = EXTI_EMR1_EM0_Msk;
pub const EXTI_EMR1_EM1_Pos: u32 = 1;
pub const EXTI_EMR1_EM1_Msk: u32 = 0x1 << EXTI_EMR1_EM1_Pos;
pub const EXTI_EMR1_EM1: u32 = EXTI_EMR1_EM1_Msk;
pub const EXTI_EMR1_EM2_Pos: u32 = 2;
pub const EXTI_EMR1_EM2_Msk: u32 = 0x1 << EXTI_EMR1_EM2_Pos;
pub const EXTI_EMR1_EM2: u32 = EXTI_EMR1_EM2_Msk;
pub const EXTI_EMR1_EM3_Pos: u32 = 3;
pub const EXTI_EMR1_EM3_Msk: u32 = 0x1 << EXTI_EMR1_EM3_Pos;
pub const EXTI_EMR1_EM3: u32 = EXTI_EMR1_EM3_Msk;
pub const EXTI_EMR1_EM4_Pos: u32 = 4;
pub const EXTI_EMR1_EM4_Msk: u32 = 0x1 << EXTI_EMR1_EM4_Pos;
pub const EXTI_EMR1_EM4: u32 = EXTI_EMR1_EM4_Msk;
pub const EXTI_EMR1_EM5_Pos: u32 = 5;
pub const EXTI_EMR1_EM5_Msk: u32 = 0x1 << EXTI_EMR1_EM5_Pos;
pub const EXTI_EMR1_EM5: u32 = EXTI_EMR1_EM5_Msk;
pub const EXTI_EMR1_EM6_Pos: u32 = 6;
pub const EXTI_EMR1_EM6_Msk: u32 = 0x1 << EXTI_EMR1_EM6_Pos;
pub const EXTI_EMR1_EM6: u32 = EXTI_EMR1_EM6_Msk;
pub const EXTI_EMR1_EM7_Pos: u32 = 7;
pub const EXTI_EMR1_EM7_Msk: u32 = 0x1 << EXTI_EMR1_EM7_Pos;
pub const EXTI_EMR1_EM7: u32 = EXTI_EMR1_EM7_Msk;
pub const EXTI_EMR1_EM8_Pos: u32 = 8;
pub const EXTI_EMR1_EM8_Msk: u32 = 0x1 << EXTI_EMR1_EM8_Pos;
pub const EXTI_EMR1_EM8: u32 = EXTI_EMR1_EM8_Msk;
pub const EXTI_EMR1_EM9_Pos: u32 = 9;
pub const EXTI_EMR1_EM9_Msk: u32 = 0x1 << EXTI_EMR1_EM9_Pos;
pub const EXTI_EMR1_EM9: u32 = EXTI_EMR1_EM9_Msk;
pub const EXTI_EMR1_EM10_Pos: u32 = 10;
pub const EXTI_EMR1_EM10_Msk: u32 = 0x1 << EXTI_EMR1_EM10_Pos;
pub const EXTI_EMR1_EM10: u32 = EXTI_EMR1_EM10_Msk;
pub const EXTI_EMR1_EM11_Pos: u32 = 11;
pub const EXTI_EMR1_EM11_Msk: u32 = 0x1 << EXTI_EMR1_EM11_Pos;
pub const EXTI_EMR1_EM11: u32 = EXTI_EMR1_EM11_Msk;
pub const EXTI_EMR1_EM12_Pos: u32 = 12;
pub const EXTI_EMR1_EM12_Msk: u32 = 0x1 << EXTI_EMR1_EM12_Pos;
pub const EXTI_EMR1_EM12: u32 = EXTI_EMR1_EM12_Msk;
pub const EXTI_EMR1_EM13_Pos: u32 = 13;
pub const EXTI_EMR1_EM13_Msk: u32 = 0x1 << EXTI_EMR1_EM13_Pos;
pub const EXTI_EMR1_EM13: u32 = EXTI_EMR1_EM13_Msk;
pub const EXTI_EMR1_EM14_Pos: u32 = 14;
pub const EXTI_EMR1_EM14_Msk: u32 = 0x1 << EXTI_EMR1_EM14_Pos;
pub const EXTI_EMR1_EM14: u32 = EXTI_EMR1_EM14_Msk;
pub const EXTI_EMR1_EM15_Pos: u32 = 15;
pub const EXTI_EMR1_EM15_Msk: u32 = 0x1 << EXTI_EMR1_EM15_Pos;
pub const EXTI_EMR1_EM15: u32 = EXTI_EMR1_EM15_Msk;
pub const EXTI_EMR1_EM16_Pos: u32 = 16;
pub const EXTI_EMR1_EM16_Msk: u32 = 0x1 << EXTI_EMR1_EM16_Pos;
pub const EXTI_EMR1_EM16: u32 = EXTI_EMR1_EM16_Msk;
pub const EXTI_EMR1_EM17_Pos: u32 = 17;
pub const EXTI_EMR1_EM17_Msk: u32 = 0x1 << EXTI_EMR1_EM17_Pos;
pub const EXTI_EMR1_EM17: u32 = EXTI_EMR1_EM17_Msk;
pub const EXTI_EMR1_EM18_Pos: u32 = 18;
pub const EXTI_EMR1_EM18_Msk: u32 = 0x1 << EXTI_EMR1_EM18_Pos;
pub const EXTI_EMR1_EM18: u32 = EXTI_EMR1_EM18_Msk;
pub const EXTI_EMR1_EM20_Pos: u32 = 20;
pub const EXTI_EMR1_EM20_Msk: u32 = 0x1 << EXTI_EMR1_EM20_Pos;
pub const EXTI_EMR1_EM20: u32 = EXTI_EMR1_EM20_Msk;
pub const EXTI_EMR1_EM21_Pos: u32 = 21;
pub const EXTI_EMR1_EM21_Msk: u32 = 0x1 << EXTI_EMR1_EM21_Pos;
pub const EXTI_EMR1_EM21: u32 = EXTI_EMR1_EM21_Msk;
pub const EXTI_EMR1_EM22_Pos: u32 = 22;
pub const EXTI_EMR1_EM22_Msk: u32 = 0x1 << EXTI_EMR1_EM22_Pos;
pub const EXTI_EMR1_EM22: u32 = EXTI_EMR1_EM22_Msk;
pub const EXTI_EMR1_EM23_Pos: u32 = 23;
pub const EXTI_EMR1_EM23_Msk: u32 = 0x1 << EXTI_EMR1_EM23_Pos;
pub const EXTI_EMR1_EM23: u32 = EXTI_EMR1_EM23_Msk;
pub const EXTI_EMR1_EM24_Pos: u32 = 24;
pub const EXTI_EMR1_EM24_Msk: u32 = 0x1 << EXTI_EMR1_EM24_Pos;
pub const EXTI_EMR1_EM24: u32 = EXTI_EMR1_EM24_Msk;
pub const EXTI_EMR1_EM25_Pos: u32 = 25;
pub const EXTI_EMR1_EM25_Msk: u32 = 0x1 << EXTI_EMR1_EM25_Pos;
pub const EXTI_EMR1_EM25: u32 = EXTI_EMR1_EM25_Msk;
pub const EXTI_EMR1_EM26_Pos: u32 = 26;
pub const EXTI_EMR1_EM26_Msk: u32 = 0x1 << EXTI_EMR1_EM26_Pos;
pub const EXTI_EMR1_EM26: u32 = EXTI_EMR1_EM26_Msk;
pub const EXTI_EMR1_EM27_Pos: u32 = 27;
pub const EXTI_EMR1_EM27_Msk: u32 = 0x1 << EXTI_EMR1_EM27_Pos;
pub const EXTI_EMR1_EM27: u32 = EXTI_EMR1_EM27_Msk;
pub const EXTI_EMR1_EM28_Pos: u32 = 28;
pub const EXTI_EMR1_EM28_Msk: u32 = 0x1 << EXTI_EMR1_EM28_Pos;
pub const EXTI_EMR1_EM28: u32 = EXTI_EMR1_EM28_Msk;
pub const EXTI_EMR1_EM29_Pos: u32 = 29;
pub const EXTI_EMR1_EM29_Msk: u32 = 0x1 << EXTI_EMR1_EM29_Pos;
pub const EXTI_EMR1_EM29: u32 = EXTI_EMR1_EM29_Msk;
pub const EXTI_EMR1_EM30_Pos: u32 = 30;
pub const EXTI_EMR1_EM30_Msk: u32 = 0x1 << EXTI_EMR1_EM30_Pos;
pub const EXTI_EMR1_EM30: u32 = EXTI_EMR1_EM30_Msk;
pub const EXTI_EMR1_EM31_Pos: u32 = 31;
pub const EXTI_EMR1_EM31_Msk: u32 = 0x1 << EXTI_EMR1_EM31_Pos;
pub const EXTI_EMR1_EM31: u32 = EXTI_EMR1_EM31_Msk;
pub const EXTI_PR1_PR_Pos: u32 = 0;
pub const EXTI_PR1_PR_Msk: u32 = 0x3FFFFF << EXTI_PR1_PR_Pos;
pub const EXTI_PR1_PR: u32 = EXTI_PR1_PR_Msk;
pub const EXTI_PR1_PR0_Pos: u32 = 0;
pub const EXTI_PR1_PR0_Msk: u32 = 0x1 << EXTI_PR1_PR0_Pos;
pub const EXTI_PR1_PR0: u32 = EXTI_PR1_PR0_Msk;
pub const EXTI_PR1_PR1_Pos: u32 = 1;
pub const EXTI_PR1_PR1_Msk: u32 = 0x1 << EXTI_PR1_PR1_Pos;
pub const EXTI_PR1_PR1: u32 = EXTI_PR1_PR1_Msk;
pub const EXTI_PR1_PR2_Pos: u32 = 2;
pub const EXTI_PR1_PR2_Msk: u32 = 0x1 << EXTI_PR1_PR2_Pos;
pub const EXTI_PR1_PR2: u32 = EXTI_PR1_PR2_Msk;
pub const EXTI_PR1_PR3_Pos: u32 = 3;
pub const EXTI_PR1_PR3_Msk: u32 = 0x1 << EXTI_PR1_PR3_Pos;
pub const EXTI_PR1_PR3: u32 = EXTI_PR1_PR3_Msk;
pub const EXTI_PR1_PR4_Pos: u32 = 4;
pub const EXTI_PR1_PR4_Msk: u32 = 0x1 << EXTI_PR1_PR4_Pos;
pub const EXTI_PR1_PR4: u32 = EXTI_PR1_PR4_Msk;
pub const EXTI_PR1_PR5_Pos: u32 = 5;
pub const EXTI_PR1_PR5_Msk: u32 = 0x1 << EXTI_PR1_PR5_Pos;
pub const EXTI_PR1_PR5: u32 = EXTI_PR1_PR5_Msk;
pub const EXTI_PR1_PR6_Pos: u32 = 6;
pub const EXTI_PR1_PR6_Msk: u32 = 0x1 << EXTI_PR1_PR6_Pos;
pub const EXTI_PR1_PR6: u32 = EXTI_PR1_PR6_Msk;
pub const EXTI_PR1_PR7_Pos: u32 = 7;
pub const EXTI_PR1_PR7_Msk: u32 = 0x1 << EXTI_PR1_PR7_Pos;
pub const EXTI_PR1_PR7: u32 = EXTI_PR1_PR7_Msk;
pub const EXTI_PR1_PR8_Pos: u32 = 8;
pub const EXTI_PR1_PR8_Msk: u32 = 0x1 << EXTI_PR1_PR8_Pos;
pub const EXTI_PR1_PR8: u32 = EXTI_PR1_PR8_Msk;
pub const EXTI_PR1_PR9_Pos: u32 = 9;
pub const EXTI_PR1_PR9_Msk: u32 = 0x1 << EXTI_PR1_PR9_Pos;
pub const EXTI_PR1_PR9: u32 = EXTI_PR1_PR9_Msk;
pub const EXTI_PR1_PR10_Pos: u32 = 10;
pub const EXTI_PR1_PR10_Msk: u32 = 0x1 << EXTI_PR1_PR10_Pos;
pub const EXTI_PR1_PR10: u32 = EXTI_PR1_PR10_Msk;
pub const EXTI_PR1_PR11_Pos: u32 = 11;
pub const EXTI_PR1_PR11_Msk: u32 = 0x1 << EXTI_PR1_PR11_Pos;
pub const EXTI_PR1_PR11: u32 = EXTI_PR1_PR11_Msk;
pub const EXTI_PR1_PR12_Pos: u32 = 12;
pub const EXTI_PR1_PR12_Msk: u32 = 0x1 << EXTI_PR1_PR12_Pos;
pub const EXTI_PR1_PR12: u32 = EXTI_PR1_PR12_Msk;
pub const EXTI_PR1_PR13_Pos: u32 = 13;
pub const EXTI_PR1_PR13_Msk: u32 = 0x1 << EXTI_PR1_PR13_Pos;
pub const EXTI_PR1_PR13: u32 = EXTI_PR1_PR13_Msk;
pub const EXTI_PR1_PR14_Pos: u32 = 14;
pub const EXTI_PR1_PR14_Msk: u32 = 0x1 << EXTI_PR1_PR14_Pos;
pub const EXTI_PR1_PR14: u32 = EXTI_PR1_PR14_Msk;
pub const EXTI_PR1_PR15_Pos: u32 = 15;
pub const EXTI_PR1_PR15_Msk: u32 = 0x1 << EXTI_PR1_PR15_Pos;
pub const EXTI_PR1_PR15: u32 = EXTI_PR1_PR15_Msk;
pub const EXTI_PR1_PR16_Pos: u32 = 16;
pub const EXTI_PR1_PR16_Msk: u32 = 0x1 << EXTI_PR1_PR16_Pos;
pub const EXTI_PR1_PR16: u32 = EXTI_PR1_PR16_Msk;
pub const EXTI_PR1_PR17_Pos: u32 = 17;
pub const EXTI_PR1_PR17_Msk: u32 = 0x1 << EXTI_PR1_PR17_Pos;
pub const EXTI_PR1_PR17: u32 = EXTI_PR1_PR17_Msk;
pub const EXTI_PR1_PR18_Pos: u32 = 18;
pub const EXTI_PR1_PR18_Msk: u32 = 0x1 << EXTI_PR1_PR18_Pos;
pub const EXTI_PR1_PR18: u32 = EXTI_PR1_PR18_Msk;
pub const EXTI_PR1_PR19_Pos: u32 = 19;
pub const EXTI_PR1_PR19_Msk: u32 = 0x1 << EXTI_PR1_PR19_Pos;
pub const EXTI_PR1_PR19: u32 = EXTI_PR1_PR19_Msk;
pub const EXTI_PR1_PR20_Pos: u32 = 20;
pub const EXTI_PR1_PR20_Msk: u32 = 0x1 << EXTI_PR1_PR20_Pos;
pub const EXTI_PR1_PR20: u32 = EXTI_PR1_PR20_Msk;
pub const EXTI_PR1_PR21_Pos: u32 = 21;
pub const EXTI_PR1_PR21_Msk: u32 = 0x1 << EXTI_PR1_PR21_Pos;
pub const EXTI_PR1_PR21: u32 = EXTI_PR1_PR21_Msk;
pub const EXTI_IMR2_IM_Pos: u32 = 0;
pub const EXTI_IMR2_IM_Msk: u32 = 0xFFFF8FFF << EXTI_IMR2_IM_Pos;
pub const EXTI_IMR2_IM: u32 = EXTI_IMR2_IM_Msk;
pub const EXTI_IMR2_IM32_Pos: u32 = 0;
pub const EXTI_IMR2_IM32_Msk: u32 = 0x1 << EXTI_IMR2_IM32_Pos;
pub const EXTI_IMR2_IM32: u32 = EXTI_IMR2_IM32_Msk;
pub const EXTI_IMR2_IM33_Pos: u32 = 1;
pub const EXTI_IMR2_IM33_Msk: u32 = 0x1 << EXTI_IMR2_IM33_Pos;
pub const EXTI_IMR2_IM33: u32 = EXTI_IMR2_IM33_Msk;
pub const EXTI_IMR2_IM34_Pos: u32 = 2;
pub const EXTI_IMR2_IM34_Msk: u32 = 0x1 << EXTI_IMR2_IM34_Pos;
pub const EXTI_IMR2_IM34: u32 = EXTI_IMR2_IM34_Msk;
pub const EXTI_IMR2_IM35_Pos: u32 = 3;
pub const EXTI_IMR2_IM35_Msk: u32 = 0x1 << EXTI_IMR2_IM35_Pos;
pub const EXTI_IMR2_IM35: u32 = EXTI_IMR2_IM35_Msk;
pub const EXTI_IMR2_IM36_Pos: u32 = 4;
pub const EXTI_IMR2_IM36_Msk: u32 = 0x1 << EXTI_IMR2_IM36_Pos;
pub const EXTI_IMR2_IM36: u32 = EXTI_IMR2_IM36_Msk;
pub const EXTI_IMR2_IM37_Pos: u32 = 5;
pub const EXTI_IMR2_IM37_Msk: u32 = 0x1 << EXTI_IMR2_IM37_Pos;
pub const EXTI_IMR2_IM37: u32 = EXTI_IMR2_IM37_Msk;
pub const EXTI_IMR2_IM38_Pos: u32 = 6;
pub const EXTI_IMR2_IM38_Msk: u32 = 0x1 << EXTI_IMR2_IM38_Pos;
pub const EXTI_IMR2_IM38: u32 = EXTI_IMR2_IM38_Msk;
pub const EXTI_IMR2_IM39_Pos: u32 = 7;
pub const EXTI_IMR2_IM39_Msk: u32 = 0x1 << EXTI_IMR2_IM39_Pos;
pub const EXTI_IMR2_IM39: u32 = EXTI_IMR2_IM39_Msk;
pub const EXTI_IMR2_IM40_Pos: u32 = 8;
pub const EXTI_IMR2_IM40_Msk: u32 = 0x1 << EXTI_IMR2_IM40_Pos;
pub const EXTI_IMR2_IM40: u32 = EXTI_IMR2_IM40_Msk;
pub const EXTI_IMR2_IM41_Pos: u32 = 9;
pub const EXTI_IMR2_IM41_Msk: u32 = 0x1 << EXTI_IMR2_IM41_Pos;
pub const EXTI_IMR2_IM41: u32 = EXTI_IMR2_IM41_Msk;
pub const EXTI_IMR2_IM42_Pos: u32 = 10;
pub const EXTI_IMR2_IM42_Msk: u32 = 0x1 << EXTI_IMR2_IM42_Pos;
pub const EXTI_IMR2_IM42: u32 = EXTI_IMR2_IM42_Msk;
pub const EXTI_IMR2_IM43_Pos: u32 = 11;
pub const EXTI_IMR2_IM43_Msk: u32 = 0x1 << EXTI_IMR2_IM43_Pos;
pub const EXTI_IMR2_IM43: u32 = EXTI_IMR2_IM43_Msk;
pub const EXTI_IMR2_IM47_Pos: u32 = 15;
pub const EXTI_IMR2_IM47_Msk: u32 = 0x1 << EXTI_IMR2_IM47_Pos;
pub const EXTI_IMR2_IM47: u32 = EXTI_IMR2_IM47_Msk;
pub const EXTI_IMR2_IM48_Pos: u32 = 16;
pub const EXTI_IMR2_IM48_Msk: u32 = 0x1 << EXTI_IMR2_IM48_Pos;
pub const EXTI_IMR2_IM48: u32 = EXTI_IMR2_IM48_Msk;
pub const EXTI_IMR2_IM49_Pos: u32 = 17;
pub const EXTI_IMR2_IM49_Msk: u32 = 0x1 << EXTI_IMR2_IM49_Pos;
pub const EXTI_IMR2_IM49: u32 = EXTI_IMR2_IM49_Msk;
pub const EXTI_IMR2_IM50_Pos: u32 = 18;
pub const EXTI_IMR2_IM50_Msk: u32 = 0x1 << EXTI_IMR2_IM50_Pos;
pub const EXTI_IMR2_IM50: u32 = EXTI_IMR2_IM50_Msk;
pub const EXTI_IMR2_IM51_Pos: u32 = 19;
pub const EXTI_IMR2_IM51_Msk: u32 = 0x1 << EXTI_IMR2_IM51_Pos;
pub const EXTI_IMR2_IM51: u32 = EXTI_IMR2_IM51_Msk;
pub const EXTI_IMR2_IM52_Pos: u32 = 20;
pub const EXTI_IMR2_IM52_Msk: u32 = 0x1 << EXTI_IMR2_IM52_Pos;
pub const EXTI_IMR2_IM52: u32 = EXTI_IMR2_IM52_Msk;
pub const EXTI_IMR2_IM53_Pos: u32 = 21;
pub const EXTI_IMR2_IM53_Msk: u32 = 0x1 << EXTI_IMR2_IM53_Pos;
pub const EXTI_IMR2_IM53: u32 = EXTI_IMR2_IM53_Msk;
pub const EXTI_IMR2_IM54_Pos: u32 = 22;
pub const EXTI_IMR2_IM54_Msk: u32 = 0x1 << EXTI_IMR2_IM54_Pos;
pub const EXTI_IMR2_IM54: u32 = EXTI_IMR2_IM54_Msk;
pub const EXTI_IMR2_IM55_Pos: u32 = 23;
pub const EXTI_IMR2_IM55_Msk: u32 = 0x1 << EXTI_IMR2_IM55_Pos;
pub const EXTI_IMR2_IM55: u32 = EXTI_IMR2_IM55_Msk;
pub const EXTI_IMR2_IM56_Pos: u32 = 24;
pub const EXTI_IMR2_IM56_Msk: u32 = 0x1 << EXTI_IMR2_IM56_Pos;
pub const EXTI_IMR2_IM56: u32 = EXTI_IMR2_IM56_Msk;
pub const EXTI_IMR2_IM57_Pos: u32 = 25;
pub const EXTI_IMR2_IM57_Msk: u32 = 0x1 << EXTI_IMR2_IM57_Pos;
pub const EXTI_IMR2_IM57: u32 = EXTI_IMR2_IM57_Msk;
pub const EXTI_IMR2_IM58_Pos: u32 = 26;
pub const EXTI_IMR2_IM58_Msk: u32 = 0x1 << EXTI_IMR2_IM58_Pos;
pub const EXTI_IMR2_IM58: u32 = EXTI_IMR2_IM58_Msk;
pub const EXTI_IMR2_IM59_Pos: u32 = 27;
pub const EXTI_IMR2_IM59_Msk: u32 = 0x1 << EXTI_IMR2_IM59_Pos;
pub const EXTI_IMR2_IM59: u32 = EXTI_IMR2_IM59_Msk;
pub const EXTI_IMR2_IM60_Pos: u32 = 28;
pub const EXTI_IMR2_IM60_Msk: u32 = 0x1 << EXTI_IMR2_IM60_Pos;
pub const EXTI_IMR2_IM60: u32 = EXTI_IMR2_IM60_Msk;
pub const EXTI_IMR2_IM61_Pos: u32 = 29;
pub const EXTI_IMR2_IM61_Msk: u32 = 0x1 << EXTI_IMR2_IM61_Pos;
pub const EXTI_IMR2_IM61: u32 = EXTI_IMR2_IM61_Msk;
pub const EXTI_IMR2_IM62_Pos: u32 = 30;
pub const EXTI_IMR2_IM62_Msk: u32 = 0x1 << EXTI_IMR2_IM62_Pos;
pub const EXTI_IMR2_IM62: u32 = EXTI_IMR2_IM62_Msk;
pub const EXTI_IMR2_IM63_Pos: u32 = 31;
pub const EXTI_IMR2_IM63_Msk: u32 = 0x1 << EXTI_IMR2_IM63_Pos;
pub const EXTI_IMR2_IM63: u32 = EXTI_IMR2_IM63_Msk;
pub const EXTI_EMR2_EM_Pos: u32 = 0;
pub const EXTI_EMR2_EM_Msk: u32 = 0xFFFF8FFF << EXTI_EMR2_EM_Pos;
pub const EXTI_EMR2_EM: u32 = EXTI_EMR2_EM_Msk;
pub const EXTI_EMR2_EM32_Pos: u32 = 0;
pub const EXTI_EMR2_EM32_Msk: u32 = 0x1 << EXTI_EMR2_EM32_Pos;
pub const EXTI_EMR2_EM32: u32 = EXTI_EMR2_EM32_Msk;
pub const EXTI_EMR2_EM33_Pos: u32 = 1;
pub const EXTI_EMR2_EM33_Msk: u32 = 0x1 << EXTI_EMR2_EM33_Pos;
pub const EXTI_EMR2_EM33: u32 = EXTI_EMR2_EM33_Msk;
pub const EXTI_EMR2_EM34_Pos: u32 = 2;
pub const EXTI_EMR2_EM34_Msk: u32 = 0x1 << EXTI_EMR2_EM34_Pos;
pub const EXTI_EMR2_EM34: u32 = EXTI_EMR2_EM34_Msk;
pub const EXTI_EMR2_EM35_Pos: u32 = 3;
pub const EXTI_EMR2_EM35_Msk: u32 = 0x1 << EXTI_EMR2_EM35_Pos;
pub const EXTI_EMR2_EM35: u32 = EXTI_EMR2_EM35_Msk;
pub const EXTI_EMR2_EM36_Pos: u32 = 4;
pub const EXTI_EMR2_EM36_Msk: u32 = 0x1 << EXTI_EMR2_EM36_Pos;
pub const EXTI_EMR2_EM36: u32 = EXTI_EMR2_EM36_Msk;
pub const EXTI_EMR2_EM37_Pos: u32 = 5;
pub const EXTI_EMR2_EM37_Msk: u32 = 0x1 << EXTI_EMR2_EM37_Pos;
pub const EXTI_EMR2_EM37: u32 = EXTI_EMR2_EM37_Msk;
pub const EXTI_EMR2_EM38_Pos: u32 = 6;
pub const EXTI_EMR2_EM38_Msk: u32 = 0x1 << EXTI_EMR2_EM38_Pos;
pub const EXTI_EMR2_EM38: u32 = EXTI_EMR2_EM38_Msk;
pub const EXTI_EMR2_EM39_Pos: u32 = 7;
pub const EXTI_EMR2_EM39_Msk: u32 = 0x1 << EXTI_EMR2_EM39_Pos;
pub const EXTI_EMR2_EM39: u32 = EXTI_EMR2_EM39_Msk;
pub const EXTI_EMR2_EM40_Pos: u32 = 8;
pub const EXTI_EMR2_EM40_Msk: u32 = 0x1 << EXTI_EMR2_EM40_Pos;
pub const EXTI_EMR2_EM40: u32 = EXTI_EMR2_EM40_Msk;
pub const EXTI_EMR2_EM41_Pos: u32 = 9;
pub const EXTI_EMR2_EM41_Msk: u32 = 0x1 << EXTI_EMR2_EM41_Pos;
pub const EXTI_EMR2_EM41: u32 = EXTI_EMR2_EM41_Msk;
pub const EXTI_EMR2_EM42_Pos: u32 = 10;
pub const EXTI_EMR2_EM42_Msk: u32 = 0x1 << EXTI_EMR2_EM42_Pos;
pub const EXTI_EMR2_EM42: u32 = EXTI_EMR2_EM42_Msk;
pub const EXTI_EMR2_EM43_Pos: u32 = 11;
pub const EXTI_EMR2_EM43_Msk: u32 = 0x1 << EXTI_EMR2_EM43_Pos;
pub const EXTI_EMR2_EM43: u32 = EXTI_EMR2_EM43_Msk;
pub const EXTI_EMR2_EM47_Pos: u32 = 15;
pub const EXTI_EMR2_EM47_Msk: u32 = 0x1 << EXTI_EMR2_EM47_Pos;
pub const EXTI_EMR2_EM47: u32 = EXTI_EMR2_EM47_Msk;
pub const EXTI_EMR2_EM48_Pos: u32 = 16;
pub const EXTI_EMR2_EM48_Msk: u32 = 0x1 << EXTI_EMR2_EM48_Pos;
pub const EXTI_EMR2_EM48: u32 = EXTI_EMR2_EM48_Msk;
pub const EXTI_EMR2_EM49_Pos: u32 = 17;
pub const EXTI_EMR2_EM49_Msk: u32 = 0x1 << EXTI_EMR2_EM49_Pos;
pub const EXTI_EMR2_EM49: u32 = EXTI_EMR2_EM49_Msk;
pub const EXTI_EMR2_EM50_Pos: u32 = 18;
pub const EXTI_EMR2_EM50_Msk: u32 = 0x1 << EXTI_EMR2_EM50_Pos;
pub const EXTI_EMR2_EM50: u32 = EXTI_EMR2_EM50_Msk;
pub const EXTI_EMR2_EM51_Pos: u32 = 19;
pub const EXTI_EMR2_EM51_Msk: u32 = 0x1 << EXTI_EMR2_EM51_Pos;
pub const EXTI_EMR2_EM51: u32 = EXTI_EMR2_EM51_Msk;
pub const EXTI_EMR2_EM52_Pos: u32 = 20;
pub const EXTI_EMR2_EM52_Msk: u32 = 0x1 << EXTI_EMR2_EM52_Pos;
pub const EXTI_EMR2_EM52: u32 = EXTI_EMR2_EM52_Msk;
pub const EXTI_EMR2_EM53_Pos: u32 = 21;
pub const EXTI_EMR2_EM53_Msk: u32 = 0x1 << EXTI_EMR2_EM53_Pos;
pub const EXTI_EMR2_EM53: u32 = EXTI_EMR2_EM53_Msk;
pub const EXTI_EMR2_EM54_Pos: u32 = 22;
pub const EXTI_EMR2_EM54_Msk: u32 = 0x1 << EXTI_EMR2_EM54_Pos;
pub const EXTI_EMR2_EM54: u32 = EXTI_EMR2_EM54_Msk;
pub const EXTI_EMR2_EM55_Pos: u32 = 23;
pub const EXTI_EMR2_EM55_Msk: u32 = 0x1 << EXTI_EMR2_EM55_Pos;
pub const EXTI_EMR2_EM55: u32 = EXTI_EMR2_EM55_Msk;
pub const EXTI_EMR2_EM56_Pos: u32 = 24;
pub const EXTI_EMR2_EM56_Msk: u32 = 0x1 << EXTI_EMR2_EM56_Pos;
pub const EXTI_EMR2_EM56: u32 = EXTI_EMR2_EM56_Msk;
pub const EXTI_EMR2_EM57_Pos: u32 = 25;
pub const EXTI_EMR2_EM57_Msk: u32 = 0x1 << EXTI_EMR2_EM57_Pos;
pub const EXTI_EMR2_EM57: u32 = EXTI_EMR2_EM57_Msk;
pub const EXTI_EMR2_EM58_Pos: u32 = 26;
pub const EXTI_EMR2_EM58_Msk: u32 = 0x1 << EXTI_EMR2_EM58_Pos;
pub const EXTI_EMR2_EM58: u32 = EXTI_EMR2_EM58_Msk;
pub const EXTI_EMR2_EM59_Pos: u32 = 27;
pub const EXTI_EMR2_EM59_Msk: u32 = 0x1 << EXTI_EMR2_EM59_Pos;
pub const EXTI_EMR2_EM59: u32 = EXTI_EMR2_EM59_Msk;
pub const EXTI_EMR2_EM60_Pos: u32 = 28;
pub const EXTI_EMR2_EM60_Msk: u32 = 0x1 << EXTI_EMR2_EM60_Pos;
pub const EXTI_EMR2_EM60: u32 = EXTI_EMR2_EM60_Msk;
pub const EXTI_EMR2_EM61_Pos: u32 = 29;
pub const EXTI_EMR2_EM61_Msk: u32 = 0x1 << EXTI_EMR2_EM61_Pos;
pub const EXTI_EMR2_EM61: u32 = EXTI_EMR2_EM61_Msk;
pub const EXTI_EMR2_EM62_Pos: u32 = 30;
pub const EXTI_EMR2_EM62_Msk: u32 = 0x1 << EXTI_EMR2_EM62_Pos;
pub const EXTI_EMR2_EM62: u32 = EXTI_EMR2_EM62_Msk;
pub const EXTI_EMR2_EM63_Pos: u32 = 31;
pub const EXTI_EMR2_EM63_Msk: u32 = 0x1 << EXTI_EMR2_EM63_Pos;
pub const EXTI_EMR2_EM63: u32 = EXTI_EMR2_EM63_Msk;
pub const EXTI_PR2_PR_Pos: u32 = 17;
pub const EXTI_PR2_PR_Msk: u32 = 0x5 << EXTI_PR2_PR_Pos;
pub const EXTI_PR2_PR: u32 = EXTI_PR2_PR_Msk;
pub const EXTI_PR2_PR49_Pos: u32 = 17;
pub const EXTI_PR2_PR49_Msk: u32 = 0x1 << EXTI_PR2_PR49_Pos;
pub const EXTI_PR2_PR49: u32 = EXTI_PR2_PR49_Msk;
pub const EXTI_PR2_PR51_Pos: u32 = 19;
pub const EXTI_PR2_PR51_Msk: u32 = 0x1 << EXTI_PR2_PR51_Pos;
pub const EXTI_PR2_PR51: u32 = EXTI_PR2_PR51_Msk;
pub const EXTI_IMR3_IM_Pos: u32 = 0;
pub const EXTI_IMR3_IM_Msk: u32 = 0x01A527FF << EXTI_IMR3_IM_Pos;
pub const EXTI_IMR3_IM: u32 = EXTI_IMR3_IM_Msk;
pub const EXTI_IMR3_IM64_Pos: u32 = 0;
pub const EXTI_IMR3_IM64_Msk: u32 = 0x1 << EXTI_IMR3_IM64_Pos;
pub const EXTI_IMR3_IM64: u32 = EXTI_IMR3_IM64_Msk;
pub const EXTI_IMR3_IM65_Pos: u32 = 1;
pub const EXTI_IMR3_IM65_Msk: u32 = 0x1 << EXTI_IMR3_IM65_Pos;
pub const EXTI_IMR3_IM65: u32 = EXTI_IMR3_IM65_Msk;
pub const EXTI_IMR3_IM66_Pos: u32 = 2;
pub const EXTI_IMR3_IM66_Msk: u32 = 0x1 << EXTI_IMR3_IM66_Pos;
pub const EXTI_IMR3_IM66: u32 = EXTI_IMR3_IM66_Msk;
pub const EXTI_IMR3_IM67_Pos: u32 = 3;
pub const EXTI_IMR3_IM67_Msk: u32 = 0x1 << EXTI_IMR3_IM67_Pos;
pub const EXTI_IMR3_IM67: u32 = EXTI_IMR3_IM67_Msk;
pub const EXTI_IMR3_IM68_Pos: u32 = 4;
pub const EXTI_IMR3_IM68_Msk: u32 = 0x1 << EXTI_IMR3_IM68_Pos;
pub const EXTI_IMR3_IM68: u32 = EXTI_IMR3_IM68_Msk;
pub const EXTI_IMR3_IM69_Pos: u32 = 5;
pub const EXTI_IMR3_IM69_Msk: u32 = 0x1 << EXTI_IMR3_IM69_Pos;
pub const EXTI_IMR3_IM69: u32 = EXTI_IMR3_IM69_Msk;
pub const EXTI_IMR3_IM70_Pos: u32 = 6;
pub const EXTI_IMR3_IM70_Msk: u32 = 0x1 << EXTI_IMR3_IM70_Pos;
pub const EXTI_IMR3_IM70: u32 = EXTI_IMR3_IM70_Msk;
pub const EXTI_IMR3_IM71_Pos: u32 = 7;
pub const EXTI_IMR3_IM71_Msk: u32 = 0x1 << EXTI_IMR3_IM71_Pos;
pub const EXTI_IMR3_IM71: u32 = EXTI_IMR3_IM71_Msk;
pub const EXTI_IMR3_IM72_Pos: u32 = 8;
pub const EXTI_IMR3_IM72_Msk: u32 = 0x1 << EXTI_IMR3_IM72_Pos;
pub const EXTI_IMR3_IM72: u32 = EXTI_IMR3_IM72_Msk;
pub const EXTI_IMR3_IM73_Pos: u32 = 9;
pub const EXTI_IMR3_IM73_Msk: u32 = 0x1 << EXTI_IMR3_IM73_Pos;
pub const EXTI_IMR3_IM73: u32 = EXTI_IMR3_IM73_Msk;
pub const EXTI_IMR3_IM74_Pos: u32 = 10;
pub const EXTI_IMR3_IM74_Msk: u32 = 0x1 << EXTI_IMR3_IM74_Pos;
pub const EXTI_IMR3_IM74: u32 = EXTI_IMR3_IM74_Msk;
pub const EXTI_IMR3_IM77_Pos: u32 = 13;
pub const EXTI_IMR3_IM77_Msk: u32 = 0x1 << EXTI_IMR3_IM77_Pos;
pub const EXTI_IMR3_IM77: u32 = EXTI_IMR3_IM77_Msk;
pub const EXTI_IMR3_IM80_Pos: u32 = 16;
pub const EXTI_IMR3_IM80_Msk: u32 = 0x1 << EXTI_IMR3_IM80_Pos;
pub const EXTI_IMR3_IM80: u32 = EXTI_IMR3_IM80_Msk;
pub const EXTI_IMR3_IM82_Pos: u32 = 18;
pub const EXTI_IMR3_IM82_Msk: u32 = 0x1 << EXTI_IMR3_IM82_Pos;
pub const EXTI_IMR3_IM82: u32 = EXTI_IMR3_IM82_Msk;
pub const EXTI_IMR3_IM85_Pos: u32 = 21;
pub const EXTI_IMR3_IM85_Msk: u32 = 0x1 << EXTI_IMR3_IM85_Pos;
pub const EXTI_IMR3_IM85: u32 = EXTI_IMR3_IM85_Msk;
pub const EXTI_IMR3_IM87_Pos: u32 = 23;
pub const EXTI_IMR3_IM87_Msk: u32 = 0x1 << EXTI_IMR3_IM87_Pos;
pub const EXTI_IMR3_IM87: u32 = EXTI_IMR3_IM87_Msk;
pub const EXTI_IMR3_IM88_Pos: u32 = 24;
pub const EXTI_IMR3_IM88_Msk: u32 = 0x1 << EXTI_IMR3_IM88_Pos;
pub const EXTI_IMR3_IM88: u32 = EXTI_IMR3_IM88_Msk;
pub const EXTI_EMR3_EM_Pos: u32 = 0;
pub const EXTI_EMR3_EM_Msk: u32 = 0x01A527FF << EXTI_EMR3_EM_Pos;
pub const EXTI_EMR3_EM: u32 = EXTI_EMR3_EM_Msk;
pub const EXTI_EMR3_EM64_Pos: u32 = 0;
pub const EXTI_EMR3_EM64_Msk: u32 = 0x1 << EXTI_EMR3_EM64_Pos;
pub const EXTI_EMR3_EM64: u32 = EXTI_EMR3_EM64_Msk;
pub const EXTI_EMR3_EM65_Pos: u32 = 1;
pub const EXTI_EMR3_EM65_Msk: u32 = 0x1 << EXTI_EMR3_EM65_Pos;
pub const EXTI_EMR3_EM65: u32 = EXTI_EMR3_EM65_Msk;
pub const EXTI_EMR3_EM66_Pos: u32 = 2;
pub const EXTI_EMR3_EM66_Msk: u32 = 0x1 << EXTI_EMR3_EM66_Pos;
pub const EXTI_EMR3_EM66: u32 = EXTI_EMR3_EM66_Msk;
pub const EXTI_EMR3_EM67_Pos: u32 = 3;
pub const EXTI_EMR3_EM67_Msk: u32 = 0x1 << EXTI_EMR3_EM67_Pos;
pub const EXTI_EMR3_EM67: u32 = EXTI_EMR3_EM67_Msk;
pub const EXTI_EMR3_EM68_Pos: u32 = 4;
pub const EXTI_EMR3_EM68_Msk: u32 = 0x1 << EXTI_EMR3_EM68_Pos;
pub const EXTI_EMR3_EM68: u32 = EXTI_EMR3_EM68_Msk;
pub const EXTI_EMR3_EM69_Pos: u32 = 5;
pub const EXTI_EMR3_EM69_Msk: u32 = 0x1 << EXTI_EMR3_EM69_Pos;
pub const EXTI_EMR3_EM69: u32 = EXTI_EMR3_EM69_Msk;
pub const EXTI_EMR3_EM70_Pos: u32 = 6;
pub const EXTI_EMR3_EM70_Msk: u32 = 0x1 << EXTI_EMR3_EM70_Pos;
pub const EXTI_EMR3_EM70: u32 = EXTI_EMR3_EM70_Msk;
pub const EXTI_EMR3_EM71_Pos: u32 = 7;
pub const EXTI_EMR3_EM71_Msk: u32 = 0x1 << EXTI_EMR3_EM71_Pos;
pub const EXTI_EMR3_EM71: u32 = EXTI_EMR3_EM71_Msk;
pub const EXTI_EMR3_EM72_Pos: u32 = 8;
pub const EXTI_EMR3_EM72_Msk: u32 = 0x1 << EXTI_EMR3_EM72_Pos;
pub const EXTI_EMR3_EM72: u32 = EXTI_EMR3_EM72_Msk;
pub const EXTI_EMR3_EM73_Pos: u32 = 9;
pub const EXTI_EMR3_EM73_Msk: u32 = 0x1 << EXTI_EMR3_EM73_Pos;
pub const EXTI_EMR3_EM73: u32 = EXTI_EMR3_EM73_Msk;
pub const EXTI_EMR3_EM74_Pos: u32 = 10;
pub const EXTI_EMR3_EM74_Msk: u32 = 0x1 << EXTI_EMR3_EM74_Pos;
pub const EXTI_EMR3_EM74: u32 = EXTI_EMR3_EM74_Msk;
pub const EXTI_EMR3_EM77_Pos: u32 = 13;
pub const EXTI_EMR3_EM77_Msk: u32 = 0x1 << EXTI_EMR3_EM77_Pos;
pub const EXTI_EMR3_EM77: u32 = EXTI_EMR3_EM77_Msk;
pub const EXTI_EMR3_EM80_Pos: u32 = 16;
pub const EXTI_EMR3_EM80_Msk: u32 = 0x1 << EXTI_EMR3_EM80_Pos;
pub const EXTI_EMR3_EM80: u32 = EXTI_EMR3_EM80_Msk;
pub const EXTI_EMR3_EM81_Pos: u32 = 17;
pub const EXTI_EMR3_EM81_Msk: u32 = 0x1 << EXTI_EMR3_EM81_Pos;
pub const EXTI_EMR3_EM81: u32 = EXTI_EMR3_EM81_Msk;
pub const EXTI_EMR3_EM82_Pos: u32 = 18;
pub const EXTI_EMR3_EM82_Msk: u32 = 0x1 << EXTI_EMR3_EM82_Pos;
pub const EXTI_EMR3_EM82: u32 = EXTI_EMR3_EM82_Msk;
pub const EXTI_EMR3_EM85_Pos: u32 = 21;
pub const EXTI_EMR3_EM85_Msk: u32 = 0x1 << EXTI_EMR3_EM85_Pos;
pub const EXTI_EMR3_EM85: u32 = EXTI_EMR3_EM85_Msk;
pub const EXTI_EMR3_EM87_Pos: u32 = 23;
pub const EXTI_EMR3_EM87_Msk: u32 = 0x1 << EXTI_EMR3_EM87_Pos;
pub const EXTI_EMR3_EM87: u32 = EXTI_EMR3_EM87_Msk;
pub const EXTI_EMR3_EM88_Pos: u32 = 24;
pub const EXTI_EMR3_EM88_Msk: u32 = 0x1 << EXTI_EMR3_EM88_Pos;
pub const EXTI_EMR3_EM88: u32 = EXTI_EMR3_EM88_Msk;
pub const EXTI_PR3_PR_Pos: u32 = 18;
pub const EXTI_PR3_PR_Msk: u32 = 0x9 << EXTI_PR3_PR_Pos;
pub const EXTI_PR3_PR: u32 = EXTI_PR3_PR_Msk;
pub const EXTI_PR3_PR82_Pos: u32 = 18;
pub const EXTI_PR3_PR82_Msk: u32 = 0x1 << EXTI_PR3_PR82_Pos;
pub const EXTI_PR3_PR82: u32 = EXTI_PR3_PR82_Msk;
pub const EXTI_PR3_PR85_Pos: u32 = 21;
pub const EXTI_PR3_PR85_Msk: u32 = 0x1 << EXTI_PR3_PR85_Pos;
pub const EXTI_PR3_PR85: u32 = EXTI_PR3_PR85_Msk;
pub const FLASH_SIZE_DATA_REGISTER: u32 = 0x08FFF80C;
pub const FLASH_SECTOR_TOTAL: u32 = 128;
pub const FLASH_BANK_SIZE: u32 = FLASH_SIZE >> 1;
pub const FLASH_SECTOR_SIZE: u32 = 0x00002000;
pub const FLASH_LATENCY_DEFAULT: u32 = FLASH_ACR_LATENCY_3WS;
pub const FLASH_NB_32BITWORD_IN_FLASHWORD: u32 = 4;
pub const FLASH_ACR_LATENCY_Pos: u32 = 0;
pub const FLASH_ACR_LATENCY_Msk: u32 = 0xF << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY: u32 = FLASH_ACR_LATENCY_Msk;
pub const FLASH_ACR_LATENCY_0WS: u32 = 0x00000000;
pub const FLASH_ACR_LATENCY_1WS: u32 = 0x00000001;
pub const FLASH_ACR_LATENCY_2WS: u32 = 0x00000002;
pub const FLASH_ACR_LATENCY_3WS: u32 = 0x00000003;
pub const FLASH_ACR_LATENCY_4WS: u32 = 0x00000004;
pub const FLASH_ACR_LATENCY_5WS: u32 = 0x00000005;
pub const FLASH_ACR_LATENCY_6WS: u32 = 0x00000006;
pub const FLASH_ACR_LATENCY_7WS: u32 = 0x00000007;
pub const FLASH_ACR_WRHIGHFREQ_Pos: u32 = 4;
pub const FLASH_ACR_WRHIGHFREQ_Msk: u32 = 0x3 << FLASH_ACR_WRHIGHFREQ_Pos;
pub const FLASH_ACR_WRHIGHFREQ: u32 = FLASH_ACR_WRHIGHFREQ_Msk;
pub const FLASH_ACR_WRHIGHFREQ_0: u32 = 0x1 << FLASH_ACR_WRHIGHFREQ_Pos;
pub const FLASH_ACR_WRHIGHFREQ_1: u32 = 0x2 << FLASH_ACR_WRHIGHFREQ_Pos;
pub const FLASH_ACR_LATENCY_8WS: u32 = 0x00000008;
pub const FLASH_ACR_LATENCY_9WS: u32 = 0x00000009;
pub const FLASH_ACR_LATENCY_10WS: u32 = 0x0000000A;
pub const FLASH_ACR_LATENCY_11WS: u32 = 0x0000000B;
pub const FLASH_ACR_LATENCY_12WS: u32 = 0x0000000C;
pub const FLASH_ACR_LATENCY_13WS: u32 = 0x0000000D;
pub const FLASH_ACR_LATENCY_14WS: u32 = 0x0000000E;
pub const FLASH_ACR_LATENCY_15WS: u32 = 0x0000000F;
pub const FLASH_CR_LOCK_Pos: u32 = 0;
pub const FLASH_CR_LOCK_Msk: u32 = 0x1 << FLASH_CR_LOCK_Pos;
pub const FLASH_CR_LOCK: u32 = FLASH_CR_LOCK_Msk;
pub const FLASH_CR_PG_Pos: u32 = 1;
pub const FLASH_CR_PG_Msk: u32 = 0x1 << FLASH_CR_PG_Pos;
pub const FLASH_CR_PG: u32 = FLASH_CR_PG_Msk;
pub const FLASH_CR_SER_Pos: u32 = 2;
pub const FLASH_CR_SER_Msk: u32 = 0x1 << FLASH_CR_SER_Pos;
pub const FLASH_CR_SER: u32 = FLASH_CR_SER_Msk;
pub const FLASH_CR_BER_Pos: u32 = 3;
pub const FLASH_CR_BER_Msk: u32 = 0x1 << FLASH_CR_BER_Pos;
pub const FLASH_CR_BER: u32 = FLASH_CR_BER_Msk;
pub const FLASH_CR_FW_Pos: u32 = 4;
pub const FLASH_CR_FW_Msk: u32 = 0x1 << FLASH_CR_FW_Pos;
pub const FLASH_CR_FW: u32 = FLASH_CR_FW_Msk;
pub const FLASH_CR_START_Pos: u32 = 5;
pub const FLASH_CR_START_Msk: u32 = 0x1 << FLASH_CR_START_Pos;
pub const FLASH_CR_START: u32 = FLASH_CR_START_Msk;
pub const FLASH_CR_SNB_Pos: u32 = 6;
pub const FLASH_CR_SNB_Msk: u32 = 0x7F << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB: u32 = FLASH_CR_SNB_Msk;
pub const FLASH_CR_SNB_0: u32 = 0x01 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_1: u32 = 0x02 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_2: u32 = 0x04 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_3: u32 = 0x08 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_4: u32 = 0x10 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_5: u32 = 0x20 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_SNB_6: u32 = 0x40 << FLASH_CR_SNB_Pos;
pub const FLASH_CR_CRC_EN_Pos: u32 = 15;
pub const FLASH_CR_CRC_EN_Msk: u32 = 0x1 << FLASH_CR_CRC_EN_Pos;
pub const FLASH_CR_CRC_EN: u32 = FLASH_CR_CRC_EN_Msk;
pub const FLASH_CR_EOPIE_Pos: u32 = 16;
pub const FLASH_CR_EOPIE_Msk: u32 = 0x1 << FLASH_CR_EOPIE_Pos;
pub const FLASH_CR_EOPIE: u32 = FLASH_CR_EOPIE_Msk;
pub const FLASH_CR_WRPERRIE_Pos: u32 = 17;
pub const FLASH_CR_WRPERRIE_Msk: u32 = 0x1 << FLASH_CR_WRPERRIE_Pos;
pub const FLASH_CR_WRPERRIE: u32 = FLASH_CR_WRPERRIE_Msk;
pub const FLASH_CR_PGSERRIE_Pos: u32 = 18;
pub const FLASH_CR_PGSERRIE_Msk: u32 = 0x1 << FLASH_CR_PGSERRIE_Pos;
pub const FLASH_CR_PGSERRIE: u32 = FLASH_CR_PGSERRIE_Msk;
pub const FLASH_CR_STRBERRIE_Pos: u32 = 19;
pub const FLASH_CR_STRBERRIE_Msk: u32 = 0x1 << FLASH_CR_STRBERRIE_Pos;
pub const FLASH_CR_STRBERRIE: u32 = FLASH_CR_STRBERRIE_Msk;
pub const FLASH_CR_INCERRIE_Pos: u32 = 21;
pub const FLASH_CR_INCERRIE_Msk: u32 = 0x1 << FLASH_CR_INCERRIE_Pos;
pub const FLASH_CR_INCERRIE: u32 = FLASH_CR_INCERRIE_Msk;
pub const FLASH_CR_RDPERRIE_Pos: u32 = 23;
pub const FLASH_CR_RDPERRIE_Msk: u32 = 0x1 << FLASH_CR_RDPERRIE_Pos;
pub const FLASH_CR_RDPERRIE: u32 = FLASH_CR_RDPERRIE_Msk;
pub const FLASH_CR_RDSERRIE_Pos: u32 = 24;
pub const FLASH_CR_RDSERRIE_Msk: u32 = 0x1 << FLASH_CR_RDSERRIE_Pos;
pub const FLASH_CR_RDSERRIE: u32 = FLASH_CR_RDSERRIE_Msk;
pub const FLASH_CR_SNECCERRIE_Pos: u32 = 25;
pub const FLASH_CR_SNECCERRIE_Msk: u32 = 0x1 << FLASH_CR_SNECCERRIE_Pos;
pub const FLASH_CR_SNECCERRIE: u32 = FLASH_CR_SNECCERRIE_Msk;
pub const FLASH_CR_DBECCERRIE_Pos: u32 = 26;
pub const FLASH_CR_DBECCERRIE_Msk: u32 = 0x1 << FLASH_CR_DBECCERRIE_Pos;
pub const FLASH_CR_DBECCERRIE: u32 = FLASH_CR_DBECCERRIE_Msk;
pub const FLASH_CR_CRCENDIE_Pos: u32 = 27;
pub const FLASH_CR_CRCENDIE_Msk: u32 = 0x1 << FLASH_CR_CRCENDIE_Pos;
pub const FLASH_CR_CRCENDIE: u32 = FLASH_CR_CRCENDIE_Msk;
pub const FLASH_CR_CRCRDERRIE_Pos: u32 = 28;
pub const FLASH_CR_CRCRDERRIE_Msk: u32 = 0x1 << FLASH_CR_CRCRDERRIE_Pos;
pub const FLASH_CR_CRCRDERRIE: u32 = FLASH_CR_CRCRDERRIE_Msk;
pub const FLASH_SR_BSY_Pos: u32 = 0;
pub const FLASH_SR_BSY_Msk: u32 = 0x1 << FLASH_SR_BSY_Pos;
pub const FLASH_SR_BSY: u32 = FLASH_SR_BSY_Msk;
pub const FLASH_SR_WBNE_Pos: u32 = 1;
pub const FLASH_SR_WBNE_Msk: u32 = 0x1 << FLASH_SR_WBNE_Pos;
pub const FLASH_SR_WBNE: u32 = FLASH_SR_WBNE_Msk;
pub const FLASH_SR_QW_Pos: u32 = 2;
pub const FLASH_SR_QW_Msk: u32 = 0x1 << FLASH_SR_QW_Pos;
pub const FLASH_SR_QW: u32 = FLASH_SR_QW_Msk;
pub const FLASH_SR_CRC_BUSY_Pos: u32 = 3;
pub const FLASH_SR_CRC_BUSY_Msk: u32 = 0x1 << FLASH_SR_CRC_BUSY_Pos;
pub const FLASH_SR_CRC_BUSY: u32 = FLASH_SR_CRC_BUSY_Msk;
pub const FLASH_SR_EOP_Pos: u32 = 16;
pub const FLASH_SR_EOP_Msk: u32 = 0x1 << FLASH_SR_EOP_Pos;
pub const FLASH_SR_EOP: u32 = FLASH_SR_EOP_Msk;
pub const FLASH_SR_WRPERR_Pos: u32 = 17;
pub const FLASH_SR_WRPERR_Msk: u32 = 0x1 << FLASH_SR_WRPERR_Pos;
pub const FLASH_SR_WRPERR: u32 = FLASH_SR_WRPERR_Msk;
pub const FLASH_SR_PGSERR_Pos: u32 = 18;
pub const FLASH_SR_PGSERR_Msk: u32 = 0x1 << FLASH_SR_PGSERR_Pos;
pub const FLASH_SR_PGSERR: u32 = FLASH_SR_PGSERR_Msk;
pub const FLASH_SR_STRBERR_Pos: u32 = 19;
pub const FLASH_SR_STRBERR_Msk: u32 = 0x1 << FLASH_SR_STRBERR_Pos;
pub const FLASH_SR_STRBERR: u32 = FLASH_SR_STRBERR_Msk;
pub const FLASH_SR_INCERR_Pos: u32 = 21;
pub const FLASH_SR_INCERR_Msk: u32 = 0x1 << FLASH_SR_INCERR_Pos;
pub const FLASH_SR_INCERR: u32 = FLASH_SR_INCERR_Msk;
pub const FLASH_SR_RDPERR_Pos: u32 = 23;
pub const FLASH_SR_RDPERR_Msk: u32 = 0x1 << FLASH_SR_RDPERR_Pos;
pub const FLASH_SR_RDPERR: u32 = FLASH_SR_RDPERR_Msk;
pub const FLASH_SR_RDSERR_Pos: u32 = 24;
pub const FLASH_SR_RDSERR_Msk: u32 = 0x1 << FLASH_SR_RDSERR_Pos;
pub const FLASH_SR_RDSERR: u32 = FLASH_SR_RDSERR_Msk;
pub const FLASH_SR_SNECCERR_Pos: u32 = 25;
pub const FLASH_SR_SNECCERR_Msk: u32 = 0x1 << FLASH_SR_SNECCERR_Pos;
pub const FLASH_SR_SNECCERR: u32 = FLASH_SR_SNECCERR_Msk;
pub const FLASH_SR_DBECCERR_Pos: u32 = 26;
pub const FLASH_SR_DBECCERR_Msk: u32 = 0x1 << FLASH_SR_DBECCERR_Pos;
pub const FLASH_SR_DBECCERR: u32 = FLASH_SR_DBECCERR_Msk;
pub const FLASH_SR_CRCEND_Pos: u32 = 27;
pub const FLASH_SR_CRCEND_Msk: u32 = 0x1 << FLASH_SR_CRCEND_Pos;
pub const FLASH_SR_CRCEND: u32 = FLASH_SR_CRCEND_Msk;
pub const FLASH_SR_CRCRDERR_Pos: u32 = 28;
pub const FLASH_SR_CRCRDERR_Msk: u32 = 0x1 << FLASH_SR_CRCRDERR_Pos;
pub const FLASH_SR_CRCRDERR: u32 = FLASH_SR_CRCRDERR_Msk;
pub const FLASH_CCR_CLR_EOP_Pos: u32 = 16;
pub const FLASH_CCR_CLR_EOP_Msk: u32 = 0x1 << FLASH_CCR_CLR_EOP_Pos;
pub const FLASH_CCR_CLR_EOP: u32 = FLASH_CCR_CLR_EOP_Msk;
pub const FLASH_CCR_CLR_WRPERR_Pos: u32 = 17;
pub const FLASH_CCR_CLR_WRPERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_WRPERR_Pos;
pub const FLASH_CCR_CLR_WRPERR: u32 = FLASH_CCR_CLR_WRPERR_Msk;
pub const FLASH_CCR_CLR_PGSERR_Pos: u32 = 18;
pub const FLASH_CCR_CLR_PGSERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_PGSERR_Pos;
pub const FLASH_CCR_CLR_PGSERR: u32 = FLASH_CCR_CLR_PGSERR_Msk;
pub const FLASH_CCR_CLR_STRBERR_Pos: u32 = 19;
pub const FLASH_CCR_CLR_STRBERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_STRBERR_Pos;
pub const FLASH_CCR_CLR_STRBERR: u32 = FLASH_CCR_CLR_STRBERR_Msk;
pub const FLASH_CCR_CLR_INCERR_Pos: u32 = 21;
pub const FLASH_CCR_CLR_INCERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_INCERR_Pos;
pub const FLASH_CCR_CLR_INCERR: u32 = FLASH_CCR_CLR_INCERR_Msk;
pub const FLASH_CCR_CLR_RDPERR_Pos: u32 = 23;
pub const FLASH_CCR_CLR_RDPERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_RDPERR_Pos;
pub const FLASH_CCR_CLR_RDPERR: u32 = FLASH_CCR_CLR_RDPERR_Msk;
pub const FLASH_CCR_CLR_RDSERR_Pos: u32 = 24;
pub const FLASH_CCR_CLR_RDSERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_RDSERR_Pos;
pub const FLASH_CCR_CLR_RDSERR: u32 = FLASH_CCR_CLR_RDSERR_Msk;
pub const FLASH_CCR_CLR_SNECCERR_Pos: u32 = 25;
pub const FLASH_CCR_CLR_SNECCERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_SNECCERR_Pos;
pub const FLASH_CCR_CLR_SNECCERR: u32 = FLASH_CCR_CLR_SNECCERR_Msk;
pub const FLASH_CCR_CLR_DBECCERR_Pos: u32 = 26;
pub const FLASH_CCR_CLR_DBECCERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_DBECCERR_Pos;
pub const FLASH_CCR_CLR_DBECCERR: u32 = FLASH_CCR_CLR_DBECCERR_Msk;
pub const FLASH_CCR_CLR_CRCEND_Pos: u32 = 27;
pub const FLASH_CCR_CLR_CRCEND_Msk: u32 = 0x1 << FLASH_CCR_CLR_CRCEND_Pos;
pub const FLASH_CCR_CLR_CRCEND: u32 = FLASH_CCR_CLR_CRCEND_Msk;
pub const FLASH_CCR_CLR_CRCRDERR_Pos: u32 = 28;
pub const FLASH_CCR_CLR_CRCRDERR_Msk: u32 = 0x1 << FLASH_CCR_CLR_CRCRDERR_Pos;
pub const FLASH_CCR_CLR_CRCRDERR: u32 = FLASH_CCR_CLR_CRCRDERR_Msk;
pub const FLASH_OPTCR_OPTLOCK_Pos: u32 = 0;
pub const FLASH_OPTCR_OPTLOCK_Msk: u32 = 0x1 << FLASH_OPTCR_OPTLOCK_Pos;
pub const FLASH_OPTCR_OPTLOCK: u32 = FLASH_OPTCR_OPTLOCK_Msk;
pub const FLASH_OPTCR_OPTSTART_Pos: u32 = 1;
pub const FLASH_OPTCR_OPTSTART_Msk: u32 = 0x1 << FLASH_OPTCR_OPTSTART_Pos;
pub const FLASH_OPTCR_OPTSTART: u32 = FLASH_OPTCR_OPTSTART_Msk;
pub const FLASH_OPTCR_MER_Pos: u32 = 4;
pub const FLASH_OPTCR_MER_Msk: u32 = 0x1 << FLASH_OPTCR_MER_Pos;
pub const FLASH_OPTCR_MER: u32 = FLASH_OPTCR_MER_Msk;
pub const FLASH_OPTCR_PG_OTP_Pos: u32 = 5;
pub const FLASH_OPTCR_PG_OTP_Msk: u32 = 0x1 << FLASH_OPTCR_PG_OTP_Pos;
pub const FLASH_OPTCR_PG_OTP: u32 = FLASH_OPTCR_PG_OTP_Msk;
pub const FLASH_OPTCR_OPTCHANGEERRIE_Pos: u32 = 30;
pub const FLASH_OPTCR_OPTCHANGEERRIE_Msk: u32 = 0x1 << FLASH_OPTCR_OPTCHANGEERRIE_Pos;
pub const FLASH_OPTCR_OPTCHANGEERRIE: u32 = FLASH_OPTCR_OPTCHANGEERRIE_Msk;
pub const FLASH_OPTCR_SWAP_BANK_Pos: u32 = 31;
pub const FLASH_OPTCR_SWAP_BANK_Msk: u32 = 0x1 << FLASH_OPTCR_SWAP_BANK_Pos;
pub const FLASH_OPTCR_SWAP_BANK: u32 = FLASH_OPTCR_SWAP_BANK_Msk;
pub const FLASH_OPTSR_OPT_BUSY_Pos: u32 = 0;
pub const FLASH_OPTSR_OPT_BUSY_Msk: u32 = 0x1 << FLASH_OPTSR_OPT_BUSY_Pos;
pub const FLASH_OPTSR_OPT_BUSY: u32 = FLASH_OPTSR_OPT_BUSY_Msk;
pub const FLASH_OPTSR_BOR_LEV_Pos: u32 = 2;
pub const FLASH_OPTSR_BOR_LEV_Msk: u32 = 0x3 << FLASH_OPTSR_BOR_LEV_Pos;
pub const FLASH_OPTSR_BOR_LEV: u32 = FLASH_OPTSR_BOR_LEV_Msk;
pub const FLASH_OPTSR_BOR_LEV_0: u32 = 0x1 << FLASH_OPTSR_BOR_LEV_Pos;
pub const FLASH_OPTSR_BOR_LEV_1: u32 = 0x2 << FLASH_OPTSR_BOR_LEV_Pos;
pub const FLASH_OPTSR_IWDG1_SW_Pos: u32 = 4;
pub const FLASH_OPTSR_IWDG1_SW_Msk: u32 = 0x1 << FLASH_OPTSR_IWDG1_SW_Pos;
pub const FLASH_OPTSR_IWDG1_SW: u32 = FLASH_OPTSR_IWDG1_SW_Msk;
pub const FLASH_OPTSR_NRST_STOP_D1_Pos: u32 = 6;
pub const FLASH_OPTSR_NRST_STOP_D1_Msk: u32 = 0x1 << FLASH_OPTSR_NRST_STOP_D1_Pos;
pub const FLASH_OPTSR_NRST_STOP_D1: u32 = FLASH_OPTSR_NRST_STOP_D1_Msk;
pub const FLASH_OPTSR_NRST_STBY_D1_Pos: u32 = 7;
pub const FLASH_OPTSR_NRST_STBY_D1_Msk: u32 = 0x1 << FLASH_OPTSR_NRST_STBY_D1_Pos;
pub const FLASH_OPTSR_NRST_STBY_D1: u32 = FLASH_OPTSR_NRST_STBY_D1_Msk;
pub const FLASH_OPTSR_RDP_Pos: u32 = 8;
pub const FLASH_OPTSR_RDP_Msk: u32 = 0xFF << FLASH_OPTSR_RDP_Pos;
pub const FLASH_OPTSR_RDP: u32 = FLASH_OPTSR_RDP_Msk;
pub const FLASH_OPTSR_VDDMMC_HSLV_Pos: u32 = 16;
pub const FLASH_OPTSR_VDDMMC_HSLV_Msk: u32 = 0x1 << FLASH_OPTSR_VDDMMC_HSLV_Pos;
pub const FLASH_OPTSR_VDDMMC_HSLV: u32 = FLASH_OPTSR_VDDMMC_HSLV_Msk;
pub const FLASH_OPTSR_FZ_IWDG_STOP_Pos: u32 = 17;
pub const FLASH_OPTSR_FZ_IWDG_STOP_Msk: u32 = 0x1 << FLASH_OPTSR_FZ_IWDG_STOP_Pos;
pub const FLASH_OPTSR_FZ_IWDG_STOP: u32 = FLASH_OPTSR_FZ_IWDG_STOP_Msk;
pub const FLASH_OPTSR_FZ_IWDG_SDBY_Pos: u32 = 18;
pub const FLASH_OPTSR_FZ_IWDG_SDBY_Msk: u32 = 0x1 << FLASH_OPTSR_FZ_IWDG_SDBY_Pos;
pub const FLASH_OPTSR_FZ_IWDG_SDBY: u32 = FLASH_OPTSR_FZ_IWDG_SDBY_Msk;
pub const FLASH_OPTSR_ST_RAM_SIZE_Pos: u32 = 19;
pub const FLASH_OPTSR_ST_RAM_SIZE_Msk: u32 = 0x3 << FLASH_OPTSR_ST_RAM_SIZE_Pos;
pub const FLASH_OPTSR_ST_RAM_SIZE: u32 = FLASH_OPTSR_ST_RAM_SIZE_Msk;
pub const FLASH_OPTSR_ST_RAM_SIZE_0: u32 = 0x1 << FLASH_OPTSR_ST_RAM_SIZE_Pos;
pub const FLASH_OPTSR_ST_RAM_SIZE_1: u32 = 0x2 << FLASH_OPTSR_ST_RAM_SIZE_Pos;
pub const FLASH_OPTSR_SECURITY_Pos: u32 = 21;
pub const FLASH_OPTSR_SECURITY_Msk: u32 = 0x1 << FLASH_OPTSR_SECURITY_Pos;
pub const FLASH_OPTSR_SECURITY: u32 = FLASH_OPTSR_SECURITY_Msk;
pub const FLASH_OPTSR_IO_HSLV_Pos: u32 = 29;
pub const FLASH_OPTSR_IO_HSLV_Msk: u32 = 0x1 << FLASH_OPTSR_IO_HSLV_Pos;
pub const FLASH_OPTSR_IO_HSLV: u32 = FLASH_OPTSR_IO_HSLV_Msk;
pub const FLASH_OPTSR_OPTCHANGEERR_Pos: u32 = 30;
pub const FLASH_OPTSR_OPTCHANGEERR_Msk: u32 = 0x1 << FLASH_OPTSR_OPTCHANGEERR_Pos;
pub const FLASH_OPTSR_OPTCHANGEERR: u32 = FLASH_OPTSR_OPTCHANGEERR_Msk;
pub const FLASH_OPTSR_SWAP_BANK_OPT_Pos: u32 = 31;
pub const FLASH_OPTSR_SWAP_BANK_OPT_Msk: u32 = 0x1 << FLASH_OPTSR_SWAP_BANK_OPT_Pos;
pub const FLASH_OPTSR_SWAP_BANK_OPT: u32 = FLASH_OPTSR_SWAP_BANK_OPT_Msk;
pub const FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos: u32 = 30;
pub const FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk: u32 = 0x1 << FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos;
pub const FLASH_OPTCCR_CLR_OPTCHANGEERR: u32 = FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk;
pub const FLASH_PRAR_PROT_AREA_START_Pos: u32 = 0;
pub const FLASH_PRAR_PROT_AREA_START_Msk: u32 = 0xFFF << FLASH_PRAR_PROT_AREA_START_Pos;
pub const FLASH_PRAR_PROT_AREA_START: u32 = FLASH_PRAR_PROT_AREA_START_Msk;
pub const FLASH_PRAR_PROT_AREA_END_Pos: u32 = 16;
pub const FLASH_PRAR_PROT_AREA_END_Msk: u32 = 0xFFF << FLASH_PRAR_PROT_AREA_END_Pos;
pub const FLASH_PRAR_PROT_AREA_END: u32 = FLASH_PRAR_PROT_AREA_END_Msk;
pub const FLASH_PRAR_DMEP_Pos: u32 = 31;
pub const FLASH_PRAR_DMEP_Msk: u32 = 0x1 << FLASH_PRAR_DMEP_Pos;
pub const FLASH_PRAR_DMEP: u32 = FLASH_PRAR_DMEP_Msk;
pub const FLASH_SCAR_SEC_AREA_START_Pos: u32 = 0;
pub const FLASH_SCAR_SEC_AREA_START_Msk: u32 = 0xFFF << FLASH_SCAR_SEC_AREA_START_Pos;
pub const FLASH_SCAR_SEC_AREA_START: u32 = FLASH_SCAR_SEC_AREA_START_Msk;
pub const FLASH_SCAR_SEC_AREA_END_Pos: u32 = 16;
pub const FLASH_SCAR_SEC_AREA_END_Msk: u32 = 0xFFF << FLASH_SCAR_SEC_AREA_END_Pos;
pub const FLASH_SCAR_SEC_AREA_END: u32 = FLASH_SCAR_SEC_AREA_END_Msk;
pub const FLASH_SCAR_DMES_Pos: u32 = 31;
pub const FLASH_SCAR_DMES_Msk: u32 = 0x1 << FLASH_SCAR_DMES_Pos;
pub const FLASH_SCAR_DMES: u32 = FLASH_SCAR_DMES_Msk;
pub const FLASH_WPSN_WRPSN_Pos: u32 = 0;
pub const FLASH_WPSN_WRPSN_Msk: u32 = 0xFFFFFFFF << FLASH_WPSN_WRPSN_Pos;
pub const FLASH_WPSN_WRPSN: u32 = FLASH_WPSN_WRPSN_Msk;
pub const FLASH_BOOT_ADD0_Pos: u32 = 0;
pub const FLASH_BOOT_ADD0_Msk: u32 = 0xFFFF << FLASH_BOOT_ADD0_Pos;
pub const FLASH_BOOT_ADD0: u32 = FLASH_BOOT_ADD0_Msk;
pub const FLASH_BOOT_ADD1_Pos: u32 = 16;
pub const FLASH_BOOT_ADD1_Msk: u32 = 0xFFFF << FLASH_BOOT_ADD1_Pos;
pub const FLASH_BOOT_ADD1: u32 = FLASH_BOOT_ADD1_Msk;
pub const FLASH_CRCCR_CRC_SECT_Pos: u32 = 0;
pub const FLASH_CRCCR_CRC_SECT_Msk: u32 = 0x3F << FLASH_CRCCR_CRC_SECT_Pos;
pub const FLASH_CRCCR_CRC_SECT: u32 = FLASH_CRCCR_CRC_SECT_Msk;
pub const FLASH_CRCCR_CRC_BY_SECT_Pos: u32 = 8;
pub const FLASH_CRCCR_CRC_BY_SECT_Msk: u32 = 0x1 << FLASH_CRCCR_CRC_BY_SECT_Pos;
pub const FLASH_CRCCR_CRC_BY_SECT: u32 = FLASH_CRCCR_CRC_BY_SECT_Msk;
pub const FLASH_CRCCR_ADD_SECT_Pos: u32 = 9;
pub const FLASH_CRCCR_ADD_SECT_Msk: u32 = 0x1 << FLASH_CRCCR_ADD_SECT_Pos;
pub const FLASH_CRCCR_ADD_SECT: u32 = FLASH_CRCCR_ADD_SECT_Msk;
pub const FLASH_CRCCR_CLEAN_SECT_Pos: u32 = 10;
pub const FLASH_CRCCR_CLEAN_SECT_Msk: u32 = 0x1 << FLASH_CRCCR_CLEAN_SECT_Pos;
pub const FLASH_CRCCR_CLEAN_SECT: u32 = FLASH_CRCCR_CLEAN_SECT_Msk;
pub const FLASH_CRCCR_START_CRC_Pos: u32 = 16;
pub const FLASH_CRCCR_START_CRC_Msk: u32 = 0x1 << FLASH_CRCCR_START_CRC_Pos;
pub const FLASH_CRCCR_START_CRC: u32 = FLASH_CRCCR_START_CRC_Msk;
pub const FLASH_CRCCR_CLEAN_CRC_Pos: u32 = 17;
pub const FLASH_CRCCR_CLEAN_CRC_Msk: u32 = 0x1 << FLASH_CRCCR_CLEAN_CRC_Pos;
pub const FLASH_CRCCR_CLEAN_CRC: u32 = FLASH_CRCCR_CLEAN_CRC_Msk;
pub const FLASH_CRCCR_CRC_BURST_Pos: u32 = 20;
pub const FLASH_CRCCR_CRC_BURST_Msk: u32 = 0x3 << FLASH_CRCCR_CRC_BURST_Pos;
pub const FLASH_CRCCR_CRC_BURST: u32 = FLASH_CRCCR_CRC_BURST_Msk;
pub const FLASH_CRCCR_CRC_BURST_0: u32 = 0x1 << FLASH_CRCCR_CRC_BURST_Pos;
pub const FLASH_CRCCR_CRC_BURST_1: u32 = 0x2 << FLASH_CRCCR_CRC_BURST_Pos;
pub const FLASH_CRCCR_ALL_BANK_Pos: u32 = 22;
pub const FLASH_CRCCR_ALL_BANK_Msk: u32 = 0x1 << FLASH_CRCCR_ALL_BANK_Pos;
pub const FLASH_CRCCR_ALL_BANK: u32 = FLASH_CRCCR_ALL_BANK_Msk;
pub const FLASH_CRCSADD_CRC_START_ADDR_Pos: u32 = 0;
pub const FLASH_CRCSADD_CRC_START_ADDR_Msk: u32 = 0xFFFFFFFF << FLASH_CRCSADD_CRC_START_ADDR_Pos;
pub const FLASH_CRCSADD_CRC_START_ADDR: u32 = FLASH_CRCSADD_CRC_START_ADDR_Msk;
pub const FLASH_CRCEADD_CRC_END_ADDR_Pos: u32 = 0;
pub const FLASH_CRCEADD_CRC_END_ADDR_Msk: u32 = 0xFFFFFFFF << FLASH_CRCEADD_CRC_END_ADDR_Pos;
pub const FLASH_CRCEADD_CRC_END_ADDR: u32 = FLASH_CRCEADD_CRC_END_ADDR_Msk;
pub const FLASH_CRCDATA_CRC_DATA_Pos: u32 = 0;
pub const FLASH_CRCDATA_CRC_DATA_Msk: u32 = 0xFFFFFFFF << FLASH_CRCDATA_CRC_DATA_Pos;
pub const FLASH_CRCDATA_CRC_DATA: u32 = FLASH_CRCDATA_CRC_DATA_Msk;
pub const FLASH_ECC_FA_FAIL_ECC_ADDR_Pos: u32 = 0;
pub const FLASH_ECC_FA_FAIL_ECC_ADDR_Msk: u32 = 0xFFFF << FLASH_ECC_FA_FAIL_ECC_ADDR_Pos;
pub const FLASH_ECC_FA_FAIL_ECC_ADDR: u32 = FLASH_ECC_FA_FAIL_ECC_ADDR_Msk;
pub const FLASH_ECC_FA_OTP_FAIL_ECC_Pos: u32 = 31;
pub const FLASH_ECC_FA_OTP_FAIL_ECC_Msk: u32 = 0x1 << FLASH_ECC_FA_OTP_FAIL_ECC_Pos;
pub const FLASH_ECC_FA_OTP_FAIL_ECC: u32 = FLASH_ECC_FA_OTP_FAIL_ECC_Msk;
pub const FLASH_OTPBL_LOCKBL_Pos: u32 = 0;
pub const FLASH_OTPBL_LOCKBL_Msk: u32 = 0xFFFF << FLASH_OTPBL_LOCKBL_Pos;
pub const FLASH_OTPBL_LOCKBL: u32 = FLASH_OTPBL_LOCKBL_Msk;
pub const FMC_BCR1_CCLKEN_Pos: u32 = 20;
pub const FMC_BCR1_CCLKEN_Msk: u32 = 0x1 << FMC_BCR1_CCLKEN_Pos;
pub const FMC_BCR1_CCLKEN: u32 = FMC_BCR1_CCLKEN_Msk;
pub const FMC_BCR1_WFDIS_Pos: u32 = 21;
pub const FMC_BCR1_WFDIS_Msk: u32 = 0x1 << FMC_BCR1_WFDIS_Pos;
pub const FMC_BCR1_WFDIS: u32 = FMC_BCR1_WFDIS_Msk;
pub const FMC_BCR1_BMAP_Pos: u32 = 24;
pub const FMC_BCR1_BMAP_Msk: u32 = 0x3 << FMC_BCR1_BMAP_Pos;
pub const FMC_BCR1_BMAP: u32 = FMC_BCR1_BMAP_Msk;
pub const FMC_BCR1_BMAP_0: u32 = 0x1 << FMC_BCR1_BMAP_Pos;
pub const FMC_BCR1_BMAP_1: u32 = 0x2 << FMC_BCR1_BMAP_Pos;
pub const FMC_BCR1_FMCEN_Pos: u32 = 31;
pub const FMC_BCR1_FMCEN_Msk: u32 = 0x1 << FMC_BCR1_FMCEN_Pos;
pub const FMC_BCR1_FMCEN: u32 = FMC_BCR1_FMCEN_Msk;
pub const FMC_BCRx_MBKEN_Pos: u32 = 0;
pub const FMC_BCRx_MBKEN_Msk: u32 = 0x1 << FMC_BCRx_MBKEN_Pos;
pub const FMC_BCRx_MBKEN: u32 = FMC_BCRx_MBKEN_Msk;
pub const FMC_BCRx_MUXEN_Pos: u32 = 1;
pub const FMC_BCRx_MUXEN_Msk: u32 = 0x1 << FMC_BCRx_MUXEN_Pos;
pub const FMC_BCRx_MUXEN: u32 = FMC_BCRx_MUXEN_Msk;
pub const FMC_BCRx_MTYP_Pos: u32 = 2;
pub const FMC_BCRx_MTYP_Msk: u32 = 0x3 << FMC_BCRx_MTYP_Pos;
pub const FMC_BCRx_MTYP: u32 = FMC_BCRx_MTYP_Msk;
pub const FMC_BCRx_MTYP_0: u32 = 0x1 << FMC_BCRx_MTYP_Pos;
pub const FMC_BCRx_MTYP_1: u32 = 0x2 << FMC_BCRx_MTYP_Pos;
pub const FMC_BCRx_MWID_Pos: u32 = 4;
pub const FMC_BCRx_MWID_Msk: u32 = 0x3 << FMC_BCRx_MWID_Pos;
pub const FMC_BCRx_MWID: u32 = FMC_BCRx_MWID_Msk;
pub const FMC_BCRx_MWID_0: u32 = 0x1 << FMC_BCRx_MWID_Pos;
pub const FMC_BCRx_MWID_1: u32 = 0x2 << FMC_BCRx_MWID_Pos;
pub const FMC_BCRx_FACCEN_Pos: u32 = 6;
pub const FMC_BCRx_FACCEN_Msk: u32 = 0x1 << FMC_BCRx_FACCEN_Pos;
pub const FMC_BCRx_FACCEN: u32 = FMC_BCRx_FACCEN_Msk;
pub const FMC_BCRx_BURSTEN_Pos: u32 = 8;
pub const FMC_BCRx_BURSTEN_Msk: u32 = 0x1 << FMC_BCRx_BURSTEN_Pos;
pub const FMC_BCRx_BURSTEN: u32 = FMC_BCRx_BURSTEN_Msk;
pub const FMC_BCRx_WAITPOL_Pos: u32 = 9;
pub const FMC_BCRx_WAITPOL_Msk: u32 = 0x1 << FMC_BCRx_WAITPOL_Pos;
pub const FMC_BCRx_WAITPOL: u32 = FMC_BCRx_WAITPOL_Msk;
pub const FMC_BCRx_WAITCFG_Pos: u32 = 11;
pub const FMC_BCRx_WAITCFG_Msk: u32 = 0x1 << FMC_BCRx_WAITCFG_Pos;
pub const FMC_BCRx_WAITCFG: u32 = FMC_BCRx_WAITCFG_Msk;
pub const FMC_BCRx_WREN_Pos: u32 = 12;
pub const FMC_BCRx_WREN_Msk: u32 = 0x1 << FMC_BCRx_WREN_Pos;
pub const FMC_BCRx_WREN: u32 = FMC_BCRx_WREN_Msk;
pub const FMC_BCRx_WAITEN_Pos: u32 = 13;
pub const FMC_BCRx_WAITEN_Msk: u32 = 0x1 << FMC_BCRx_WAITEN_Pos;
pub const FMC_BCRx_WAITEN: u32 = FMC_BCRx_WAITEN_Msk;
pub const FMC_BCRx_EXTMOD_Pos: u32 = 14;
pub const FMC_BCRx_EXTMOD_Msk: u32 = 0x1 << FMC_BCRx_EXTMOD_Pos;
pub const FMC_BCRx_EXTMOD: u32 = FMC_BCRx_EXTMOD_Msk;
pub const FMC_BCRx_ASYNCWAIT_Pos: u32 = 15;
pub const FMC_BCRx_ASYNCWAIT_Msk: u32 = 0x1 << FMC_BCRx_ASYNCWAIT_Pos;
pub const FMC_BCRx_ASYNCWAIT: u32 = FMC_BCRx_ASYNCWAIT_Msk;
pub const FMC_BCRx_CPSIZE_Pos: u32 = 16;
pub const FMC_BCRx_CPSIZE_Msk: u32 = 0x7 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CPSIZE: u32 = FMC_BCRx_CPSIZE_Msk;
pub const FMC_BCRx_CPSIZE_0: u32 = 0x1 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CPSIZE_1: u32 = 0x2 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CPSIZE_2: u32 = 0x4 << FMC_BCRx_CPSIZE_Pos;
pub const FMC_BCRx_CBURSTRW_Pos: u32 = 19;
pub const FMC_BCRx_CBURSTRW_Msk: u32 = 0x1 << FMC_BCRx_CBURSTRW_Pos;
pub const FMC_BCRx_CBURSTRW: u32 = FMC_BCRx_CBURSTRW_Msk;
pub const FMC_BTRx_ADDSET_Pos: u32 = 0;
pub const FMC_BTRx_ADDSET_Msk: u32 = 0xF << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET: u32 = FMC_BTRx_ADDSET_Msk;
pub const FMC_BTRx_ADDSET_0: u32 = 0x1 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET_1: u32 = 0x2 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET_2: u32 = 0x4 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDSET_3: u32 = 0x8 << FMC_BTRx_ADDSET_Pos;
pub const FMC_BTRx_ADDHLD_Pos: u32 = 4;
pub const FMC_BTRx_ADDHLD_Msk: u32 = 0xF << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD: u32 = FMC_BTRx_ADDHLD_Msk;
pub const FMC_BTRx_ADDHLD_0: u32 = 0x1 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD_1: u32 = 0x2 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD_2: u32 = 0x4 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_ADDHLD_3: u32 = 0x8 << FMC_BTRx_ADDHLD_Pos;
pub const FMC_BTRx_DATAST_Pos: u32 = 8;
pub const FMC_BTRx_DATAST_Msk: u32 = 0xFF << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST: u32 = FMC_BTRx_DATAST_Msk;
pub const FMC_BTRx_DATAST_0: u32 = 0x01 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_1: u32 = 0x02 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_2: u32 = 0x04 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_3: u32 = 0x08 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_4: u32 = 0x10 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_5: u32 = 0x20 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_6: u32 = 0x40 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_DATAST_7: u32 = 0x80 << FMC_BTRx_DATAST_Pos;
pub const FMC_BTRx_BUSTURN_Pos: u32 = 16;
pub const FMC_BTRx_BUSTURN_Msk: u32 = 0xF << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN: u32 = FMC_BTRx_BUSTURN_Msk;
pub const FMC_BTRx_BUSTURN_0: u32 = 0x1 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN_1: u32 = 0x2 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN_2: u32 = 0x4 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_BUSTURN_3: u32 = 0x8 << FMC_BTRx_BUSTURN_Pos;
pub const FMC_BTRx_CLKDIV_Pos: u32 = 20;
pub const FMC_BTRx_CLKDIV_Msk: u32 = 0xF << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV: u32 = FMC_BTRx_CLKDIV_Msk;
pub const FMC_BTRx_CLKDIV_0: u32 = 0x1 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV_1: u32 = 0x2 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV_2: u32 = 0x4 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_CLKDIV_3: u32 = 0x8 << FMC_BTRx_CLKDIV_Pos;
pub const FMC_BTRx_DATLAT_Pos: u32 = 24;
pub const FMC_BTRx_DATLAT_Msk: u32 = 0xF << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT: u32 = FMC_BTRx_DATLAT_Msk;
pub const FMC_BTRx_DATLAT_0: u32 = 0x1 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT_1: u32 = 0x2 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT_2: u32 = 0x4 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_DATLAT_3: u32 = 0x8 << FMC_BTRx_DATLAT_Pos;
pub const FMC_BTRx_ACCMOD_Pos: u32 = 28;
pub const FMC_BTRx_ACCMOD_Msk: u32 = 0x3 << FMC_BTRx_ACCMOD_Pos;
pub const FMC_BTRx_ACCMOD: u32 = FMC_BTRx_ACCMOD_Msk;
pub const FMC_BTRx_ACCMOD_0: u32 = 0x1 << FMC_BTRx_ACCMOD_Pos;
pub const FMC_BTRx_ACCMOD_1: u32 = 0x2 << FMC_BTRx_ACCMOD_Pos;
pub const FMC_BWTRx_ADDSET_Pos: u32 = 0;
pub const FMC_BWTRx_ADDSET_Msk: u32 = 0xF << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET: u32 = FMC_BWTRx_ADDSET_Msk;
pub const FMC_BWTRx_ADDSET_0: u32 = 0x1 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET_1: u32 = 0x2 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET_2: u32 = 0x4 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDSET_3: u32 = 0x8 << FMC_BWTRx_ADDSET_Pos;
pub const FMC_BWTRx_ADDHLD_Pos: u32 = 4;
pub const FMC_BWTRx_ADDHLD_Msk: u32 = 0xF << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD: u32 = FMC_BWTRx_ADDHLD_Msk;
pub const FMC_BWTRx_ADDHLD_0: u32 = 0x1 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD_1: u32 = 0x2 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD_2: u32 = 0x4 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_ADDHLD_3: u32 = 0x8 << FMC_BWTRx_ADDHLD_Pos;
pub const FMC_BWTRx_DATAST_Pos: u32 = 8;
pub const FMC_BWTRx_DATAST_Msk: u32 = 0xFF << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST: u32 = FMC_BWTRx_DATAST_Msk;
pub const FMC_BWTRx_DATAST_0: u32 = 0x01 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_1: u32 = 0x02 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_2: u32 = 0x04 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_3: u32 = 0x08 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_4: u32 = 0x10 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_5: u32 = 0x20 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_6: u32 = 0x40 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_DATAST_7: u32 = 0x80 << FMC_BWTRx_DATAST_Pos;
pub const FMC_BWTRx_BUSTURN_Pos: u32 = 16;
pub const FMC_BWTRx_BUSTURN_Msk: u32 = 0xF << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN: u32 = FMC_BWTRx_BUSTURN_Msk;
pub const FMC_BWTRx_BUSTURN_0: u32 = 0x1 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN_1: u32 = 0x2 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN_2: u32 = 0x4 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_BUSTURN_3: u32 = 0x8 << FMC_BWTRx_BUSTURN_Pos;
pub const FMC_BWTRx_ACCMOD_Pos: u32 = 28;
pub const FMC_BWTRx_ACCMOD_Msk: u32 = 0x3 << FMC_BWTRx_ACCMOD_Pos;
pub const FMC_BWTRx_ACCMOD: u32 = FMC_BWTRx_ACCMOD_Msk;
pub const FMC_BWTRx_ACCMOD_0: u32 = 0x1 << FMC_BWTRx_ACCMOD_Pos;
pub const FMC_BWTRx_ACCMOD_1: u32 = 0x2 << FMC_BWTRx_ACCMOD_Pos;
pub const FMC_PCR_PWAITEN_Pos: u32 = 1;
pub const FMC_PCR_PWAITEN_Msk: u32 = 0x1 << FMC_PCR_PWAITEN_Pos;
pub const FMC_PCR_PWAITEN: u32 = FMC_PCR_PWAITEN_Msk;
pub const FMC_PCR_PBKEN_Pos: u32 = 2;
pub const FMC_PCR_PBKEN_Msk: u32 = 0x1 << FMC_PCR_PBKEN_Pos;
pub const FMC_PCR_PBKEN: u32 = FMC_PCR_PBKEN_Msk;
pub const FMC_PCR_PWID_Pos: u32 = 4;
pub const FMC_PCR_PWID_Msk: u32 = 0x3 << FMC_PCR_PWID_Pos;
pub const FMC_PCR_PWID: u32 = FMC_PCR_PWID_Msk;
pub const FMC_PCR_PWID_0: u32 = 0x1 << FMC_PCR_PWID_Pos;
pub const FMC_PCR_PWID_1: u32 = 0x2 << FMC_PCR_PWID_Pos;
pub const FMC_PCR_ECCEN_Pos: u32 = 6;
pub const FMC_PCR_ECCEN_Msk: u32 = 0x1 << FMC_PCR_ECCEN_Pos;
pub const FMC_PCR_ECCEN: u32 = FMC_PCR_ECCEN_Msk;
pub const FMC_PCR_TCLR_Pos: u32 = 9;
pub const FMC_PCR_TCLR_Msk: u32 = 0xF << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR: u32 = FMC_PCR_TCLR_Msk;
pub const FMC_PCR_TCLR_0: u32 = 0x1 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR_1: u32 = 0x2 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR_2: u32 = 0x4 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TCLR_3: u32 = 0x8 << FMC_PCR_TCLR_Pos;
pub const FMC_PCR_TAR_Pos: u32 = 13;
pub const FMC_PCR_TAR_Msk: u32 = 0xF << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR: u32 = FMC_PCR_TAR_Msk;
pub const FMC_PCR_TAR_0: u32 = 0x1 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR_1: u32 = 0x2 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR_2: u32 = 0x4 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_TAR_3: u32 = 0x8 << FMC_PCR_TAR_Pos;
pub const FMC_PCR_ECCPS_Pos: u32 = 17;
pub const FMC_PCR_ECCPS_Msk: u32 = 0x7 << FMC_PCR_ECCPS_Pos;
pub const FMC_PCR_ECCPS: u32 = FMC_PCR_ECCPS_Msk;
pub const FMC_PCR_ECCPS_0: u32 = 0x1 << FMC_PCR_ECCPS_Pos;
pub const FMC_PCR_ECCPS_1: u32 = 0x2 << FMC_PCR_ECCPS_Pos;
pub const FMC_PCR_ECCPS_2: u32 = 0x4 << FMC_PCR_ECCPS_Pos;
pub const FMC_SR_IRS_Pos: u32 = 0;
pub const FMC_SR_IRS_Msk: u32 = 0x1 << FMC_SR_IRS_Pos;
pub const FMC_SR_IRS: u32 = FMC_SR_IRS_Msk;
pub const FMC_SR_ILS_Pos: u32 = 1;
pub const FMC_SR_ILS_Msk: u32 = 0x1 << FMC_SR_ILS_Pos;
pub const FMC_SR_ILS: u32 = FMC_SR_ILS_Msk;
pub const FMC_SR_IFS_Pos: u32 = 2;
pub const FMC_SR_IFS_Msk: u32 = 0x1 << FMC_SR_IFS_Pos;
pub const FMC_SR_IFS: u32 = FMC_SR_IFS_Msk;
pub const FMC_SR_IREN_Pos: u32 = 3;
pub const FMC_SR_IREN_Msk: u32 = 0x1 << FMC_SR_IREN_Pos;
pub const FMC_SR_IREN: u32 = FMC_SR_IREN_Msk;
pub const FMC_SR_ILEN_Pos: u32 = 4;
pub const FMC_SR_ILEN_Msk: u32 = 0x1 << FMC_SR_ILEN_Pos;
pub const FMC_SR_ILEN: u32 = FMC_SR_ILEN_Msk;
pub const FMC_SR_IFEN_Pos: u32 = 5;
pub const FMC_SR_IFEN_Msk: u32 = 0x1 << FMC_SR_IFEN_Pos;
pub const FMC_SR_IFEN: u32 = FMC_SR_IFEN_Msk;
pub const FMC_SR_FEMPT_Pos: u32 = 6;
pub const FMC_SR_FEMPT_Msk: u32 = 0x1 << FMC_SR_FEMPT_Pos;
pub const FMC_SR_FEMPT: u32 = FMC_SR_FEMPT_Msk;
pub const FMC_PMEM_MEMSET_Pos: u32 = 0;
pub const FMC_PMEM_MEMSET_Msk: u32 = 0xFF << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET: u32 = FMC_PMEM_MEMSET_Msk;
pub const FMC_PMEM_MEMSET_0: u32 = 0x01 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_1: u32 = 0x02 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_2: u32 = 0x04 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_3: u32 = 0x08 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_4: u32 = 0x10 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_5: u32 = 0x20 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_6: u32 = 0x40 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMSET_7: u32 = 0x80 << FMC_PMEM_MEMSET_Pos;
pub const FMC_PMEM_MEMWAIT_Pos: u32 = 8;
pub const FMC_PMEM_MEMWAIT_Msk: u32 = 0xFF << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT: u32 = FMC_PMEM_MEMWAIT_Msk;
pub const FMC_PMEM_MEMWAIT_0: u32 = 0x01 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_1: u32 = 0x02 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_2: u32 = 0x04 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_3: u32 = 0x08 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_4: u32 = 0x10 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_5: u32 = 0x20 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_6: u32 = 0x40 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMWAIT_7: u32 = 0x80 << FMC_PMEM_MEMWAIT_Pos;
pub const FMC_PMEM_MEMHOLD_Pos: u32 = 16;
pub const FMC_PMEM_MEMHOLD_Msk: u32 = 0xFF << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD: u32 = FMC_PMEM_MEMHOLD_Msk;
pub const FMC_PMEM_MEMHOLD_0: u32 = 0x01 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_1: u32 = 0x02 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_2: u32 = 0x04 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_3: u32 = 0x08 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_4: u32 = 0x10 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_5: u32 = 0x20 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_6: u32 = 0x40 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHOLD_7: u32 = 0x80 << FMC_PMEM_MEMHOLD_Pos;
pub const FMC_PMEM_MEMHIZ_Pos: u32 = 24;
pub const FMC_PMEM_MEMHIZ_Msk: u32 = 0xFF << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ: u32 = FMC_PMEM_MEMHIZ_Msk;
pub const FMC_PMEM_MEMHIZ_0: u32 = 0x01 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_1: u32 = 0x02 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_2: u32 = 0x04 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_3: u32 = 0x08 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_4: u32 = 0x10 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_5: u32 = 0x20 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_6: u32 = 0x40 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PMEM_MEMHIZ_7: u32 = 0x80 << FMC_PMEM_MEMHIZ_Pos;
pub const FMC_PATT_ATTSET_Pos: u32 = 0;
pub const FMC_PATT_ATTSET_Msk: u32 = 0xFF << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET: u32 = FMC_PATT_ATTSET_Msk;
pub const FMC_PATT_ATTSET_0: u32 = 0x01 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_1: u32 = 0x02 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_2: u32 = 0x04 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_3: u32 = 0x08 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_4: u32 = 0x10 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_5: u32 = 0x20 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_6: u32 = 0x40 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTSET_7: u32 = 0x80 << FMC_PATT_ATTSET_Pos;
pub const FMC_PATT_ATTWAIT_Pos: u32 = 8;
pub const FMC_PATT_ATTWAIT_Msk: u32 = 0xFF << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT: u32 = FMC_PATT_ATTWAIT_Msk;
pub const FMC_PATT_ATTWAIT_0: u32 = 0x01 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_1: u32 = 0x02 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_2: u32 = 0x04 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_3: u32 = 0x08 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_4: u32 = 0x10 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_5: u32 = 0x20 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_6: u32 = 0x40 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTWAIT_7: u32 = 0x80 << FMC_PATT_ATTWAIT_Pos;
pub const FMC_PATT_ATTHOLD_Pos: u32 = 16;
pub const FMC_PATT_ATTHOLD_Msk: u32 = 0xFF << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD: u32 = FMC_PATT_ATTHOLD_Msk;
pub const FMC_PATT_ATTHOLD_0: u32 = 0x01 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_1: u32 = 0x02 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_2: u32 = 0x04 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_3: u32 = 0x08 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_4: u32 = 0x10 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_5: u32 = 0x20 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_6: u32 = 0x40 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHOLD_7: u32 = 0x80 << FMC_PATT_ATTHOLD_Pos;
pub const FMC_PATT_ATTHIZ_Pos: u32 = 24;
pub const FMC_PATT_ATTHIZ_Msk: u32 = 0xFF << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ: u32 = FMC_PATT_ATTHIZ_Msk;
pub const FMC_PATT_ATTHIZ_0: u32 = 0x01 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_1: u32 = 0x02 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_2: u32 = 0x04 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_3: u32 = 0x08 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_4: u32 = 0x10 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_5: u32 = 0x20 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_6: u32 = 0x40 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_PATT_ATTHIZ_7: u32 = 0x80 << FMC_PATT_ATTHIZ_Pos;
pub const FMC_ECCR3_ECC3_Pos: u32 = 0;
pub const FMC_ECCR3_ECC3_Msk: u32 = 0xFFFFFFFF << FMC_ECCR3_ECC3_Pos;
pub const FMC_ECCR3_ECC3: u32 = FMC_ECCR3_ECC3_Msk;
pub const FMC_SDCRx_NC_Pos: u32 = 0;
pub const FMC_SDCRx_NC_Msk: u32 = 0x3 << FMC_SDCRx_NC_Pos;
pub const FMC_SDCRx_NC: u32 = FMC_SDCRx_NC_Msk;
pub const FMC_SDCRx_NC_0: u32 = 0x1 << FMC_SDCRx_NC_Pos;
pub const FMC_SDCRx_NC_1: u32 = 0x2 << FMC_SDCRx_NC_Pos;
pub const FMC_SDCRx_NR_Pos: u32 = 2;
pub const FMC_SDCRx_NR_Msk: u32 = 0x3 << FMC_SDCRx_NR_Pos;
pub const FMC_SDCRx_NR: u32 = FMC_SDCRx_NR_Msk;
pub const FMC_SDCRx_NR_0: u32 = 0x1 << FMC_SDCRx_NR_Pos;
pub const FMC_SDCRx_NR_1: u32 = 0x2 << FMC_SDCRx_NR_Pos;
pub const FMC_SDCRx_MWID_Pos: u32 = 4;
pub const FMC_SDCRx_MWID_Msk: u32 = 0x3 << FMC_SDCRx_MWID_Pos;
pub const FMC_SDCRx_MWID: u32 = FMC_SDCRx_MWID_Msk;
pub const FMC_SDCRx_MWID_0: u32 = 0x1 << FMC_SDCRx_MWID_Pos;
pub const FMC_SDCRx_MWID_1: u32 = 0x2 << FMC_SDCRx_MWID_Pos;
pub const FMC_SDCRx_NB_Pos: u32 = 6;
pub const FMC_SDCRx_NB_Msk: u32 = 0x1 << FMC_SDCRx_NB_Pos;
pub const FMC_SDCRx_NB: u32 = FMC_SDCRx_NB_Msk;
pub const FMC_SDCRx_CAS_Pos: u32 = 7;
pub const FMC_SDCRx_CAS_Msk: u32 = 0x3 << FMC_SDCRx_CAS_Pos;
pub const FMC_SDCRx_CAS: u32 = FMC_SDCRx_CAS_Msk;
pub const FMC_SDCRx_CAS_0: u32 = 0x1 << FMC_SDCRx_CAS_Pos;
pub const FMC_SDCRx_CAS_1: u32 = 0x2 << FMC_SDCRx_CAS_Pos;
pub const FMC_SDCRx_WP_Pos: u32 = 9;
pub const FMC_SDCRx_WP_Msk: u32 = 0x1 << FMC_SDCRx_WP_Pos;
pub const FMC_SDCRx_WP: u32 = FMC_SDCRx_WP_Msk;
pub const FMC_SDCRx_SDCLK_Pos: u32 = 10;
pub const FMC_SDCRx_SDCLK_Msk: u32 = 0x3 << FMC_SDCRx_SDCLK_Pos;
pub const FMC_SDCRx_SDCLK: u32 = FMC_SDCRx_SDCLK_Msk;
pub const FMC_SDCRx_SDCLK_0: u32 = 0x1 << FMC_SDCRx_SDCLK_Pos;
pub const FMC_SDCRx_SDCLK_1: u32 = 0x2 << FMC_SDCRx_SDCLK_Pos;
pub const FMC_SDCRx_RBURST_Pos: u32 = 12;
pub const FMC_SDCRx_RBURST_Msk: u32 = 0x1 << FMC_SDCRx_RBURST_Pos;
pub const FMC_SDCRx_RBURST: u32 = FMC_SDCRx_RBURST_Msk;
pub const FMC_SDCRx_RPIPE_Pos: u32 = 13;
pub const FMC_SDCRx_RPIPE_Msk: u32 = 0x3 << FMC_SDCRx_RPIPE_Pos;
pub const FMC_SDCRx_RPIPE: u32 = FMC_SDCRx_RPIPE_Msk;
pub const FMC_SDCRx_RPIPE_0: u32 = 0x1 << FMC_SDCRx_RPIPE_Pos;
pub const FMC_SDCRx_RPIPE_1: u32 = 0x2 << FMC_SDCRx_RPIPE_Pos;
pub const FMC_SDTRx_TMRD_Pos: u32 = 0;
pub const FMC_SDTRx_TMRD_Msk: u32 = 0xF << FMC_SDTRx_TMRD_Pos;
pub const FMC_SDTRx_TMRD: u32 = FMC_SDTRx_TMRD_Msk;
pub const FMC_SDTRx_TMRD_0: u32 = 0x1 << FMC_SDTRx_TMRD_Pos;
pub const FMC_SDTRx_TMRD_1: u32 = 0x2 << FMC_SDTRx_TMRD_Pos;
pub const FMC_SDTRx_TMRD_2: u32 = 0x4 << FMC_SDTRx_TMRD_Pos;
pub const FMC_SDTRx_TMRD_3: u32 = 0x8 << FMC_SDTRx_TMRD_Pos;
pub const FMC_SDTRx_TXSR_Pos: u32 = 4;
pub const FMC_SDTRx_TXSR_Msk: u32 = 0xF << FMC_SDTRx_TXSR_Pos;
pub const FMC_SDTRx_TXSR: u32 = FMC_SDTRx_TXSR_Msk;
pub const FMC_SDTRx_TXSR_0: u32 = 0x1 << FMC_SDTRx_TXSR_Pos;
pub const FMC_SDTRx_TXSR_1: u32 = 0x2 << FMC_SDTRx_TXSR_Pos;
pub const FMC_SDTRx_TXSR_2: u32 = 0x4 << FMC_SDTRx_TXSR_Pos;
pub const FMC_SDTRx_TXSR_3: u32 = 0x8 << FMC_SDTRx_TXSR_Pos;
pub const FMC_SDTRx_TRAS_Pos: u32 = 8;
pub const FMC_SDTRx_TRAS_Msk: u32 = 0xF << FMC_SDTRx_TRAS_Pos;
pub const FMC_SDTRx_TRAS: u32 = FMC_SDTRx_TRAS_Msk;
pub const FMC_SDTRx_TRAS_0: u32 = 0x1 << FMC_SDTRx_TRAS_Pos;
pub const FMC_SDTRx_TRAS_1: u32 = 0x2 << FMC_SDTRx_TRAS_Pos;
pub const FMC_SDTRx_TRAS_2: u32 = 0x4 << FMC_SDTRx_TRAS_Pos;
pub const FMC_SDTRx_TRAS_3: u32 = 0x8 << FMC_SDTRx_TRAS_Pos;
pub const FMC_SDTRx_TRC_Pos: u32 = 12;
pub const FMC_SDTRx_TRC_Msk: u32 = 0xF << FMC_SDTRx_TRC_Pos;
pub const FMC_SDTRx_TRC: u32 = FMC_SDTRx_TRC_Msk;
pub const FMC_SDTRx_TRC_0: u32 = 0x1 << FMC_SDTRx_TRC_Pos;
pub const FMC_SDTRx_TRC_1: u32 = 0x2 << FMC_SDTRx_TRC_Pos;
pub const FMC_SDTRx_TRC_2: u32 = 0x4 << FMC_SDTRx_TRC_Pos;
pub const FMC_SDTRx_TWR_Pos: u32 = 16;
pub const FMC_SDTRx_TWR_Msk: u32 = 0xF << FMC_SDTRx_TWR_Pos;
pub const FMC_SDTRx_TWR: u32 = FMC_SDTRx_TWR_Msk;
pub const FMC_SDTRx_TWR_0: u32 = 0x1 << FMC_SDTRx_TWR_Pos;
pub const FMC_SDTRx_TWR_1: u32 = 0x2 << FMC_SDTRx_TWR_Pos;
pub const FMC_SDTRx_TWR_2: u32 = 0x4 << FMC_SDTRx_TWR_Pos;
pub const FMC_SDTRx_TRP_Pos: u32 = 20;
pub const FMC_SDTRx_TRP_Msk: u32 = 0xF << FMC_SDTRx_TRP_Pos;
pub const FMC_SDTRx_TRP: u32 = FMC_SDTRx_TRP_Msk;
pub const FMC_SDTRx_TRP_0: u32 = 0x1 << FMC_SDTRx_TRP_Pos;
pub const FMC_SDTRx_TRP_1: u32 = 0x2 << FMC_SDTRx_TRP_Pos;
pub const FMC_SDTRx_TRP_2: u32 = 0x4 << FMC_SDTRx_TRP_Pos;
pub const FMC_SDTRx_TRCD_Pos: u32 = 24;
pub const FMC_SDTRx_TRCD_Msk: u32 = 0xF << FMC_SDTRx_TRCD_Pos;
pub const FMC_SDTRx_TRCD: u32 = FMC_SDTRx_TRCD_Msk;
pub const FMC_SDTRx_TRCD_0: u32 = 0x1 << FMC_SDTRx_TRCD_Pos;
pub const FMC_SDTRx_TRCD_1: u32 = 0x2 << FMC_SDTRx_TRCD_Pos;
pub const FMC_SDTRx_TRCD_2: u32 = 0x4 << FMC_SDTRx_TRCD_Pos;
pub const FMC_SDCMR_MODE_Pos: u32 = 0;
pub const FMC_SDCMR_MODE_Msk: u32 = 0x7 << FMC_SDCMR_MODE_Pos;
pub const FMC_SDCMR_MODE: u32 = FMC_SDCMR_MODE_Msk;
pub const FMC_SDCMR_MODE_0: u32 = 0x1 << FMC_SDCMR_MODE_Pos;
pub const FMC_SDCMR_MODE_1: u32 = 0x2 << FMC_SDCMR_MODE_Pos;
pub const FMC_SDCMR_MODE_2: u32 = 0x4 << FMC_SDCMR_MODE_Pos;
pub const FMC_SDCMR_CTB2_Pos: u32 = 3;
pub const FMC_SDCMR_CTB2_Msk: u32 = 0x1 << FMC_SDCMR_CTB2_Pos;
pub const FMC_SDCMR_CTB2: u32 = FMC_SDCMR_CTB2_Msk;
pub const FMC_SDCMR_CTB1_Pos: u32 = 4;
pub const FMC_SDCMR_CTB1_Msk: u32 = 0x1 << FMC_SDCMR_CTB1_Pos;
pub const FMC_SDCMR_CTB1: u32 = FMC_SDCMR_CTB1_Msk;
pub const FMC_SDCMR_NRFS_Pos: u32 = 5;
pub const FMC_SDCMR_NRFS_Msk: u32 = 0xF << FMC_SDCMR_NRFS_Pos;
pub const FMC_SDCMR_NRFS: u32 = FMC_SDCMR_NRFS_Msk;
pub const FMC_SDCMR_NRFS_0: u32 = 0x1 << FMC_SDCMR_NRFS_Pos;
pub const FMC_SDCMR_NRFS_1: u32 = 0x2 << FMC_SDCMR_NRFS_Pos;
pub const FMC_SDCMR_NRFS_2: u32 = 0x4 << FMC_SDCMR_NRFS_Pos;
pub const FMC_SDCMR_NRFS_3: u32 = 0x8 << FMC_SDCMR_NRFS_Pos;
pub const FMC_SDCMR_MRD_Pos: u32 = 9;
pub const FMC_SDCMR_MRD_Msk: u32 = 0x1FFF << FMC_SDCMR_MRD_Pos;
pub const FMC_SDCMR_MRD: u32 = FMC_SDCMR_MRD_Msk;
pub const FMC_SDRTR_CRE_Pos: u32 = 0;
pub const FMC_SDRTR_CRE_Msk: u32 = 0x1 << FMC_SDRTR_CRE_Pos;
pub const FMC_SDRTR_CRE: u32 = FMC_SDRTR_CRE_Msk;
pub const FMC_SDRTR_COUNT_Pos: u32 = 1;
pub const FMC_SDRTR_COUNT_Msk: u32 = 0x1FFF << FMC_SDRTR_COUNT_Pos;
pub const FMC_SDRTR_COUNT: u32 = FMC_SDRTR_COUNT_Msk;
pub const FMC_SDRTR_REIE_Pos: u32 = 14;
pub const FMC_SDRTR_REIE_Msk: u32 = 0x1 << FMC_SDRTR_REIE_Pos;
pub const FMC_SDRTR_REIE: u32 = FMC_SDRTR_REIE_Msk;
pub const FMC_SDSR_RE_Pos: u32 = 0;
pub const FMC_SDSR_RE_Msk: u32 = 0x1 << FMC_SDSR_RE_Pos;
pub const FMC_SDSR_RE: u32 = FMC_SDSR_RE_Msk;
pub const FMC_SDSR_MODES1_Pos: u32 = 1;
pub const FMC_SDSR_MODES1_Msk: u32 = 0x3 << FMC_SDSR_MODES1_Pos;
pub const FMC_SDSR_MODES1: u32 = FMC_SDSR_MODES1_Msk;
pub const FMC_SDSR_MODES1_0: u32 = 0x1 << FMC_SDSR_MODES1_Pos;
pub const FMC_SDSR_MODES1_1: u32 = 0x2 << FMC_SDSR_MODES1_Pos;
pub const FMC_SDSR_MODES2_Pos: u32 = 3;
pub const FMC_SDSR_MODES2_Msk: u32 = 0x3 << FMC_SDSR_MODES2_Pos;
pub const FMC_SDSR_MODES2: u32 = FMC_SDSR_MODES2_Msk;
pub const FMC_SDSR_MODES2_0: u32 = 0x1 << FMC_SDSR_MODES2_Pos;
pub const FMC_SDSR_MODES2_1: u32 = 0x2 << FMC_SDSR_MODES2_Pos;
pub const GFXMMU_CR_B0OIE_Pos: u32 = 0;
pub const GFXMMU_CR_B0OIE_Msk: u32 = 0x1 << GFXMMU_CR_B0OIE_Pos;
pub const GFXMMU_CR_B0OIE: u32 = GFXMMU_CR_B0OIE_Msk;
pub const GFXMMU_CR_B1OIE_Pos: u32 = 1;
pub const GFXMMU_CR_B1OIE_Msk: u32 = 0x1 << GFXMMU_CR_B1OIE_Pos;
pub const GFXMMU_CR_B1OIE: u32 = GFXMMU_CR_B1OIE_Msk;
pub const GFXMMU_CR_B2OIE_Pos: u32 = 2;
pub const GFXMMU_CR_B2OIE_Msk: u32 = 0x1 << GFXMMU_CR_B2OIE_Pos;
pub const GFXMMU_CR_B2OIE: u32 = GFXMMU_CR_B2OIE_Msk;
pub const GFXMMU_CR_B3OIE_Pos: u32 = 3;
pub const GFXMMU_CR_B3OIE_Msk: u32 = 0x1 << GFXMMU_CR_B3OIE_Pos;
pub const GFXMMU_CR_B3OIE: u32 = GFXMMU_CR_B3OIE_Msk;
pub const GFXMMU_CR_AMEIE_Pos: u32 = 4;
pub const GFXMMU_CR_AMEIE_Msk: u32 = 0x1 << GFXMMU_CR_AMEIE_Pos;
pub const GFXMMU_CR_AMEIE: u32 = GFXMMU_CR_AMEIE_Msk;
pub const GFXMMU_CR_192BM_Pos: u32 = 6;
pub const GFXMMU_CR_192BM_Msk: u32 = 0x1 << GFXMMU_CR_192BM_Pos;
pub const GFXMMU_CR_192BM: u32 = GFXMMU_CR_192BM_Msk;
pub const GFXMMU_CR_CE_Pos: u32 = 7;
pub const GFXMMU_CR_CE_Msk: u32 = 0x1 << GFXMMU_CR_CE_Pos;
pub const GFXMMU_CR_CE: u32 = GFXMMU_CR_CE_Msk;
pub const GFXMMU_CR_CL_Pos: u32 = 8;
pub const GFXMMU_CR_CL_Msk: u32 = 0x1 << GFXMMU_CR_CL_Pos;
pub const GFXMMU_CR_CL: u32 = GFXMMU_CR_CL_Msk;
pub const GFXMMU_CR_CLB_Pos: u32 = 9;
pub const GFXMMU_CR_CLB_Msk: u32 = 0x3 << GFXMMU_CR_CLB_Pos;
pub const GFXMMU_CR_CLB: u32 = GFXMMU_CR_CLB_Msk;
pub const GFXMMU_CR_CLB_0: u32 = 0x1 << GFXMMU_CR_CLB_Pos;
pub const GFXMMU_CR_CLB_1: u32 = 0x2 << GFXMMU_CR_CLB_Pos;
pub const GFXMMU_CR_FC_Pos: u32 = 11;
pub const GFXMMU_CR_FC_Msk: u32 = 0x1 << GFXMMU_CR_FC_Pos;
pub const GFXMMU_CR_FC: u32 = GFXMMU_CR_FC_Msk;
pub const GFXMMU_CR_PD_Pos: u32 = 12;
pub const GFXMMU_CR_PD_Msk: u32 = 0x1 << GFXMMU_CR_PD_Pos;
pub const GFXMMU_CR_PD: u32 = GFXMMU_CR_PD_Msk;
pub const GFXMMU_CR_OC_Pos: u32 = 16;
pub const GFXMMU_CR_OC_Msk: u32 = 0x1 << GFXMMU_CR_OC_Pos;
pub const GFXMMU_CR_OC: u32 = GFXMMU_CR_OC_Msk;
pub const GFXMMU_CR_OB_Pos: u32 = 17;
pub const GFXMMU_CR_OB_Msk: u32 = 0x1 << GFXMMU_CR_OB_Pos;
pub const GFXMMU_CR_OB: u32 = GFXMMU_CR_OB_Msk;
pub const GFXMMU_SR_B0OF_Pos: u32 = 0;
pub const GFXMMU_SR_B0OF_Msk: u32 = 0x1 << GFXMMU_SR_B0OF_Pos;
pub const GFXMMU_SR_B0OF: u32 = GFXMMU_SR_B0OF_Msk;
pub const GFXMMU_SR_B1OF_Pos: u32 = 1;
pub const GFXMMU_SR_B1OF_Msk: u32 = 0x1 << GFXMMU_SR_B1OF_Pos;
pub const GFXMMU_SR_B1OF: u32 = GFXMMU_SR_B1OF_Msk;
pub const GFXMMU_SR_B2OF_Pos: u32 = 2;
pub const GFXMMU_SR_B2OF_Msk: u32 = 0x1 << GFXMMU_SR_B2OF_Pos;
pub const GFXMMU_SR_B2OF: u32 = GFXMMU_SR_B2OF_Msk;
pub const GFXMMU_SR_B3OF_Pos: u32 = 3;
pub const GFXMMU_SR_B3OF_Msk: u32 = 0x1 << GFXMMU_SR_B3OF_Pos;
pub const GFXMMU_SR_B3OF: u32 = GFXMMU_SR_B3OF_Msk;
pub const GFXMMU_SR_AMEF_Pos: u32 = 4;
pub const GFXMMU_SR_AMEF_Msk: u32 = 0x1 << GFXMMU_SR_AMEF_Pos;
pub const GFXMMU_SR_AMEF: u32 = GFXMMU_SR_AMEF_Msk;
pub const GFXMMU_FCR_CB0OF_Pos: u32 = 0;
pub const GFXMMU_FCR_CB0OF_Msk: u32 = 0x1 << GFXMMU_FCR_CB0OF_Pos;
pub const GFXMMU_FCR_CB0OF: u32 = GFXMMU_FCR_CB0OF_Msk;
pub const GFXMMU_FCR_CB1OF_Pos: u32 = 1;
pub const GFXMMU_FCR_CB1OF_Msk: u32 = 0x1 << GFXMMU_FCR_CB1OF_Pos;
pub const GFXMMU_FCR_CB1OF: u32 = GFXMMU_FCR_CB1OF_Msk;
pub const GFXMMU_FCR_CB2OF_Pos: u32 = 2;
pub const GFXMMU_FCR_CB2OF_Msk: u32 = 0x1 << GFXMMU_FCR_CB2OF_Pos;
pub const GFXMMU_FCR_CB2OF: u32 = GFXMMU_FCR_CB2OF_Msk;
pub const GFXMMU_FCR_CB3OF_Pos: u32 = 3;
pub const GFXMMU_FCR_CB3OF_Msk: u32 = 0x1 << GFXMMU_FCR_CB3OF_Pos;
pub const GFXMMU_FCR_CB3OF: u32 = GFXMMU_FCR_CB3OF_Msk;
pub const GFXMMU_FCR_CAMEF_Pos: u32 = 4;
pub const GFXMMU_FCR_CAMEF_Msk: u32 = 0x1 << GFXMMU_FCR_CAMEF_Pos;
pub const GFXMMU_FCR_CAMEF: u32 = GFXMMU_FCR_CAMEF_Msk;
pub const GFXMMU_CCR_FF_Pos: u32 = 0;
pub const GFXMMU_CCR_FF_Msk: u32 = 0x1 << GFXMMU_CCR_FF_Pos;
pub const GFXMMU_CCR_FF: u32 = GFXMMU_CCR_FF_Msk;
pub const GFXMMU_CCR_FI_Pos: u32 = 1;
pub const GFXMMU_CCR_FI_Msk: u32 = 0x1 << GFXMMU_CCR_FI_Pos;
pub const GFXMMU_CCR_FI: u32 = GFXMMU_CCR_FI_Msk;
pub const GFXMMU_DVR_DV_Pos: u32 = 0;
pub const GFXMMU_DVR_DV_Msk: u32 = 0xFFFFFFFF << GFXMMU_DVR_DV_Pos;
pub const GFXMMU_DVR_DV: u32 = GFXMMU_DVR_DV_Msk;
pub const GFXMMU_B0CR_PBO_Pos: u32 = 4;
pub const GFXMMU_B0CR_PBO_Msk: u32 = 0x7FFFF << GFXMMU_B0CR_PBO_Pos;
pub const GFXMMU_B0CR_PBO: u32 = GFXMMU_B0CR_PBO_Msk;
pub const GFXMMU_B0CR_PBBA_Pos: u32 = 23;
pub const GFXMMU_B0CR_PBBA_Msk: u32 = 0x1FF << GFXMMU_B0CR_PBBA_Pos;
pub const GFXMMU_B0CR_PBBA: u32 = GFXMMU_B0CR_PBBA_Msk;
pub const GFXMMU_B1CR_PBO_Pos: u32 = 4;
pub const GFXMMU_B1CR_PBO_Msk: u32 = 0x7FFFF << GFXMMU_B1CR_PBO_Pos;
pub const GFXMMU_B1CR_PBO: u32 = GFXMMU_B1CR_PBO_Msk;
pub const GFXMMU_B1CR_PBBA_Pos: u32 = 23;
pub const GFXMMU_B1CR_PBBA_Msk: u32 = 0x1FF << GFXMMU_B1CR_PBBA_Pos;
pub const GFXMMU_B1CR_PBBA: u32 = GFXMMU_B1CR_PBBA_Msk;
pub const GFXMMU_B2CR_PBO_Pos: u32 = 4;
pub const GFXMMU_B2CR_PBO_Msk: u32 = 0x7FFFF << GFXMMU_B2CR_PBO_Pos;
pub const GFXMMU_B2CR_PBO: u32 = GFXMMU_B2CR_PBO_Msk;
pub const GFXMMU_B2CR_PBBA_Pos: u32 = 23;
pub const GFXMMU_B2CR_PBBA_Msk: u32 = 0x1FF << GFXMMU_B2CR_PBBA_Pos;
pub const GFXMMU_B2CR_PBBA: u32 = GFXMMU_B2CR_PBBA_Msk;
pub const GFXMMU_B3CR_PBO_Pos: u32 = 4;
pub const GFXMMU_B3CR_PBO_Msk: u32 = 0x7FFFF << GFXMMU_B3CR_PBO_Pos;
pub const GFXMMU_B3CR_PBO: u32 = GFXMMU_B3CR_PBO_Msk;
pub const GFXMMU_B3CR_PBBA_Pos: u32 = 23;
pub const GFXMMU_B3CR_PBBA_Msk: u32 = 0x1FF << GFXMMU_B3CR_PBBA_Pos;
pub const GFXMMU_B3CR_PBBA: u32 = GFXMMU_B3CR_PBBA_Msk;
pub const GFXMMU_LUTxL_EN_Pos: u32 = 0;
pub const GFXMMU_LUTxL_EN_Msk: u32 = 0x1 << GFXMMU_LUTxL_EN_Pos;
pub const GFXMMU_LUTxL_EN: u32 = GFXMMU_LUTxL_EN_Msk;
pub const GFXMMU_LUTxL_FVB_Pos: u32 = 8;
pub const GFXMMU_LUTxL_FVB_Msk: u32 = 0xFF << GFXMMU_LUTxL_FVB_Pos;
pub const GFXMMU_LUTxL_FVB: u32 = GFXMMU_LUTxL_FVB_Msk;
pub const GFXMMU_LUTxL_LVB_Pos: u32 = 16;
pub const GFXMMU_LUTxL_LVB_Msk: u32 = 0xFF << GFXMMU_LUTxL_LVB_Pos;
pub const GFXMMU_LUTxL_LVB: u32 = GFXMMU_LUTxL_LVB_Msk;
pub const GFXMMU_LUTxH_LO_Pos: u32 = 4;
pub const GFXMMU_LUTxH_LO_Msk: u32 = 0x3FFFF << GFXMMU_LUTxH_LO_Pos;
pub const GFXMMU_LUTxH_LO: u32 = GFXMMU_LUTxH_LO_Msk;
pub const GPIO_MODER_MODE0_Pos: u32 = 0;
pub const GPIO_MODER_MODE0_Msk: u32 = 0x3 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE0: u32 = GPIO_MODER_MODE0_Msk;
pub const GPIO_MODER_MODE0_0: u32 = 0x1 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE0_1: u32 = 0x2 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE1_Pos: u32 = 2;
pub const GPIO_MODER_MODE1_Msk: u32 = 0x3 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE1: u32 = GPIO_MODER_MODE1_Msk;
pub const GPIO_MODER_MODE1_0: u32 = 0x1 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE1_1: u32 = 0x2 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE2_Pos: u32 = 4;
pub const GPIO_MODER_MODE2_Msk: u32 = 0x3 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE2: u32 = GPIO_MODER_MODE2_Msk;
pub const GPIO_MODER_MODE2_0: u32 = 0x1 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE2_1: u32 = 0x2 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE3_Pos: u32 = 6;
pub const GPIO_MODER_MODE3_Msk: u32 = 0x3 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE3: u32 = GPIO_MODER_MODE3_Msk;
pub const GPIO_MODER_MODE3_0: u32 = 0x1 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE3_1: u32 = 0x2 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE4_Pos: u32 = 8;
pub const GPIO_MODER_MODE4_Msk: u32 = 0x3 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE4: u32 = GPIO_MODER_MODE4_Msk;
pub const GPIO_MODER_MODE4_0: u32 = 0x1 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE4_1: u32 = 0x2 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE5_Pos: u32 = 10;
pub const GPIO_MODER_MODE5_Msk: u32 = 0x3 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE5: u32 = GPIO_MODER_MODE5_Msk;
pub const GPIO_MODER_MODE5_0: u32 = 0x1 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE5_1: u32 = 0x2 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE6_Pos: u32 = 12;
pub const GPIO_MODER_MODE6_Msk: u32 = 0x3 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE6: u32 = GPIO_MODER_MODE6_Msk;
pub const GPIO_MODER_MODE6_0: u32 = 0x1 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE6_1: u32 = 0x2 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE7_Pos: u32 = 14;
pub const GPIO_MODER_MODE7_Msk: u32 = 0x3 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE7: u32 = GPIO_MODER_MODE7_Msk;
pub const GPIO_MODER_MODE7_0: u32 = 0x1 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE7_1: u32 = 0x2 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE8_Pos: u32 = 16;
pub const GPIO_MODER_MODE8_Msk: u32 = 0x3 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE8: u32 = GPIO_MODER_MODE8_Msk;
pub const GPIO_MODER_MODE8_0: u32 = 0x1 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE8_1: u32 = 0x2 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE9_Pos: u32 = 18;
pub const GPIO_MODER_MODE9_Msk: u32 = 0x3 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE9: u32 = GPIO_MODER_MODE9_Msk;
pub const GPIO_MODER_MODE9_0: u32 = 0x1 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE9_1: u32 = 0x2 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE10_Pos: u32 = 20;
pub const GPIO_MODER_MODE10_Msk: u32 = 0x3 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE10: u32 = GPIO_MODER_MODE10_Msk;
pub const GPIO_MODER_MODE10_0: u32 = 0x1 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE10_1: u32 = 0x2 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE11_Pos: u32 = 22;
pub const GPIO_MODER_MODE11_Msk: u32 = 0x3 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE11: u32 = GPIO_MODER_MODE11_Msk;
pub const GPIO_MODER_MODE11_0: u32 = 0x1 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE11_1: u32 = 0x2 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE12_Pos: u32 = 24;
pub const GPIO_MODER_MODE12_Msk: u32 = 0x3 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE12: u32 = GPIO_MODER_MODE12_Msk;
pub const GPIO_MODER_MODE12_0: u32 = 0x1 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE12_1: u32 = 0x2 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE13_Pos: u32 = 26;
pub const GPIO_MODER_MODE13_Msk: u32 = 0x3 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE13: u32 = GPIO_MODER_MODE13_Msk;
pub const GPIO_MODER_MODE13_0: u32 = 0x1 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE13_1: u32 = 0x2 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE14_Pos: u32 = 28;
pub const GPIO_MODER_MODE14_Msk: u32 = 0x3 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE14: u32 = GPIO_MODER_MODE14_Msk;
pub const GPIO_MODER_MODE14_0: u32 = 0x1 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE14_1: u32 = 0x2 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE15_Pos: u32 = 30;
pub const GPIO_MODER_MODE15_Msk: u32 = 0x3 << GPIO_MODER_MODE15_Pos;
pub const GPIO_MODER_MODE15: u32 = GPIO_MODER_MODE15_Msk;
pub const GPIO_MODER_MODE15_0: u32 = 0x1 << GPIO_MODER_MODE15_Pos;
pub const GPIO_MODER_MODE15_1: u32 = 0x2 << GPIO_MODER_MODE15_Pos;
pub const GPIO_OTYPER_OT0_Pos: u32 = 0;
pub const GPIO_OTYPER_OT0_Msk: u32 = 0x1 << GPIO_OTYPER_OT0_Pos;
pub const GPIO_OTYPER_OT0: u32 = GPIO_OTYPER_OT0_Msk;
pub const GPIO_OTYPER_OT1_Pos: u32 = 1;
pub const GPIO_OTYPER_OT1_Msk: u32 = 0x1 << GPIO_OTYPER_OT1_Pos;
pub const GPIO_OTYPER_OT1: u32 = GPIO_OTYPER_OT1_Msk;
pub const GPIO_OTYPER_OT2_Pos: u32 = 2;
pub const GPIO_OTYPER_OT2_Msk: u32 = 0x1 << GPIO_OTYPER_OT2_Pos;
pub const GPIO_OTYPER_OT2: u32 = GPIO_OTYPER_OT2_Msk;
pub const GPIO_OTYPER_OT3_Pos: u32 = 3;
pub const GPIO_OTYPER_OT3_Msk: u32 = 0x1 << GPIO_OTYPER_OT3_Pos;
pub const GPIO_OTYPER_OT3: u32 = GPIO_OTYPER_OT3_Msk;
pub const GPIO_OTYPER_OT4_Pos: u32 = 4;
pub const GPIO_OTYPER_OT4_Msk: u32 = 0x1 << GPIO_OTYPER_OT4_Pos;
pub const GPIO_OTYPER_OT4: u32 = GPIO_OTYPER_OT4_Msk;
pub const GPIO_OTYPER_OT5_Pos: u32 = 5;
pub const GPIO_OTYPER_OT5_Msk: u32 = 0x1 << GPIO_OTYPER_OT5_Pos;
pub const GPIO_OTYPER_OT5: u32 = GPIO_OTYPER_OT5_Msk;
pub const GPIO_OTYPER_OT6_Pos: u32 = 6;
pub const GPIO_OTYPER_OT6_Msk: u32 = 0x1 << GPIO_OTYPER_OT6_Pos;
pub const GPIO_OTYPER_OT6: u32 = GPIO_OTYPER_OT6_Msk;
pub const GPIO_OTYPER_OT7_Pos: u32 = 7;
pub const GPIO_OTYPER_OT7_Msk: u32 = 0x1 << GPIO_OTYPER_OT7_Pos;
pub const GPIO_OTYPER_OT7: u32 = GPIO_OTYPER_OT7_Msk;
pub const GPIO_OTYPER_OT8_Pos: u32 = 8;
pub const GPIO_OTYPER_OT8_Msk: u32 = 0x1 << GPIO_OTYPER_OT8_Pos;
pub const GPIO_OTYPER_OT8: u32 = GPIO_OTYPER_OT8_Msk;
pub const GPIO_OTYPER_OT9_Pos: u32 = 9;
pub const GPIO_OTYPER_OT9_Msk: u32 = 0x1 << GPIO_OTYPER_OT9_Pos;
pub const GPIO_OTYPER_OT9: u32 = GPIO_OTYPER_OT9_Msk;
pub const GPIO_OTYPER_OT10_Pos: u32 = 10;
pub const GPIO_OTYPER_OT10_Msk: u32 = 0x1 << GPIO_OTYPER_OT10_Pos;
pub const GPIO_OTYPER_OT10: u32 = GPIO_OTYPER_OT10_Msk;
pub const GPIO_OTYPER_OT11_Pos: u32 = 11;
pub const GPIO_OTYPER_OT11_Msk: u32 = 0x1 << GPIO_OTYPER_OT11_Pos;
pub const GPIO_OTYPER_OT11: u32 = GPIO_OTYPER_OT11_Msk;
pub const GPIO_OTYPER_OT12_Pos: u32 = 12;
pub const GPIO_OTYPER_OT12_Msk: u32 = 0x1 << GPIO_OTYPER_OT12_Pos;
pub const GPIO_OTYPER_OT12: u32 = GPIO_OTYPER_OT12_Msk;
pub const GPIO_OTYPER_OT13_Pos: u32 = 13;
pub const GPIO_OTYPER_OT13_Msk: u32 = 0x1 << GPIO_OTYPER_OT13_Pos;
pub const GPIO_OTYPER_OT13: u32 = GPIO_OTYPER_OT13_Msk;
pub const GPIO_OTYPER_OT14_Pos: u32 = 14;
pub const GPIO_OTYPER_OT14_Msk: u32 = 0x1 << GPIO_OTYPER_OT14_Pos;
pub const GPIO_OTYPER_OT14: u32 = GPIO_OTYPER_OT14_Msk;
pub const GPIO_OTYPER_OT15_Pos: u32 = 15;
pub const GPIO_OTYPER_OT15_Msk: u32 = 0x1 << GPIO_OTYPER_OT15_Pos;
pub const GPIO_OTYPER_OT15: u32 = GPIO_OTYPER_OT15_Msk;
pub const GPIO_OSPEEDR_OSPEED0_Pos: u32 = 0;
pub const GPIO_OSPEEDR_OSPEED0_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED0: u32 = GPIO_OSPEEDR_OSPEED0_Msk;
pub const GPIO_OSPEEDR_OSPEED0_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED0_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED1_Pos: u32 = 2;
pub const GPIO_OSPEEDR_OSPEED1_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED1: u32 = GPIO_OSPEEDR_OSPEED1_Msk;
pub const GPIO_OSPEEDR_OSPEED1_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED1_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED2_Pos: u32 = 4;
pub const GPIO_OSPEEDR_OSPEED2_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED2: u32 = GPIO_OSPEEDR_OSPEED2_Msk;
pub const GPIO_OSPEEDR_OSPEED2_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED2_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED3_Pos: u32 = 6;
pub const GPIO_OSPEEDR_OSPEED3_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED3: u32 = GPIO_OSPEEDR_OSPEED3_Msk;
pub const GPIO_OSPEEDR_OSPEED3_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED3_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED4_Pos: u32 = 8;
pub const GPIO_OSPEEDR_OSPEED4_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED4: u32 = GPIO_OSPEEDR_OSPEED4_Msk;
pub const GPIO_OSPEEDR_OSPEED4_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED4_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED5_Pos: u32 = 10;
pub const GPIO_OSPEEDR_OSPEED5_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED5: u32 = GPIO_OSPEEDR_OSPEED5_Msk;
pub const GPIO_OSPEEDR_OSPEED5_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED5_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED6_Pos: u32 = 12;
pub const GPIO_OSPEEDR_OSPEED6_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED6: u32 = GPIO_OSPEEDR_OSPEED6_Msk;
pub const GPIO_OSPEEDR_OSPEED6_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED6_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED7_Pos: u32 = 14;
pub const GPIO_OSPEEDR_OSPEED7_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED7: u32 = GPIO_OSPEEDR_OSPEED7_Msk;
pub const GPIO_OSPEEDR_OSPEED7_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED7_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED8_Pos: u32 = 16;
pub const GPIO_OSPEEDR_OSPEED8_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED8: u32 = GPIO_OSPEEDR_OSPEED8_Msk;
pub const GPIO_OSPEEDR_OSPEED8_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED8_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED9_Pos: u32 = 18;
pub const GPIO_OSPEEDR_OSPEED9_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED9: u32 = GPIO_OSPEEDR_OSPEED9_Msk;
pub const GPIO_OSPEEDR_OSPEED9_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED9_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED10_Pos: u32 = 20;
pub const GPIO_OSPEEDR_OSPEED10_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED10: u32 = GPIO_OSPEEDR_OSPEED10_Msk;
pub const GPIO_OSPEEDR_OSPEED10_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED10_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED11_Pos: u32 = 22;
pub const GPIO_OSPEEDR_OSPEED11_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED11: u32 = GPIO_OSPEEDR_OSPEED11_Msk;
pub const GPIO_OSPEEDR_OSPEED11_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED11_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED12_Pos: u32 = 24;
pub const GPIO_OSPEEDR_OSPEED12_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED12: u32 = GPIO_OSPEEDR_OSPEED12_Msk;
pub const GPIO_OSPEEDR_OSPEED12_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED12_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED13_Pos: u32 = 26;
pub const GPIO_OSPEEDR_OSPEED13_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED13: u32 = GPIO_OSPEEDR_OSPEED13_Msk;
pub const GPIO_OSPEEDR_OSPEED13_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED13_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED14_Pos: u32 = 28;
pub const GPIO_OSPEEDR_OSPEED14_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED14: u32 = GPIO_OSPEEDR_OSPEED14_Msk;
pub const GPIO_OSPEEDR_OSPEED14_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED14_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED15_Pos: u32 = 30;
pub const GPIO_OSPEEDR_OSPEED15_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_OSPEEDR_OSPEED15: u32 = GPIO_OSPEEDR_OSPEED15_Msk;
pub const GPIO_OSPEEDR_OSPEED15_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_OSPEEDR_OSPEED15_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_PUPDR_PUPD0_Pos: u32 = 0;
pub const GPIO_PUPDR_PUPD0_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD0: u32 = GPIO_PUPDR_PUPD0_Msk;
pub const GPIO_PUPDR_PUPD0_0: u32 = 0x1 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD0_1: u32 = 0x2 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD1_Pos: u32 = 2;
pub const GPIO_PUPDR_PUPD1_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD1: u32 = GPIO_PUPDR_PUPD1_Msk;
pub const GPIO_PUPDR_PUPD1_0: u32 = 0x1 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD1_1: u32 = 0x2 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD2_Pos: u32 = 4;
pub const GPIO_PUPDR_PUPD2_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD2: u32 = GPIO_PUPDR_PUPD2_Msk;
pub const GPIO_PUPDR_PUPD2_0: u32 = 0x1 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD2_1: u32 = 0x2 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD3_Pos: u32 = 6;
pub const GPIO_PUPDR_PUPD3_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD3: u32 = GPIO_PUPDR_PUPD3_Msk;
pub const GPIO_PUPDR_PUPD3_0: u32 = 0x1 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD3_1: u32 = 0x2 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD4_Pos: u32 = 8;
pub const GPIO_PUPDR_PUPD4_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD4: u32 = GPIO_PUPDR_PUPD4_Msk;
pub const GPIO_PUPDR_PUPD4_0: u32 = 0x1 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD4_1: u32 = 0x2 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD5_Pos: u32 = 10;
pub const GPIO_PUPDR_PUPD5_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD5: u32 = GPIO_PUPDR_PUPD5_Msk;
pub const GPIO_PUPDR_PUPD5_0: u32 = 0x1 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD5_1: u32 = 0x2 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD6_Pos: u32 = 12;
pub const GPIO_PUPDR_PUPD6_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD6: u32 = GPIO_PUPDR_PUPD6_Msk;
pub const GPIO_PUPDR_PUPD6_0: u32 = 0x1 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD6_1: u32 = 0x2 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD7_Pos: u32 = 14;
pub const GPIO_PUPDR_PUPD7_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD7: u32 = GPIO_PUPDR_PUPD7_Msk;
pub const GPIO_PUPDR_PUPD7_0: u32 = 0x1 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD7_1: u32 = 0x2 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD8_Pos: u32 = 16;
pub const GPIO_PUPDR_PUPD8_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD8: u32 = GPIO_PUPDR_PUPD8_Msk;
pub const GPIO_PUPDR_PUPD8_0: u32 = 0x1 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD8_1: u32 = 0x2 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD9_Pos: u32 = 18;
pub const GPIO_PUPDR_PUPD9_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD9: u32 = GPIO_PUPDR_PUPD9_Msk;
pub const GPIO_PUPDR_PUPD9_0: u32 = 0x1 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD9_1: u32 = 0x2 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD10_Pos: u32 = 20;
pub const GPIO_PUPDR_PUPD10_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD10: u32 = GPIO_PUPDR_PUPD10_Msk;
pub const GPIO_PUPDR_PUPD10_0: u32 = 0x1 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD10_1: u32 = 0x2 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD11_Pos: u32 = 22;
pub const GPIO_PUPDR_PUPD11_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD11: u32 = GPIO_PUPDR_PUPD11_Msk;
pub const GPIO_PUPDR_PUPD11_0: u32 = 0x1 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD11_1: u32 = 0x2 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD12_Pos: u32 = 24;
pub const GPIO_PUPDR_PUPD12_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD12: u32 = GPIO_PUPDR_PUPD12_Msk;
pub const GPIO_PUPDR_PUPD12_0: u32 = 0x1 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD12_1: u32 = 0x2 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD13_Pos: u32 = 26;
pub const GPIO_PUPDR_PUPD13_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD13: u32 = GPIO_PUPDR_PUPD13_Msk;
pub const GPIO_PUPDR_PUPD13_0: u32 = 0x1 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD13_1: u32 = 0x2 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD14_Pos: u32 = 28;
pub const GPIO_PUPDR_PUPD14_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD14: u32 = GPIO_PUPDR_PUPD14_Msk;
pub const GPIO_PUPDR_PUPD14_0: u32 = 0x1 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD14_1: u32 = 0x2 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD15_Pos: u32 = 30;
pub const GPIO_PUPDR_PUPD15_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_PUPDR_PUPD15: u32 = GPIO_PUPDR_PUPD15_Msk;
pub const GPIO_PUPDR_PUPD15_0: u32 = 0x1 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_PUPDR_PUPD15_1: u32 = 0x2 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_IDR_ID0_Pos: u32 = 0;
pub const GPIO_IDR_ID0_Msk: u32 = 0x1 << GPIO_IDR_ID0_Pos;
pub const GPIO_IDR_ID0: u32 = GPIO_IDR_ID0_Msk;
pub const GPIO_IDR_ID1_Pos: u32 = 1;
pub const GPIO_IDR_ID1_Msk: u32 = 0x1 << GPIO_IDR_ID1_Pos;
pub const GPIO_IDR_ID1: u32 = GPIO_IDR_ID1_Msk;
pub const GPIO_IDR_ID2_Pos: u32 = 2;
pub const GPIO_IDR_ID2_Msk: u32 = 0x1 << GPIO_IDR_ID2_Pos;
pub const GPIO_IDR_ID2: u32 = GPIO_IDR_ID2_Msk;
pub const GPIO_IDR_ID3_Pos: u32 = 3;
pub const GPIO_IDR_ID3_Msk: u32 = 0x1 << GPIO_IDR_ID3_Pos;
pub const GPIO_IDR_ID3: u32 = GPIO_IDR_ID3_Msk;
pub const GPIO_IDR_ID4_Pos: u32 = 4;
pub const GPIO_IDR_ID4_Msk: u32 = 0x1 << GPIO_IDR_ID4_Pos;
pub const GPIO_IDR_ID4: u32 = GPIO_IDR_ID4_Msk;
pub const GPIO_IDR_ID5_Pos: u32 = 5;
pub const GPIO_IDR_ID5_Msk: u32 = 0x1 << GPIO_IDR_ID5_Pos;
pub const GPIO_IDR_ID5: u32 = GPIO_IDR_ID5_Msk;
pub const GPIO_IDR_ID6_Pos: u32 = 6;
pub const GPIO_IDR_ID6_Msk: u32 = 0x1 << GPIO_IDR_ID6_Pos;
pub const GPIO_IDR_ID6: u32 = GPIO_IDR_ID6_Msk;
pub const GPIO_IDR_ID7_Pos: u32 = 7;
pub const GPIO_IDR_ID7_Msk: u32 = 0x1 << GPIO_IDR_ID7_Pos;
pub const GPIO_IDR_ID7: u32 = GPIO_IDR_ID7_Msk;
pub const GPIO_IDR_ID8_Pos: u32 = 8;
pub const GPIO_IDR_ID8_Msk: u32 = 0x1 << GPIO_IDR_ID8_Pos;
pub const GPIO_IDR_ID8: u32 = GPIO_IDR_ID8_Msk;
pub const GPIO_IDR_ID9_Pos: u32 = 9;
pub const GPIO_IDR_ID9_Msk: u32 = 0x1 << GPIO_IDR_ID9_Pos;
pub const GPIO_IDR_ID9: u32 = GPIO_IDR_ID9_Msk;
pub const GPIO_IDR_ID10_Pos: u32 = 10;
pub const GPIO_IDR_ID10_Msk: u32 = 0x1 << GPIO_IDR_ID10_Pos;
pub const GPIO_IDR_ID10: u32 = GPIO_IDR_ID10_Msk;
pub const GPIO_IDR_ID11_Pos: u32 = 11;
pub const GPIO_IDR_ID11_Msk: u32 = 0x1 << GPIO_IDR_ID11_Pos;
pub const GPIO_IDR_ID11: u32 = GPIO_IDR_ID11_Msk;
pub const GPIO_IDR_ID12_Pos: u32 = 12;
pub const GPIO_IDR_ID12_Msk: u32 = 0x1 << GPIO_IDR_ID12_Pos;
pub const GPIO_IDR_ID12: u32 = GPIO_IDR_ID12_Msk;
pub const GPIO_IDR_ID13_Pos: u32 = 13;
pub const GPIO_IDR_ID13_Msk: u32 = 0x1 << GPIO_IDR_ID13_Pos;
pub const GPIO_IDR_ID13: u32 = GPIO_IDR_ID13_Msk;
pub const GPIO_IDR_ID14_Pos: u32 = 14;
pub const GPIO_IDR_ID14_Msk: u32 = 0x1 << GPIO_IDR_ID14_Pos;
pub const GPIO_IDR_ID14: u32 = GPIO_IDR_ID14_Msk;
pub const GPIO_IDR_ID15_Pos: u32 = 15;
pub const GPIO_IDR_ID15_Msk: u32 = 0x1 << GPIO_IDR_ID15_Pos;
pub const GPIO_IDR_ID15: u32 = GPIO_IDR_ID15_Msk;
pub const GPIO_ODR_OD0_Pos: u32 = 0;
pub const GPIO_ODR_OD0_Msk: u32 = 0x1 << GPIO_ODR_OD0_Pos;
pub const GPIO_ODR_OD0: u32 = GPIO_ODR_OD0_Msk;
pub const GPIO_ODR_OD1_Pos: u32 = 1;
pub const GPIO_ODR_OD1_Msk: u32 = 0x1 << GPIO_ODR_OD1_Pos;
pub const GPIO_ODR_OD1: u32 = GPIO_ODR_OD1_Msk;
pub const GPIO_ODR_OD2_Pos: u32 = 2;
pub const GPIO_ODR_OD2_Msk: u32 = 0x1 << GPIO_ODR_OD2_Pos;
pub const GPIO_ODR_OD2: u32 = GPIO_ODR_OD2_Msk;
pub const GPIO_ODR_OD3_Pos: u32 = 3;
pub const GPIO_ODR_OD3_Msk: u32 = 0x1 << GPIO_ODR_OD3_Pos;
pub const GPIO_ODR_OD3: u32 = GPIO_ODR_OD3_Msk;
pub const GPIO_ODR_OD4_Pos: u32 = 4;
pub const GPIO_ODR_OD4_Msk: u32 = 0x1 << GPIO_ODR_OD4_Pos;
pub const GPIO_ODR_OD4: u32 = GPIO_ODR_OD4_Msk;
pub const GPIO_ODR_OD5_Pos: u32 = 5;
pub const GPIO_ODR_OD5_Msk: u32 = 0x1 << GPIO_ODR_OD5_Pos;
pub const GPIO_ODR_OD5: u32 = GPIO_ODR_OD5_Msk;
pub const GPIO_ODR_OD6_Pos: u32 = 6;
pub const GPIO_ODR_OD6_Msk: u32 = 0x1 << GPIO_ODR_OD6_Pos;
pub const GPIO_ODR_OD6: u32 = GPIO_ODR_OD6_Msk;
pub const GPIO_ODR_OD7_Pos: u32 = 7;
pub const GPIO_ODR_OD7_Msk: u32 = 0x1 << GPIO_ODR_OD7_Pos;
pub const GPIO_ODR_OD7: u32 = GPIO_ODR_OD7_Msk;
pub const GPIO_ODR_OD8_Pos: u32 = 8;
pub const GPIO_ODR_OD8_Msk: u32 = 0x1 << GPIO_ODR_OD8_Pos;
pub const GPIO_ODR_OD8: u32 = GPIO_ODR_OD8_Msk;
pub const GPIO_ODR_OD9_Pos: u32 = 9;
pub const GPIO_ODR_OD9_Msk: u32 = 0x1 << GPIO_ODR_OD9_Pos;
pub const GPIO_ODR_OD9: u32 = GPIO_ODR_OD9_Msk;
pub const GPIO_ODR_OD10_Pos: u32 = 10;
pub const GPIO_ODR_OD10_Msk: u32 = 0x1 << GPIO_ODR_OD10_Pos;
pub const GPIO_ODR_OD10: u32 = GPIO_ODR_OD10_Msk;
pub const GPIO_ODR_OD11_Pos: u32 = 11;
pub const GPIO_ODR_OD11_Msk: u32 = 0x1 << GPIO_ODR_OD11_Pos;
pub const GPIO_ODR_OD11: u32 = GPIO_ODR_OD11_Msk;
pub const GPIO_ODR_OD12_Pos: u32 = 12;
pub const GPIO_ODR_OD12_Msk: u32 = 0x1 << GPIO_ODR_OD12_Pos;
pub const GPIO_ODR_OD12: u32 = GPIO_ODR_OD12_Msk;
pub const GPIO_ODR_OD13_Pos: u32 = 13;
pub const GPIO_ODR_OD13_Msk: u32 = 0x1 << GPIO_ODR_OD13_Pos;
pub const GPIO_ODR_OD13: u32 = GPIO_ODR_OD13_Msk;
pub const GPIO_ODR_OD14_Pos: u32 = 14;
pub const GPIO_ODR_OD14_Msk: u32 = 0x1 << GPIO_ODR_OD14_Pos;
pub const GPIO_ODR_OD14: u32 = GPIO_ODR_OD14_Msk;
pub const GPIO_ODR_OD15_Pos: u32 = 15;
pub const GPIO_ODR_OD15_Msk: u32 = 0x1 << GPIO_ODR_OD15_Pos;
pub const GPIO_ODR_OD15: u32 = GPIO_ODR_OD15_Msk;
pub const GPIO_BSRR_BS0_Pos: u32 = 0;
pub const GPIO_BSRR_BS0_Msk: u32 = 0x1 << GPIO_BSRR_BS0_Pos;
pub const GPIO_BSRR_BS0: u32 = GPIO_BSRR_BS0_Msk;
pub const GPIO_BSRR_BS1_Pos: u32 = 1;
pub const GPIO_BSRR_BS1_Msk: u32 = 0x1 << GPIO_BSRR_BS1_Pos;
pub const GPIO_BSRR_BS1: u32 = GPIO_BSRR_BS1_Msk;
pub const GPIO_BSRR_BS2_Pos: u32 = 2;
pub const GPIO_BSRR_BS2_Msk: u32 = 0x1 << GPIO_BSRR_BS2_Pos;
pub const GPIO_BSRR_BS2: u32 = GPIO_BSRR_BS2_Msk;
pub const GPIO_BSRR_BS3_Pos: u32 = 3;
pub const GPIO_BSRR_BS3_Msk: u32 = 0x1 << GPIO_BSRR_BS3_Pos;
pub const GPIO_BSRR_BS3: u32 = GPIO_BSRR_BS3_Msk;
pub const GPIO_BSRR_BS4_Pos: u32 = 4;
pub const GPIO_BSRR_BS4_Msk: u32 = 0x1 << GPIO_BSRR_BS4_Pos;
pub const GPIO_BSRR_BS4: u32 = GPIO_BSRR_BS4_Msk;
pub const GPIO_BSRR_BS5_Pos: u32 = 5;
pub const GPIO_BSRR_BS5_Msk: u32 = 0x1 << GPIO_BSRR_BS5_Pos;
pub const GPIO_BSRR_BS5: u32 = GPIO_BSRR_BS5_Msk;
pub const GPIO_BSRR_BS6_Pos: u32 = 6;
pub const GPIO_BSRR_BS6_Msk: u32 = 0x1 << GPIO_BSRR_BS6_Pos;
pub const GPIO_BSRR_BS6: u32 = GPIO_BSRR_BS6_Msk;
pub const GPIO_BSRR_BS7_Pos: u32 = 7;
pub const GPIO_BSRR_BS7_Msk: u32 = 0x1 << GPIO_BSRR_BS7_Pos;
pub const GPIO_BSRR_BS7: u32 = GPIO_BSRR_BS7_Msk;
pub const GPIO_BSRR_BS8_Pos: u32 = 8;
pub const GPIO_BSRR_BS8_Msk: u32 = 0x1 << GPIO_BSRR_BS8_Pos;
pub const GPIO_BSRR_BS8: u32 = GPIO_BSRR_BS8_Msk;
pub const GPIO_BSRR_BS9_Pos: u32 = 9;
pub const GPIO_BSRR_BS9_Msk: u32 = 0x1 << GPIO_BSRR_BS9_Pos;
pub const GPIO_BSRR_BS9: u32 = GPIO_BSRR_BS9_Msk;
pub const GPIO_BSRR_BS10_Pos: u32 = 10;
pub const GPIO_BSRR_BS10_Msk: u32 = 0x1 << GPIO_BSRR_BS10_Pos;
pub const GPIO_BSRR_BS10: u32 = GPIO_BSRR_BS10_Msk;
pub const GPIO_BSRR_BS11_Pos: u32 = 11;
pub const GPIO_BSRR_BS11_Msk: u32 = 0x1 << GPIO_BSRR_BS11_Pos;
pub const GPIO_BSRR_BS11: u32 = GPIO_BSRR_BS11_Msk;
pub const GPIO_BSRR_BS12_Pos: u32 = 12;
pub const GPIO_BSRR_BS12_Msk: u32 = 0x1 << GPIO_BSRR_BS12_Pos;
pub const GPIO_BSRR_BS12: u32 = GPIO_BSRR_BS12_Msk;
pub const GPIO_BSRR_BS13_Pos: u32 = 13;
pub const GPIO_BSRR_BS13_Msk: u32 = 0x1 << GPIO_BSRR_BS13_Pos;
pub const GPIO_BSRR_BS13: u32 = GPIO_BSRR_BS13_Msk;
pub const GPIO_BSRR_BS14_Pos: u32 = 14;
pub const GPIO_BSRR_BS14_Msk: u32 = 0x1 << GPIO_BSRR_BS14_Pos;
pub const GPIO_BSRR_BS14: u32 = GPIO_BSRR_BS14_Msk;
pub const GPIO_BSRR_BS15_Pos: u32 = 15;
pub const GPIO_BSRR_BS15_Msk: u32 = 0x1 << GPIO_BSRR_BS15_Pos;
pub const GPIO_BSRR_BS15: u32 = GPIO_BSRR_BS15_Msk;
pub const GPIO_BSRR_BR0_Pos: u32 = 16;
pub const GPIO_BSRR_BR0_Msk: u32 = 0x1 << GPIO_BSRR_BR0_Pos;
pub const GPIO_BSRR_BR0: u32 = GPIO_BSRR_BR0_Msk;
pub const GPIO_BSRR_BR1_Pos: u32 = 17;
pub const GPIO_BSRR_BR1_Msk: u32 = 0x1 << GPIO_BSRR_BR1_Pos;
pub const GPIO_BSRR_BR1: u32 = GPIO_BSRR_BR1_Msk;
pub const GPIO_BSRR_BR2_Pos: u32 = 18;
pub const GPIO_BSRR_BR2_Msk: u32 = 0x1 << GPIO_BSRR_BR2_Pos;
pub const GPIO_BSRR_BR2: u32 = GPIO_BSRR_BR2_Msk;
pub const GPIO_BSRR_BR3_Pos: u32 = 19;
pub const GPIO_BSRR_BR3_Msk: u32 = 0x1 << GPIO_BSRR_BR3_Pos;
pub const GPIO_BSRR_BR3: u32 = GPIO_BSRR_BR3_Msk;
pub const GPIO_BSRR_BR4_Pos: u32 = 20;
pub const GPIO_BSRR_BR4_Msk: u32 = 0x1 << GPIO_BSRR_BR4_Pos;
pub const GPIO_BSRR_BR4: u32 = GPIO_BSRR_BR4_Msk;
pub const GPIO_BSRR_BR5_Pos: u32 = 21;
pub const GPIO_BSRR_BR5_Msk: u32 = 0x1 << GPIO_BSRR_BR5_Pos;
pub const GPIO_BSRR_BR5: u32 = GPIO_BSRR_BR5_Msk;
pub const GPIO_BSRR_BR6_Pos: u32 = 22;
pub const GPIO_BSRR_BR6_Msk: u32 = 0x1 << GPIO_BSRR_BR6_Pos;
pub const GPIO_BSRR_BR6: u32 = GPIO_BSRR_BR6_Msk;
pub const GPIO_BSRR_BR7_Pos: u32 = 23;
pub const GPIO_BSRR_BR7_Msk: u32 = 0x1 << GPIO_BSRR_BR7_Pos;
pub const GPIO_BSRR_BR7: u32 = GPIO_BSRR_BR7_Msk;
pub const GPIO_BSRR_BR8_Pos: u32 = 24;
pub const GPIO_BSRR_BR8_Msk: u32 = 0x1 << GPIO_BSRR_BR8_Pos;
pub const GPIO_BSRR_BR8: u32 = GPIO_BSRR_BR8_Msk;
pub const GPIO_BSRR_BR9_Pos: u32 = 25;
pub const GPIO_BSRR_BR9_Msk: u32 = 0x1 << GPIO_BSRR_BR9_Pos;
pub const GPIO_BSRR_BR9: u32 = GPIO_BSRR_BR9_Msk;
pub const GPIO_BSRR_BR10_Pos: u32 = 26;
pub const GPIO_BSRR_BR10_Msk: u32 = 0x1 << GPIO_BSRR_BR10_Pos;
pub const GPIO_BSRR_BR10: u32 = GPIO_BSRR_BR10_Msk;
pub const GPIO_BSRR_BR11_Pos: u32 = 27;
pub const GPIO_BSRR_BR11_Msk: u32 = 0x1 << GPIO_BSRR_BR11_Pos;
pub const GPIO_BSRR_BR11: u32 = GPIO_BSRR_BR11_Msk;
pub const GPIO_BSRR_BR12_Pos: u32 = 28;
pub const GPIO_BSRR_BR12_Msk: u32 = 0x1 << GPIO_BSRR_BR12_Pos;
pub const GPIO_BSRR_BR12: u32 = GPIO_BSRR_BR12_Msk;
pub const GPIO_BSRR_BR13_Pos: u32 = 29;
pub const GPIO_BSRR_BR13_Msk: u32 = 0x1 << GPIO_BSRR_BR13_Pos;
pub const GPIO_BSRR_BR13: u32 = GPIO_BSRR_BR13_Msk;
pub const GPIO_BSRR_BR14_Pos: u32 = 30;
pub const GPIO_BSRR_BR14_Msk: u32 = 0x1 << GPIO_BSRR_BR14_Pos;
pub const GPIO_BSRR_BR14: u32 = GPIO_BSRR_BR14_Msk;
pub const GPIO_BSRR_BR15_Pos: u32 = 31;
pub const GPIO_BSRR_BR15_Msk: u32 = 0x1 << GPIO_BSRR_BR15_Pos;
pub const GPIO_BSRR_BR15: u32 = GPIO_BSRR_BR15_Msk;
pub const GPIO_LCKR_LCK0_Pos: u32 = 0;
pub const GPIO_LCKR_LCK0_Msk: u32 = 0x1 << GPIO_LCKR_LCK0_Pos;
pub const GPIO_LCKR_LCK0: u32 = GPIO_LCKR_LCK0_Msk;
pub const GPIO_LCKR_LCK1_Pos: u32 = 1;
pub const GPIO_LCKR_LCK1_Msk: u32 = 0x1 << GPIO_LCKR_LCK1_Pos;
pub const GPIO_LCKR_LCK1: u32 = GPIO_LCKR_LCK1_Msk;
pub const GPIO_LCKR_LCK2_Pos: u32 = 2;
pub const GPIO_LCKR_LCK2_Msk: u32 = 0x1 << GPIO_LCKR_LCK2_Pos;
pub const GPIO_LCKR_LCK2: u32 = GPIO_LCKR_LCK2_Msk;
pub const GPIO_LCKR_LCK3_Pos: u32 = 3;
pub const GPIO_LCKR_LCK3_Msk: u32 = 0x1 << GPIO_LCKR_LCK3_Pos;
pub const GPIO_LCKR_LCK3: u32 = GPIO_LCKR_LCK3_Msk;
pub const GPIO_LCKR_LCK4_Pos: u32 = 4;
pub const GPIO_LCKR_LCK4_Msk: u32 = 0x1 << GPIO_LCKR_LCK4_Pos;
pub const GPIO_LCKR_LCK4: u32 = GPIO_LCKR_LCK4_Msk;
pub const GPIO_LCKR_LCK5_Pos: u32 = 5;
pub const GPIO_LCKR_LCK5_Msk: u32 = 0x1 << GPIO_LCKR_LCK5_Pos;
pub const GPIO_LCKR_LCK5: u32 = GPIO_LCKR_LCK5_Msk;
pub const GPIO_LCKR_LCK6_Pos: u32 = 6;
pub const GPIO_LCKR_LCK6_Msk: u32 = 0x1 << GPIO_LCKR_LCK6_Pos;
pub const GPIO_LCKR_LCK6: u32 = GPIO_LCKR_LCK6_Msk;
pub const GPIO_LCKR_LCK7_Pos: u32 = 7;
pub const GPIO_LCKR_LCK7_Msk: u32 = 0x1 << GPIO_LCKR_LCK7_Pos;
pub const GPIO_LCKR_LCK7: u32 = GPIO_LCKR_LCK7_Msk;
pub const GPIO_LCKR_LCK8_Pos: u32 = 8;
pub const GPIO_LCKR_LCK8_Msk: u32 = 0x1 << GPIO_LCKR_LCK8_Pos;
pub const GPIO_LCKR_LCK8: u32 = GPIO_LCKR_LCK8_Msk;
pub const GPIO_LCKR_LCK9_Pos: u32 = 9;
pub const GPIO_LCKR_LCK9_Msk: u32 = 0x1 << GPIO_LCKR_LCK9_Pos;
pub const GPIO_LCKR_LCK9: u32 = GPIO_LCKR_LCK9_Msk;
pub const GPIO_LCKR_LCK10_Pos: u32 = 10;
pub const GPIO_LCKR_LCK10_Msk: u32 = 0x1 << GPIO_LCKR_LCK10_Pos;
pub const GPIO_LCKR_LCK10: u32 = GPIO_LCKR_LCK10_Msk;
pub const GPIO_LCKR_LCK11_Pos: u32 = 11;
pub const GPIO_LCKR_LCK11_Msk: u32 = 0x1 << GPIO_LCKR_LCK11_Pos;
pub const GPIO_LCKR_LCK11: u32 = GPIO_LCKR_LCK11_Msk;
pub const GPIO_LCKR_LCK12_Pos: u32 = 12;
pub const GPIO_LCKR_LCK12_Msk: u32 = 0x1 << GPIO_LCKR_LCK12_Pos;
pub const GPIO_LCKR_LCK12: u32 = GPIO_LCKR_LCK12_Msk;
pub const GPIO_LCKR_LCK13_Pos: u32 = 13;
pub const GPIO_LCKR_LCK13_Msk: u32 = 0x1 << GPIO_LCKR_LCK13_Pos;
pub const GPIO_LCKR_LCK13: u32 = GPIO_LCKR_LCK13_Msk;
pub const GPIO_LCKR_LCK14_Pos: u32 = 14;
pub const GPIO_LCKR_LCK14_Msk: u32 = 0x1 << GPIO_LCKR_LCK14_Pos;
pub const GPIO_LCKR_LCK14: u32 = GPIO_LCKR_LCK14_Msk;
pub const GPIO_LCKR_LCK15_Pos: u32 = 15;
pub const GPIO_LCKR_LCK15_Msk: u32 = 0x1 << GPIO_LCKR_LCK15_Pos;
pub const GPIO_LCKR_LCK15: u32 = GPIO_LCKR_LCK15_Msk;
pub const GPIO_LCKR_LCKK_Pos: u32 = 16;
pub const GPIO_LCKR_LCKK_Msk: u32 = 0x1 << GPIO_LCKR_LCKK_Pos;
pub const GPIO_LCKR_LCKK: u32 = GPIO_LCKR_LCKK_Msk;
pub const GPIO_AFRL_AFSEL0_Pos: u32 = 0;
pub const GPIO_AFRL_AFSEL0_Msk: u32 = 0xF << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0: u32 = GPIO_AFRL_AFSEL0_Msk;
pub const GPIO_AFRL_AFSEL0_0: u32 = 0x1 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_1: u32 = 0x2 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_2: u32 = 0x4 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_3: u32 = 0x8 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL1_Pos: u32 = 4;
pub const GPIO_AFRL_AFSEL1_Msk: u32 = 0xF << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1: u32 = GPIO_AFRL_AFSEL1_Msk;
pub const GPIO_AFRL_AFSEL1_0: u32 = 0x1 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_1: u32 = 0x2 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_2: u32 = 0x4 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_3: u32 = 0x8 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL2_Pos: u32 = 8;
pub const GPIO_AFRL_AFSEL2_Msk: u32 = 0xF << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2: u32 = GPIO_AFRL_AFSEL2_Msk;
pub const GPIO_AFRL_AFSEL2_0: u32 = 0x1 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_1: u32 = 0x2 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_2: u32 = 0x4 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_3: u32 = 0x8 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL3_Pos: u32 = 12;
pub const GPIO_AFRL_AFSEL3_Msk: u32 = 0xF << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3: u32 = GPIO_AFRL_AFSEL3_Msk;
pub const GPIO_AFRL_AFSEL3_0: u32 = 0x1 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_1: u32 = 0x2 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_2: u32 = 0x4 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_3: u32 = 0x8 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL4_Pos: u32 = 16;
pub const GPIO_AFRL_AFSEL4_Msk: u32 = 0xF << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4: u32 = GPIO_AFRL_AFSEL4_Msk;
pub const GPIO_AFRL_AFSEL4_0: u32 = 0x1 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_1: u32 = 0x2 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_2: u32 = 0x4 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_3: u32 = 0x8 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL5_Pos: u32 = 20;
pub const GPIO_AFRL_AFSEL5_Msk: u32 = 0xF << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5: u32 = GPIO_AFRL_AFSEL5_Msk;
pub const GPIO_AFRL_AFSEL5_0: u32 = 0x1 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_1: u32 = 0x2 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_2: u32 = 0x4 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_3: u32 = 0x8 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL6_Pos: u32 = 24;
pub const GPIO_AFRL_AFSEL6_Msk: u32 = 0xF << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6: u32 = GPIO_AFRL_AFSEL6_Msk;
pub const GPIO_AFRL_AFSEL6_0: u32 = 0x1 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_1: u32 = 0x2 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_2: u32 = 0x4 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_3: u32 = 0x8 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL7_Pos: u32 = 28;
pub const GPIO_AFRL_AFSEL7_Msk: u32 = 0xF << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7: u32 = GPIO_AFRL_AFSEL7_Msk;
pub const GPIO_AFRL_AFSEL7_0: u32 = 0x1 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_1: u32 = 0x2 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_2: u32 = 0x4 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_3: u32 = 0x8 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFRL0: u32 = GPIO_AFRL_AFSEL0;
pub const GPIO_AFRL_AFRL1: u32 = GPIO_AFRL_AFSEL1;
pub const GPIO_AFRL_AFRL2: u32 = GPIO_AFRL_AFSEL2;
pub const GPIO_AFRL_AFRL3: u32 = GPIO_AFRL_AFSEL3;
pub const GPIO_AFRL_AFRL4: u32 = GPIO_AFRL_AFSEL4;
pub const GPIO_AFRL_AFRL5: u32 = GPIO_AFRL_AFSEL5;
pub const GPIO_AFRL_AFRL6: u32 = GPIO_AFRL_AFSEL6;
pub const GPIO_AFRL_AFRL7: u32 = GPIO_AFRL_AFSEL7;
pub const GPIO_AFRH_AFSEL8_Pos: u32 = 0;
pub const GPIO_AFRH_AFSEL8_Msk: u32 = 0xF << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8: u32 = GPIO_AFRH_AFSEL8_Msk;
pub const GPIO_AFRH_AFSEL8_0: u32 = 0x1 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_1: u32 = 0x2 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_2: u32 = 0x4 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_3: u32 = 0x8 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL9_Pos: u32 = 4;
pub const GPIO_AFRH_AFSEL9_Msk: u32 = 0xF << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9: u32 = GPIO_AFRH_AFSEL9_Msk;
pub const GPIO_AFRH_AFSEL9_0: u32 = 0x1 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_1: u32 = 0x2 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_2: u32 = 0x4 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_3: u32 = 0x8 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL10_Pos: u32 = 8;
pub const GPIO_AFRH_AFSEL10_Msk: u32 = 0xF << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10: u32 = GPIO_AFRH_AFSEL10_Msk;
pub const GPIO_AFRH_AFSEL10_0: u32 = 0x1 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_1: u32 = 0x2 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_2: u32 = 0x4 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_3: u32 = 0x8 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL11_Pos: u32 = 12;
pub const GPIO_AFRH_AFSEL11_Msk: u32 = 0xF << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11: u32 = GPIO_AFRH_AFSEL11_Msk;
pub const GPIO_AFRH_AFSEL11_0: u32 = 0x1 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_1: u32 = 0x2 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_2: u32 = 0x4 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_3: u32 = 0x8 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL12_Pos: u32 = 16;
pub const GPIO_AFRH_AFSEL12_Msk: u32 = 0xF << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12: u32 = GPIO_AFRH_AFSEL12_Msk;
pub const GPIO_AFRH_AFSEL12_0: u32 = 0x1 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_1: u32 = 0x2 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_2: u32 = 0x4 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_3: u32 = 0x8 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL13_Pos: u32 = 20;
pub const GPIO_AFRH_AFSEL13_Msk: u32 = 0xF << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13: u32 = GPIO_AFRH_AFSEL13_Msk;
pub const GPIO_AFRH_AFSEL13_0: u32 = 0x1 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_1: u32 = 0x2 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_2: u32 = 0x4 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_3: u32 = 0x8 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL14_Pos: u32 = 24;
pub const GPIO_AFRH_AFSEL14_Msk: u32 = 0xF << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14: u32 = GPIO_AFRH_AFSEL14_Msk;
pub const GPIO_AFRH_AFSEL14_0: u32 = 0x1 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_1: u32 = 0x2 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_2: u32 = 0x4 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_3: u32 = 0x8 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL15_Pos: u32 = 28;
pub const GPIO_AFRH_AFSEL15_Msk: u32 = 0xF << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15: u32 = GPIO_AFRH_AFSEL15_Msk;
pub const GPIO_AFRH_AFSEL15_0: u32 = 0x1 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_1: u32 = 0x2 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_2: u32 = 0x4 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_3: u32 = 0x8 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFRH0: u32 = GPIO_AFRH_AFSEL8;
pub const GPIO_AFRH_AFRH1: u32 = GPIO_AFRH_AFSEL9;
pub const GPIO_AFRH_AFRH2: u32 = GPIO_AFRH_AFSEL10;
pub const GPIO_AFRH_AFRH3: u32 = GPIO_AFRH_AFSEL11;
pub const GPIO_AFRH_AFRH4: u32 = GPIO_AFRH_AFSEL12;
pub const GPIO_AFRH_AFRH5: u32 = GPIO_AFRH_AFSEL13;
pub const GPIO_AFRH_AFRH6: u32 = GPIO_AFRH_AFSEL14;
pub const GPIO_AFRH_AFRH7: u32 = GPIO_AFRH_AFSEL15;
pub const HSEM_R_PROCID_Pos: u32 = 0;
pub const HSEM_R_PROCID_Msk: u32 = 0xFF << HSEM_R_PROCID_Pos;
pub const HSEM_R_PROCID: u32 = HSEM_R_PROCID_Msk;
pub const HSEM_R_COREID_Pos: u32 = 8;
pub const HSEM_R_COREID_Msk: u32 = 0xFF << HSEM_R_COREID_Pos;
pub const HSEM_R_COREID: u32 = HSEM_R_COREID_Msk;
pub const HSEM_R_LOCK_Pos: u32 = 31;
pub const HSEM_R_LOCK_Msk: u32 = 0x1 << HSEM_R_LOCK_Pos;
pub const HSEM_R_LOCK: u32 = HSEM_R_LOCK_Msk;
pub const HSEM_RLR_PROCID_Pos: u32 = 0;
pub const HSEM_RLR_PROCID_Msk: u32 = 0xFF << HSEM_RLR_PROCID_Pos;
pub const HSEM_RLR_PROCID: u32 = HSEM_RLR_PROCID_Msk;
pub const HSEM_RLR_COREID_Pos: u32 = 8;
pub const HSEM_RLR_COREID_Msk: u32 = 0xFF << HSEM_RLR_COREID_Pos;
pub const HSEM_RLR_COREID: u32 = HSEM_RLR_COREID_Msk;
pub const HSEM_RLR_LOCK_Pos: u32 = 31;
pub const HSEM_RLR_LOCK_Msk: u32 = 0x1 << HSEM_RLR_LOCK_Pos;
pub const HSEM_RLR_LOCK: u32 = HSEM_RLR_LOCK_Msk;
pub const HSEM_C1IER_ISE0_Pos: u32 = 0;
pub const HSEM_C1IER_ISE0_Msk: u32 = 0x1 << HSEM_C1IER_ISE0_Pos;
pub const HSEM_C1IER_ISE0: u32 = HSEM_C1IER_ISE0_Msk;
pub const HSEM_C1IER_ISE1_Pos: u32 = 1;
pub const HSEM_C1IER_ISE1_Msk: u32 = 0x1 << HSEM_C1IER_ISE1_Pos;
pub const HSEM_C1IER_ISE1: u32 = HSEM_C1IER_ISE1_Msk;
pub const HSEM_C1IER_ISE2_Pos: u32 = 2;
pub const HSEM_C1IER_ISE2_Msk: u32 = 0x1 << HSEM_C1IER_ISE2_Pos;
pub const HSEM_C1IER_ISE2: u32 = HSEM_C1IER_ISE2_Msk;
pub const HSEM_C1IER_ISE3_Pos: u32 = 3;
pub const HSEM_C1IER_ISE3_Msk: u32 = 0x1 << HSEM_C1IER_ISE3_Pos;
pub const HSEM_C1IER_ISE3: u32 = HSEM_C1IER_ISE3_Msk;
pub const HSEM_C1IER_ISE4_Pos: u32 = 4;
pub const HSEM_C1IER_ISE4_Msk: u32 = 0x1 << HSEM_C1IER_ISE4_Pos;
pub const HSEM_C1IER_ISE4: u32 = HSEM_C1IER_ISE4_Msk;
pub const HSEM_C1IER_ISE5_Pos: u32 = 5;
pub const HSEM_C1IER_ISE5_Msk: u32 = 0x1 << HSEM_C1IER_ISE5_Pos;
pub const HSEM_C1IER_ISE5: u32 = HSEM_C1IER_ISE5_Msk;
pub const HSEM_C1IER_ISE6_Pos: u32 = 6;
pub const HSEM_C1IER_ISE6_Msk: u32 = 0x1 << HSEM_C1IER_ISE6_Pos;
pub const HSEM_C1IER_ISE6: u32 = HSEM_C1IER_ISE6_Msk;
pub const HSEM_C1IER_ISE7_Pos: u32 = 7;
pub const HSEM_C1IER_ISE7_Msk: u32 = 0x1 << HSEM_C1IER_ISE7_Pos;
pub const HSEM_C1IER_ISE7: u32 = HSEM_C1IER_ISE7_Msk;
pub const HSEM_C1IER_ISE8_Pos: u32 = 8;
pub const HSEM_C1IER_ISE8_Msk: u32 = 0x1 << HSEM_C1IER_ISE8_Pos;
pub const HSEM_C1IER_ISE8: u32 = HSEM_C1IER_ISE8_Msk;
pub const HSEM_C1IER_ISE9_Pos: u32 = 9;
pub const HSEM_C1IER_ISE9_Msk: u32 = 0x1 << HSEM_C1IER_ISE9_Pos;
pub const HSEM_C1IER_ISE9: u32 = HSEM_C1IER_ISE9_Msk;
pub const HSEM_C1IER_ISE10_Pos: u32 = 10;
pub const HSEM_C1IER_ISE10_Msk: u32 = 0x1 << HSEM_C1IER_ISE10_Pos;
pub const HSEM_C1IER_ISE10: u32 = HSEM_C1IER_ISE10_Msk;
pub const HSEM_C1IER_ISE11_Pos: u32 = 11;
pub const HSEM_C1IER_ISE11_Msk: u32 = 0x1 << HSEM_C1IER_ISE11_Pos;
pub const HSEM_C1IER_ISE11: u32 = HSEM_C1IER_ISE11_Msk;
pub const HSEM_C1IER_ISE12_Pos: u32 = 12;
pub const HSEM_C1IER_ISE12_Msk: u32 = 0x1 << HSEM_C1IER_ISE12_Pos;
pub const HSEM_C1IER_ISE12: u32 = HSEM_C1IER_ISE12_Msk;
pub const HSEM_C1IER_ISE13_Pos: u32 = 13;
pub const HSEM_C1IER_ISE13_Msk: u32 = 0x1 << HSEM_C1IER_ISE13_Pos;
pub const HSEM_C1IER_ISE13: u32 = HSEM_C1IER_ISE13_Msk;
pub const HSEM_C1IER_ISE14_Pos: u32 = 14;
pub const HSEM_C1IER_ISE14_Msk: u32 = 0x1 << HSEM_C1IER_ISE14_Pos;
pub const HSEM_C1IER_ISE14: u32 = HSEM_C1IER_ISE14_Msk;
pub const HSEM_C1IER_ISE15_Pos: u32 = 15;
pub const HSEM_C1IER_ISE15_Msk: u32 = 0x1 << HSEM_C1IER_ISE15_Pos;
pub const HSEM_C1IER_ISE15: u32 = HSEM_C1IER_ISE15_Msk;
pub const HSEM_C1IER_ISE16_Pos: u32 = 16;
pub const HSEM_C1IER_ISE16_Msk: u32 = 0x1 << HSEM_C1IER_ISE16_Pos;
pub const HSEM_C1IER_ISE16: u32 = HSEM_C1IER_ISE16_Msk;
pub const HSEM_C1IER_ISE17_Pos: u32 = 17;
pub const HSEM_C1IER_ISE17_Msk: u32 = 0x1 << HSEM_C1IER_ISE17_Pos;
pub const HSEM_C1IER_ISE17: u32 = HSEM_C1IER_ISE17_Msk;
pub const HSEM_C1IER_ISE18_Pos: u32 = 18;
pub const HSEM_C1IER_ISE18_Msk: u32 = 0x1 << HSEM_C1IER_ISE18_Pos;
pub const HSEM_C1IER_ISE18: u32 = HSEM_C1IER_ISE18_Msk;
pub const HSEM_C1IER_ISE19_Pos: u32 = 19;
pub const HSEM_C1IER_ISE19_Msk: u32 = 0x1 << HSEM_C1IER_ISE19_Pos;
pub const HSEM_C1IER_ISE19: u32 = HSEM_C1IER_ISE19_Msk;
pub const HSEM_C1IER_ISE20_Pos: u32 = 20;
pub const HSEM_C1IER_ISE20_Msk: u32 = 0x1 << HSEM_C1IER_ISE20_Pos;
pub const HSEM_C1IER_ISE20: u32 = HSEM_C1IER_ISE20_Msk;
pub const HSEM_C1IER_ISE21_Pos: u32 = 21;
pub const HSEM_C1IER_ISE21_Msk: u32 = 0x1 << HSEM_C1IER_ISE21_Pos;
pub const HSEM_C1IER_ISE21: u32 = HSEM_C1IER_ISE21_Msk;
pub const HSEM_C1IER_ISE22_Pos: u32 = 22;
pub const HSEM_C1IER_ISE22_Msk: u32 = 0x1 << HSEM_C1IER_ISE22_Pos;
pub const HSEM_C1IER_ISE22: u32 = HSEM_C1IER_ISE22_Msk;
pub const HSEM_C1IER_ISE23_Pos: u32 = 23;
pub const HSEM_C1IER_ISE23_Msk: u32 = 0x1 << HSEM_C1IER_ISE23_Pos;
pub const HSEM_C1IER_ISE23: u32 = HSEM_C1IER_ISE23_Msk;
pub const HSEM_C1IER_ISE24_Pos: u32 = 24;
pub const HSEM_C1IER_ISE24_Msk: u32 = 0x1 << HSEM_C1IER_ISE24_Pos;
pub const HSEM_C1IER_ISE24: u32 = HSEM_C1IER_ISE24_Msk;
pub const HSEM_C1IER_ISE25_Pos: u32 = 25;
pub const HSEM_C1IER_ISE25_Msk: u32 = 0x1 << HSEM_C1IER_ISE25_Pos;
pub const HSEM_C1IER_ISE25: u32 = HSEM_C1IER_ISE25_Msk;
pub const HSEM_C1IER_ISE26_Pos: u32 = 26;
pub const HSEM_C1IER_ISE26_Msk: u32 = 0x1 << HSEM_C1IER_ISE26_Pos;
pub const HSEM_C1IER_ISE26: u32 = HSEM_C1IER_ISE26_Msk;
pub const HSEM_C1IER_ISE27_Pos: u32 = 27;
pub const HSEM_C1IER_ISE27_Msk: u32 = 0x1 << HSEM_C1IER_ISE27_Pos;
pub const HSEM_C1IER_ISE27: u32 = HSEM_C1IER_ISE27_Msk;
pub const HSEM_C1IER_ISE28_Pos: u32 = 28;
pub const HSEM_C1IER_ISE28_Msk: u32 = 0x1 << HSEM_C1IER_ISE28_Pos;
pub const HSEM_C1IER_ISE28: u32 = HSEM_C1IER_ISE28_Msk;
pub const HSEM_C1IER_ISE29_Pos: u32 = 29;
pub const HSEM_C1IER_ISE29_Msk: u32 = 0x1 << HSEM_C1IER_ISE29_Pos;
pub const HSEM_C1IER_ISE29: u32 = HSEM_C1IER_ISE29_Msk;
pub const HSEM_C1IER_ISE30_Pos: u32 = 30;
pub const HSEM_C1IER_ISE30_Msk: u32 = 0x1 << HSEM_C1IER_ISE30_Pos;
pub const HSEM_C1IER_ISE30: u32 = HSEM_C1IER_ISE30_Msk;
pub const HSEM_C1IER_ISE31_Pos: u32 = 31;
pub const HSEM_C1IER_ISE31_Msk: u32 = 0x1 << HSEM_C1IER_ISE31_Pos;
pub const HSEM_C1IER_ISE31: u32 = HSEM_C1IER_ISE31_Msk;
pub const HSEM_C1ICR_ISC0_Pos: u32 = 0;
pub const HSEM_C1ICR_ISC0_Msk: u32 = 0x1 << HSEM_C1ICR_ISC0_Pos;
pub const HSEM_C1ICR_ISC0: u32 = HSEM_C1ICR_ISC0_Msk;
pub const HSEM_C1ICR_ISC1_Pos: u32 = 1;
pub const HSEM_C1ICR_ISC1_Msk: u32 = 0x1 << HSEM_C1ICR_ISC1_Pos;
pub const HSEM_C1ICR_ISC1: u32 = HSEM_C1ICR_ISC1_Msk;
pub const HSEM_C1ICR_ISC2_Pos: u32 = 2;
pub const HSEM_C1ICR_ISC2_Msk: u32 = 0x1 << HSEM_C1ICR_ISC2_Pos;
pub const HSEM_C1ICR_ISC2: u32 = HSEM_C1ICR_ISC2_Msk;
pub const HSEM_C1ICR_ISC3_Pos: u32 = 3;
pub const HSEM_C1ICR_ISC3_Msk: u32 = 0x1 << HSEM_C1ICR_ISC3_Pos;
pub const HSEM_C1ICR_ISC3: u32 = HSEM_C1ICR_ISC3_Msk;
pub const HSEM_C1ICR_ISC4_Pos: u32 = 4;
pub const HSEM_C1ICR_ISC4_Msk: u32 = 0x1 << HSEM_C1ICR_ISC4_Pos;
pub const HSEM_C1ICR_ISC4: u32 = HSEM_C1ICR_ISC4_Msk;
pub const HSEM_C1ICR_ISC5_Pos: u32 = 5;
pub const HSEM_C1ICR_ISC5_Msk: u32 = 0x1 << HSEM_C1ICR_ISC5_Pos;
pub const HSEM_C1ICR_ISC5: u32 = HSEM_C1ICR_ISC5_Msk;
pub const HSEM_C1ICR_ISC6_Pos: u32 = 6;
pub const HSEM_C1ICR_ISC6_Msk: u32 = 0x1 << HSEM_C1ICR_ISC6_Pos;
pub const HSEM_C1ICR_ISC6: u32 = HSEM_C1ICR_ISC6_Msk;
pub const HSEM_C1ICR_ISC7_Pos: u32 = 7;
pub const HSEM_C1ICR_ISC7_Msk: u32 = 0x1 << HSEM_C1ICR_ISC7_Pos;
pub const HSEM_C1ICR_ISC7: u32 = HSEM_C1ICR_ISC7_Msk;
pub const HSEM_C1ICR_ISC8_Pos: u32 = 8;
pub const HSEM_C1ICR_ISC8_Msk: u32 = 0x1 << HSEM_C1ICR_ISC8_Pos;
pub const HSEM_C1ICR_ISC8: u32 = HSEM_C1ICR_ISC8_Msk;
pub const HSEM_C1ICR_ISC9_Pos: u32 = 9;
pub const HSEM_C1ICR_ISC9_Msk: u32 = 0x1 << HSEM_C1ICR_ISC9_Pos;
pub const HSEM_C1ICR_ISC9: u32 = HSEM_C1ICR_ISC9_Msk;
pub const HSEM_C1ICR_ISC10_Pos: u32 = 10;
pub const HSEM_C1ICR_ISC10_Msk: u32 = 0x1 << HSEM_C1ICR_ISC10_Pos;
pub const HSEM_C1ICR_ISC10: u32 = HSEM_C1ICR_ISC10_Msk;
pub const HSEM_C1ICR_ISC11_Pos: u32 = 11;
pub const HSEM_C1ICR_ISC11_Msk: u32 = 0x1 << HSEM_C1ICR_ISC11_Pos;
pub const HSEM_C1ICR_ISC11: u32 = HSEM_C1ICR_ISC11_Msk;
pub const HSEM_C1ICR_ISC12_Pos: u32 = 12;
pub const HSEM_C1ICR_ISC12_Msk: u32 = 0x1 << HSEM_C1ICR_ISC12_Pos;
pub const HSEM_C1ICR_ISC12: u32 = HSEM_C1ICR_ISC12_Msk;
pub const HSEM_C1ICR_ISC13_Pos: u32 = 13;
pub const HSEM_C1ICR_ISC13_Msk: u32 = 0x1 << HSEM_C1ICR_ISC13_Pos;
pub const HSEM_C1ICR_ISC13: u32 = HSEM_C1ICR_ISC13_Msk;
pub const HSEM_C1ICR_ISC14_Pos: u32 = 14;
pub const HSEM_C1ICR_ISC14_Msk: u32 = 0x1 << HSEM_C1ICR_ISC14_Pos;
pub const HSEM_C1ICR_ISC14: u32 = HSEM_C1ICR_ISC14_Msk;
pub const HSEM_C1ICR_ISC15_Pos: u32 = 15;
pub const HSEM_C1ICR_ISC15_Msk: u32 = 0x1 << HSEM_C1ICR_ISC15_Pos;
pub const HSEM_C1ICR_ISC15: u32 = HSEM_C1ICR_ISC15_Msk;
pub const HSEM_C1ICR_ISC16_Pos: u32 = 16;
pub const HSEM_C1ICR_ISC16_Msk: u32 = 0x1 << HSEM_C1ICR_ISC16_Pos;
pub const HSEM_C1ICR_ISC16: u32 = HSEM_C1ICR_ISC16_Msk;
pub const HSEM_C1ICR_ISC17_Pos: u32 = 17;
pub const HSEM_C1ICR_ISC17_Msk: u32 = 0x1 << HSEM_C1ICR_ISC17_Pos;
pub const HSEM_C1ICR_ISC17: u32 = HSEM_C1ICR_ISC17_Msk;
pub const HSEM_C1ICR_ISC18_Pos: u32 = 18;
pub const HSEM_C1ICR_ISC18_Msk: u32 = 0x1 << HSEM_C1ICR_ISC18_Pos;
pub const HSEM_C1ICR_ISC18: u32 = HSEM_C1ICR_ISC18_Msk;
pub const HSEM_C1ICR_ISC19_Pos: u32 = 19;
pub const HSEM_C1ICR_ISC19_Msk: u32 = 0x1 << HSEM_C1ICR_ISC19_Pos;
pub const HSEM_C1ICR_ISC19: u32 = HSEM_C1ICR_ISC19_Msk;
pub const HSEM_C1ICR_ISC20_Pos: u32 = 20;
pub const HSEM_C1ICR_ISC20_Msk: u32 = 0x1 << HSEM_C1ICR_ISC20_Pos;
pub const HSEM_C1ICR_ISC20: u32 = HSEM_C1ICR_ISC20_Msk;
pub const HSEM_C1ICR_ISC21_Pos: u32 = 21;
pub const HSEM_C1ICR_ISC21_Msk: u32 = 0x1 << HSEM_C1ICR_ISC21_Pos;
pub const HSEM_C1ICR_ISC21: u32 = HSEM_C1ICR_ISC21_Msk;
pub const HSEM_C1ICR_ISC22_Pos: u32 = 22;
pub const HSEM_C1ICR_ISC22_Msk: u32 = 0x1 << HSEM_C1ICR_ISC22_Pos;
pub const HSEM_C1ICR_ISC22: u32 = HSEM_C1ICR_ISC22_Msk;
pub const HSEM_C1ICR_ISC23_Pos: u32 = 23;
pub const HSEM_C1ICR_ISC23_Msk: u32 = 0x1 << HSEM_C1ICR_ISC23_Pos;
pub const HSEM_C1ICR_ISC23: u32 = HSEM_C1ICR_ISC23_Msk;
pub const HSEM_C1ICR_ISC24_Pos: u32 = 24;
pub const HSEM_C1ICR_ISC24_Msk: u32 = 0x1 << HSEM_C1ICR_ISC24_Pos;
pub const HSEM_C1ICR_ISC24: u32 = HSEM_C1ICR_ISC24_Msk;
pub const HSEM_C1ICR_ISC25_Pos: u32 = 25;
pub const HSEM_C1ICR_ISC25_Msk: u32 = 0x1 << HSEM_C1ICR_ISC25_Pos;
pub const HSEM_C1ICR_ISC25: u32 = HSEM_C1ICR_ISC25_Msk;
pub const HSEM_C1ICR_ISC26_Pos: u32 = 26;
pub const HSEM_C1ICR_ISC26_Msk: u32 = 0x1 << HSEM_C1ICR_ISC26_Pos;
pub const HSEM_C1ICR_ISC26: u32 = HSEM_C1ICR_ISC26_Msk;
pub const HSEM_C1ICR_ISC27_Pos: u32 = 27;
pub const HSEM_C1ICR_ISC27_Msk: u32 = 0x1 << HSEM_C1ICR_ISC27_Pos;
pub const HSEM_C1ICR_ISC27: u32 = HSEM_C1ICR_ISC27_Msk;
pub const HSEM_C1ICR_ISC28_Pos: u32 = 28;
pub const HSEM_C1ICR_ISC28_Msk: u32 = 0x1 << HSEM_C1ICR_ISC28_Pos;
pub const HSEM_C1ICR_ISC28: u32 = HSEM_C1ICR_ISC28_Msk;
pub const HSEM_C1ICR_ISC29_Pos: u32 = 29;
pub const HSEM_C1ICR_ISC29_Msk: u32 = 0x1 << HSEM_C1ICR_ISC29_Pos;
pub const HSEM_C1ICR_ISC29: u32 = HSEM_C1ICR_ISC29_Msk;
pub const HSEM_C1ICR_ISC30_Pos: u32 = 30;
pub const HSEM_C1ICR_ISC30_Msk: u32 = 0x1 << HSEM_C1ICR_ISC30_Pos;
pub const HSEM_C1ICR_ISC30: u32 = HSEM_C1ICR_ISC30_Msk;
pub const HSEM_C1ICR_ISC31_Pos: u32 = 31;
pub const HSEM_C1ICR_ISC31_Msk: u32 = 0x1 << HSEM_C1ICR_ISC31_Pos;
pub const HSEM_C1ICR_ISC31: u32 = HSEM_C1ICR_ISC31_Msk;
pub const HSEM_C1ISR_ISF0_Pos: u32 = 0;
pub const HSEM_C1ISR_ISF0_Msk: u32 = 0x1 << HSEM_C1ISR_ISF0_Pos;
pub const HSEM_C1ISR_ISF0: u32 = HSEM_C1ISR_ISF0_Msk;
pub const HSEM_C1ISR_ISF1_Pos: u32 = 1;
pub const HSEM_C1ISR_ISF1_Msk: u32 = 0x1 << HSEM_C1ISR_ISF1_Pos;
pub const HSEM_C1ISR_ISF1: u32 = HSEM_C1ISR_ISF1_Msk;
pub const HSEM_C1ISR_ISF2_Pos: u32 = 2;
pub const HSEM_C1ISR_ISF2_Msk: u32 = 0x1 << HSEM_C1ISR_ISF2_Pos;
pub const HSEM_C1ISR_ISF2: u32 = HSEM_C1ISR_ISF2_Msk;
pub const HSEM_C1ISR_ISF3_Pos: u32 = 3;
pub const HSEM_C1ISR_ISF3_Msk: u32 = 0x1 << HSEM_C1ISR_ISF3_Pos;
pub const HSEM_C1ISR_ISF3: u32 = HSEM_C1ISR_ISF3_Msk;
pub const HSEM_C1ISR_ISF4_Pos: u32 = 4;
pub const HSEM_C1ISR_ISF4_Msk: u32 = 0x1 << HSEM_C1ISR_ISF4_Pos;
pub const HSEM_C1ISR_ISF4: u32 = HSEM_C1ISR_ISF4_Msk;
pub const HSEM_C1ISR_ISF5_Pos: u32 = 5;
pub const HSEM_C1ISR_ISF5_Msk: u32 = 0x1 << HSEM_C1ISR_ISF5_Pos;
pub const HSEM_C1ISR_ISF5: u32 = HSEM_C1ISR_ISF5_Msk;
pub const HSEM_C1ISR_ISF6_Pos: u32 = 6;
pub const HSEM_C1ISR_ISF6_Msk: u32 = 0x1 << HSEM_C1ISR_ISF6_Pos;
pub const HSEM_C1ISR_ISF6: u32 = HSEM_C1ISR_ISF6_Msk;
pub const HSEM_C1ISR_ISF7_Pos: u32 = 7;
pub const HSEM_C1ISR_ISF7_Msk: u32 = 0x1 << HSEM_C1ISR_ISF7_Pos;
pub const HSEM_C1ISR_ISF7: u32 = HSEM_C1ISR_ISF7_Msk;
pub const HSEM_C1ISR_ISF8_Pos: u32 = 8;
pub const HSEM_C1ISR_ISF8_Msk: u32 = 0x1 << HSEM_C1ISR_ISF8_Pos;
pub const HSEM_C1ISR_ISF8: u32 = HSEM_C1ISR_ISF8_Msk;
pub const HSEM_C1ISR_ISF9_Pos: u32 = 9;
pub const HSEM_C1ISR_ISF9_Msk: u32 = 0x1 << HSEM_C1ISR_ISF9_Pos;
pub const HSEM_C1ISR_ISF9: u32 = HSEM_C1ISR_ISF9_Msk;
pub const HSEM_C1ISR_ISF10_Pos: u32 = 10;
pub const HSEM_C1ISR_ISF10_Msk: u32 = 0x1 << HSEM_C1ISR_ISF10_Pos;
pub const HSEM_C1ISR_ISF10: u32 = HSEM_C1ISR_ISF10_Msk;
pub const HSEM_C1ISR_ISF11_Pos: u32 = 11;
pub const HSEM_C1ISR_ISF11_Msk: u32 = 0x1 << HSEM_C1ISR_ISF11_Pos;
pub const HSEM_C1ISR_ISF11: u32 = HSEM_C1ISR_ISF11_Msk;
pub const HSEM_C1ISR_ISF12_Pos: u32 = 12;
pub const HSEM_C1ISR_ISF12_Msk: u32 = 0x1 << HSEM_C1ISR_ISF12_Pos;
pub const HSEM_C1ISR_ISF12: u32 = HSEM_C1ISR_ISF12_Msk;
pub const HSEM_C1ISR_ISF13_Pos: u32 = 13;
pub const HSEM_C1ISR_ISF13_Msk: u32 = 0x1 << HSEM_C1ISR_ISF13_Pos;
pub const HSEM_C1ISR_ISF13: u32 = HSEM_C1ISR_ISF13_Msk;
pub const HSEM_C1ISR_ISF14_Pos: u32 = 14;
pub const HSEM_C1ISR_ISF14_Msk: u32 = 0x1 << HSEM_C1ISR_ISF14_Pos;
pub const HSEM_C1ISR_ISF14: u32 = HSEM_C1ISR_ISF14_Msk;
pub const HSEM_C1ISR_ISF15_Pos: u32 = 15;
pub const HSEM_C1ISR_ISF15_Msk: u32 = 0x1 << HSEM_C1ISR_ISF15_Pos;
pub const HSEM_C1ISR_ISF15: u32 = HSEM_C1ISR_ISF15_Msk;
pub const HSEM_C1ISR_ISF16_Pos: u32 = 16;
pub const HSEM_C1ISR_ISF16_Msk: u32 = 0x1 << HSEM_C1ISR_ISF16_Pos;
pub const HSEM_C1ISR_ISF16: u32 = HSEM_C1ISR_ISF16_Msk;
pub const HSEM_C1ISR_ISF17_Pos: u32 = 17;
pub const HSEM_C1ISR_ISF17_Msk: u32 = 0x1 << HSEM_C1ISR_ISF17_Pos;
pub const HSEM_C1ISR_ISF17: u32 = HSEM_C1ISR_ISF17_Msk;
pub const HSEM_C1ISR_ISF18_Pos: u32 = 18;
pub const HSEM_C1ISR_ISF18_Msk: u32 = 0x1 << HSEM_C1ISR_ISF18_Pos;
pub const HSEM_C1ISR_ISF18: u32 = HSEM_C1ISR_ISF18_Msk;
pub const HSEM_C1ISR_ISF19_Pos: u32 = 19;
pub const HSEM_C1ISR_ISF19_Msk: u32 = 0x1 << HSEM_C1ISR_ISF19_Pos;
pub const HSEM_C1ISR_ISF19: u32 = HSEM_C1ISR_ISF19_Msk;
pub const HSEM_C1ISR_ISF20_Pos: u32 = 20;
pub const HSEM_C1ISR_ISF20_Msk: u32 = 0x1 << HSEM_C1ISR_ISF20_Pos;
pub const HSEM_C1ISR_ISF20: u32 = HSEM_C1ISR_ISF20_Msk;
pub const HSEM_C1ISR_ISF21_Pos: u32 = 21;
pub const HSEM_C1ISR_ISF21_Msk: u32 = 0x1 << HSEM_C1ISR_ISF21_Pos;
pub const HSEM_C1ISR_ISF21: u32 = HSEM_C1ISR_ISF21_Msk;
pub const HSEM_C1ISR_ISF22_Pos: u32 = 22;
pub const HSEM_C1ISR_ISF22_Msk: u32 = 0x1 << HSEM_C1ISR_ISF22_Pos;
pub const HSEM_C1ISR_ISF22: u32 = HSEM_C1ISR_ISF22_Msk;
pub const HSEM_C1ISR_ISF23_Pos: u32 = 23;
pub const HSEM_C1ISR_ISF23_Msk: u32 = 0x1 << HSEM_C1ISR_ISF23_Pos;
pub const HSEM_C1ISR_ISF23: u32 = HSEM_C1ISR_ISF23_Msk;
pub const HSEM_C1ISR_ISF24_Pos: u32 = 24;
pub const HSEM_C1ISR_ISF24_Msk: u32 = 0x1 << HSEM_C1ISR_ISF24_Pos;
pub const HSEM_C1ISR_ISF24: u32 = HSEM_C1ISR_ISF24_Msk;
pub const HSEM_C1ISR_ISF25_Pos: u32 = 25;
pub const HSEM_C1ISR_ISF25_Msk: u32 = 0x1 << HSEM_C1ISR_ISF25_Pos;
pub const HSEM_C1ISR_ISF25: u32 = HSEM_C1ISR_ISF25_Msk;
pub const HSEM_C1ISR_ISF26_Pos: u32 = 26;
pub const HSEM_C1ISR_ISF26_Msk: u32 = 0x1 << HSEM_C1ISR_ISF26_Pos;
pub const HSEM_C1ISR_ISF26: u32 = HSEM_C1ISR_ISF26_Msk;
pub const HSEM_C1ISR_ISF27_Pos: u32 = 27;
pub const HSEM_C1ISR_ISF27_Msk: u32 = 0x1 << HSEM_C1ISR_ISF27_Pos;
pub const HSEM_C1ISR_ISF27: u32 = HSEM_C1ISR_ISF27_Msk;
pub const HSEM_C1ISR_ISF28_Pos: u32 = 28;
pub const HSEM_C1ISR_ISF28_Msk: u32 = 0x1 << HSEM_C1ISR_ISF28_Pos;
pub const HSEM_C1ISR_ISF28: u32 = HSEM_C1ISR_ISF28_Msk;
pub const HSEM_C1ISR_ISF29_Pos: u32 = 29;
pub const HSEM_C1ISR_ISF29_Msk: u32 = 0x1 << HSEM_C1ISR_ISF29_Pos;
pub const HSEM_C1ISR_ISF29: u32 = HSEM_C1ISR_ISF29_Msk;
pub const HSEM_C1ISR_ISF30_Pos: u32 = 30;
pub const HSEM_C1ISR_ISF30_Msk: u32 = 0x1 << HSEM_C1ISR_ISF30_Pos;
pub const HSEM_C1ISR_ISF30: u32 = HSEM_C1ISR_ISF30_Msk;
pub const HSEM_C1ISR_ISF31_Pos: u32 = 31;
pub const HSEM_C1ISR_ISF31_Msk: u32 = 0x1 << HSEM_C1ISR_ISF31_Pos;
pub const HSEM_C1ISR_ISF31: u32 = HSEM_C1ISR_ISF31_Msk;
pub const HSEM_C1MISR_MISF0_Pos: u32 = 0;
pub const HSEM_C1MISR_MISF0_Msk: u32 = 0x1 << HSEM_C1MISR_MISF0_Pos;
pub const HSEM_C1MISR_MISF0: u32 = HSEM_C1MISR_MISF0_Msk;
pub const HSEM_C1MISR_MISF1_Pos: u32 = 1;
pub const HSEM_C1MISR_MISF1_Msk: u32 = 0x1 << HSEM_C1MISR_MISF1_Pos;
pub const HSEM_C1MISR_MISF1: u32 = HSEM_C1MISR_MISF1_Msk;
pub const HSEM_C1MISR_MISF2_Pos: u32 = 2;
pub const HSEM_C1MISR_MISF2_Msk: u32 = 0x1 << HSEM_C1MISR_MISF2_Pos;
pub const HSEM_C1MISR_MISF2: u32 = HSEM_C1MISR_MISF2_Msk;
pub const HSEM_C1MISR_MISF3_Pos: u32 = 3;
pub const HSEM_C1MISR_MISF3_Msk: u32 = 0x1 << HSEM_C1MISR_MISF3_Pos;
pub const HSEM_C1MISR_MISF3: u32 = HSEM_C1MISR_MISF3_Msk;
pub const HSEM_C1MISR_MISF4_Pos: u32 = 4;
pub const HSEM_C1MISR_MISF4_Msk: u32 = 0x1 << HSEM_C1MISR_MISF4_Pos;
pub const HSEM_C1MISR_MISF4: u32 = HSEM_C1MISR_MISF4_Msk;
pub const HSEM_C1MISR_MISF5_Pos: u32 = 5;
pub const HSEM_C1MISR_MISF5_Msk: u32 = 0x1 << HSEM_C1MISR_MISF5_Pos;
pub const HSEM_C1MISR_MISF5: u32 = HSEM_C1MISR_MISF5_Msk;
pub const HSEM_C1MISR_MISF6_Pos: u32 = 6;
pub const HSEM_C1MISR_MISF6_Msk: u32 = 0x1 << HSEM_C1MISR_MISF6_Pos;
pub const HSEM_C1MISR_MISF6: u32 = HSEM_C1MISR_MISF6_Msk;
pub const HSEM_C1MISR_MISF7_Pos: u32 = 7;
pub const HSEM_C1MISR_MISF7_Msk: u32 = 0x1 << HSEM_C1MISR_MISF7_Pos;
pub const HSEM_C1MISR_MISF7: u32 = HSEM_C1MISR_MISF7_Msk;
pub const HSEM_C1MISR_MISF8_Pos: u32 = 8;
pub const HSEM_C1MISR_MISF8_Msk: u32 = 0x1 << HSEM_C1MISR_MISF8_Pos;
pub const HSEM_C1MISR_MISF8: u32 = HSEM_C1MISR_MISF8_Msk;
pub const HSEM_C1MISR_MISF9_Pos: u32 = 9;
pub const HSEM_C1MISR_MISF9_Msk: u32 = 0x1 << HSEM_C1MISR_MISF9_Pos;
pub const HSEM_C1MISR_MISF9: u32 = HSEM_C1MISR_MISF9_Msk;
pub const HSEM_C1MISR_MISF10_Pos: u32 = 10;
pub const HSEM_C1MISR_MISF10_Msk: u32 = 0x1 << HSEM_C1MISR_MISF10_Pos;
pub const HSEM_C1MISR_MISF10: u32 = HSEM_C1MISR_MISF10_Msk;
pub const HSEM_C1MISR_MISF11_Pos: u32 = 11;
pub const HSEM_C1MISR_MISF11_Msk: u32 = 0x1 << HSEM_C1MISR_MISF11_Pos;
pub const HSEM_C1MISR_MISF11: u32 = HSEM_C1MISR_MISF11_Msk;
pub const HSEM_C1MISR_MISF12_Pos: u32 = 12;
pub const HSEM_C1MISR_MISF12_Msk: u32 = 0x1 << HSEM_C1MISR_MISF12_Pos;
pub const HSEM_C1MISR_MISF12: u32 = HSEM_C1MISR_MISF12_Msk;
pub const HSEM_C1MISR_MISF13_Pos: u32 = 13;
pub const HSEM_C1MISR_MISF13_Msk: u32 = 0x1 << HSEM_C1MISR_MISF13_Pos;
pub const HSEM_C1MISR_MISF13: u32 = HSEM_C1MISR_MISF13_Msk;
pub const HSEM_C1MISR_MISF14_Pos: u32 = 14;
pub const HSEM_C1MISR_MISF14_Msk: u32 = 0x1 << HSEM_C1MISR_MISF14_Pos;
pub const HSEM_C1MISR_MISF14: u32 = HSEM_C1MISR_MISF14_Msk;
pub const HSEM_C1MISR_MISF15_Pos: u32 = 15;
pub const HSEM_C1MISR_MISF15_Msk: u32 = 0x1 << HSEM_C1MISR_MISF15_Pos;
pub const HSEM_C1MISR_MISF15: u32 = HSEM_C1MISR_MISF15_Msk;
pub const HSEM_C1MISR_MISF16_Pos: u32 = 16;
pub const HSEM_C1MISR_MISF16_Msk: u32 = 0x1 << HSEM_C1MISR_MISF16_Pos;
pub const HSEM_C1MISR_MISF16: u32 = HSEM_C1MISR_MISF16_Msk;
pub const HSEM_C1MISR_MISF17_Pos: u32 = 17;
pub const HSEM_C1MISR_MISF17_Msk: u32 = 0x1 << HSEM_C1MISR_MISF17_Pos;
pub const HSEM_C1MISR_MISF17: u32 = HSEM_C1MISR_MISF17_Msk;
pub const HSEM_C1MISR_MISF18_Pos: u32 = 18;
pub const HSEM_C1MISR_MISF18_Msk: u32 = 0x1 << HSEM_C1MISR_MISF18_Pos;
pub const HSEM_C1MISR_MISF18: u32 = HSEM_C1MISR_MISF18_Msk;
pub const HSEM_C1MISR_MISF19_Pos: u32 = 19;
pub const HSEM_C1MISR_MISF19_Msk: u32 = 0x1 << HSEM_C1MISR_MISF19_Pos;
pub const HSEM_C1MISR_MISF19: u32 = HSEM_C1MISR_MISF19_Msk;
pub const HSEM_C1MISR_MISF20_Pos: u32 = 20;
pub const HSEM_C1MISR_MISF20_Msk: u32 = 0x1 << HSEM_C1MISR_MISF20_Pos;
pub const HSEM_C1MISR_MISF20: u32 = HSEM_C1MISR_MISF20_Msk;
pub const HSEM_C1MISR_MISF21_Pos: u32 = 21;
pub const HSEM_C1MISR_MISF21_Msk: u32 = 0x1 << HSEM_C1MISR_MISF21_Pos;
pub const HSEM_C1MISR_MISF21: u32 = HSEM_C1MISR_MISF21_Msk;
pub const HSEM_C1MISR_MISF22_Pos: u32 = 22;
pub const HSEM_C1MISR_MISF22_Msk: u32 = 0x1 << HSEM_C1MISR_MISF22_Pos;
pub const HSEM_C1MISR_MISF22: u32 = HSEM_C1MISR_MISF22_Msk;
pub const HSEM_C1MISR_MISF23_Pos: u32 = 23;
pub const HSEM_C1MISR_MISF23_Msk: u32 = 0x1 << HSEM_C1MISR_MISF23_Pos;
pub const HSEM_C1MISR_MISF23: u32 = HSEM_C1MISR_MISF23_Msk;
pub const HSEM_C1MISR_MISF24_Pos: u32 = 24;
pub const HSEM_C1MISR_MISF24_Msk: u32 = 0x1 << HSEM_C1MISR_MISF24_Pos;
pub const HSEM_C1MISR_MISF24: u32 = HSEM_C1MISR_MISF24_Msk;
pub const HSEM_C1MISR_MISF25_Pos: u32 = 25;
pub const HSEM_C1MISR_MISF25_Msk: u32 = 0x1 << HSEM_C1MISR_MISF25_Pos;
pub const HSEM_C1MISR_MISF25: u32 = HSEM_C1MISR_MISF25_Msk;
pub const HSEM_C1MISR_MISF26_Pos: u32 = 26;
pub const HSEM_C1MISR_MISF26_Msk: u32 = 0x1 << HSEM_C1MISR_MISF26_Pos;
pub const HSEM_C1MISR_MISF26: u32 = HSEM_C1MISR_MISF26_Msk;
pub const HSEM_C1MISR_MISF27_Pos: u32 = 27;
pub const HSEM_C1MISR_MISF27_Msk: u32 = 0x1 << HSEM_C1MISR_MISF27_Pos;
pub const HSEM_C1MISR_MISF27: u32 = HSEM_C1MISR_MISF27_Msk;
pub const HSEM_C1MISR_MISF28_Pos: u32 = 28;
pub const HSEM_C1MISR_MISF28_Msk: u32 = 0x1 << HSEM_C1MISR_MISF28_Pos;
pub const HSEM_C1MISR_MISF28: u32 = HSEM_C1MISR_MISF28_Msk;
pub const HSEM_C1MISR_MISF29_Pos: u32 = 29;
pub const HSEM_C1MISR_MISF29_Msk: u32 = 0x1 << HSEM_C1MISR_MISF29_Pos;
pub const HSEM_C1MISR_MISF29: u32 = HSEM_C1MISR_MISF29_Msk;
pub const HSEM_C1MISR_MISF30_Pos: u32 = 30;
pub const HSEM_C1MISR_MISF30_Msk: u32 = 0x1 << HSEM_C1MISR_MISF30_Pos;
pub const HSEM_C1MISR_MISF30: u32 = HSEM_C1MISR_MISF30_Msk;
pub const HSEM_C1MISR_MISF31_Pos: u32 = 31;
pub const HSEM_C1MISR_MISF31_Msk: u32 = 0x1 << HSEM_C1MISR_MISF31_Pos;
pub const HSEM_C1MISR_MISF31: u32 = HSEM_C1MISR_MISF31_Msk;
pub const HSEM_CR_COREID_Pos: u32 = 8;
pub const HSEM_CR_COREID_Msk: u32 = 0xFF << HSEM_CR_COREID_Pos;
pub const HSEM_CR_COREID: u32 = HSEM_CR_COREID_Msk;
pub const HSEM_CR_KEY_Pos: u32 = 16;
pub const HSEM_CR_KEY_Msk: u32 = 0xFFFF << HSEM_CR_KEY_Pos;
pub const HSEM_CR_KEY: u32 = HSEM_CR_KEY_Msk;
pub const HSEM_KEYR_KEY_Pos: u32 = 16;
pub const HSEM_KEYR_KEY_Msk: u32 = 0xFFFF << HSEM_KEYR_KEY_Pos;
pub const HSEM_KEYR_KEY: u32 = HSEM_KEYR_KEY_Msk;
pub const I2C_CR1_PE_Pos: u32 = 0;
pub const I2C_CR1_PE_Msk: u32 = 0x1 << I2C_CR1_PE_Pos;
pub const I2C_CR1_PE: u32 = I2C_CR1_PE_Msk;
pub const I2C_CR1_TXIE_Pos: u32 = 1;
pub const I2C_CR1_TXIE_Msk: u32 = 0x1 << I2C_CR1_TXIE_Pos;
pub const I2C_CR1_TXIE: u32 = I2C_CR1_TXIE_Msk;
pub const I2C_CR1_RXIE_Pos: u32 = 2;
pub const I2C_CR1_RXIE_Msk: u32 = 0x1 << I2C_CR1_RXIE_Pos;
pub const I2C_CR1_RXIE: u32 = I2C_CR1_RXIE_Msk;
pub const I2C_CR1_ADDRIE_Pos: u32 = 3;
pub const I2C_CR1_ADDRIE_Msk: u32 = 0x1 << I2C_CR1_ADDRIE_Pos;
pub const I2C_CR1_ADDRIE: u32 = I2C_CR1_ADDRIE_Msk;
pub const I2C_CR1_NACKIE_Pos: u32 = 4;
pub const I2C_CR1_NACKIE_Msk: u32 = 0x1 << I2C_CR1_NACKIE_Pos;
pub const I2C_CR1_NACKIE: u32 = I2C_CR1_NACKIE_Msk;
pub const I2C_CR1_STOPIE_Pos: u32 = 5;
pub const I2C_CR1_STOPIE_Msk: u32 = 0x1 << I2C_CR1_STOPIE_Pos;
pub const I2C_CR1_STOPIE: u32 = I2C_CR1_STOPIE_Msk;
pub const I2C_CR1_TCIE_Pos: u32 = 6;
pub const I2C_CR1_TCIE_Msk: u32 = 0x1 << I2C_CR1_TCIE_Pos;
pub const I2C_CR1_TCIE: u32 = I2C_CR1_TCIE_Msk;
pub const I2C_CR1_ERRIE_Pos: u32 = 7;
pub const I2C_CR1_ERRIE_Msk: u32 = 0x1 << I2C_CR1_ERRIE_Pos;
pub const I2C_CR1_ERRIE: u32 = I2C_CR1_ERRIE_Msk;
pub const I2C_CR1_DNF_Pos: u32 = 8;
pub const I2C_CR1_DNF_Msk: u32 = 0xF << I2C_CR1_DNF_Pos;
pub const I2C_CR1_DNF: u32 = I2C_CR1_DNF_Msk;
pub const I2C_CR1_ANFOFF_Pos: u32 = 12;
pub const I2C_CR1_ANFOFF_Msk: u32 = 0x1 << I2C_CR1_ANFOFF_Pos;
pub const I2C_CR1_ANFOFF: u32 = I2C_CR1_ANFOFF_Msk;
pub const I2C_CR1_TXDMAEN_Pos: u32 = 14;
pub const I2C_CR1_TXDMAEN_Msk: u32 = 0x1 << I2C_CR1_TXDMAEN_Pos;
pub const I2C_CR1_TXDMAEN: u32 = I2C_CR1_TXDMAEN_Msk;
pub const I2C_CR1_RXDMAEN_Pos: u32 = 15;
pub const I2C_CR1_RXDMAEN_Msk: u32 = 0x1 << I2C_CR1_RXDMAEN_Pos;
pub const I2C_CR1_RXDMAEN: u32 = I2C_CR1_RXDMAEN_Msk;
pub const I2C_CR1_SBC_Pos: u32 = 16;
pub const I2C_CR1_SBC_Msk: u32 = 0x1 << I2C_CR1_SBC_Pos;
pub const I2C_CR1_SBC: u32 = I2C_CR1_SBC_Msk;
pub const I2C_CR1_NOSTRETCH_Pos: u32 = 17;
pub const I2C_CR1_NOSTRETCH_Msk: u32 = 0x1 << I2C_CR1_NOSTRETCH_Pos;
pub const I2C_CR1_NOSTRETCH: u32 = I2C_CR1_NOSTRETCH_Msk;
pub const I2C_CR1_WUPEN_Pos: u32 = 18;
pub const I2C_CR1_WUPEN_Msk: u32 = 0x1 << I2C_CR1_WUPEN_Pos;
pub const I2C_CR1_WUPEN: u32 = I2C_CR1_WUPEN_Msk;
pub const I2C_CR1_GCEN_Pos: u32 = 19;
pub const I2C_CR1_GCEN_Msk: u32 = 0x1 << I2C_CR1_GCEN_Pos;
pub const I2C_CR1_GCEN: u32 = I2C_CR1_GCEN_Msk;
pub const I2C_CR1_SMBHEN_Pos: u32 = 20;
pub const I2C_CR1_SMBHEN_Msk: u32 = 0x1 << I2C_CR1_SMBHEN_Pos;
pub const I2C_CR1_SMBHEN: u32 = I2C_CR1_SMBHEN_Msk;
pub const I2C_CR1_SMBDEN_Pos: u32 = 21;
pub const I2C_CR1_SMBDEN_Msk: u32 = 0x1 << I2C_CR1_SMBDEN_Pos;
pub const I2C_CR1_SMBDEN: u32 = I2C_CR1_SMBDEN_Msk;
pub const I2C_CR1_ALERTEN_Pos: u32 = 22;
pub const I2C_CR1_ALERTEN_Msk: u32 = 0x1 << I2C_CR1_ALERTEN_Pos;
pub const I2C_CR1_ALERTEN: u32 = I2C_CR1_ALERTEN_Msk;
pub const I2C_CR1_PECEN_Pos: u32 = 23;
pub const I2C_CR1_PECEN_Msk: u32 = 0x1 << I2C_CR1_PECEN_Pos;
pub const I2C_CR1_PECEN: u32 = I2C_CR1_PECEN_Msk;
pub const I2C_CR2_SADD_Pos: u32 = 0;
pub const I2C_CR2_SADD_Msk: u32 = 0x3FF << I2C_CR2_SADD_Pos;
pub const I2C_CR2_SADD: u32 = I2C_CR2_SADD_Msk;
pub const I2C_CR2_RD_WRN_Pos: u32 = 10;
pub const I2C_CR2_RD_WRN_Msk: u32 = 0x1 << I2C_CR2_RD_WRN_Pos;
pub const I2C_CR2_RD_WRN: u32 = I2C_CR2_RD_WRN_Msk;
pub const I2C_CR2_ADD10_Pos: u32 = 11;
pub const I2C_CR2_ADD10_Msk: u32 = 0x1 << I2C_CR2_ADD10_Pos;
pub const I2C_CR2_ADD10: u32 = I2C_CR2_ADD10_Msk;
pub const I2C_CR2_HEAD10R_Pos: u32 = 12;
pub const I2C_CR2_HEAD10R_Msk: u32 = 0x1 << I2C_CR2_HEAD10R_Pos;
pub const I2C_CR2_HEAD10R: u32 = I2C_CR2_HEAD10R_Msk;
pub const I2C_CR2_START_Pos: u32 = 13;
pub const I2C_CR2_START_Msk: u32 = 0x1 << I2C_CR2_START_Pos;
pub const I2C_CR2_START: u32 = I2C_CR2_START_Msk;
pub const I2C_CR2_STOP_Pos: u32 = 14;
pub const I2C_CR2_STOP_Msk: u32 = 0x1 << I2C_CR2_STOP_Pos;
pub const I2C_CR2_STOP: u32 = I2C_CR2_STOP_Msk;
pub const I2C_CR2_NACK_Pos: u32 = 15;
pub const I2C_CR2_NACK_Msk: u32 = 0x1 << I2C_CR2_NACK_Pos;
pub const I2C_CR2_NACK: u32 = I2C_CR2_NACK_Msk;
pub const I2C_CR2_NBYTES_Pos: u32 = 16;
pub const I2C_CR2_NBYTES_Msk: u32 = 0xFF << I2C_CR2_NBYTES_Pos;
pub const I2C_CR2_NBYTES: u32 = I2C_CR2_NBYTES_Msk;
pub const I2C_CR2_RELOAD_Pos: u32 = 24;
pub const I2C_CR2_RELOAD_Msk: u32 = 0x1 << I2C_CR2_RELOAD_Pos;
pub const I2C_CR2_RELOAD: u32 = I2C_CR2_RELOAD_Msk;
pub const I2C_CR2_AUTOEND_Pos: u32 = 25;
pub const I2C_CR2_AUTOEND_Msk: u32 = 0x1 << I2C_CR2_AUTOEND_Pos;
pub const I2C_CR2_AUTOEND: u32 = I2C_CR2_AUTOEND_Msk;
pub const I2C_CR2_PECBYTE_Pos: u32 = 26;
pub const I2C_CR2_PECBYTE_Msk: u32 = 0x1 << I2C_CR2_PECBYTE_Pos;
pub const I2C_CR2_PECBYTE: u32 = I2C_CR2_PECBYTE_Msk;
pub const I2C_OAR1_OA1_Pos: u32 = 0;
pub const I2C_OAR1_OA1_Msk: u32 = 0x3FF << I2C_OAR1_OA1_Pos;
pub const I2C_OAR1_OA1: u32 = I2C_OAR1_OA1_Msk;
pub const I2C_OAR1_OA1MODE_Pos: u32 = 10;
pub const I2C_OAR1_OA1MODE_Msk: u32 = 0x1 << I2C_OAR1_OA1MODE_Pos;
pub const I2C_OAR1_OA1MODE: u32 = I2C_OAR1_OA1MODE_Msk;
pub const I2C_OAR1_OA1EN_Pos: u32 = 15;
pub const I2C_OAR1_OA1EN_Msk: u32 = 0x1 << I2C_OAR1_OA1EN_Pos;
pub const I2C_OAR1_OA1EN: u32 = I2C_OAR1_OA1EN_Msk;
pub const I2C_OAR2_OA2_Pos: u32 = 1;
pub const I2C_OAR2_OA2_Msk: u32 = 0x7F << I2C_OAR2_OA2_Pos;
pub const I2C_OAR2_OA2: u32 = I2C_OAR2_OA2_Msk;
pub const I2C_OAR2_OA2MSK_Pos: u32 = 8;
pub const I2C_OAR2_OA2MSK_Msk: u32 = 0x7 << I2C_OAR2_OA2MSK_Pos;
pub const I2C_OAR2_OA2MSK: u32 = I2C_OAR2_OA2MSK_Msk;
pub const I2C_OAR2_OA2NOMASK: u32 = 0x00000000;
pub const I2C_OAR2_OA2MASK01_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK01_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK01_Pos;
pub const I2C_OAR2_OA2MASK01: u32 = I2C_OAR2_OA2MASK01_Msk;
pub const I2C_OAR2_OA2MASK02_Pos: u32 = 9;
pub const I2C_OAR2_OA2MASK02_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK02_Pos;
pub const I2C_OAR2_OA2MASK02: u32 = I2C_OAR2_OA2MASK02_Msk;
pub const I2C_OAR2_OA2MASK03_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK03_Msk: u32 = 0x3 << I2C_OAR2_OA2MASK03_Pos;
pub const I2C_OAR2_OA2MASK03: u32 = I2C_OAR2_OA2MASK03_Msk;
pub const I2C_OAR2_OA2MASK04_Pos: u32 = 10;
pub const I2C_OAR2_OA2MASK04_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK04_Pos;
pub const I2C_OAR2_OA2MASK04: u32 = I2C_OAR2_OA2MASK04_Msk;
pub const I2C_OAR2_OA2MASK05_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK05_Msk: u32 = 0x5 << I2C_OAR2_OA2MASK05_Pos;
pub const I2C_OAR2_OA2MASK05: u32 = I2C_OAR2_OA2MASK05_Msk;
pub const I2C_OAR2_OA2MASK06_Pos: u32 = 9;
pub const I2C_OAR2_OA2MASK06_Msk: u32 = 0x3 << I2C_OAR2_OA2MASK06_Pos;
pub const I2C_OAR2_OA2MASK06: u32 = I2C_OAR2_OA2MASK06_Msk;
pub const I2C_OAR2_OA2MASK07_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK07_Msk: u32 = 0x7 << I2C_OAR2_OA2MASK07_Pos;
pub const I2C_OAR2_OA2MASK07: u32 = I2C_OAR2_OA2MASK07_Msk;
pub const I2C_OAR2_OA2EN_Pos: u32 = 15;
pub const I2C_OAR2_OA2EN_Msk: u32 = 0x1 << I2C_OAR2_OA2EN_Pos;
pub const I2C_OAR2_OA2EN: u32 = I2C_OAR2_OA2EN_Msk;
pub const I2C_TIMINGR_SCLL_Pos: u32 = 0;
pub const I2C_TIMINGR_SCLL_Msk: u32 = 0xFF << I2C_TIMINGR_SCLL_Pos;
pub const I2C_TIMINGR_SCLL: u32 = I2C_TIMINGR_SCLL_Msk;
pub const I2C_TIMINGR_SCLH_Pos: u32 = 8;
pub const I2C_TIMINGR_SCLH_Msk: u32 = 0xFF << I2C_TIMINGR_SCLH_Pos;
pub const I2C_TIMINGR_SCLH: u32 = I2C_TIMINGR_SCLH_Msk;
pub const I2C_TIMINGR_SDADEL_Pos: u32 = 16;
pub const I2C_TIMINGR_SDADEL_Msk: u32 = 0xF << I2C_TIMINGR_SDADEL_Pos;
pub const I2C_TIMINGR_SDADEL: u32 = I2C_TIMINGR_SDADEL_Msk;
pub const I2C_TIMINGR_SCLDEL_Pos: u32 = 20;
pub const I2C_TIMINGR_SCLDEL_Msk: u32 = 0xF << I2C_TIMINGR_SCLDEL_Pos;
pub const I2C_TIMINGR_SCLDEL: u32 = I2C_TIMINGR_SCLDEL_Msk;
pub const I2C_TIMINGR_PRESC_Pos: u32 = 28;
pub const I2C_TIMINGR_PRESC_Msk: u32 = 0xF << I2C_TIMINGR_PRESC_Pos;
pub const I2C_TIMINGR_PRESC: u32 = I2C_TIMINGR_PRESC_Msk;
pub const I2C_TIMEOUTR_TIMEOUTA_Pos: u32 = 0;
pub const I2C_TIMEOUTR_TIMEOUTA_Msk: u32 = 0xFFF << I2C_TIMEOUTR_TIMEOUTA_Pos;
pub const I2C_TIMEOUTR_TIMEOUTA: u32 = I2C_TIMEOUTR_TIMEOUTA_Msk;
pub const I2C_TIMEOUTR_TIDLE_Pos: u32 = 12;
pub const I2C_TIMEOUTR_TIDLE_Msk: u32 = 0x1 << I2C_TIMEOUTR_TIDLE_Pos;
pub const I2C_TIMEOUTR_TIDLE: u32 = I2C_TIMEOUTR_TIDLE_Msk;
pub const I2C_TIMEOUTR_TIMOUTEN_Pos: u32 = 15;
pub const I2C_TIMEOUTR_TIMOUTEN_Msk: u32 = 0x1 << I2C_TIMEOUTR_TIMOUTEN_Pos;
pub const I2C_TIMEOUTR_TIMOUTEN: u32 = I2C_TIMEOUTR_TIMOUTEN_Msk;
pub const I2C_TIMEOUTR_TIMEOUTB_Pos: u32 = 16;
pub const I2C_TIMEOUTR_TIMEOUTB_Msk: u32 = 0xFFF << I2C_TIMEOUTR_TIMEOUTB_Pos;
pub const I2C_TIMEOUTR_TIMEOUTB: u32 = I2C_TIMEOUTR_TIMEOUTB_Msk;
pub const I2C_TIMEOUTR_TEXTEN_Pos: u32 = 31;
pub const I2C_TIMEOUTR_TEXTEN_Msk: u32 = 0x1 << I2C_TIMEOUTR_TEXTEN_Pos;
pub const I2C_TIMEOUTR_TEXTEN: u32 = I2C_TIMEOUTR_TEXTEN_Msk;
pub const I2C_ISR_TXE_Pos: u32 = 0;
pub const I2C_ISR_TXE_Msk: u32 = 0x1 << I2C_ISR_TXE_Pos;
pub const I2C_ISR_TXE: u32 = I2C_ISR_TXE_Msk;
pub const I2C_ISR_TXIS_Pos: u32 = 1;
pub const I2C_ISR_TXIS_Msk: u32 = 0x1 << I2C_ISR_TXIS_Pos;
pub const I2C_ISR_TXIS: u32 = I2C_ISR_TXIS_Msk;
pub const I2C_ISR_RXNE_Pos: u32 = 2;
pub const I2C_ISR_RXNE_Msk: u32 = 0x1 << I2C_ISR_RXNE_Pos;
pub const I2C_ISR_RXNE: u32 = I2C_ISR_RXNE_Msk;
pub const I2C_ISR_ADDR_Pos: u32 = 3;
pub const I2C_ISR_ADDR_Msk: u32 = 0x1 << I2C_ISR_ADDR_Pos;
pub const I2C_ISR_ADDR: u32 = I2C_ISR_ADDR_Msk;
pub const I2C_ISR_NACKF_Pos: u32 = 4;
pub const I2C_ISR_NACKF_Msk: u32 = 0x1 << I2C_ISR_NACKF_Pos;
pub const I2C_ISR_NACKF: u32 = I2C_ISR_NACKF_Msk;
pub const I2C_ISR_STOPF_Pos: u32 = 5;
pub const I2C_ISR_STOPF_Msk: u32 = 0x1 << I2C_ISR_STOPF_Pos;
pub const I2C_ISR_STOPF: u32 = I2C_ISR_STOPF_Msk;
pub const I2C_ISR_TC_Pos: u32 = 6;
pub const I2C_ISR_TC_Msk: u32 = 0x1 << I2C_ISR_TC_Pos;
pub const I2C_ISR_TC: u32 = I2C_ISR_TC_Msk;
pub const I2C_ISR_TCR_Pos: u32 = 7;
pub const I2C_ISR_TCR_Msk: u32 = 0x1 << I2C_ISR_TCR_Pos;
pub const I2C_ISR_TCR: u32 = I2C_ISR_TCR_Msk;
pub const I2C_ISR_BERR_Pos: u32 = 8;
pub const I2C_ISR_BERR_Msk: u32 = 0x1 << I2C_ISR_BERR_Pos;
pub const I2C_ISR_BERR: u32 = I2C_ISR_BERR_Msk;
pub const I2C_ISR_ARLO_Pos: u32 = 9;
pub const I2C_ISR_ARLO_Msk: u32 = 0x1 << I2C_ISR_ARLO_Pos;
pub const I2C_ISR_ARLO: u32 = I2C_ISR_ARLO_Msk;
pub const I2C_ISR_OVR_Pos: u32 = 10;
pub const I2C_ISR_OVR_Msk: u32 = 0x1 << I2C_ISR_OVR_Pos;
pub const I2C_ISR_OVR: u32 = I2C_ISR_OVR_Msk;
pub const I2C_ISR_PECERR_Pos: u32 = 11;
pub const I2C_ISR_PECERR_Msk: u32 = 0x1 << I2C_ISR_PECERR_Pos;
pub const I2C_ISR_PECERR: u32 = I2C_ISR_PECERR_Msk;
pub const I2C_ISR_TIMEOUT_Pos: u32 = 12;
pub const I2C_ISR_TIMEOUT_Msk: u32 = 0x1 << I2C_ISR_TIMEOUT_Pos;
pub const I2C_ISR_TIMEOUT: u32 = I2C_ISR_TIMEOUT_Msk;
pub const I2C_ISR_ALERT_Pos: u32 = 13;
pub const I2C_ISR_ALERT_Msk: u32 = 0x1 << I2C_ISR_ALERT_Pos;
pub const I2C_ISR_ALERT: u32 = I2C_ISR_ALERT_Msk;
pub const I2C_ISR_BUSY_Pos: u32 = 15;
pub const I2C_ISR_BUSY_Msk: u32 = 0x1 << I2C_ISR_BUSY_Pos;
pub const I2C_ISR_BUSY: u32 = I2C_ISR_BUSY_Msk;
pub const I2C_ISR_DIR_Pos: u32 = 16;
pub const I2C_ISR_DIR_Msk: u32 = 0x1 << I2C_ISR_DIR_Pos;
pub const I2C_ISR_DIR: u32 = I2C_ISR_DIR_Msk;
pub const I2C_ISR_ADDCODE_Pos: u32 = 17;
pub const I2C_ISR_ADDCODE_Msk: u32 = 0x7F << I2C_ISR_ADDCODE_Pos;
pub const I2C_ISR_ADDCODE: u32 = I2C_ISR_ADDCODE_Msk;
pub const I2C_ICR_ADDRCF_Pos: u32 = 3;
pub const I2C_ICR_ADDRCF_Msk: u32 = 0x1 << I2C_ICR_ADDRCF_Pos;
pub const I2C_ICR_ADDRCF: u32 = I2C_ICR_ADDRCF_Msk;
pub const I2C_ICR_NACKCF_Pos: u32 = 4;
pub const I2C_ICR_NACKCF_Msk: u32 = 0x1 << I2C_ICR_NACKCF_Pos;
pub const I2C_ICR_NACKCF: u32 = I2C_ICR_NACKCF_Msk;
pub const I2C_ICR_STOPCF_Pos: u32 = 5;
pub const I2C_ICR_STOPCF_Msk: u32 = 0x1 << I2C_ICR_STOPCF_Pos;
pub const I2C_ICR_STOPCF: u32 = I2C_ICR_STOPCF_Msk;
pub const I2C_ICR_BERRCF_Pos: u32 = 8;
pub const I2C_ICR_BERRCF_Msk: u32 = 0x1 << I2C_ICR_BERRCF_Pos;
pub const I2C_ICR_BERRCF: u32 = I2C_ICR_BERRCF_Msk;
pub const I2C_ICR_ARLOCF_Pos: u32 = 9;
pub const I2C_ICR_ARLOCF_Msk: u32 = 0x1 << I2C_ICR_ARLOCF_Pos;
pub const I2C_ICR_ARLOCF: u32 = I2C_ICR_ARLOCF_Msk;
pub const I2C_ICR_OVRCF_Pos: u32 = 10;
pub const I2C_ICR_OVRCF_Msk: u32 = 0x1 << I2C_ICR_OVRCF_Pos;
pub const I2C_ICR_OVRCF: u32 = I2C_ICR_OVRCF_Msk;
pub const I2C_ICR_PECCF_Pos: u32 = 11;
pub const I2C_ICR_PECCF_Msk: u32 = 0x1 << I2C_ICR_PECCF_Pos;
pub const I2C_ICR_PECCF: u32 = I2C_ICR_PECCF_Msk;
pub const I2C_ICR_TIMOUTCF_Pos: u32 = 12;
pub const I2C_ICR_TIMOUTCF_Msk: u32 = 0x1 << I2C_ICR_TIMOUTCF_Pos;
pub const I2C_ICR_TIMOUTCF: u32 = I2C_ICR_TIMOUTCF_Msk;
pub const I2C_ICR_ALERTCF_Pos: u32 = 13;
pub const I2C_ICR_ALERTCF_Msk: u32 = 0x1 << I2C_ICR_ALERTCF_Pos;
pub const I2C_ICR_ALERTCF: u32 = I2C_ICR_ALERTCF_Msk;
pub const I2C_PECR_PEC_Pos: u32 = 0;
pub const I2C_PECR_PEC_Msk: u32 = 0xFF << I2C_PECR_PEC_Pos;
pub const I2C_PECR_PEC: u32 = I2C_PECR_PEC_Msk;
pub const I2C_RXDR_RXDATA_Pos: u32 = 0;
pub const I2C_RXDR_RXDATA_Msk: u32 = 0xFF << I2C_RXDR_RXDATA_Pos;
pub const I2C_RXDR_RXDATA: u32 = I2C_RXDR_RXDATA_Msk;
pub const I2C_TXDR_TXDATA_Pos: u32 = 0;
pub const I2C_TXDR_TXDATA_Msk: u32 = 0xFF << I2C_TXDR_TXDATA_Pos;
pub const I2C_TXDR_TXDATA: u32 = I2C_TXDR_TXDATA_Msk;
pub const IWDG_KR_KEY_Pos: u32 = 0;
pub const IWDG_KR_KEY_Msk: u32 = 0xFFFF << IWDG_KR_KEY_Pos;
pub const IWDG_KR_KEY: u32 = IWDG_KR_KEY_Msk;
pub const IWDG_PR_PR_Pos: u32 = 0;
pub const IWDG_PR_PR_Msk: u32 = 0x7 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR: u32 = IWDG_PR_PR_Msk;
pub const IWDG_PR_PR_0: u32 = 0x1 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_1: u32 = 0x2 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_2: u32 = 0x4 << IWDG_PR_PR_Pos;
pub const IWDG_RLR_RL_Pos: u32 = 0;
pub const IWDG_RLR_RL_Msk: u32 = 0xFFF << IWDG_RLR_RL_Pos;
pub const IWDG_RLR_RL: u32 = IWDG_RLR_RL_Msk;
pub const IWDG_SR_PVU_Pos: u32 = 0;
pub const IWDG_SR_PVU_Msk: u32 = 0x1 << IWDG_SR_PVU_Pos;
pub const IWDG_SR_PVU: u32 = IWDG_SR_PVU_Msk;
pub const IWDG_SR_RVU_Pos: u32 = 1;
pub const IWDG_SR_RVU_Msk: u32 = 0x1 << IWDG_SR_RVU_Pos;
pub const IWDG_SR_RVU: u32 = IWDG_SR_RVU_Msk;
pub const IWDG_SR_WVU_Pos: u32 = 2;
pub const IWDG_SR_WVU_Msk: u32 = 0x1 << IWDG_SR_WVU_Pos;
pub const IWDG_SR_WVU: u32 = IWDG_SR_WVU_Msk;
pub const IWDG_WINR_WIN_Pos: u32 = 0;
pub const IWDG_WINR_WIN_Msk: u32 = 0xFFF << IWDG_WINR_WIN_Pos;
pub const IWDG_WINR_WIN: u32 = IWDG_WINR_WIN_Msk;
pub const JPEG_CONFR0_START_Pos: u32 = 0;
pub const JPEG_CONFR0_START_Msk: u32 = 0x1 << JPEG_CONFR0_START_Pos;
pub const JPEG_CONFR0_START: u32 = JPEG_CONFR0_START_Msk;
pub const JPEG_CONFR1_NF_Pos: u32 = 0;
pub const JPEG_CONFR1_NF_Msk: u32 = 0x3 << JPEG_CONFR1_NF_Pos;
pub const JPEG_CONFR1_NF: u32 = JPEG_CONFR1_NF_Msk;
pub const JPEG_CONFR1_NF_0: u32 = 0x1 << JPEG_CONFR1_NF_Pos;
pub const JPEG_CONFR1_NF_1: u32 = 0x2 << JPEG_CONFR1_NF_Pos;
pub const JPEG_CONFR1_DE_Pos: u32 = 3;
pub const JPEG_CONFR1_DE_Msk: u32 = 0x1 << JPEG_CONFR1_DE_Pos;
pub const JPEG_CONFR1_DE: u32 = JPEG_CONFR1_DE_Msk;
pub const JPEG_CONFR1_COLORSPACE_Pos: u32 = 4;
pub const JPEG_CONFR1_COLORSPACE_Msk: u32 = 0x3 << JPEG_CONFR1_COLORSPACE_Pos;
pub const JPEG_CONFR1_COLORSPACE: u32 = JPEG_CONFR1_COLORSPACE_Msk;
pub const JPEG_CONFR1_COLORSPACE_0: u32 = 0x1 << JPEG_CONFR1_COLORSPACE_Pos;
pub const JPEG_CONFR1_COLORSPACE_1: u32 = 0x2 << JPEG_CONFR1_COLORSPACE_Pos;
pub const JPEG_CONFR1_NS_Pos: u32 = 6;
pub const JPEG_CONFR1_NS_Msk: u32 = 0x3 << JPEG_CONFR1_NS_Pos;
pub const JPEG_CONFR1_NS: u32 = JPEG_CONFR1_NS_Msk;
pub const JPEG_CONFR1_NS_0: u32 = 0x1 << JPEG_CONFR1_NS_Pos;
pub const JPEG_CONFR1_NS_1: u32 = 0x2 << JPEG_CONFR1_NS_Pos;
pub const JPEG_CONFR1_HDR_Pos: u32 = 8;
pub const JPEG_CONFR1_HDR_Msk: u32 = 0x1 << JPEG_CONFR1_HDR_Pos;
pub const JPEG_CONFR1_HDR: u32 = JPEG_CONFR1_HDR_Msk;
pub const JPEG_CONFR1_YSIZE_Pos: u32 = 16;
pub const JPEG_CONFR1_YSIZE_Msk: u32 = 0xFFFF << JPEG_CONFR1_YSIZE_Pos;
pub const JPEG_CONFR1_YSIZE: u32 = JPEG_CONFR1_YSIZE_Msk;
pub const JPEG_CONFR2_NMCU_Pos: u32 = 0;
pub const JPEG_CONFR2_NMCU_Msk: u32 = 0x3FFFFFF << JPEG_CONFR2_NMCU_Pos;
pub const JPEG_CONFR2_NMCU: u32 = JPEG_CONFR2_NMCU_Msk;
pub const JPEG_CONFR3_XSIZE_Pos: u32 = 16;
pub const JPEG_CONFR3_XSIZE_Msk: u32 = 0xFFFF << JPEG_CONFR3_XSIZE_Pos;
pub const JPEG_CONFR3_XSIZE: u32 = JPEG_CONFR3_XSIZE_Msk;
pub const JPEG_CONFR4_HD_Pos: u32 = 0;
pub const JPEG_CONFR4_HD_Msk: u32 = 0x1 << JPEG_CONFR4_HD_Pos;
pub const JPEG_CONFR4_HD: u32 = JPEG_CONFR4_HD_Msk;
pub const JPEG_CONFR4_HA_Pos: u32 = 1;
pub const JPEG_CONFR4_HA_Msk: u32 = 0x1 << JPEG_CONFR4_HA_Pos;
pub const JPEG_CONFR4_HA: u32 = JPEG_CONFR4_HA_Msk;
pub const JPEG_CONFR4_QT_Pos: u32 = 2;
pub const JPEG_CONFR4_QT_Msk: u32 = 0x3 << JPEG_CONFR4_QT_Pos;
pub const JPEG_CONFR4_QT: u32 = JPEG_CONFR4_QT_Msk;
pub const JPEG_CONFR4_QT_0: u32 = 0x1 << JPEG_CONFR4_QT_Pos;
pub const JPEG_CONFR4_QT_1: u32 = 0x2 << JPEG_CONFR4_QT_Pos;
pub const JPEG_CONFR4_NB_Pos: u32 = 4;
pub const JPEG_CONFR4_NB_Msk: u32 = 0xF << JPEG_CONFR4_NB_Pos;
pub const JPEG_CONFR4_NB: u32 = JPEG_CONFR4_NB_Msk;
pub const JPEG_CONFR4_NB_0: u32 = 0x1 << JPEG_CONFR4_NB_Pos;
pub const JPEG_CONFR4_NB_1: u32 = 0x2 << JPEG_CONFR4_NB_Pos;
pub const JPEG_CONFR4_NB_2: u32 = 0x4 << JPEG_CONFR4_NB_Pos;
pub const JPEG_CONFR4_NB_3: u32 = 0x8 << JPEG_CONFR4_NB_Pos;
pub const JPEG_CONFR4_VSF_Pos: u32 = 8;
pub const JPEG_CONFR4_VSF_Msk: u32 = 0xF << JPEG_CONFR4_VSF_Pos;
pub const JPEG_CONFR4_VSF: u32 = JPEG_CONFR4_VSF_Msk;
pub const JPEG_CONFR4_VSF_0: u32 = 0x1 << JPEG_CONFR4_VSF_Pos;
pub const JPEG_CONFR4_VSF_1: u32 = 0x2 << JPEG_CONFR4_VSF_Pos;
pub const JPEG_CONFR4_VSF_2: u32 = 0x4 << JPEG_CONFR4_VSF_Pos;
pub const JPEG_CONFR4_VSF_3: u32 = 0x8 << JPEG_CONFR4_VSF_Pos;
pub const JPEG_CONFR4_HSF_Pos: u32 = 12;
pub const JPEG_CONFR4_HSF_Msk: u32 = 0xF << JPEG_CONFR4_HSF_Pos;
pub const JPEG_CONFR4_HSF: u32 = JPEG_CONFR4_HSF_Msk;
pub const JPEG_CONFR4_HSF_0: u32 = 0x1 << JPEG_CONFR4_HSF_Pos;
pub const JPEG_CONFR4_HSF_1: u32 = 0x2 << JPEG_CONFR4_HSF_Pos;
pub const JPEG_CONFR4_HSF_2: u32 = 0x4 << JPEG_CONFR4_HSF_Pos;
pub const JPEG_CONFR4_HSF_3: u32 = 0x8 << JPEG_CONFR4_HSF_Pos;
pub const JPEG_CONFR5_HD_Pos: u32 = 0;
pub const JPEG_CONFR5_HD_Msk: u32 = 0x1 << JPEG_CONFR5_HD_Pos;
pub const JPEG_CONFR5_HD: u32 = JPEG_CONFR5_HD_Msk;
pub const JPEG_CONFR5_HA_Pos: u32 = 1;
pub const JPEG_CONFR5_HA_Msk: u32 = 0x1 << JPEG_CONFR5_HA_Pos;
pub const JPEG_CONFR5_HA: u32 = JPEG_CONFR5_HA_Msk;
pub const JPEG_CONFR5_QT_Pos: u32 = 2;
pub const JPEG_CONFR5_QT_Msk: u32 = 0x3 << JPEG_CONFR5_QT_Pos;
pub const JPEG_CONFR5_QT: u32 = JPEG_CONFR5_QT_Msk;
pub const JPEG_CONFR5_QT_0: u32 = 0x1 << JPEG_CONFR5_QT_Pos;
pub const JPEG_CONFR5_QT_1: u32 = 0x2 << JPEG_CONFR5_QT_Pos;
pub const JPEG_CONFR5_NB_Pos: u32 = 4;
pub const JPEG_CONFR5_NB_Msk: u32 = 0xF << JPEG_CONFR5_NB_Pos;
pub const JPEG_CONFR5_NB: u32 = JPEG_CONFR5_NB_Msk;
pub const JPEG_CONFR5_NB_0: u32 = 0x1 << JPEG_CONFR5_NB_Pos;
pub const JPEG_CONFR5_NB_1: u32 = 0x2 << JPEG_CONFR5_NB_Pos;
pub const JPEG_CONFR5_NB_2: u32 = 0x4 << JPEG_CONFR5_NB_Pos;
pub const JPEG_CONFR5_NB_3: u32 = 0x8 << JPEG_CONFR5_NB_Pos;
pub const JPEG_CONFR5_VSF_Pos: u32 = 8;
pub const JPEG_CONFR5_VSF_Msk: u32 = 0xF << JPEG_CONFR5_VSF_Pos;
pub const JPEG_CONFR5_VSF: u32 = JPEG_CONFR5_VSF_Msk;
pub const JPEG_CONFR5_VSF_0: u32 = 0x1 << JPEG_CONFR5_VSF_Pos;
pub const JPEG_CONFR5_VSF_1: u32 = 0x2 << JPEG_CONFR5_VSF_Pos;
pub const JPEG_CONFR5_VSF_2: u32 = 0x4 << JPEG_CONFR5_VSF_Pos;
pub const JPEG_CONFR5_VSF_3: u32 = 0x8 << JPEG_CONFR5_VSF_Pos;
pub const JPEG_CONFR5_HSF_Pos: u32 = 12;
pub const JPEG_CONFR5_HSF_Msk: u32 = 0xF << JPEG_CONFR5_HSF_Pos;
pub const JPEG_CONFR5_HSF: u32 = JPEG_CONFR5_HSF_Msk;
pub const JPEG_CONFR5_HSF_0: u32 = 0x1 << JPEG_CONFR5_HSF_Pos;
pub const JPEG_CONFR5_HSF_1: u32 = 0x2 << JPEG_CONFR5_HSF_Pos;
pub const JPEG_CONFR5_HSF_2: u32 = 0x4 << JPEG_CONFR5_HSF_Pos;
pub const JPEG_CONFR5_HSF_3: u32 = 0x8 << JPEG_CONFR5_HSF_Pos;
pub const JPEG_CONFR6_HD_Pos: u32 = 0;
pub const JPEG_CONFR6_HD_Msk: u32 = 0x1 << JPEG_CONFR6_HD_Pos;
pub const JPEG_CONFR6_HD: u32 = JPEG_CONFR6_HD_Msk;
pub const JPEG_CONFR6_HA_Pos: u32 = 1;
pub const JPEG_CONFR6_HA_Msk: u32 = 0x1 << JPEG_CONFR6_HA_Pos;
pub const JPEG_CONFR6_HA: u32 = JPEG_CONFR6_HA_Msk;
pub const JPEG_CONFR6_QT_Pos: u32 = 2;
pub const JPEG_CONFR6_QT_Msk: u32 = 0x3 << JPEG_CONFR6_QT_Pos;
pub const JPEG_CONFR6_QT: u32 = JPEG_CONFR6_QT_Msk;
pub const JPEG_CONFR6_QT_0: u32 = 0x1 << JPEG_CONFR6_QT_Pos;
pub const JPEG_CONFR6_QT_1: u32 = 0x2 << JPEG_CONFR6_QT_Pos;
pub const JPEG_CONFR6_NB_Pos: u32 = 4;
pub const JPEG_CONFR6_NB_Msk: u32 = 0xF << JPEG_CONFR6_NB_Pos;
pub const JPEG_CONFR6_NB: u32 = JPEG_CONFR6_NB_Msk;
pub const JPEG_CONFR6_NB_0: u32 = 0x1 << JPEG_CONFR6_NB_Pos;
pub const JPEG_CONFR6_NB_1: u32 = 0x2 << JPEG_CONFR6_NB_Pos;
pub const JPEG_CONFR6_NB_2: u32 = 0x4 << JPEG_CONFR6_NB_Pos;
pub const JPEG_CONFR6_NB_3: u32 = 0x8 << JPEG_CONFR6_NB_Pos;
pub const JPEG_CONFR6_VSF_Pos: u32 = 8;
pub const JPEG_CONFR6_VSF_Msk: u32 = 0xF << JPEG_CONFR6_VSF_Pos;
pub const JPEG_CONFR6_VSF: u32 = JPEG_CONFR6_VSF_Msk;
pub const JPEG_CONFR6_VSF_0: u32 = 0x1 << JPEG_CONFR6_VSF_Pos;
pub const JPEG_CONFR6_VSF_1: u32 = 0x2 << JPEG_CONFR6_VSF_Pos;
pub const JPEG_CONFR6_VSF_2: u32 = 0x4 << JPEG_CONFR6_VSF_Pos;
pub const JPEG_CONFR6_VSF_3: u32 = 0x8 << JPEG_CONFR6_VSF_Pos;
pub const JPEG_CONFR6_HSF_Pos: u32 = 12;
pub const JPEG_CONFR6_HSF_Msk: u32 = 0xF << JPEG_CONFR6_HSF_Pos;
pub const JPEG_CONFR6_HSF: u32 = JPEG_CONFR6_HSF_Msk;
pub const JPEG_CONFR6_HSF_0: u32 = 0x1 << JPEG_CONFR6_HSF_Pos;
pub const JPEG_CONFR6_HSF_1: u32 = 0x2 << JPEG_CONFR6_HSF_Pos;
pub const JPEG_CONFR6_HSF_2: u32 = 0x4 << JPEG_CONFR6_HSF_Pos;
pub const JPEG_CONFR6_HSF_3: u32 = 0x8 << JPEG_CONFR6_HSF_Pos;
pub const JPEG_CONFR7_HD_Pos: u32 = 0;
pub const JPEG_CONFR7_HD_Msk: u32 = 0x1 << JPEG_CONFR7_HD_Pos;
pub const JPEG_CONFR7_HD: u32 = JPEG_CONFR7_HD_Msk;
pub const JPEG_CONFR7_HA_Pos: u32 = 1;
pub const JPEG_CONFR7_HA_Msk: u32 = 0x1 << JPEG_CONFR7_HA_Pos;
pub const JPEG_CONFR7_HA: u32 = JPEG_CONFR7_HA_Msk;
pub const JPEG_CONFR7_QT_Pos: u32 = 2;
pub const JPEG_CONFR7_QT_Msk: u32 = 0x3 << JPEG_CONFR7_QT_Pos;
pub const JPEG_CONFR7_QT: u32 = JPEG_CONFR7_QT_Msk;
pub const JPEG_CONFR7_QT_0: u32 = 0x1 << JPEG_CONFR7_QT_Pos;
pub const JPEG_CONFR7_QT_1: u32 = 0x2 << JPEG_CONFR7_QT_Pos;
pub const JPEG_CONFR7_NB_Pos: u32 = 4;
pub const JPEG_CONFR7_NB_Msk: u32 = 0xF << JPEG_CONFR7_NB_Pos;
pub const JPEG_CONFR7_NB: u32 = JPEG_CONFR7_NB_Msk;
pub const JPEG_CONFR7_NB_0: u32 = 0x1 << JPEG_CONFR7_NB_Pos;
pub const JPEG_CONFR7_NB_1: u32 = 0x2 << JPEG_CONFR7_NB_Pos;
pub const JPEG_CONFR7_NB_2: u32 = 0x4 << JPEG_CONFR7_NB_Pos;
pub const JPEG_CONFR7_NB_3: u32 = 0x8 << JPEG_CONFR7_NB_Pos;
pub const JPEG_CONFR7_VSF_Pos: u32 = 8;
pub const JPEG_CONFR7_VSF_Msk: u32 = 0xF << JPEG_CONFR7_VSF_Pos;
pub const JPEG_CONFR7_VSF: u32 = JPEG_CONFR7_VSF_Msk;
pub const JPEG_CONFR7_VSF_0: u32 = 0x1 << JPEG_CONFR7_VSF_Pos;
pub const JPEG_CONFR7_VSF_1: u32 = 0x2 << JPEG_CONFR7_VSF_Pos;
pub const JPEG_CONFR7_VSF_2: u32 = 0x4 << JPEG_CONFR7_VSF_Pos;
pub const JPEG_CONFR7_VSF_3: u32 = 0x8 << JPEG_CONFR7_VSF_Pos;
pub const JPEG_CONFR7_HSF_Pos: u32 = 12;
pub const JPEG_CONFR7_HSF_Msk: u32 = 0xF << JPEG_CONFR7_HSF_Pos;
pub const JPEG_CONFR7_HSF: u32 = JPEG_CONFR7_HSF_Msk;
pub const JPEG_CONFR7_HSF_0: u32 = 0x1 << JPEG_CONFR7_HSF_Pos;
pub const JPEG_CONFR7_HSF_1: u32 = 0x2 << JPEG_CONFR7_HSF_Pos;
pub const JPEG_CONFR7_HSF_2: u32 = 0x4 << JPEG_CONFR7_HSF_Pos;
pub const JPEG_CONFR7_HSF_3: u32 = 0x8 << JPEG_CONFR7_HSF_Pos;
pub const JPEG_CR_JCEN_Pos: u32 = 0;
pub const JPEG_CR_JCEN_Msk: u32 = 0x1 << JPEG_CR_JCEN_Pos;
pub const JPEG_CR_JCEN: u32 = JPEG_CR_JCEN_Msk;
pub const JPEG_CR_IFTIE_Pos: u32 = 1;
pub const JPEG_CR_IFTIE_Msk: u32 = 0x1 << JPEG_CR_IFTIE_Pos;
pub const JPEG_CR_IFTIE: u32 = JPEG_CR_IFTIE_Msk;
pub const JPEG_CR_IFNFIE_Pos: u32 = 2;
pub const JPEG_CR_IFNFIE_Msk: u32 = 0x1 << JPEG_CR_IFNFIE_Pos;
pub const JPEG_CR_IFNFIE: u32 = JPEG_CR_IFNFIE_Msk;
pub const JPEG_CR_OFTIE_Pos: u32 = 3;
pub const JPEG_CR_OFTIE_Msk: u32 = 0x1 << JPEG_CR_OFTIE_Pos;
pub const JPEG_CR_OFTIE: u32 = JPEG_CR_OFTIE_Msk;
pub const JPEG_CR_OFNEIE_Pos: u32 = 4;
pub const JPEG_CR_OFNEIE_Msk: u32 = 0x1 << JPEG_CR_OFNEIE_Pos;
pub const JPEG_CR_OFNEIE: u32 = JPEG_CR_OFNEIE_Msk;
pub const JPEG_CR_EOCIE_Pos: u32 = 5;
pub const JPEG_CR_EOCIE_Msk: u32 = 0x1 << JPEG_CR_EOCIE_Pos;
pub const JPEG_CR_EOCIE: u32 = JPEG_CR_EOCIE_Msk;
pub const JPEG_CR_HPDIE_Pos: u32 = 6;
pub const JPEG_CR_HPDIE_Msk: u32 = 0x1 << JPEG_CR_HPDIE_Pos;
pub const JPEG_CR_HPDIE: u32 = JPEG_CR_HPDIE_Msk;
pub const JPEG_CR_IFF_Pos: u32 = 13;
pub const JPEG_CR_IFF_Msk: u32 = 0x1 << JPEG_CR_IFF_Pos;
pub const JPEG_CR_IFF: u32 = JPEG_CR_IFF_Msk;
pub const JPEG_CR_OFF_Pos: u32 = 14;
pub const JPEG_CR_OFF_Msk: u32 = 0x1 << JPEG_CR_OFF_Pos;
pub const JPEG_CR_OFF: u32 = JPEG_CR_OFF_Msk;
pub const JPEG_SR_IFTF_Pos: u32 = 1;
pub const JPEG_SR_IFTF_Msk: u32 = 0x1 << JPEG_SR_IFTF_Pos;
pub const JPEG_SR_IFTF: u32 = JPEG_SR_IFTF_Msk;
pub const JPEG_SR_IFNFF_Pos: u32 = 2;
pub const JPEG_SR_IFNFF_Msk: u32 = 0x1 << JPEG_SR_IFNFF_Pos;
pub const JPEG_SR_IFNFF: u32 = JPEG_SR_IFNFF_Msk;
pub const JPEG_SR_OFTF_Pos: u32 = 3;
pub const JPEG_SR_OFTF_Msk: u32 = 0x1 << JPEG_SR_OFTF_Pos;
pub const JPEG_SR_OFTF: u32 = JPEG_SR_OFTF_Msk;
pub const JPEG_SR_OFNEF_Pos: u32 = 4;
pub const JPEG_SR_OFNEF_Msk: u32 = 0x1 << JPEG_SR_OFNEF_Pos;
pub const JPEG_SR_OFNEF: u32 = JPEG_SR_OFNEF_Msk;
pub const JPEG_SR_EOCF_Pos: u32 = 5;
pub const JPEG_SR_EOCF_Msk: u32 = 0x1 << JPEG_SR_EOCF_Pos;
pub const JPEG_SR_EOCF: u32 = JPEG_SR_EOCF_Msk;
pub const JPEG_SR_HPDF_Pos: u32 = 6;
pub const JPEG_SR_HPDF_Msk: u32 = 0x1 << JPEG_SR_HPDF_Pos;
pub const JPEG_SR_HPDF: u32 = JPEG_SR_HPDF_Msk;
pub const JPEG_SR_COF_Pos: u32 = 7;
pub const JPEG_SR_COF_Msk: u32 = 0x1 << JPEG_SR_COF_Pos;
pub const JPEG_SR_COF: u32 = JPEG_SR_COF_Msk;
pub const JPEG_CFR_CEOCF_Pos: u32 = 4;
pub const JPEG_CFR_CEOCF_Msk: u32 = 0x1 << JPEG_CFR_CEOCF_Pos;
pub const JPEG_CFR_CEOCF: u32 = JPEG_CFR_CEOCF_Msk;
pub const JPEG_CFR_CHPDF_Pos: u32 = 5;
pub const JPEG_CFR_CHPDF_Msk: u32 = 0x1 << JPEG_CFR_CHPDF_Pos;
pub const JPEG_CFR_CHPDF: u32 = JPEG_CFR_CHPDF_Msk;
pub const JPEG_DIR_DATAIN_Pos: u32 = 0;
pub const JPEG_DIR_DATAIN_Msk: u32 = 0xFFFFFFFF << JPEG_DIR_DATAIN_Pos;
pub const JPEG_DIR_DATAIN: u32 = JPEG_DIR_DATAIN_Msk;
pub const JPEG_DOR_DATAOUT_Pos: u32 = 0;
pub const JPEG_DOR_DATAOUT_Msk: u32 = 0xFFFFFFFF << JPEG_DOR_DATAOUT_Pos;
pub const JPEG_DOR_DATAOUT: u32 = JPEG_DOR_DATAOUT_Msk;
pub const LTDC_SSCR_VSH_Pos: u32 = 0;
pub const LTDC_SSCR_VSH_Msk: u32 = 0x7FF << LTDC_SSCR_VSH_Pos;
pub const LTDC_SSCR_VSH: u32 = LTDC_SSCR_VSH_Msk;
pub const LTDC_SSCR_HSW_Pos: u32 = 16;
pub const LTDC_SSCR_HSW_Msk: u32 = 0xFFF << LTDC_SSCR_HSW_Pos;
pub const LTDC_SSCR_HSW: u32 = LTDC_SSCR_HSW_Msk;
pub const LTDC_BPCR_AVBP_Pos: u32 = 0;
pub const LTDC_BPCR_AVBP_Msk: u32 = 0x7FF << LTDC_BPCR_AVBP_Pos;
pub const LTDC_BPCR_AVBP: u32 = LTDC_BPCR_AVBP_Msk;
pub const LTDC_BPCR_AHBP_Pos: u32 = 16;
pub const LTDC_BPCR_AHBP_Msk: u32 = 0xFFF << LTDC_BPCR_AHBP_Pos;
pub const LTDC_BPCR_AHBP: u32 = LTDC_BPCR_AHBP_Msk;
pub const LTDC_AWCR_AAH_Pos: u32 = 0;
pub const LTDC_AWCR_AAH_Msk: u32 = 0x7FF << LTDC_AWCR_AAH_Pos;
pub const LTDC_AWCR_AAH: u32 = LTDC_AWCR_AAH_Msk;
pub const LTDC_AWCR_AAW_Pos: u32 = 16;
pub const LTDC_AWCR_AAW_Msk: u32 = 0xFFF << LTDC_AWCR_AAW_Pos;
pub const LTDC_AWCR_AAW: u32 = LTDC_AWCR_AAW_Msk;
pub const LTDC_TWCR_TOTALH_Pos: u32 = 0;
pub const LTDC_TWCR_TOTALH_Msk: u32 = 0x7FF << LTDC_TWCR_TOTALH_Pos;
pub const LTDC_TWCR_TOTALH: u32 = LTDC_TWCR_TOTALH_Msk;
pub const LTDC_TWCR_TOTALW_Pos: u32 = 16;
pub const LTDC_TWCR_TOTALW_Msk: u32 = 0xFFF << LTDC_TWCR_TOTALW_Pos;
pub const LTDC_TWCR_TOTALW: u32 = LTDC_TWCR_TOTALW_Msk;
pub const LTDC_GCR_LTDCEN_Pos: u32 = 0;
pub const LTDC_GCR_LTDCEN_Msk: u32 = 0x1 << LTDC_GCR_LTDCEN_Pos;
pub const LTDC_GCR_LTDCEN: u32 = LTDC_GCR_LTDCEN_Msk;
pub const LTDC_GCR_DBW_Pos: u32 = 4;
pub const LTDC_GCR_DBW_Msk: u32 = 0x7 << LTDC_GCR_DBW_Pos;
pub const LTDC_GCR_DBW: u32 = LTDC_GCR_DBW_Msk;
pub const LTDC_GCR_DGW_Pos: u32 = 8;
pub const LTDC_GCR_DGW_Msk: u32 = 0x7 << LTDC_GCR_DGW_Pos;
pub const LTDC_GCR_DGW: u32 = LTDC_GCR_DGW_Msk;
pub const LTDC_GCR_DRW_Pos: u32 = 12;
pub const LTDC_GCR_DRW_Msk: u32 = 0x7 << LTDC_GCR_DRW_Pos;
pub const LTDC_GCR_DRW: u32 = LTDC_GCR_DRW_Msk;
pub const LTDC_GCR_DEN_Pos: u32 = 16;
pub const LTDC_GCR_DEN_Msk: u32 = 0x1 << LTDC_GCR_DEN_Pos;
pub const LTDC_GCR_DEN: u32 = LTDC_GCR_DEN_Msk;
pub const LTDC_GCR_PCPOL_Pos: u32 = 28;
pub const LTDC_GCR_PCPOL_Msk: u32 = 0x1 << LTDC_GCR_PCPOL_Pos;
pub const LTDC_GCR_PCPOL: u32 = LTDC_GCR_PCPOL_Msk;
pub const LTDC_GCR_DEPOL_Pos: u32 = 29;
pub const LTDC_GCR_DEPOL_Msk: u32 = 0x1 << LTDC_GCR_DEPOL_Pos;
pub const LTDC_GCR_DEPOL: u32 = LTDC_GCR_DEPOL_Msk;
pub const LTDC_GCR_VSPOL_Pos: u32 = 30;
pub const LTDC_GCR_VSPOL_Msk: u32 = 0x1 << LTDC_GCR_VSPOL_Pos;
pub const LTDC_GCR_VSPOL: u32 = LTDC_GCR_VSPOL_Msk;
pub const LTDC_GCR_HSPOL_Pos: u32 = 31;
pub const LTDC_GCR_HSPOL_Msk: u32 = 0x1 << LTDC_GCR_HSPOL_Pos;
pub const LTDC_GCR_HSPOL: u32 = LTDC_GCR_HSPOL_Msk;
pub const LTDC_SRCR_IMR_Pos: u32 = 0;
pub const LTDC_SRCR_IMR_Msk: u32 = 0x1 << LTDC_SRCR_IMR_Pos;
pub const LTDC_SRCR_IMR: u32 = LTDC_SRCR_IMR_Msk;
pub const LTDC_SRCR_VBR_Pos: u32 = 1;
pub const LTDC_SRCR_VBR_Msk: u32 = 0x1 << LTDC_SRCR_VBR_Pos;
pub const LTDC_SRCR_VBR: u32 = LTDC_SRCR_VBR_Msk;
pub const LTDC_BCCR_BCBLUE_Pos: u32 = 0;
pub const LTDC_BCCR_BCBLUE_Msk: u32 = 0xFF << LTDC_BCCR_BCBLUE_Pos;
pub const LTDC_BCCR_BCBLUE: u32 = LTDC_BCCR_BCBLUE_Msk;
pub const LTDC_BCCR_BCGREEN_Pos: u32 = 8;
pub const LTDC_BCCR_BCGREEN_Msk: u32 = 0xFF << LTDC_BCCR_BCGREEN_Pos;
pub const LTDC_BCCR_BCGREEN: u32 = LTDC_BCCR_BCGREEN_Msk;
pub const LTDC_BCCR_BCRED_Pos: u32 = 16;
pub const LTDC_BCCR_BCRED_Msk: u32 = 0xFF << LTDC_BCCR_BCRED_Pos;
pub const LTDC_BCCR_BCRED: u32 = LTDC_BCCR_BCRED_Msk;
pub const LTDC_IER_LIE_Pos: u32 = 0;
pub const LTDC_IER_LIE_Msk: u32 = 0x1 << LTDC_IER_LIE_Pos;
pub const LTDC_IER_LIE: u32 = LTDC_IER_LIE_Msk;
pub const LTDC_IER_FUIE_Pos: u32 = 1;
pub const LTDC_IER_FUIE_Msk: u32 = 0x1 << LTDC_IER_FUIE_Pos;
pub const LTDC_IER_FUIE: u32 = LTDC_IER_FUIE_Msk;
pub const LTDC_IER_TERRIE_Pos: u32 = 2;
pub const LTDC_IER_TERRIE_Msk: u32 = 0x1 << LTDC_IER_TERRIE_Pos;
pub const LTDC_IER_TERRIE: u32 = LTDC_IER_TERRIE_Msk;
pub const LTDC_IER_RRIE_Pos: u32 = 3;
pub const LTDC_IER_RRIE_Msk: u32 = 0x1 << LTDC_IER_RRIE_Pos;
pub const LTDC_IER_RRIE: u32 = LTDC_IER_RRIE_Msk;
pub const LTDC_ISR_LIF_Pos: u32 = 0;
pub const LTDC_ISR_LIF_Msk: u32 = 0x1 << LTDC_ISR_LIF_Pos;
pub const LTDC_ISR_LIF: u32 = LTDC_ISR_LIF_Msk;
pub const LTDC_ISR_FUIF_Pos: u32 = 1;
pub const LTDC_ISR_FUIF_Msk: u32 = 0x1 << LTDC_ISR_FUIF_Pos;
pub const LTDC_ISR_FUIF: u32 = LTDC_ISR_FUIF_Msk;
pub const LTDC_ISR_TERRIF_Pos: u32 = 2;
pub const LTDC_ISR_TERRIF_Msk: u32 = 0x1 << LTDC_ISR_TERRIF_Pos;
pub const LTDC_ISR_TERRIF: u32 = LTDC_ISR_TERRIF_Msk;
pub const LTDC_ISR_RRIF_Pos: u32 = 3;
pub const LTDC_ISR_RRIF_Msk: u32 = 0x1 << LTDC_ISR_RRIF_Pos;
pub const LTDC_ISR_RRIF: u32 = LTDC_ISR_RRIF_Msk;
pub const LTDC_ICR_CLIF_Pos: u32 = 0;
pub const LTDC_ICR_CLIF_Msk: u32 = 0x1 << LTDC_ICR_CLIF_Pos;
pub const LTDC_ICR_CLIF: u32 = LTDC_ICR_CLIF_Msk;
pub const LTDC_ICR_CFUIF_Pos: u32 = 1;
pub const LTDC_ICR_CFUIF_Msk: u32 = 0x1 << LTDC_ICR_CFUIF_Pos;
pub const LTDC_ICR_CFUIF: u32 = LTDC_ICR_CFUIF_Msk;
pub const LTDC_ICR_CTERRIF_Pos: u32 = 2;
pub const LTDC_ICR_CTERRIF_Msk: u32 = 0x1 << LTDC_ICR_CTERRIF_Pos;
pub const LTDC_ICR_CTERRIF: u32 = LTDC_ICR_CTERRIF_Msk;
pub const LTDC_ICR_CRRIF_Pos: u32 = 3;
pub const LTDC_ICR_CRRIF_Msk: u32 = 0x1 << LTDC_ICR_CRRIF_Pos;
pub const LTDC_ICR_CRRIF: u32 = LTDC_ICR_CRRIF_Msk;
pub const LTDC_LIPCR_LIPOS_Pos: u32 = 0;
pub const LTDC_LIPCR_LIPOS_Msk: u32 = 0x7FF << LTDC_LIPCR_LIPOS_Pos;
pub const LTDC_LIPCR_LIPOS: u32 = LTDC_LIPCR_LIPOS_Msk;
pub const LTDC_CPSR_CYPOS_Pos: u32 = 0;
pub const LTDC_CPSR_CYPOS_Msk: u32 = 0xFFFF << LTDC_CPSR_CYPOS_Pos;
pub const LTDC_CPSR_CYPOS: u32 = LTDC_CPSR_CYPOS_Msk;
pub const LTDC_CPSR_CXPOS_Pos: u32 = 16;
pub const LTDC_CPSR_CXPOS_Msk: u32 = 0xFFFF << LTDC_CPSR_CXPOS_Pos;
pub const LTDC_CPSR_CXPOS: u32 = LTDC_CPSR_CXPOS_Msk;
pub const LTDC_CDSR_VDES_Pos: u32 = 0;
pub const LTDC_CDSR_VDES_Msk: u32 = 0x1 << LTDC_CDSR_VDES_Pos;
pub const LTDC_CDSR_VDES: u32 = LTDC_CDSR_VDES_Msk;
pub const LTDC_CDSR_HDES_Pos: u32 = 1;
pub const LTDC_CDSR_HDES_Msk: u32 = 0x1 << LTDC_CDSR_HDES_Pos;
pub const LTDC_CDSR_HDES: u32 = LTDC_CDSR_HDES_Msk;
pub const LTDC_CDSR_VSYNCS_Pos: u32 = 2;
pub const LTDC_CDSR_VSYNCS_Msk: u32 = 0x1 << LTDC_CDSR_VSYNCS_Pos;
pub const LTDC_CDSR_VSYNCS: u32 = LTDC_CDSR_VSYNCS_Msk;
pub const LTDC_CDSR_HSYNCS_Pos: u32 = 3;
pub const LTDC_CDSR_HSYNCS_Msk: u32 = 0x1 << LTDC_CDSR_HSYNCS_Pos;
pub const LTDC_CDSR_HSYNCS: u32 = LTDC_CDSR_HSYNCS_Msk;
pub const LTDC_LxCR_LEN_Pos: u32 = 0;
pub const LTDC_LxCR_LEN_Msk: u32 = 0x1 << LTDC_LxCR_LEN_Pos;
pub const LTDC_LxCR_LEN: u32 = LTDC_LxCR_LEN_Msk;
pub const LTDC_LxCR_COLKEN_Pos: u32 = 1;
pub const LTDC_LxCR_COLKEN_Msk: u32 = 0x1 << LTDC_LxCR_COLKEN_Pos;
pub const LTDC_LxCR_COLKEN: u32 = LTDC_LxCR_COLKEN_Msk;
pub const LTDC_LxCR_CLUTEN_Pos: u32 = 4;
pub const LTDC_LxCR_CLUTEN_Msk: u32 = 0x1 << LTDC_LxCR_CLUTEN_Pos;
pub const LTDC_LxCR_CLUTEN: u32 = LTDC_LxCR_CLUTEN_Msk;
pub const LTDC_LxWHPCR_WHSTPOS_Pos: u32 = 0;
pub const LTDC_LxWHPCR_WHSTPOS_Msk: u32 = 0xFFF << LTDC_LxWHPCR_WHSTPOS_Pos;
pub const LTDC_LxWHPCR_WHSTPOS: u32 = LTDC_LxWHPCR_WHSTPOS_Msk;
pub const LTDC_LxWHPCR_WHSPPOS_Pos: u32 = 16;
pub const LTDC_LxWHPCR_WHSPPOS_Msk: u32 = 0xFFFF << LTDC_LxWHPCR_WHSPPOS_Pos;
pub const LTDC_LxWHPCR_WHSPPOS: u32 = LTDC_LxWHPCR_WHSPPOS_Msk;
pub const LTDC_LxWVPCR_WVSTPOS_Pos: u32 = 0;
pub const LTDC_LxWVPCR_WVSTPOS_Msk: u32 = 0xFFF << LTDC_LxWVPCR_WVSTPOS_Pos;
pub const LTDC_LxWVPCR_WVSTPOS: u32 = LTDC_LxWVPCR_WVSTPOS_Msk;
pub const LTDC_LxWVPCR_WVSPPOS_Pos: u32 = 16;
pub const LTDC_LxWVPCR_WVSPPOS_Msk: u32 = 0xFFFF << LTDC_LxWVPCR_WVSPPOS_Pos;
pub const LTDC_LxWVPCR_WVSPPOS: u32 = LTDC_LxWVPCR_WVSPPOS_Msk;
pub const LTDC_LxCKCR_CKBLUE_Pos: u32 = 0;
pub const LTDC_LxCKCR_CKBLUE_Msk: u32 = 0xFF << LTDC_LxCKCR_CKBLUE_Pos;
pub const LTDC_LxCKCR_CKBLUE: u32 = LTDC_LxCKCR_CKBLUE_Msk;
pub const LTDC_LxCKCR_CKGREEN_Pos: u32 = 8;
pub const LTDC_LxCKCR_CKGREEN_Msk: u32 = 0xFF << LTDC_LxCKCR_CKGREEN_Pos;
pub const LTDC_LxCKCR_CKGREEN: u32 = LTDC_LxCKCR_CKGREEN_Msk;
pub const LTDC_LxCKCR_CKRED_Pos: u32 = 16;
pub const LTDC_LxCKCR_CKRED_Msk: u32 = 0xFF << LTDC_LxCKCR_CKRED_Pos;
pub const LTDC_LxCKCR_CKRED: u32 = LTDC_LxCKCR_CKRED_Msk;
pub const LTDC_LxPFCR_PF_Pos: u32 = 0;
pub const LTDC_LxPFCR_PF_Msk: u32 = 0x7 << LTDC_LxPFCR_PF_Pos;
pub const LTDC_LxPFCR_PF: u32 = LTDC_LxPFCR_PF_Msk;
pub const LTDC_LxCACR_CONSTA_Pos: u32 = 0;
pub const LTDC_LxCACR_CONSTA_Msk: u32 = 0xFF << LTDC_LxCACR_CONSTA_Pos;
pub const LTDC_LxCACR_CONSTA: u32 = LTDC_LxCACR_CONSTA_Msk;
pub const LTDC_LxDCCR_DCBLUE_Pos: u32 = 0;
pub const LTDC_LxDCCR_DCBLUE_Msk: u32 = 0xFF << LTDC_LxDCCR_DCBLUE_Pos;
pub const LTDC_LxDCCR_DCBLUE: u32 = LTDC_LxDCCR_DCBLUE_Msk;
pub const LTDC_LxDCCR_DCGREEN_Pos: u32 = 8;
pub const LTDC_LxDCCR_DCGREEN_Msk: u32 = 0xFF << LTDC_LxDCCR_DCGREEN_Pos;
pub const LTDC_LxDCCR_DCGREEN: u32 = LTDC_LxDCCR_DCGREEN_Msk;
pub const LTDC_LxDCCR_DCRED_Pos: u32 = 16;
pub const LTDC_LxDCCR_DCRED_Msk: u32 = 0xFF << LTDC_LxDCCR_DCRED_Pos;
pub const LTDC_LxDCCR_DCRED: u32 = LTDC_LxDCCR_DCRED_Msk;
pub const LTDC_LxDCCR_DCALPHA_Pos: u32 = 24;
pub const LTDC_LxDCCR_DCALPHA_Msk: u32 = 0xFF << LTDC_LxDCCR_DCALPHA_Pos;
pub const LTDC_LxDCCR_DCALPHA: u32 = LTDC_LxDCCR_DCALPHA_Msk;
pub const LTDC_LxBFCR_BF2_Pos: u32 = 0;
pub const LTDC_LxBFCR_BF2_Msk: u32 = 0x7 << LTDC_LxBFCR_BF2_Pos;
pub const LTDC_LxBFCR_BF2: u32 = LTDC_LxBFCR_BF2_Msk;
pub const LTDC_LxBFCR_BF1_Pos: u32 = 8;
pub const LTDC_LxBFCR_BF1_Msk: u32 = 0x7 << LTDC_LxBFCR_BF1_Pos;
pub const LTDC_LxBFCR_BF1: u32 = LTDC_LxBFCR_BF1_Msk;
pub const LTDC_LxCFBAR_CFBADD_Pos: u32 = 0;
pub const LTDC_LxCFBAR_CFBADD_Msk: u32 = 0xFFFFFFFF << LTDC_LxCFBAR_CFBADD_Pos;
pub const LTDC_LxCFBAR_CFBADD: u32 = LTDC_LxCFBAR_CFBADD_Msk;
pub const LTDC_LxCFBLR_CFBLL_Pos: u32 = 0;
pub const LTDC_LxCFBLR_CFBLL_Msk: u32 = 0x1FFF << LTDC_LxCFBLR_CFBLL_Pos;
pub const LTDC_LxCFBLR_CFBLL: u32 = LTDC_LxCFBLR_CFBLL_Msk;
pub const LTDC_LxCFBLR_CFBP_Pos: u32 = 16;
pub const LTDC_LxCFBLR_CFBP_Msk: u32 = 0x1FFF << LTDC_LxCFBLR_CFBP_Pos;
pub const LTDC_LxCFBLR_CFBP: u32 = LTDC_LxCFBLR_CFBP_Msk;
pub const LTDC_LxCFBLNR_CFBLNBR_Pos: u32 = 0;
pub const LTDC_LxCFBLNR_CFBLNBR_Msk: u32 = 0x7FF << LTDC_LxCFBLNR_CFBLNBR_Pos;
pub const LTDC_LxCFBLNR_CFBLNBR: u32 = LTDC_LxCFBLNR_CFBLNBR_Msk;
pub const LTDC_LxCLUTWR_BLUE_Pos: u32 = 0;
pub const LTDC_LxCLUTWR_BLUE_Msk: u32 = 0xFF << LTDC_LxCLUTWR_BLUE_Pos;
pub const LTDC_LxCLUTWR_BLUE: u32 = LTDC_LxCLUTWR_BLUE_Msk;
pub const LTDC_LxCLUTWR_GREEN_Pos: u32 = 8;
pub const LTDC_LxCLUTWR_GREEN_Msk: u32 = 0xFF << LTDC_LxCLUTWR_GREEN_Pos;
pub const LTDC_LxCLUTWR_GREEN: u32 = LTDC_LxCLUTWR_GREEN_Msk;
pub const LTDC_LxCLUTWR_RED_Pos: u32 = 16;
pub const LTDC_LxCLUTWR_RED_Msk: u32 = 0xFF << LTDC_LxCLUTWR_RED_Pos;
pub const LTDC_LxCLUTWR_RED: u32 = LTDC_LxCLUTWR_RED_Msk;
pub const LTDC_LxCLUTWR_CLUTADD_Pos: u32 = 24;
pub const LTDC_LxCLUTWR_CLUTADD_Msk: u32 = 0xFF << LTDC_LxCLUTWR_CLUTADD_Pos;
pub const LTDC_LxCLUTWR_CLUTADD: u32 = LTDC_LxCLUTWR_CLUTADD_Msk;
pub const MDMA_GISR0_GIF0_Pos: u32 = 0;
pub const MDMA_GISR0_GIF0_Msk: u32 = 0x1 << MDMA_GISR0_GIF0_Pos;
pub const MDMA_GISR0_GIF0: u32 = MDMA_GISR0_GIF0_Msk;
pub const MDMA_GISR0_GIF1_Pos: u32 = 1;
pub const MDMA_GISR0_GIF1_Msk: u32 = 0x1 << MDMA_GISR0_GIF1_Pos;
pub const MDMA_GISR0_GIF1: u32 = MDMA_GISR0_GIF1_Msk;
pub const MDMA_GISR0_GIF2_Pos: u32 = 2;
pub const MDMA_GISR0_GIF2_Msk: u32 = 0x1 << MDMA_GISR0_GIF2_Pos;
pub const MDMA_GISR0_GIF2: u32 = MDMA_GISR0_GIF2_Msk;
pub const MDMA_GISR0_GIF3_Pos: u32 = 3;
pub const MDMA_GISR0_GIF3_Msk: u32 = 0x1 << MDMA_GISR0_GIF3_Pos;
pub const MDMA_GISR0_GIF3: u32 = MDMA_GISR0_GIF3_Msk;
pub const MDMA_GISR0_GIF4_Pos: u32 = 4;
pub const MDMA_GISR0_GIF4_Msk: u32 = 0x1 << MDMA_GISR0_GIF4_Pos;
pub const MDMA_GISR0_GIF4: u32 = MDMA_GISR0_GIF4_Msk;
pub const MDMA_GISR0_GIF5_Pos: u32 = 5;
pub const MDMA_GISR0_GIF5_Msk: u32 = 0x1 << MDMA_GISR0_GIF5_Pos;
pub const MDMA_GISR0_GIF5: u32 = MDMA_GISR0_GIF5_Msk;
pub const MDMA_GISR0_GIF6_Pos: u32 = 6;
pub const MDMA_GISR0_GIF6_Msk: u32 = 0x1 << MDMA_GISR0_GIF6_Pos;
pub const MDMA_GISR0_GIF6: u32 = MDMA_GISR0_GIF6_Msk;
pub const MDMA_GISR0_GIF7_Pos: u32 = 7;
pub const MDMA_GISR0_GIF7_Msk: u32 = 0x1 << MDMA_GISR0_GIF7_Pos;
pub const MDMA_GISR0_GIF7: u32 = MDMA_GISR0_GIF7_Msk;
pub const MDMA_GISR0_GIF8_Pos: u32 = 8;
pub const MDMA_GISR0_GIF8_Msk: u32 = 0x1 << MDMA_GISR0_GIF8_Pos;
pub const MDMA_GISR0_GIF8: u32 = MDMA_GISR0_GIF8_Msk;
pub const MDMA_GISR0_GIF9_Pos: u32 = 9;
pub const MDMA_GISR0_GIF9_Msk: u32 = 0x1 << MDMA_GISR0_GIF9_Pos;
pub const MDMA_GISR0_GIF9: u32 = MDMA_GISR0_GIF9_Msk;
pub const MDMA_GISR0_GIF10_Pos: u32 = 10;
pub const MDMA_GISR0_GIF10_Msk: u32 = 0x1 << MDMA_GISR0_GIF10_Pos;
pub const MDMA_GISR0_GIF10: u32 = MDMA_GISR0_GIF10_Msk;
pub const MDMA_GISR0_GIF11_Pos: u32 = 11;
pub const MDMA_GISR0_GIF11_Msk: u32 = 0x1 << MDMA_GISR0_GIF11_Pos;
pub const MDMA_GISR0_GIF11: u32 = MDMA_GISR0_GIF11_Msk;
pub const MDMA_GISR0_GIF12_Pos: u32 = 12;
pub const MDMA_GISR0_GIF12_Msk: u32 = 0x1 << MDMA_GISR0_GIF12_Pos;
pub const MDMA_GISR0_GIF12: u32 = MDMA_GISR0_GIF12_Msk;
pub const MDMA_GISR0_GIF13_Pos: u32 = 13;
pub const MDMA_GISR0_GIF13_Msk: u32 = 0x1 << MDMA_GISR0_GIF13_Pos;
pub const MDMA_GISR0_GIF13: u32 = MDMA_GISR0_GIF13_Msk;
pub const MDMA_GISR0_GIF14_Pos: u32 = 14;
pub const MDMA_GISR0_GIF14_Msk: u32 = 0x1 << MDMA_GISR0_GIF14_Pos;
pub const MDMA_GISR0_GIF14: u32 = MDMA_GISR0_GIF14_Msk;
pub const MDMA_GISR0_GIF15_Pos: u32 = 15;
pub const MDMA_GISR0_GIF15_Msk: u32 = 0x1 << MDMA_GISR0_GIF15_Pos;
pub const MDMA_GISR0_GIF15: u32 = MDMA_GISR0_GIF15_Msk;
pub const MDMA_CISR_TEIF_Pos: u32 = 0;
pub const MDMA_CISR_TEIF_Msk: u32 = 0x1 << MDMA_CISR_TEIF_Pos;
pub const MDMA_CISR_TEIF: u32 = MDMA_CISR_TEIF_Msk;
pub const MDMA_CISR_CTCIF_Pos: u32 = 1;
pub const MDMA_CISR_CTCIF_Msk: u32 = 0x1 << MDMA_CISR_CTCIF_Pos;
pub const MDMA_CISR_CTCIF: u32 = MDMA_CISR_CTCIF_Msk;
pub const MDMA_CISR_BRTIF_Pos: u32 = 2;
pub const MDMA_CISR_BRTIF_Msk: u32 = 0x1 << MDMA_CISR_BRTIF_Pos;
pub const MDMA_CISR_BRTIF: u32 = MDMA_CISR_BRTIF_Msk;
pub const MDMA_CISR_BTIF_Pos: u32 = 3;
pub const MDMA_CISR_BTIF_Msk: u32 = 0x1 << MDMA_CISR_BTIF_Pos;
pub const MDMA_CISR_BTIF: u32 = MDMA_CISR_BTIF_Msk;
pub const MDMA_CISR_TCIF_Pos: u32 = 4;
pub const MDMA_CISR_TCIF_Msk: u32 = 0x1 << MDMA_CISR_TCIF_Pos;
pub const MDMA_CISR_TCIF: u32 = MDMA_CISR_TCIF_Msk;
pub const MDMA_CISR_CRQA_Pos: u32 = 16;
pub const MDMA_CISR_CRQA_Msk: u32 = 0x1 << MDMA_CISR_CRQA_Pos;
pub const MDMA_CISR_CRQA: u32 = MDMA_CISR_CRQA_Msk;
pub const MDMA_CIFCR_CTEIF_Pos: u32 = 0;
pub const MDMA_CIFCR_CTEIF_Msk: u32 = 0x1 << MDMA_CIFCR_CTEIF_Pos;
pub const MDMA_CIFCR_CTEIF: u32 = MDMA_CIFCR_CTEIF_Msk;
pub const MDMA_CIFCR_CCTCIF_Pos: u32 = 1;
pub const MDMA_CIFCR_CCTCIF_Msk: u32 = 0x1 << MDMA_CIFCR_CCTCIF_Pos;
pub const MDMA_CIFCR_CCTCIF: u32 = MDMA_CIFCR_CCTCIF_Msk;
pub const MDMA_CIFCR_CBRTIF_Pos: u32 = 2;
pub const MDMA_CIFCR_CBRTIF_Msk: u32 = 0x1 << MDMA_CIFCR_CBRTIF_Pos;
pub const MDMA_CIFCR_CBRTIF: u32 = MDMA_CIFCR_CBRTIF_Msk;
pub const MDMA_CIFCR_CBTIF_Pos: u32 = 3;
pub const MDMA_CIFCR_CBTIF_Msk: u32 = 0x1 << MDMA_CIFCR_CBTIF_Pos;
pub const MDMA_CIFCR_CBTIF: u32 = MDMA_CIFCR_CBTIF_Msk;
pub const MDMA_CIFCR_CLTCIF_Pos: u32 = 4;
pub const MDMA_CIFCR_CLTCIF_Msk: u32 = 0x1 << MDMA_CIFCR_CLTCIF_Pos;
pub const MDMA_CIFCR_CLTCIF: u32 = MDMA_CIFCR_CLTCIF_Msk;
pub const MDMA_CESR_TEA_Pos: u32 = 0;
pub const MDMA_CESR_TEA_Msk: u32 = 0x7F << MDMA_CESR_TEA_Pos;
pub const MDMA_CESR_TEA: u32 = MDMA_CESR_TEA_Msk;
pub const MDMA_CESR_TED_Pos: u32 = 7;
pub const MDMA_CESR_TED_Msk: u32 = 0x1 << MDMA_CESR_TED_Pos;
pub const MDMA_CESR_TED: u32 = MDMA_CESR_TED_Msk;
pub const MDMA_CESR_TELD_Pos: u32 = 8;
pub const MDMA_CESR_TELD_Msk: u32 = 0x1 << MDMA_CESR_TELD_Pos;
pub const MDMA_CESR_TELD: u32 = MDMA_CESR_TELD_Msk;
pub const MDMA_CESR_TEMD_Pos: u32 = 9;
pub const MDMA_CESR_TEMD_Msk: u32 = 0x1 << MDMA_CESR_TEMD_Pos;
pub const MDMA_CESR_TEMD: u32 = MDMA_CESR_TEMD_Msk;
pub const MDMA_CESR_ASE_Pos: u32 = 10;
pub const MDMA_CESR_ASE_Msk: u32 = 0x1 << MDMA_CESR_ASE_Pos;
pub const MDMA_CESR_ASE: u32 = MDMA_CESR_ASE_Msk;
pub const MDMA_CESR_BSE_Pos: u32 = 11;
pub const MDMA_CESR_BSE_Msk: u32 = 0x1 << MDMA_CESR_BSE_Pos;
pub const MDMA_CESR_BSE: u32 = MDMA_CESR_BSE_Msk;
pub const MDMA_CCR_EN_Pos: u32 = 0;
pub const MDMA_CCR_EN_Msk: u32 = 0x1 << MDMA_CCR_EN_Pos;
pub const MDMA_CCR_EN: u32 = MDMA_CCR_EN_Msk;
pub const MDMA_CCR_TEIE_Pos: u32 = 1;
pub const MDMA_CCR_TEIE_Msk: u32 = 0x1 << MDMA_CCR_TEIE_Pos;
pub const MDMA_CCR_TEIE: u32 = MDMA_CCR_TEIE_Msk;
pub const MDMA_CCR_CTCIE_Pos: u32 = 2;
pub const MDMA_CCR_CTCIE_Msk: u32 = 0x1 << MDMA_CCR_CTCIE_Pos;
pub const MDMA_CCR_CTCIE: u32 = MDMA_CCR_CTCIE_Msk;
pub const MDMA_CCR_BRTIE_Pos: u32 = 3;
pub const MDMA_CCR_BRTIE_Msk: u32 = 0x1 << MDMA_CCR_BRTIE_Pos;
pub const MDMA_CCR_BRTIE: u32 = MDMA_CCR_BRTIE_Msk;
pub const MDMA_CCR_BTIE_Pos: u32 = 4;
pub const MDMA_CCR_BTIE_Msk: u32 = 0x1 << MDMA_CCR_BTIE_Pos;
pub const MDMA_CCR_BTIE: u32 = MDMA_CCR_BTIE_Msk;
pub const MDMA_CCR_TCIE_Pos: u32 = 5;
pub const MDMA_CCR_TCIE_Msk: u32 = 0x1 << MDMA_CCR_TCIE_Pos;
pub const MDMA_CCR_TCIE: u32 = MDMA_CCR_TCIE_Msk;
pub const MDMA_CCR_PL_Pos: u32 = 6;
pub const MDMA_CCR_PL_Msk: u32 = 0x3 << MDMA_CCR_PL_Pos;
pub const MDMA_CCR_PL: u32 = MDMA_CCR_PL_Msk;
pub const MDMA_CCR_PL_0: u32 = 0x1 << MDMA_CCR_PL_Pos;
pub const MDMA_CCR_PL_1: u32 = 0x2 << MDMA_CCR_PL_Pos;
pub const MDMA_CCR_BEX_Pos: u32 = 12;
pub const MDMA_CCR_BEX_Msk: u32 = 0x1 << MDMA_CCR_BEX_Pos;
pub const MDMA_CCR_BEX: u32 = MDMA_CCR_BEX_Msk;
pub const MDMA_CCR_HEX_Pos: u32 = 13;
pub const MDMA_CCR_HEX_Msk: u32 = 0x1 << MDMA_CCR_HEX_Pos;
pub const MDMA_CCR_HEX: u32 = MDMA_CCR_HEX_Msk;
pub const MDMA_CCR_WEX_Pos: u32 = 14;
pub const MDMA_CCR_WEX_Msk: u32 = 0x1 << MDMA_CCR_WEX_Pos;
pub const MDMA_CCR_WEX: u32 = MDMA_CCR_WEX_Msk;
pub const MDMA_CCR_SWRQ_Pos: u32 = 16;
pub const MDMA_CCR_SWRQ_Msk: u32 = 0x1 << MDMA_CCR_SWRQ_Pos;
pub const MDMA_CCR_SWRQ: u32 = MDMA_CCR_SWRQ_Msk;
pub const MDMA_CTCR_SINC_Pos: u32 = 0;
pub const MDMA_CTCR_SINC_Msk: u32 = 0x3 << MDMA_CTCR_SINC_Pos;
pub const MDMA_CTCR_SINC: u32 = MDMA_CTCR_SINC_Msk;
pub const MDMA_CTCR_SINC_0: u32 = 0x1 << MDMA_CTCR_SINC_Pos;
pub const MDMA_CTCR_SINC_1: u32 = 0x2 << MDMA_CTCR_SINC_Pos;
pub const MDMA_CTCR_DINC_Pos: u32 = 2;
pub const MDMA_CTCR_DINC_Msk: u32 = 0x3 << MDMA_CTCR_DINC_Pos;
pub const MDMA_CTCR_DINC: u32 = MDMA_CTCR_DINC_Msk;
pub const MDMA_CTCR_DINC_0: u32 = 0x1 << MDMA_CTCR_DINC_Pos;
pub const MDMA_CTCR_DINC_1: u32 = 0x2 << MDMA_CTCR_DINC_Pos;
pub const MDMA_CTCR_SSIZE_Pos: u32 = 4;
pub const MDMA_CTCR_SSIZE_Msk: u32 = 0x3 << MDMA_CTCR_SSIZE_Pos;
pub const MDMA_CTCR_SSIZE: u32 = MDMA_CTCR_SSIZE_Msk;
pub const MDMA_CTCR_SSIZE_0: u32 = 0x1 << MDMA_CTCR_SSIZE_Pos;
pub const MDMA_CTCR_SSIZE_1: u32 = 0x2 << MDMA_CTCR_SSIZE_Pos;
pub const MDMA_CTCR_DSIZE_Pos: u32 = 6;
pub const MDMA_CTCR_DSIZE_Msk: u32 = 0x3 << MDMA_CTCR_DSIZE_Pos;
pub const MDMA_CTCR_DSIZE: u32 = MDMA_CTCR_DSIZE_Msk;
pub const MDMA_CTCR_DSIZE_0: u32 = 0x1 << MDMA_CTCR_DSIZE_Pos;
pub const MDMA_CTCR_DSIZE_1: u32 = 0x2 << MDMA_CTCR_DSIZE_Pos;
pub const MDMA_CTCR_SINCOS_Pos: u32 = 8;
pub const MDMA_CTCR_SINCOS_Msk: u32 = 0x3 << MDMA_CTCR_SINCOS_Pos;
pub const MDMA_CTCR_SINCOS: u32 = MDMA_CTCR_SINCOS_Msk;
pub const MDMA_CTCR_SINCOS_0: u32 = 0x1 << MDMA_CTCR_SINCOS_Pos;
pub const MDMA_CTCR_SINCOS_1: u32 = 0x2 << MDMA_CTCR_SINCOS_Pos;
pub const MDMA_CTCR_DINCOS_Pos: u32 = 10;
pub const MDMA_CTCR_DINCOS_Msk: u32 = 0x3 << MDMA_CTCR_DINCOS_Pos;
pub const MDMA_CTCR_DINCOS: u32 = MDMA_CTCR_DINCOS_Msk;
pub const MDMA_CTCR_DINCOS_0: u32 = 0x1 << MDMA_CTCR_DINCOS_Pos;
pub const MDMA_CTCR_DINCOS_1: u32 = 0x2 << MDMA_CTCR_DINCOS_Pos;
pub const MDMA_CTCR_SBURST_Pos: u32 = 12;
pub const MDMA_CTCR_SBURST_Msk: u32 = 0x7 << MDMA_CTCR_SBURST_Pos;
pub const MDMA_CTCR_SBURST: u32 = MDMA_CTCR_SBURST_Msk;
pub const MDMA_CTCR_SBURST_0: u32 = 0x1 << MDMA_CTCR_SBURST_Pos;
pub const MDMA_CTCR_SBURST_1: u32 = 0x2 << MDMA_CTCR_SBURST_Pos;
pub const MDMA_CTCR_SBURST_2: u32 = 0x4 << MDMA_CTCR_SBURST_Pos;
pub const MDMA_CTCR_DBURST_Pos: u32 = 15;
pub const MDMA_CTCR_DBURST_Msk: u32 = 0x7 << MDMA_CTCR_DBURST_Pos;
pub const MDMA_CTCR_DBURST: u32 = MDMA_CTCR_DBURST_Msk;
pub const MDMA_CTCR_DBURST_0: u32 = 0x1 << MDMA_CTCR_DBURST_Pos;
pub const MDMA_CTCR_DBURST_1: u32 = 0x2 << MDMA_CTCR_DBURST_Pos;
pub const MDMA_CTCR_DBURST_2: u32 = 0x4 << MDMA_CTCR_DBURST_Pos;
pub const MDMA_CTCR_TLEN_Pos: u32 = 18;
pub const MDMA_CTCR_TLEN_Msk: u32 = 0x7F << MDMA_CTCR_TLEN_Pos;
pub const MDMA_CTCR_TLEN: u32 = MDMA_CTCR_TLEN_Msk;
pub const MDMA_CTCR_PKE_Pos: u32 = 25;
pub const MDMA_CTCR_PKE_Msk: u32 = 0x1 << MDMA_CTCR_PKE_Pos;
pub const MDMA_CTCR_PKE: u32 = MDMA_CTCR_PKE_Msk;
pub const MDMA_CTCR_PAM_Pos: u32 = 26;
pub const MDMA_CTCR_PAM_Msk: u32 = 0x3 << MDMA_CTCR_PAM_Pos;
pub const MDMA_CTCR_PAM: u32 = MDMA_CTCR_PAM_Msk;
pub const MDMA_CTCR_PAM_0: u32 = 0x1 << MDMA_CTCR_PAM_Pos;
pub const MDMA_CTCR_PAM_1: u32 = 0x2 << MDMA_CTCR_PAM_Pos;
pub const MDMA_CTCR_TRGM_Pos: u32 = 28;
pub const MDMA_CTCR_TRGM_Msk: u32 = 0x3 << MDMA_CTCR_TRGM_Pos;
pub const MDMA_CTCR_TRGM: u32 = MDMA_CTCR_TRGM_Msk;
pub const MDMA_CTCR_TRGM_0: u32 = 0x1 << MDMA_CTCR_TRGM_Pos;
pub const MDMA_CTCR_TRGM_1: u32 = 0x2 << MDMA_CTCR_TRGM_Pos;
pub const MDMA_CTCR_SWRM_Pos: u32 = 30;
pub const MDMA_CTCR_SWRM_Msk: u32 = 0x1 << MDMA_CTCR_SWRM_Pos;
pub const MDMA_CTCR_SWRM: u32 = MDMA_CTCR_SWRM_Msk;
pub const MDMA_CTCR_BWM_Pos: u32 = 31;
pub const MDMA_CTCR_BWM_Msk: u32 = 0x1 << MDMA_CTCR_BWM_Pos;
pub const MDMA_CTCR_BWM: u32 = MDMA_CTCR_BWM_Msk;
pub const MDMA_CBNDTR_BNDT_Pos: u32 = 0;
pub const MDMA_CBNDTR_BNDT_Msk: u32 = 0x1FFFF << MDMA_CBNDTR_BNDT_Pos;
pub const MDMA_CBNDTR_BNDT: u32 = MDMA_CBNDTR_BNDT_Msk;
pub const MDMA_CBNDTR_BRSUM_Pos: u32 = 18;
pub const MDMA_CBNDTR_BRSUM_Msk: u32 = 0x1 << MDMA_CBNDTR_BRSUM_Pos;
pub const MDMA_CBNDTR_BRSUM: u32 = MDMA_CBNDTR_BRSUM_Msk;
pub const MDMA_CBNDTR_BRDUM_Pos: u32 = 19;
pub const MDMA_CBNDTR_BRDUM_Msk: u32 = 0x1 << MDMA_CBNDTR_BRDUM_Pos;
pub const MDMA_CBNDTR_BRDUM: u32 = MDMA_CBNDTR_BRDUM_Msk;
pub const MDMA_CBNDTR_BRC_Pos: u32 = 20;
pub const MDMA_CBNDTR_BRC_Msk: u32 = 0xFFF << MDMA_CBNDTR_BRC_Pos;
pub const MDMA_CBNDTR_BRC: u32 = MDMA_CBNDTR_BRC_Msk;
pub const MDMA_CSAR_SAR_Pos: u32 = 0;
pub const MDMA_CSAR_SAR_Msk: u32 = 0xFFFFFFFF << MDMA_CSAR_SAR_Pos;
pub const MDMA_CSAR_SAR: u32 = MDMA_CSAR_SAR_Msk;
pub const MDMA_CDAR_DAR_Pos: u32 = 0;
pub const MDMA_CDAR_DAR_Msk: u32 = 0xFFFFFFFF << MDMA_CDAR_DAR_Pos;
pub const MDMA_CDAR_DAR: u32 = MDMA_CDAR_DAR_Msk;
pub const MDMA_CBRUR_SUV_Pos: u32 = 0;
pub const MDMA_CBRUR_SUV_Msk: u32 = 0xFFFF << MDMA_CBRUR_SUV_Pos;
pub const MDMA_CBRUR_SUV: u32 = MDMA_CBRUR_SUV_Msk;
pub const MDMA_CBRUR_DUV_Pos: u32 = 16;
pub const MDMA_CBRUR_DUV_Msk: u32 = 0xFFFF << MDMA_CBRUR_DUV_Pos;
pub const MDMA_CBRUR_DUV: u32 = MDMA_CBRUR_DUV_Msk;
pub const MDMA_CLAR_LAR_Pos: u32 = 0;
pub const MDMA_CLAR_LAR_Msk: u32 = 0xFFFFFFFF << MDMA_CLAR_LAR_Pos;
pub const MDMA_CLAR_LAR: u32 = MDMA_CLAR_LAR_Msk;
pub const MDMA_CTBR_TSEL_Pos: u32 = 0;
pub const MDMA_CTBR_TSEL_Msk: u32 = 0xFF << MDMA_CTBR_TSEL_Pos;
pub const MDMA_CTBR_TSEL: u32 = MDMA_CTBR_TSEL_Msk;
pub const MDMA_CTBR_SBUS_Pos: u32 = 16;
pub const MDMA_CTBR_SBUS_Msk: u32 = 0x1 << MDMA_CTBR_SBUS_Pos;
pub const MDMA_CTBR_SBUS: u32 = MDMA_CTBR_SBUS_Msk;
pub const MDMA_CTBR_DBUS_Pos: u32 = 17;
pub const MDMA_CTBR_DBUS_Msk: u32 = 0x1 << MDMA_CTBR_DBUS_Pos;
pub const MDMA_CTBR_DBUS: u32 = MDMA_CTBR_DBUS_Msk;
pub const MDMA_CMAR_MAR_Pos: u32 = 0;
pub const MDMA_CMAR_MAR_Msk: u32 = 0xFFFFFFFF << MDMA_CMAR_MAR_Pos;
pub const MDMA_CMAR_MAR: u32 = MDMA_CMAR_MAR_Msk;
pub const MDMA_CMDR_MDR_Pos: u32 = 0;
pub const MDMA_CMDR_MDR_Msk: u32 = 0xFFFFFFFF << MDMA_CMDR_MDR_Pos;
pub const MDMA_CMDR_MDR: u32 = MDMA_CMDR_MDR_Msk;
pub const OPAMP_CSR_OPAMPxEN_Pos: u32 = 0;
pub const OPAMP_CSR_OPAMPxEN_Msk: u32 = 0x1 << OPAMP_CSR_OPAMPxEN_Pos;
pub const OPAMP_CSR_OPAMPxEN: u32 = OPAMP_CSR_OPAMPxEN_Msk;
pub const OPAMP_CSR_FORCEVP_Pos: u32 = 1;
pub const OPAMP_CSR_FORCEVP_Msk: u32 = 0x1 << OPAMP_CSR_FORCEVP_Pos;
pub const OPAMP_CSR_FORCEVP: u32 = OPAMP_CSR_FORCEVP_Msk;
pub const OPAMP_CSR_VPSEL_Pos: u32 = 2;
pub const OPAMP_CSR_VPSEL_Msk: u32 = 0x3 << OPAMP_CSR_VPSEL_Pos;
pub const OPAMP_CSR_VPSEL: u32 = OPAMP_CSR_VPSEL_Msk;
pub const OPAMP_CSR_VPSEL_0: u32 = 0x1 << OPAMP_CSR_VPSEL_Pos;
pub const OPAMP_CSR_VPSEL_1: u32 = 0x2 << OPAMP_CSR_VPSEL_Pos;
pub const OPAMP_CSR_VMSEL_Pos: u32 = 5;
pub const OPAMP_CSR_VMSEL_Msk: u32 = 0x3 << OPAMP_CSR_VMSEL_Pos;
pub const OPAMP_CSR_VMSEL: u32 = OPAMP_CSR_VMSEL_Msk;
pub const OPAMP_CSR_VMSEL_0: u32 = 0x1 << OPAMP_CSR_VMSEL_Pos;
pub const OPAMP_CSR_VMSEL_1: u32 = 0x2 << OPAMP_CSR_VMSEL_Pos;
pub const OPAMP_CSR_OPAHSM_Pos: u32 = 8;
pub const OPAMP_CSR_OPAHSM_Msk: u32 = 0x1 << OPAMP_CSR_OPAHSM_Pos;
pub const OPAMP_CSR_OPAHSM: u32 = OPAMP_CSR_OPAHSM_Msk;
pub const OPAMP_CSR_CALON_Pos: u32 = 11;
pub const OPAMP_CSR_CALON_Msk: u32 = 0x1 << OPAMP_CSR_CALON_Pos;
pub const OPAMP_CSR_CALON: u32 = OPAMP_CSR_CALON_Msk;
pub const OPAMP_CSR_CALSEL_Pos: u32 = 12;
pub const OPAMP_CSR_CALSEL_Msk: u32 = 0x3 << OPAMP_CSR_CALSEL_Pos;
pub const OPAMP_CSR_CALSEL: u32 = OPAMP_CSR_CALSEL_Msk;
pub const OPAMP_CSR_CALSEL_0: u32 = 0x1 << OPAMP_CSR_CALSEL_Pos;
pub const OPAMP_CSR_CALSEL_1: u32 = 0x2 << OPAMP_CSR_CALSEL_Pos;
pub const OPAMP_CSR_PGGAIN_Pos: u32 = 14;
pub const OPAMP_CSR_PGGAIN_Msk: u32 = 0xF << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_PGGAIN: u32 = OPAMP_CSR_PGGAIN_Msk;
pub const OPAMP_CSR_PGGAIN_0: u32 = 0x1 << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_PGGAIN_1: u32 = 0x2 << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_PGGAIN_2: u32 = 0x4 << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_PGGAIN_3: u32 = 0x8 << OPAMP_CSR_PGGAIN_Pos;
pub const OPAMP_CSR_USERTRIM_Pos: u32 = 18;
pub const OPAMP_CSR_USERTRIM_Msk: u32 = 0x1 << OPAMP_CSR_USERTRIM_Pos;
pub const OPAMP_CSR_USERTRIM: u32 = OPAMP_CSR_USERTRIM_Msk;
pub const OPAMP_CSR_TSTREF_Pos: u32 = 29;
pub const OPAMP_CSR_TSTREF_Msk: u32 = 0x1 << OPAMP_CSR_TSTREF_Pos;
pub const OPAMP_CSR_TSTREF: u32 = OPAMP_CSR_TSTREF_Msk;
pub const OPAMP_CSR_CALOUT_Pos: u32 = 30;
pub const OPAMP_CSR_CALOUT_Msk: u32 = 0x1 << OPAMP_CSR_CALOUT_Pos;
pub const OPAMP_CSR_CALOUT: u32 = OPAMP_CSR_CALOUT_Msk;
pub const OPAMP1_CSR_OPAEN_Pos: u32 = 0;
pub const OPAMP1_CSR_OPAEN_Msk: u32 = 0x1 << OPAMP1_CSR_OPAEN_Pos;
pub const OPAMP1_CSR_OPAEN: u32 = OPAMP1_CSR_OPAEN_Msk;
pub const OPAMP1_CSR_FORCEVP_Pos: u32 = 1;
pub const OPAMP1_CSR_FORCEVP_Msk: u32 = 0x1 << OPAMP1_CSR_FORCEVP_Pos;
pub const OPAMP1_CSR_FORCEVP: u32 = OPAMP1_CSR_FORCEVP_Msk;
pub const OPAMP1_CSR_VPSEL_Pos: u32 = 2;
pub const OPAMP1_CSR_VPSEL_Msk: u32 = 0x3 << OPAMP1_CSR_VPSEL_Pos;
pub const OPAMP1_CSR_VPSEL: u32 = OPAMP1_CSR_VPSEL_Msk;
pub const OPAMP1_CSR_VPSEL_0: u32 = 0x1 << OPAMP1_CSR_VPSEL_Pos;
pub const OPAMP1_CSR_VPSEL_1: u32 = 0x2 << OPAMP1_CSR_VPSEL_Pos;
pub const OPAMP1_CSR_VMSEL_Pos: u32 = 5;
pub const OPAMP1_CSR_VMSEL_Msk: u32 = 0x3 << OPAMP1_CSR_VMSEL_Pos;
pub const OPAMP1_CSR_VMSEL: u32 = OPAMP1_CSR_VMSEL_Msk;
pub const OPAMP1_CSR_VMSEL_0: u32 = 0x1 << OPAMP1_CSR_VMSEL_Pos;
pub const OPAMP1_CSR_VMSEL_1: u32 = 0x2 << OPAMP1_CSR_VMSEL_Pos;
pub const OPAMP1_CSR_OPAHSM_Pos: u32 = 8;
pub const OPAMP1_CSR_OPAHSM_Msk: u32 = 0x1 << OPAMP1_CSR_OPAHSM_Pos;
pub const OPAMP1_CSR_OPAHSM: u32 = OPAMP1_CSR_OPAHSM_Msk;
pub const OPAMP1_CSR_CALON_Pos: u32 = 11;
pub const OPAMP1_CSR_CALON_Msk: u32 = 0x1 << OPAMP1_CSR_CALON_Pos;
pub const OPAMP1_CSR_CALON: u32 = OPAMP1_CSR_CALON_Msk;
pub const OPAMP1_CSR_CALSEL_Pos: u32 = 12;
pub const OPAMP1_CSR_CALSEL_Msk: u32 = 0x3 << OPAMP1_CSR_CALSEL_Pos;
pub const OPAMP1_CSR_CALSEL: u32 = OPAMP1_CSR_CALSEL_Msk;
pub const OPAMP1_CSR_CALSEL_0: u32 = 0x1 << OPAMP1_CSR_CALSEL_Pos;
pub const OPAMP1_CSR_CALSEL_1: u32 = 0x2 << OPAMP1_CSR_CALSEL_Pos;
pub const OPAMP1_CSR_PGGAIN_Pos: u32 = 14;
pub const OPAMP1_CSR_PGGAIN_Msk: u32 = 0xF << OPAMP1_CSR_PGGAIN_Pos;
pub const OPAMP1_CSR_PGGAIN: u32 = OPAMP1_CSR_PGGAIN_Msk;
pub const OPAMP1_CSR_PGGAIN_0: u32 = 0x1 << OPAMP1_CSR_PGGAIN_Pos;
pub const OPAMP1_CSR_PGGAIN_1: u32 = 0x2 << OPAMP1_CSR_PGGAIN_Pos;
pub const OPAMP1_CSR_PGGAIN_2: u32 = 0x4 << OPAMP1_CSR_PGGAIN_Pos;
pub const OPAMP1_CSR_PGGAIN_3: u32 = 0x8 << OPAMP1_CSR_PGGAIN_Pos;
pub const OPAMP1_CSR_USERTRIM_Pos: u32 = 18;
pub const OPAMP1_CSR_USERTRIM_Msk: u32 = 0x1 << OPAMP1_CSR_USERTRIM_Pos;
pub const OPAMP1_CSR_USERTRIM: u32 = OPAMP1_CSR_USERTRIM_Msk;
pub const OPAMP1_CSR_TSTREF_Pos: u32 = 29;
pub const OPAMP1_CSR_TSTREF_Msk: u32 = 0x1 << OPAMP1_CSR_TSTREF_Pos;
pub const OPAMP1_CSR_TSTREF: u32 = OPAMP1_CSR_TSTREF_Msk;
pub const OPAMP1_CSR_CALOUT_Pos: u32 = 30;
pub const OPAMP1_CSR_CALOUT_Msk: u32 = 0x1 << OPAMP1_CSR_CALOUT_Pos;
pub const OPAMP1_CSR_CALOUT: u32 = OPAMP1_CSR_CALOUT_Msk;
pub const OPAMP2_CSR_OPAEN_Pos: u32 = 0;
pub const OPAMP2_CSR_OPAEN_Msk: u32 = 0x1 << OPAMP2_CSR_OPAEN_Pos;
pub const OPAMP2_CSR_OPAEN: u32 = OPAMP2_CSR_OPAEN_Msk;
pub const OPAMP2_CSR_FORCEVP_Pos: u32 = 1;
pub const OPAMP2_CSR_FORCEVP_Msk: u32 = 0x1 << OPAMP2_CSR_FORCEVP_Pos;
pub const OPAMP2_CSR_FORCEVP: u32 = OPAMP2_CSR_FORCEVP_Msk;
pub const OPAMP2_CSR_VPSEL_Pos: u32 = 2;
pub const OPAMP2_CSR_VPSEL_Msk: u32 = 0x3 << OPAMP2_CSR_VPSEL_Pos;
pub const OPAMP2_CSR_VPSEL: u32 = OPAMP2_CSR_VPSEL_Msk;
pub const OPAMP2_CSR_VPSEL_0: u32 = 0x1 << OPAMP2_CSR_VPSEL_Pos;
pub const OPAMP2_CSR_VPSEL_1: u32 = 0x2 << OPAMP2_CSR_VPSEL_Pos;
pub const OPAMP2_CSR_VMSEL_Pos: u32 = 5;
pub const OPAMP2_CSR_VMSEL_Msk: u32 = 0x3 << OPAMP2_CSR_VMSEL_Pos;
pub const OPAMP2_CSR_VMSEL: u32 = OPAMP2_CSR_VMSEL_Msk;
pub const OPAMP2_CSR_VMSEL_0: u32 = 0x1 << OPAMP2_CSR_VMSEL_Pos;
pub const OPAMP2_CSR_VMSEL_1: u32 = 0x2 << OPAMP2_CSR_VMSEL_Pos;
pub const OPAMP2_CSR_OPAHSM_Pos: u32 = 8;
pub const OPAMP2_CSR_OPAHSM_Msk: u32 = 0x1 << OPAMP2_CSR_OPAHSM_Pos;
pub const OPAMP2_CSR_OPAHSM: u32 = OPAMP2_CSR_OPAHSM_Msk;
pub const OPAMP2_CSR_CALON_Pos: u32 = 11;
pub const OPAMP2_CSR_CALON_Msk: u32 = 0x1 << OPAMP2_CSR_CALON_Pos;
pub const OPAMP2_CSR_CALON: u32 = OPAMP2_CSR_CALON_Msk;
pub const OPAMP2_CSR_CALSEL_Pos: u32 = 12;
pub const OPAMP2_CSR_CALSEL_Msk: u32 = 0x3 << OPAMP2_CSR_CALSEL_Pos;
pub const OPAMP2_CSR_CALSEL: u32 = OPAMP2_CSR_CALSEL_Msk;
pub const OPAMP2_CSR_CALSEL_0: u32 = 0x1 << OPAMP2_CSR_CALSEL_Pos;
pub const OPAMP2_CSR_CALSEL_1: u32 = 0x2 << OPAMP2_CSR_CALSEL_Pos;
pub const OPAMP2_CSR_PGGAIN_Pos: u32 = 14;
pub const OPAMP2_CSR_PGGAIN_Msk: u32 = 0xF << OPAMP2_CSR_PGGAIN_Pos;
pub const OPAMP2_CSR_PGGAIN: u32 = OPAMP2_CSR_PGGAIN_Msk;
pub const OPAMP2_CSR_PGGAIN_0: u32 = 0x1 << OPAMP2_CSR_PGGAIN_Pos;
pub const OPAMP2_CSR_PGGAIN_1: u32 = 0x2 << OPAMP2_CSR_PGGAIN_Pos;
pub const OPAMP2_CSR_PGGAIN_2: u32 = 0x4 << OPAMP2_CSR_PGGAIN_Pos;
pub const OPAMP2_CSR_PGGAIN_3: u32 = 0x8 << OPAMP2_CSR_PGGAIN_Pos;
pub const OPAMP2_CSR_USERTRIM_Pos: u32 = 18;
pub const OPAMP2_CSR_USERTRIM_Msk: u32 = 0x1 << OPAMP2_CSR_USERTRIM_Pos;
pub const OPAMP2_CSR_USERTRIM: u32 = OPAMP2_CSR_USERTRIM_Msk;
pub const OPAMP2_CSR_TSTREF_Pos: u32 = 29;
pub const OPAMP2_CSR_TSTREF_Msk: u32 = 0x1 << OPAMP2_CSR_TSTREF_Pos;
pub const OPAMP2_CSR_TSTREF: u32 = OPAMP2_CSR_TSTREF_Msk;
pub const OPAMP2_CSR_CALOUT_Pos: u32 = 30;
pub const OPAMP2_CSR_CALOUT_Msk: u32 = 0x1 << OPAMP2_CSR_CALOUT_Pos;
pub const OPAMP2_CSR_CALOUT: u32 = OPAMP2_CSR_CALOUT_Msk;
pub const OPAMP_OTR_TRIMOFFSETN_Pos: u32 = 0;
pub const OPAMP_OTR_TRIMOFFSETN_Msk: u32 = 0x1F << OPAMP_OTR_TRIMOFFSETN_Pos;
pub const OPAMP_OTR_TRIMOFFSETN: u32 = OPAMP_OTR_TRIMOFFSETN_Msk;
pub const OPAMP_OTR_TRIMOFFSETP_Pos: u32 = 8;
pub const OPAMP_OTR_TRIMOFFSETP_Msk: u32 = 0x1F << OPAMP_OTR_TRIMOFFSETP_Pos;
pub const OPAMP_OTR_TRIMOFFSETP: u32 = OPAMP_OTR_TRIMOFFSETP_Msk;
pub const OPAMP1_OTR_TRIMOFFSETN_Pos: u32 = 0;
pub const OPAMP1_OTR_TRIMOFFSETN_Msk: u32 = 0x1F << OPAMP1_OTR_TRIMOFFSETN_Pos;
pub const OPAMP1_OTR_TRIMOFFSETN: u32 = OPAMP1_OTR_TRIMOFFSETN_Msk;
pub const OPAMP1_OTR_TRIMOFFSETP_Pos: u32 = 8;
pub const OPAMP1_OTR_TRIMOFFSETP_Msk: u32 = 0x1F << OPAMP1_OTR_TRIMOFFSETP_Pos;
pub const OPAMP1_OTR_TRIMOFFSETP: u32 = OPAMP1_OTR_TRIMOFFSETP_Msk;
pub const OPAMP2_OTR_TRIMOFFSETN_Pos: u32 = 0;
pub const OPAMP2_OTR_TRIMOFFSETN_Msk: u32 = 0x1F << OPAMP2_OTR_TRIMOFFSETN_Pos;
pub const OPAMP2_OTR_TRIMOFFSETN: u32 = OPAMP2_OTR_TRIMOFFSETN_Msk;
pub const OPAMP2_OTR_TRIMOFFSETP_Pos: u32 = 8;
pub const OPAMP2_OTR_TRIMOFFSETP_Msk: u32 = 0x1F << OPAMP2_OTR_TRIMOFFSETP_Pos;
pub const OPAMP2_OTR_TRIMOFFSETP: u32 = OPAMP2_OTR_TRIMOFFSETP_Msk;
pub const OPAMP_HSOTR_TRIMHSOFFSETN_Pos: u32 = 0;
pub const OPAMP_HSOTR_TRIMHSOFFSETN_Msk: u32 = 0x1F << OPAMP_HSOTR_TRIMHSOFFSETN_Pos;
pub const OPAMP_HSOTR_TRIMHSOFFSETN: u32 = OPAMP_HSOTR_TRIMHSOFFSETN_Msk;
pub const OPAMP_HSOTR_TRIMHSOFFSETP_Pos: u32 = 8;
pub const OPAMP_HSOTR_TRIMHSOFFSETP_Msk: u32 = 0x1F << OPAMP_HSOTR_TRIMHSOFFSETP_Pos;
pub const OPAMP_HSOTR_TRIMHSOFFSETP: u32 = OPAMP_HSOTR_TRIMHSOFFSETP_Msk;
pub const OPAMP1_HSOTR_TRIMHSOFFSETN_Pos: u32 = 0;
pub const OPAMP1_HSOTR_TRIMHSOFFSETN_Msk: u32 = 0x1F << OPAMP1_HSOTR_TRIMHSOFFSETN_Pos;
pub const OPAMP1_HSOTR_TRIMHSOFFSETN: u32 = OPAMP1_HSOTR_TRIMHSOFFSETN_Msk;
pub const OPAMP1_HSOTR_TRIMHSOFFSETP_Pos: u32 = 8;
pub const OPAMP1_HSOTR_TRIMHSOFFSETP_Msk: u32 = 0x1F << OPAMP1_HSOTR_TRIMHSOFFSETP_Pos;
pub const OPAMP1_HSOTR_TRIMHSOFFSETP: u32 = OPAMP1_HSOTR_TRIMHSOFFSETP_Msk;
pub const OPAMP2_HSOTR_TRIMHSOFFSETN_Pos: u32 = 0;
pub const OPAMP2_HSOTR_TRIMHSOFFSETN_Msk: u32 = 0x1F << OPAMP2_HSOTR_TRIMHSOFFSETN_Pos;
pub const OPAMP2_HSOTR_TRIMHSOFFSETN: u32 = OPAMP2_HSOTR_TRIMHSOFFSETN_Msk;
pub const OPAMP2_HSOTR_TRIMHSOFFSETP_Pos: u32 = 8;
pub const OPAMP2_HSOTR_TRIMHSOFFSETP_Msk: u32 = 0x1F << OPAMP2_HSOTR_TRIMHSOFFSETP_Pos;
pub const OPAMP2_HSOTR_TRIMHSOFFSETP: u32 = OPAMP2_HSOTR_TRIMHSOFFSETP_Msk;
pub const PSSI_CR_OUTEN_Pos: u32 = 31;
pub const PSSI_CR_OUTEN_Msk: u32 = 0x1 << PSSI_CR_OUTEN_Pos;
pub const PSSI_CR_OUTEN: u32 = PSSI_CR_OUTEN_Msk;
pub const PSSI_CR_DMAEN_Pos: u32 = 30;
pub const PSSI_CR_DMAEN_Msk: u32 = 0x1 << PSSI_CR_DMAEN_Pos;
pub const PSSI_CR_DMAEN: u32 = PSSI_CR_DMAEN_Msk;
pub const PSSI_CR_DERDYCFG_Pos: u32 = 18;
pub const PSSI_CR_DERDYCFG_Msk: u32 = 0x7 << PSSI_CR_DERDYCFG_Pos;
pub const PSSI_CR_DERDYCFG: u32 = PSSI_CR_DERDYCFG_Msk;
pub const PSSI_CR_ENABLE_Pos: u32 = 14;
pub const PSSI_CR_ENABLE_Msk: u32 = 0x1 << PSSI_CR_ENABLE_Pos;
pub const PSSI_CR_ENABLE: u32 = PSSI_CR_ENABLE_Msk;
pub const PSSI_CR_EDM_Pos: u32 = 10;
pub const PSSI_CR_EDM_Msk: u32 = 0x3 << PSSI_CR_EDM_Pos;
pub const PSSI_CR_EDM: u32 = PSSI_CR_EDM_Msk;
pub const PSSI_CR_RDYPOL_Pos: u32 = 8;
pub const PSSI_CR_RDYPOL_Msk: u32 = 0x1 << PSSI_CR_RDYPOL_Pos;
pub const PSSI_CR_RDYPOL: u32 = PSSI_CR_RDYPOL_Msk;
pub const PSSI_CR_DEPOL_Pos: u32 = 6;
pub const PSSI_CR_DEPOL_Msk: u32 = 0x1 << PSSI_CR_DEPOL_Pos;
pub const PSSI_CR_DEPOL: u32 = PSSI_CR_DEPOL_Msk;
pub const PSSI_CR_CKPOL_Pos: u32 = 5;
pub const PSSI_CR_CKPOL_Msk: u32 = 0x1 << PSSI_CR_CKPOL_Pos;
pub const PSSI_CR_CKPOL: u32 = PSSI_CR_CKPOL_Msk;
pub const PSSI_SR_RTT1B_Pos: u32 = 3;
pub const PSSI_SR_RTT1B_Msk: u32 = 0x1 << PSSI_SR_RTT1B_Pos;
pub const PSSI_SR_RTT1B: u32 = PSSI_SR_RTT1B_Msk;
pub const PSSI_SR_RTT4B_Pos: u32 = 2;
pub const PSSI_SR_RTT4B_Msk: u32 = 0x1 << PSSI_SR_RTT4B_Pos;
pub const PSSI_SR_RTT4B: u32 = PSSI_SR_RTT4B_Msk;
pub const PSSI_RIS_OVR_RIS_Pos: u32 = 1;
pub const PSSI_RIS_OVR_RIS_Msk: u32 = 0x1 << PSSI_RIS_OVR_RIS_Pos;
pub const PSSI_RIS_OVR_RIS: u32 = PSSI_RIS_OVR_RIS_Msk;
pub const PSSI_IER_OVR_IE_Pos: u32 = 1;
pub const PSSI_IER_OVR_IE_Msk: u32 = 0x1 << PSSI_IER_OVR_IE_Pos;
pub const PSSI_IER_OVR_IE: u32 = PSSI_IER_OVR_IE_Msk;
pub const PSSI_MIS_OVR_MIS_Pos: u32 = 1;
pub const PSSI_MIS_OVR_MIS_Msk: u32 = 0x1 << PSSI_MIS_OVR_MIS_Pos;
pub const PSSI_MIS_OVR_MIS: u32 = PSSI_MIS_OVR_MIS_Msk;
pub const PSSI_ICR_OVR_ISC_Pos: u32 = 1;
pub const PSSI_ICR_OVR_ISC_Msk: u32 = 0x1 << PSSI_ICR_OVR_ISC_Pos;
pub const PSSI_ICR_OVR_ISC: u32 = PSSI_ICR_OVR_ISC_Msk;
pub const PSSI_DR_DR_Pos: u32 = 0;
pub const PSSI_DR_DR_Msk: u32 = 0xFFFFFFFF << PSSI_DR_DR_Pos;
pub const PSSI_DR_DR: u32 = PSSI_DR_DR_Msk;
pub const POWER_DOMAINS_NUMBER: u32 = 2;
pub const PWR_CR1_SRDRAMSO_Pos: u32 = 27;
pub const PWR_CR1_SRDRAMSO_Msk: u32 = 0x1 << PWR_CR1_SRDRAMSO_Pos;
pub const PWR_CR1_SRDRAMSO: u32 = PWR_CR1_SRDRAMSO_Msk;
pub const PWR_CR1_HSITFSO_Pos: u32 = 26;
pub const PWR_CR1_HSITFSO_Msk: u32 = 0x1 << PWR_CR1_HSITFSO_Pos;
pub const PWR_CR1_HSITFSO: u32 = PWR_CR1_HSITFSO_Msk;
pub const PWR_CR1_GFXSO_Pos: u32 = 25;
pub const PWR_CR1_GFXSO_Msk: u32 = 0x1 << PWR_CR1_GFXSO_Pos;
pub const PWR_CR1_GFXSO: u32 = PWR_CR1_GFXSO_Msk;
pub const PWR_CR1_ITCMSO_Pos: u32 = 24;
pub const PWR_CR1_ITCMSO_Msk: u32 = 0x1 << PWR_CR1_ITCMSO_Pos;
pub const PWR_CR1_ITCMSO: u32 = PWR_CR1_ITCMSO_Msk;
pub const PWR_CR1_AHBRAM2SO_Pos: u32 = 23;
pub const PWR_CR1_AHBRAM2SO_Msk: u32 = 0x1 << PWR_CR1_AHBRAM2SO_Pos;
pub const PWR_CR1_AHBRAM2SO: u32 = PWR_CR1_AHBRAM2SO_Msk;
pub const PWR_CR1_AHBRAM1SO_Pos: u32 = 22;
pub const PWR_CR1_AHBRAM1SO_Msk: u32 = 0x1 << PWR_CR1_AHBRAM1SO_Pos;
pub const PWR_CR1_AHBRAM1SO: u32 = PWR_CR1_AHBRAM1SO_Msk;
pub const PWR_CR1_AXIRAM3SO_Pos: u32 = 21;
pub const PWR_CR1_AXIRAM3SO_Msk: u32 = 0x1 << PWR_CR1_AXIRAM3SO_Pos;
pub const PWR_CR1_AXIRAM3SO: u32 = PWR_CR1_AXIRAM3SO_Msk;
pub const PWR_CR1_AXIRAM2SO_Pos: u32 = 20;
pub const PWR_CR1_AXIRAM2SO_Msk: u32 = 0x1 << PWR_CR1_AXIRAM2SO_Pos;
pub const PWR_CR1_AXIRAM2SO: u32 = PWR_CR1_AXIRAM2SO_Msk;
pub const PWR_CR1_AXIRAM1SO_Pos: u32 = 19;
pub const PWR_CR1_AXIRAM1SO_Msk: u32 = 0x1 << PWR_CR1_AXIRAM1SO_Pos;
pub const PWR_CR1_AXIRAM1SO: u32 = PWR_CR1_AXIRAM1SO_Msk;
pub const PWR_CR1_ALS_Pos: u32 = 17;
pub const PWR_CR1_ALS_Msk: u32 = 0x3 << PWR_CR1_ALS_Pos;
pub const PWR_CR1_ALS: u32 = PWR_CR1_ALS_Msk;
pub const PWR_CR1_ALS_0: u32 = 0x1 << PWR_CR1_ALS_Pos;
pub const PWR_CR1_ALS_1: u32 = 0x2 << PWR_CR1_ALS_Pos;
pub const PWR_CR1_AVDEN_Pos: u32 = 16;
pub const PWR_CR1_AVDEN_Msk: u32 = 0x1 << PWR_CR1_AVDEN_Pos;
pub const PWR_CR1_AVDEN: u32 = PWR_CR1_AVDEN_Msk;
pub const PWR_CR1_SVOS_Pos: u32 = 14;
pub const PWR_CR1_SVOS_Msk: u32 = 0x3 << PWR_CR1_SVOS_Pos;
pub const PWR_CR1_SVOS: u32 = PWR_CR1_SVOS_Msk;
pub const PWR_CR1_SVOS_0: u32 = 0x1 << PWR_CR1_SVOS_Pos;
pub const PWR_CR1_SVOS_1: u32 = 0x2 << PWR_CR1_SVOS_Pos;
pub const PWR_CR1_AVD_READY_Pos: u32 = 13;
pub const PWR_CR1_AVD_READY_Msk: u32 = 0x1 << PWR_CR1_AVD_READY_Pos;
pub const PWR_CR1_AVD_READY: u32 = PWR_CR1_AVD_READY_Msk;
pub const PWR_CR1_BOOSTE_Pos: u32 = 12;
pub const PWR_CR1_BOOSTE_Msk: u32 = 0x1 << PWR_CR1_BOOSTE_Pos;
pub const PWR_CR1_BOOSTE: u32 = PWR_CR1_BOOSTE_Msk;
pub const PWR_CR1_FLPS_Pos: u32 = 9;
pub const PWR_CR1_FLPS_Msk: u32 = 0x1 << PWR_CR1_FLPS_Pos;
pub const PWR_CR1_FLPS: u32 = PWR_CR1_FLPS_Msk;
pub const PWR_CR1_DBP_Pos: u32 = 8;
pub const PWR_CR1_DBP_Msk: u32 = 0x1 << PWR_CR1_DBP_Pos;
pub const PWR_CR1_DBP: u32 = PWR_CR1_DBP_Msk;
pub const PWR_CR1_PLS_Pos: u32 = 5;
pub const PWR_CR1_PLS_Msk: u32 = 0x7 << PWR_CR1_PLS_Pos;
pub const PWR_CR1_PLS: u32 = PWR_CR1_PLS_Msk;
pub const PWR_CR1_PLS_0: u32 = 0x1 << PWR_CR1_PLS_Pos;
pub const PWR_CR1_PLS_1: u32 = 0x2 << PWR_CR1_PLS_Pos;
pub const PWR_CR1_PLS_2: u32 = 0x4 << PWR_CR1_PLS_Pos;
pub const PWR_CR1_PVDEN_Pos: u32 = 4;
pub const PWR_CR1_PVDEN_Msk: u32 = 0x1 << PWR_CR1_PVDEN_Pos;
pub const PWR_CR1_PVDEN: u32 = PWR_CR1_PVDEN_Msk;
pub const PWR_CR1_LPDS_Pos: u32 = 0;
pub const PWR_CR1_LPDS_Msk: u32 = 0x1 << PWR_CR1_LPDS_Pos;
pub const PWR_CR1_LPDS: u32 = PWR_CR1_LPDS_Msk;
pub const PWR_CR1_PLS_LEV0: u32 = 0;
pub const PWR_CR1_PLS_LEV1_Pos: u32 = 5;
pub const PWR_CR1_PLS_LEV1_Msk: u32 = 0x1 << PWR_CR1_PLS_LEV1_Pos;
pub const PWR_CR1_PLS_LEV1: u32 = PWR_CR1_PLS_LEV1_Msk;
pub const PWR_CR1_PLS_LEV2_Pos: u32 = 6;
pub const PWR_CR1_PLS_LEV2_Msk: u32 = 0x1 << PWR_CR1_PLS_LEV2_Pos;
pub const PWR_CR1_PLS_LEV2: u32 = PWR_CR1_PLS_LEV2_Msk;
pub const PWR_CR1_PLS_LEV3_Pos: u32 = 5;
pub const PWR_CR1_PLS_LEV3_Msk: u32 = 0x3 << PWR_CR1_PLS_LEV3_Pos;
pub const PWR_CR1_PLS_LEV3: u32 = PWR_CR1_PLS_LEV3_Msk;
pub const PWR_CR1_PLS_LEV4_Pos: u32 = 7;
pub const PWR_CR1_PLS_LEV4_Msk: u32 = 0x1 << PWR_CR1_PLS_LEV4_Pos;
pub const PWR_CR1_PLS_LEV4: u32 = PWR_CR1_PLS_LEV4_Msk;
pub const PWR_CR1_PLS_LEV5_Pos: u32 = 5;
pub const PWR_CR1_PLS_LEV5_Msk: u32 = 0x5 << PWR_CR1_PLS_LEV5_Pos;
pub const PWR_CR1_PLS_LEV5: u32 = PWR_CR1_PLS_LEV5_Msk;
pub const PWR_CR1_PLS_LEV6_Pos: u32 = 6;
pub const PWR_CR1_PLS_LEV6_Msk: u32 = 0x3 << PWR_CR1_PLS_LEV6_Pos;
pub const PWR_CR1_PLS_LEV6: u32 = PWR_CR1_PLS_LEV6_Msk;
pub const PWR_CR1_PLS_LEV7_Pos: u32 = 5;
pub const PWR_CR1_PLS_LEV7_Msk: u32 = 0x7 << PWR_CR1_PLS_LEV7_Pos;
pub const PWR_CR1_PLS_LEV7: u32 = PWR_CR1_PLS_LEV7_Msk;
pub const PWR_CR1_ALS_LEV0: u32 = 0;
pub const PWR_CR1_ALS_LEV1_Pos: u32 = 17;
pub const PWR_CR1_ALS_LEV1_Msk: u32 = 0x1 << PWR_CR1_ALS_LEV1_Pos;
pub const PWR_CR1_ALS_LEV1: u32 = PWR_CR1_ALS_LEV1_Msk;
pub const PWR_CR1_ALS_LEV2_Pos: u32 = 18;
pub const PWR_CR1_ALS_LEV2_Msk: u32 = 0x1 << PWR_CR1_ALS_LEV2_Pos;
pub const PWR_CR1_ALS_LEV2: u32 = PWR_CR1_ALS_LEV2_Msk;
pub const PWR_CR1_ALS_LEV3_Pos: u32 = 17;
pub const PWR_CR1_ALS_LEV3_Msk: u32 = 0x3 << PWR_CR1_ALS_LEV3_Pos;
pub const PWR_CR1_ALS_LEV3: u32 = PWR_CR1_ALS_LEV3_Msk;
pub const PWR_CSR1_MMCVDO_Pos: u32 = 17;
pub const PWR_CSR1_MMCVDO_Msk: u32 = 0x1 << PWR_CSR1_MMCVDO_Pos;
pub const PWR_CSR1_MMCVDO: u32 = PWR_CSR1_MMCVDO_Msk;
pub const PWR_CSR1_AVDO_Pos: u32 = 16;
pub const PWR_CSR1_AVDO_Msk: u32 = 0x1 << PWR_CSR1_AVDO_Pos;
pub const PWR_CSR1_AVDO: u32 = PWR_CSR1_AVDO_Msk;
pub const PWR_CSR1_ACTVOS_Pos: u32 = 14;
pub const PWR_CSR1_ACTVOS_Msk: u32 = 0x3 << PWR_CSR1_ACTVOS_Pos;
pub const PWR_CSR1_ACTVOS: u32 = PWR_CSR1_ACTVOS_Msk;
pub const PWR_CSR1_ACTVOS_0: u32 = 0x1 << PWR_CSR1_ACTVOS_Pos;
pub const PWR_CSR1_ACTVOS_1: u32 = 0x2 << PWR_CSR1_ACTVOS_Pos;
pub const PWR_CSR1_ACTVOSRDY_Pos: u32 = 13;
pub const PWR_CSR1_ACTVOSRDY_Msk: u32 = 0x1 << PWR_CSR1_ACTVOSRDY_Pos;
pub const PWR_CSR1_ACTVOSRDY: u32 = PWR_CSR1_ACTVOSRDY_Msk;
pub const PWR_CSR1_PVDO_Pos: u32 = 4;
pub const PWR_CSR1_PVDO_Msk: u32 = 0x1 << PWR_CSR1_PVDO_Pos;
pub const PWR_CSR1_PVDO: u32 = PWR_CSR1_PVDO_Msk;
pub const PWR_CR2_TEMPH_Pos: u32 = 23;
pub const PWR_CR2_TEMPH_Msk: u32 = 0x1 << PWR_CR2_TEMPH_Pos;
pub const PWR_CR2_TEMPH: u32 = PWR_CR2_TEMPH_Msk;
pub const PWR_CR2_TEMPL_Pos: u32 = 22;
pub const PWR_CR2_TEMPL_Msk: u32 = 0x1 << PWR_CR2_TEMPL_Pos;
pub const PWR_CR2_TEMPL: u32 = PWR_CR2_TEMPL_Msk;
pub const PWR_CR2_VBATH_Pos: u32 = 21;
pub const PWR_CR2_VBATH_Msk: u32 = 0x1 << PWR_CR2_VBATH_Pos;
pub const PWR_CR2_VBATH: u32 = PWR_CR2_VBATH_Msk;
pub const PWR_CR2_VBATL_Pos: u32 = 20;
pub const PWR_CR2_VBATL_Msk: u32 = 0x1 << PWR_CR2_VBATL_Pos;
pub const PWR_CR2_VBATL: u32 = PWR_CR2_VBATL_Msk;
pub const PWR_CR2_BRRDY_Pos: u32 = 16;
pub const PWR_CR2_BRRDY_Msk: u32 = 0x1 << PWR_CR2_BRRDY_Pos;
pub const PWR_CR2_BRRDY: u32 = PWR_CR2_BRRDY_Msk;
pub const PWR_CR2_MONEN_Pos: u32 = 4;
pub const PWR_CR2_MONEN_Msk: u32 = 0x1 << PWR_CR2_MONEN_Pos;
pub const PWR_CR2_MONEN: u32 = PWR_CR2_MONEN_Msk;
pub const PWR_CR2_BREN_Pos: u32 = 0;
pub const PWR_CR2_BREN_Msk: u32 = 0x1 << PWR_CR2_BREN_Pos;
pub const PWR_CR2_BREN: u32 = PWR_CR2_BREN_Msk;
pub const PWR_CR3_USB33RDY_Pos: u32 = 26;
pub const PWR_CR3_USB33RDY_Msk: u32 = 0x1 << PWR_CR3_USB33RDY_Pos;
pub const PWR_CR3_USB33RDY: u32 = PWR_CR3_USB33RDY_Msk;
pub const PWR_CR3_USBREGEN_Pos: u32 = 25;
pub const PWR_CR3_USBREGEN_Msk: u32 = 0x1 << PWR_CR3_USBREGEN_Pos;
pub const PWR_CR3_USBREGEN: u32 = PWR_CR3_USBREGEN_Msk;
pub const PWR_CR3_USB33DEN_Pos: u32 = 24;
pub const PWR_CR3_USB33DEN_Msk: u32 = 0x1 << PWR_CR3_USB33DEN_Pos;
pub const PWR_CR3_USB33DEN: u32 = PWR_CR3_USB33DEN_Msk;
pub const PWR_CR3_VBRS_Pos: u32 = 9;
pub const PWR_CR3_VBRS_Msk: u32 = 0x1 << PWR_CR3_VBRS_Pos;
pub const PWR_CR3_VBRS: u32 = PWR_CR3_VBRS_Msk;
pub const PWR_CR3_VBE_Pos: u32 = 8;
pub const PWR_CR3_VBE_Msk: u32 = 0x1 << PWR_CR3_VBE_Pos;
pub const PWR_CR3_VBE: u32 = PWR_CR3_VBE_Msk;
pub const PWR_CR3_SCUEN_Pos: u32 = 2;
pub const PWR_CR3_SCUEN_Msk: u32 = 0x1 << PWR_CR3_SCUEN_Pos;
pub const PWR_CR3_SCUEN: u32 = PWR_CR3_SCUEN_Msk;
pub const PWR_CR3_LDOEN_Pos: u32 = 1;
pub const PWR_CR3_LDOEN_Msk: u32 = 0x1 << PWR_CR3_LDOEN_Pos;
pub const PWR_CR3_LDOEN: u32 = PWR_CR3_LDOEN_Msk;
pub const PWR_CR3_BYPASS_Pos: u32 = 0;
pub const PWR_CR3_BYPASS_Msk: u32 = 0x1 << PWR_CR3_BYPASS_Pos;
pub const PWR_CR3_BYPASS: u32 = PWR_CR3_BYPASS_Msk;
pub const PWR_CPUCR_RUN_SRD_Pos: u32 = 11;
pub const PWR_CPUCR_RUN_SRD_Msk: u32 = 0x1 << PWR_CPUCR_RUN_SRD_Pos;
pub const PWR_CPUCR_RUN_SRD: u32 = PWR_CPUCR_RUN_SRD_Msk;
pub const PWR_CPUCR_CSSF_Pos: u32 = 9;
pub const PWR_CPUCR_CSSF_Msk: u32 = 0x1 << PWR_CPUCR_CSSF_Pos;
pub const PWR_CPUCR_CSSF: u32 = PWR_CPUCR_CSSF_Msk;
pub const PWR_CPUCR_SBF_Pos: u32 = 6;
pub const PWR_CPUCR_SBF_Msk: u32 = 0x1 << PWR_CPUCR_SBF_Pos;
pub const PWR_CPUCR_SBF: u32 = PWR_CPUCR_SBF_Msk;
pub const PWR_CPUCR_STOPF_Pos: u32 = 5;
pub const PWR_CPUCR_STOPF_Msk: u32 = 0x1 << PWR_CPUCR_STOPF_Pos;
pub const PWR_CPUCR_STOPF: u32 = PWR_CPUCR_STOPF_Msk;
pub const PWR_CPUCR_PDDS_SRD_Pos: u32 = 2;
pub const PWR_CPUCR_PDDS_SRD_Msk: u32 = 0x1 << PWR_CPUCR_PDDS_SRD_Pos;
pub const PWR_CPUCR_PDDS_SRD: u32 = PWR_CPUCR_PDDS_SRD_Msk;
pub const PWR_CPUCR_RETDS_CD_Pos: u32 = 0;
pub const PWR_CPUCR_RETDS_CD_Msk: u32 = 0x1 << PWR_CPUCR_RETDS_CD_Pos;
pub const PWR_CPUCR_RETDS_CD: u32 = PWR_CPUCR_RETDS_CD_Msk;
pub const PWR_SRDCR_VOS_Pos: u32 = 14;
pub const PWR_SRDCR_VOS_Msk: u32 = 0x3 << PWR_SRDCR_VOS_Pos;
pub const PWR_SRDCR_VOS: u32 = PWR_SRDCR_VOS_Msk;
pub const PWR_SRDCR_VOS_0: u32 = 0x1 << PWR_SRDCR_VOS_Pos;
pub const PWR_SRDCR_VOS_1: u32 = 0x2 << PWR_SRDCR_VOS_Pos;
pub const PWR_SRDCR_VOSRDY_Pos: u32 = 13;
pub const PWR_SRDCR_VOSRDY_Msk: u32 = 0x1 << PWR_SRDCR_VOSRDY_Pos;
pub const PWR_SRDCR_VOSRDY: u32 = PWR_SRDCR_VOSRDY_Msk;
pub const PWR_WKUPCR_WKUPC6_Pos: u32 = 5;
pub const PWR_WKUPCR_WKUPC6_Msk: u32 = 0x1 << PWR_WKUPCR_WKUPC6_Pos;
pub const PWR_WKUPCR_WKUPC6: u32 = PWR_WKUPCR_WKUPC6_Msk;
pub const PWR_WKUPCR_WKUPC5_Pos: u32 = 4;
pub const PWR_WKUPCR_WKUPC5_Msk: u32 = 0x1 << PWR_WKUPCR_WKUPC5_Pos;
pub const PWR_WKUPCR_WKUPC5: u32 = PWR_WKUPCR_WKUPC5_Msk;
pub const PWR_WKUPCR_WKUPC4_Pos: u32 = 3;
pub const PWR_WKUPCR_WKUPC4_Msk: u32 = 0x1 << PWR_WKUPCR_WKUPC4_Pos;
pub const PWR_WKUPCR_WKUPC4: u32 = PWR_WKUPCR_WKUPC4_Msk;
pub const PWR_WKUPCR_WKUPC3_Pos: u32 = 2;
pub const PWR_WKUPCR_WKUPC3_Msk: u32 = 0x1 << PWR_WKUPCR_WKUPC3_Pos;
pub const PWR_WKUPCR_WKUPC3: u32 = PWR_WKUPCR_WKUPC3_Msk;
pub const PWR_WKUPCR_WKUPC2_Pos: u32 = 1;
pub const PWR_WKUPCR_WKUPC2_Msk: u32 = 0x1 << PWR_WKUPCR_WKUPC2_Pos;
pub const PWR_WKUPCR_WKUPC2: u32 = PWR_WKUPCR_WKUPC2_Msk;
pub const PWR_WKUPCR_WKUPC1_Pos: u32 = 0;
pub const PWR_WKUPCR_WKUPC1_Msk: u32 = 0x1 << PWR_WKUPCR_WKUPC1_Pos;
pub const PWR_WKUPCR_WKUPC1: u32 = PWR_WKUPCR_WKUPC1_Msk;
pub const PWR_WKUPFR_WKUPF6_Pos: u32 = 5;
pub const PWR_WKUPFR_WKUPF6_Msk: u32 = 0x1 << PWR_WKUPFR_WKUPF6_Pos;
pub const PWR_WKUPFR_WKUPF6: u32 = PWR_WKUPFR_WKUPF6_Msk;
pub const PWR_WKUPFR_WKUPF5_Pos: u32 = 4;
pub const PWR_WKUPFR_WKUPF5_Msk: u32 = 0x1 << PWR_WKUPFR_WKUPF5_Pos;
pub const PWR_WKUPFR_WKUPF5: u32 = PWR_WKUPFR_WKUPF5_Msk;
pub const PWR_WKUPFR_WKUPF4_Pos: u32 = 3;
pub const PWR_WKUPFR_WKUPF4_Msk: u32 = 0x1 << PWR_WKUPFR_WKUPF4_Pos;
pub const PWR_WKUPFR_WKUPF4: u32 = PWR_WKUPFR_WKUPF4_Msk;
pub const PWR_WKUPFR_WKUPF3_Pos: u32 = 2;
pub const PWR_WKUPFR_WKUPF3_Msk: u32 = 0x1 << PWR_WKUPFR_WKUPF3_Pos;
pub const PWR_WKUPFR_WKUPF3: u32 = PWR_WKUPFR_WKUPF3_Msk;
pub const PWR_WKUPFR_WKUPF2_Pos: u32 = 1;
pub const PWR_WKUPFR_WKUPF2_Msk: u32 = 0x1 << PWR_WKUPFR_WKUPF2_Pos;
pub const PWR_WKUPFR_WKUPF2: u32 = PWR_WKUPFR_WKUPF2_Msk;
pub const PWR_WKUPFR_WKUPF1_Pos: u32 = 0;
pub const PWR_WKUPFR_WKUPF1_Msk: u32 = 0x1 << PWR_WKUPFR_WKUPF1_Pos;
pub const PWR_WKUPFR_WKUPF1: u32 = PWR_WKUPFR_WKUPF1_Msk;
pub const PWR_WKUPEPR_WKUPPUPD6_Pos: u32 = 26;
pub const PWR_WKUPEPR_WKUPPUPD6_Msk: u32 = 0x3 << PWR_WKUPEPR_WKUPPUPD6_Pos;
pub const PWR_WKUPEPR_WKUPPUPD6: u32 = PWR_WKUPEPR_WKUPPUPD6_Msk;
pub const PWR_WKUPEPR_WKUPPUPD6_0: u32 = 0x1 << PWR_WKUPEPR_WKUPPUPD6_Pos;
pub const PWR_WKUPEPR_WKUPPUPD6_1: u32 = 0x2 << PWR_WKUPEPR_WKUPPUPD6_Pos;
pub const PWR_WKUPEPR_WKUPPUPD5_Pos: u32 = 24;
pub const PWR_WKUPEPR_WKUPPUPD5_Msk: u32 = 0x3 << PWR_WKUPEPR_WKUPPUPD5_Pos;
pub const PWR_WKUPEPR_WKUPPUPD5: u32 = PWR_WKUPEPR_WKUPPUPD5_Msk;
pub const PWR_WKUPEPR_WKUPPUPD5_0: u32 = 0x1 << PWR_WKUPEPR_WKUPPUPD5_Pos;
pub const PWR_WKUPEPR_WKUPPUPD5_1: u32 = 0x2 << PWR_WKUPEPR_WKUPPUPD5_Pos;
pub const PWR_WKUPEPR_WKUPPUPD4_Pos: u32 = 22;
pub const PWR_WKUPEPR_WKUPPUPD4_Msk: u32 = 0x3 << PWR_WKUPEPR_WKUPPUPD4_Pos;
pub const PWR_WKUPEPR_WKUPPUPD4: u32 = PWR_WKUPEPR_WKUPPUPD4_Msk;
pub const PWR_WKUPEPR_WKUPPUPD4_0: u32 = 0x1 << PWR_WKUPEPR_WKUPPUPD4_Pos;
pub const PWR_WKUPEPR_WKUPPUPD4_1: u32 = 0x2 << PWR_WKUPEPR_WKUPPUPD4_Pos;
pub const PWR_WKUPEPR_WKUPPUPD3_Pos: u32 = 20;
pub const PWR_WKUPEPR_WKUPPUPD3_Msk: u32 = 0x3 << PWR_WKUPEPR_WKUPPUPD3_Pos;
pub const PWR_WKUPEPR_WKUPPUPD3: u32 = PWR_WKUPEPR_WKUPPUPD3_Msk;
pub const PWR_WKUPEPR_WKUPPUPD3_0: u32 = 0x1 << PWR_WKUPEPR_WKUPPUPD3_Pos;
pub const PWR_WKUPEPR_WKUPPUPD3_1: u32 = 0x2 << PWR_WKUPEPR_WKUPPUPD3_Pos;
pub const PWR_WKUPEPR_WKUPPUPD2_Pos: u32 = 18;
pub const PWR_WKUPEPR_WKUPPUPD2_Msk: u32 = 0x3 << PWR_WKUPEPR_WKUPPUPD2_Pos;
pub const PWR_WKUPEPR_WKUPPUPD2: u32 = PWR_WKUPEPR_WKUPPUPD2_Msk;
pub const PWR_WKUPEPR_WKUPPUPD2_0: u32 = 0x1 << PWR_WKUPEPR_WKUPPUPD2_Pos;
pub const PWR_WKUPEPR_WKUPPUPD2_1: u32 = 0x2 << PWR_WKUPEPR_WKUPPUPD2_Pos;
pub const PWR_WKUPEPR_WKUPPUPD1_Pos: u32 = 16;
pub const PWR_WKUPEPR_WKUPPUPD1_Msk: u32 = 0x3 << PWR_WKUPEPR_WKUPPUPD1_Pos;
pub const PWR_WKUPEPR_WKUPPUPD1: u32 = PWR_WKUPEPR_WKUPPUPD1_Msk;
pub const PWR_WKUPEPR_WKUPPUPD1_0: u32 = 0x1 << PWR_WKUPEPR_WKUPPUPD1_Pos;
pub const PWR_WKUPEPR_WKUPPUPD1_1: u32 = 0x2 << PWR_WKUPEPR_WKUPPUPD1_Pos;
pub const PWR_WKUPEPR_WKUPP6_Pos: u32 = 13;
pub const PWR_WKUPEPR_WKUPP6_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPP6_Pos;
pub const PWR_WKUPEPR_WKUPP6: u32 = PWR_WKUPEPR_WKUPP6_Msk;
pub const PWR_WKUPEPR_WKUPP5_Pos: u32 = 12;
pub const PWR_WKUPEPR_WKUPP5_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPP5_Pos;
pub const PWR_WKUPEPR_WKUPP5: u32 = PWR_WKUPEPR_WKUPP5_Msk;
pub const PWR_WKUPEPR_WKUPP4_Pos: u32 = 11;
pub const PWR_WKUPEPR_WKUPP4_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPP4_Pos;
pub const PWR_WKUPEPR_WKUPP4: u32 = PWR_WKUPEPR_WKUPP4_Msk;
pub const PWR_WKUPEPR_WKUPP3_Pos: u32 = 10;
pub const PWR_WKUPEPR_WKUPP3_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPP3_Pos;
pub const PWR_WKUPEPR_WKUPP3: u32 = PWR_WKUPEPR_WKUPP3_Msk;
pub const PWR_WKUPEPR_WKUPP2_Pos: u32 = 9;
pub const PWR_WKUPEPR_WKUPP2_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPP2_Pos;
pub const PWR_WKUPEPR_WKUPP2: u32 = PWR_WKUPEPR_WKUPP2_Msk;
pub const PWR_WKUPEPR_WKUPP1_Pos: u32 = 8;
pub const PWR_WKUPEPR_WKUPP1_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPP1_Pos;
pub const PWR_WKUPEPR_WKUPP1: u32 = PWR_WKUPEPR_WKUPP1_Msk;
pub const PWR_WKUPEPR_WKUPEN6_Pos: u32 = 5;
pub const PWR_WKUPEPR_WKUPEN6_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPEN6_Pos;
pub const PWR_WKUPEPR_WKUPEN6: u32 = PWR_WKUPEPR_WKUPEN6_Msk;
pub const PWR_WKUPEPR_WKUPEN5_Pos: u32 = 4;
pub const PWR_WKUPEPR_WKUPEN5_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPEN5_Pos;
pub const PWR_WKUPEPR_WKUPEN5: u32 = PWR_WKUPEPR_WKUPEN5_Msk;
pub const PWR_WKUPEPR_WKUPEN4_Pos: u32 = 3;
pub const PWR_WKUPEPR_WKUPEN4_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPEN4_Pos;
pub const PWR_WKUPEPR_WKUPEN4: u32 = PWR_WKUPEPR_WKUPEN4_Msk;
pub const PWR_WKUPEPR_WKUPEN3_Pos: u32 = 2;
pub const PWR_WKUPEPR_WKUPEN3_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPEN3_Pos;
pub const PWR_WKUPEPR_WKUPEN3: u32 = PWR_WKUPEPR_WKUPEN3_Msk;
pub const PWR_WKUPEPR_WKUPEN2_Pos: u32 = 1;
pub const PWR_WKUPEPR_WKUPEN2_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPEN2_Pos;
pub const PWR_WKUPEPR_WKUPEN2: u32 = PWR_WKUPEPR_WKUPEN2_Msk;
pub const PWR_WKUPEPR_WKUPEN1_Pos: u32 = 0;
pub const PWR_WKUPEPR_WKUPEN1_Msk: u32 = 0x1 << PWR_WKUPEPR_WKUPEN1_Pos;
pub const PWR_WKUPEPR_WKUPEN1: u32 = PWR_WKUPEPR_WKUPEN1_Msk;
pub const PWR_WKUPEPR_WKUPEN_Pos: u32 = 0;
pub const PWR_WKUPEPR_WKUPEN_Msk: u32 = 0x3F << PWR_WKUPEPR_WKUPEN_Pos;
pub const PWR_WKUPEPR_WKUPEN: u32 = PWR_WKUPEPR_WKUPEN_Msk;
pub const RCC_CR_HSION_Pos: u32 = 0;
pub const RCC_CR_HSION_Msk: u32 = 0x1 << RCC_CR_HSION_Pos;
pub const RCC_CR_HSION: u32 = RCC_CR_HSION_Msk;
pub const RCC_CR_HSIKERON_Pos: u32 = 1;
pub const RCC_CR_HSIKERON_Msk: u32 = 0x1 << RCC_CR_HSIKERON_Pos;
pub const RCC_CR_HSIKERON: u32 = RCC_CR_HSIKERON_Msk;
pub const RCC_CR_HSIRDY_Pos: u32 = 2;
pub const RCC_CR_HSIRDY_Msk: u32 = 0x1 << RCC_CR_HSIRDY_Pos;
pub const RCC_CR_HSIRDY: u32 = RCC_CR_HSIRDY_Msk;
pub const RCC_CR_HSIDIV_Pos: u32 = 3;
pub const RCC_CR_HSIDIV_Msk: u32 = 0x3 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSIDIV: u32 = RCC_CR_HSIDIV_Msk;
pub const RCC_CR_HSIDIV_1: u32 = 0x0 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSIDIV_2: u32 = 0x1 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSIDIV_4: u32 = 0x2 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSIDIV_8: u32 = 0x3 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSIDIVF_Pos: u32 = 5;
pub const RCC_CR_HSIDIVF_Msk: u32 = 0x1 << RCC_CR_HSIDIVF_Pos;
pub const RCC_CR_HSIDIVF: u32 = RCC_CR_HSIDIVF_Msk;
pub const RCC_CR_CSION_Pos: u32 = 7;
pub const RCC_CR_CSION_Msk: u32 = 0x1 << RCC_CR_CSION_Pos;
pub const RCC_CR_CSION: u32 = RCC_CR_CSION_Msk;
pub const RCC_CR_CSIRDY_Pos: u32 = 8;
pub const RCC_CR_CSIRDY_Msk: u32 = 0x1 << RCC_CR_CSIRDY_Pos;
pub const RCC_CR_CSIRDY: u32 = RCC_CR_CSIRDY_Msk;
pub const RCC_CR_CSIKERON_Pos: u32 = 9;
pub const RCC_CR_CSIKERON_Msk: u32 = 0x1 << RCC_CR_CSIKERON_Pos;
pub const RCC_CR_CSIKERON: u32 = RCC_CR_CSIKERON_Msk;
pub const RCC_CR_HSI48ON_Pos: u32 = 12;
pub const RCC_CR_HSI48ON_Msk: u32 = 0x1 << RCC_CR_HSI48ON_Pos;
pub const RCC_CR_HSI48ON: u32 = RCC_CR_HSI48ON_Msk;
pub const RCC_CR_HSI48RDY_Pos: u32 = 13;
pub const RCC_CR_HSI48RDY_Msk: u32 = 0x1 << RCC_CR_HSI48RDY_Pos;
pub const RCC_CR_HSI48RDY: u32 = RCC_CR_HSI48RDY_Msk;
pub const RCC_CR_CPUCKRDY_Pos: u32 = 14;
pub const RCC_CR_CPUCKRDY_Msk: u32 = 0x1 << RCC_CR_CPUCKRDY_Pos;
pub const RCC_CR_CPUCKRDY: u32 = RCC_CR_CPUCKRDY_Msk;
pub const RCC_CR_CDCKRDY_Pos: u32 = 15;
pub const RCC_CR_CDCKRDY_Msk: u32 = 0x1 << RCC_CR_CDCKRDY_Pos;
pub const RCC_CR_CDCKRDY: u32 = RCC_CR_CDCKRDY_Msk;
pub const RCC_CR_HSEON_Pos: u32 = 16;
pub const RCC_CR_HSEON_Msk: u32 = 0x1 << RCC_CR_HSEON_Pos;
pub const RCC_CR_HSEON: u32 = RCC_CR_HSEON_Msk;
pub const RCC_CR_HSERDY_Pos: u32 = 17;
pub const RCC_CR_HSERDY_Msk: u32 = 0x1 << RCC_CR_HSERDY_Pos;
pub const RCC_CR_HSERDY: u32 = RCC_CR_HSERDY_Msk;
pub const RCC_CR_HSEBYP_Pos: u32 = 18;
pub const RCC_CR_HSEBYP_Msk: u32 = 0x1 << RCC_CR_HSEBYP_Pos;
pub const RCC_CR_HSEBYP: u32 = RCC_CR_HSEBYP_Msk;
pub const RCC_CR_CSSHSEON_Pos: u32 = 19;
pub const RCC_CR_CSSHSEON_Msk: u32 = 0x1 << RCC_CR_CSSHSEON_Pos;
pub const RCC_CR_CSSHSEON: u32 = RCC_CR_CSSHSEON_Msk;
pub const RCC_CR_HSEEXT_Pos: u32 = 20;
pub const RCC_CR_HSEEXT_Msk: u32 = 0x1 << RCC_CR_HSEEXT_Pos;
pub const RCC_CR_HSEEXT: u32 = RCC_CR_HSEEXT_Msk;
pub const RCC_CR_PLL1ON_Pos: u32 = 24;
pub const RCC_CR_PLL1ON_Msk: u32 = 0x1 << RCC_CR_PLL1ON_Pos;
pub const RCC_CR_PLL1ON: u32 = RCC_CR_PLL1ON_Msk;
pub const RCC_CR_PLL1RDY_Pos: u32 = 25;
pub const RCC_CR_PLL1RDY_Msk: u32 = 0x1 << RCC_CR_PLL1RDY_Pos;
pub const RCC_CR_PLL1RDY: u32 = RCC_CR_PLL1RDY_Msk;
pub const RCC_CR_PLL2ON_Pos: u32 = 26;
pub const RCC_CR_PLL2ON_Msk: u32 = 0x1 << RCC_CR_PLL2ON_Pos;
pub const RCC_CR_PLL2ON: u32 = RCC_CR_PLL2ON_Msk;
pub const RCC_CR_PLL2RDY_Pos: u32 = 27;
pub const RCC_CR_PLL2RDY_Msk: u32 = 0x1 << RCC_CR_PLL2RDY_Pos;
pub const RCC_CR_PLL2RDY: u32 = RCC_CR_PLL2RDY_Msk;
pub const RCC_CR_PLL3ON_Pos: u32 = 28;
pub const RCC_CR_PLL3ON_Msk: u32 = 0x1 << RCC_CR_PLL3ON_Pos;
pub const RCC_CR_PLL3ON: u32 = RCC_CR_PLL3ON_Msk;
pub const RCC_CR_PLL3RDY_Pos: u32 = 29;
pub const RCC_CR_PLL3RDY_Msk: u32 = 0x1 << RCC_CR_PLL3RDY_Pos;
pub const RCC_CR_PLL3RDY: u32 = RCC_CR_PLL3RDY_Msk;
pub const RCC_CR_PLLON_Pos: u32 = 24;
pub const RCC_CR_PLLON_Msk: u32 = 0x1 << RCC_CR_PLLON_Pos;
pub const RCC_CR_PLLON: u32 = RCC_CR_PLLON_Msk;
pub const RCC_CR_PLLRDY_Pos: u32 = 25;
pub const RCC_CR_PLLRDY_Msk: u32 = 0x1 << RCC_CR_PLLRDY_Pos;
pub const RCC_CR_PLLRDY: u32 = RCC_CR_PLLRDY_Msk;
pub const RCC_HSICFGR_HSICAL_Pos: u32 = 0;
pub const RCC_HSICFGR_HSICAL_Msk: u32 = 0xFFF << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL: u32 = RCC_HSICFGR_HSICAL_Msk;
pub const RCC_HSICFGR_HSICAL_0: u32 = 0x001 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_1: u32 = 0x002 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_2: u32 = 0x004 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_3: u32 = 0x008 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_4: u32 = 0x010 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_5: u32 = 0x020 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_6: u32 = 0x040 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_7: u32 = 0x080 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_8: u32 = 0x100 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_9: u32 = 0x200 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_10: u32 = 0x400 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSICAL_11: u32 = 0x800 << RCC_HSICFGR_HSICAL_Pos;
pub const RCC_HSICFGR_HSITRIM_Pos: u32 = 24;
pub const RCC_HSICFGR_HSITRIM_Msk: u32 = 0x7F << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM: u32 = RCC_HSICFGR_HSITRIM_Msk;
pub const RCC_HSICFGR_HSITRIM_0: u32 = 0x01 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_1: u32 = 0x02 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_2: u32 = 0x04 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_3: u32 = 0x08 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_4: u32 = 0x10 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_5: u32 = 0x20 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_HSICFGR_HSITRIM_6: u32 = 0x40 << RCC_HSICFGR_HSITRIM_Pos;
pub const RCC_CRRCR_HSI48CAL_Pos: u32 = 0;
pub const RCC_CRRCR_HSI48CAL_Msk: u32 = 0x3FF << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL: u32 = RCC_CRRCR_HSI48CAL_Msk;
pub const RCC_CRRCR_HSI48CAL_0: u32 = 0x001 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_1: u32 = 0x002 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_2: u32 = 0x004 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_3: u32 = 0x008 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_4: u32 = 0x010 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_5: u32 = 0x020 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_6: u32 = 0x040 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_7: u32 = 0x080 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_8: u32 = 0x100 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CRRCR_HSI48CAL_9: u32 = 0x200 << RCC_CRRCR_HSI48CAL_Pos;
pub const RCC_CSICFGR_CSICAL_Pos: u32 = 0;
pub const RCC_CSICFGR_CSICAL_Msk: u32 = 0xFF << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL: u32 = RCC_CSICFGR_CSICAL_Msk;
pub const RCC_CSICFGR_CSICAL_0: u32 = 0x01 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_1: u32 = 0x02 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_2: u32 = 0x04 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_3: u32 = 0x08 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_4: u32 = 0x10 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_5: u32 = 0x20 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_6: u32 = 0x40 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSICAL_7: u32 = 0x80 << RCC_CSICFGR_CSICAL_Pos;
pub const RCC_CSICFGR_CSITRIM_Pos: u32 = 24;
pub const RCC_CSICFGR_CSITRIM_Msk: u32 = 0x3F << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM: u32 = RCC_CSICFGR_CSITRIM_Msk;
pub const RCC_CSICFGR_CSITRIM_0: u32 = 0x01 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM_1: u32 = 0x02 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM_2: u32 = 0x04 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM_3: u32 = 0x08 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM_4: u32 = 0x10 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CSICFGR_CSITRIM_5: u32 = 0x20 << RCC_CSICFGR_CSITRIM_Pos;
pub const RCC_CFGR_SW_Pos: u32 = 0;
pub const RCC_CFGR_SW_Msk: u32 = 0x7 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW: u32 = RCC_CFGR_SW_Msk;
pub const RCC_CFGR_SW_0: u32 = 0x1 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_1: u32 = 0x2 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_2: u32 = 0x4 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_HSI: u32 = 0x00000000;
pub const RCC_CFGR_SW_CSI: u32 = 0x00000001;
pub const RCC_CFGR_SW_HSE: u32 = 0x00000002;
pub const RCC_CFGR_SW_PLL1: u32 = 0x00000003;
pub const RCC_CFGR_SWS_Pos: u32 = 3;
pub const RCC_CFGR_SWS_Msk: u32 = 0x7 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS: u32 = RCC_CFGR_SWS_Msk;
pub const RCC_CFGR_SWS_0: u32 = 0x1 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_1: u32 = 0x2 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_2: u32 = 0x4 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_HSI: u32 = 0x00000000;
pub const RCC_CFGR_SWS_CSI: u32 = 0x00000008;
pub const RCC_CFGR_SWS_HSE: u32 = 0x00000010;
pub const RCC_CFGR_SWS_PLL1: u32 = 0x00000018;
pub const RCC_CFGR_STOPWUCK_Pos: u32 = 6;
pub const RCC_CFGR_STOPWUCK_Msk: u32 = 0x1 << RCC_CFGR_STOPWUCK_Pos;
pub const RCC_CFGR_STOPWUCK: u32 = RCC_CFGR_STOPWUCK_Msk;
pub const RCC_CFGR_STOPKERWUCK_Pos: u32 = 7;
pub const RCC_CFGR_STOPKERWUCK_Msk: u32 = 0x1 << RCC_CFGR_STOPKERWUCK_Pos;
pub const RCC_CFGR_STOPKERWUCK: u32 = RCC_CFGR_STOPKERWUCK_Msk;
pub const RCC_CFGR_RTCPRE_Pos: u32 = 8;
pub const RCC_CFGR_RTCPRE_Msk: u32 = 0x3F << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_RTCPRE: u32 = RCC_CFGR_RTCPRE_Msk;
pub const RCC_CFGR_RTCPRE_0: u32 = 0x1 << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_RTCPRE_1: u32 = 0x2 << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_RTCPRE_2: u32 = 0x4 << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_RTCPRE_3: u32 = 0x8 << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_RTCPRE_4: u32 = 0x10 << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_RTCPRE_5: u32 = 0x20 << RCC_CFGR_RTCPRE_Pos;
pub const RCC_CFGR_TIMPRE_Pos: u32 = 15;
pub const RCC_CFGR_TIMPRE_Msk: u32 = 0x1 << RCC_CFGR_TIMPRE_Pos;
pub const RCC_CFGR_TIMPRE: u32 = RCC_CFGR_TIMPRE_Msk;
pub const RCC_CFGR_MCO1_Pos: u32 = 22;
pub const RCC_CFGR_MCO1_Msk: u32 = 0x7 << RCC_CFGR_MCO1_Pos;
pub const RCC_CFGR_MCO1: u32 = RCC_CFGR_MCO1_Msk;
pub const RCC_CFGR_MCO1_0: u32 = 0x1 << RCC_CFGR_MCO1_Pos;
pub const RCC_CFGR_MCO1_1: u32 = 0x2 << RCC_CFGR_MCO1_Pos;
pub const RCC_CFGR_MCO1_2: u32 = 0x4 << RCC_CFGR_MCO1_Pos;
pub const RCC_CFGR_MCO1PRE_Pos: u32 = 18;
pub const RCC_CFGR_MCO1PRE_Msk: u32 = 0xF << RCC_CFGR_MCO1PRE_Pos;
pub const RCC_CFGR_MCO1PRE: u32 = RCC_CFGR_MCO1PRE_Msk;
pub const RCC_CFGR_MCO1PRE_0: u32 = 0x1 << RCC_CFGR_MCO1PRE_Pos;
pub const RCC_CFGR_MCO1PRE_1: u32 = 0x2 << RCC_CFGR_MCO1PRE_Pos;
pub const RCC_CFGR_MCO1PRE_2: u32 = 0x4 << RCC_CFGR_MCO1PRE_Pos;
pub const RCC_CFGR_MCO1PRE_3: u32 = 0x8 << RCC_CFGR_MCO1PRE_Pos;
pub const RCC_CFGR_MCO2PRE_Pos: u32 = 25;
pub const RCC_CFGR_MCO2PRE_Msk: u32 = 0xF << RCC_CFGR_MCO2PRE_Pos;
pub const RCC_CFGR_MCO2PRE: u32 = RCC_CFGR_MCO2PRE_Msk;
pub const RCC_CFGR_MCO2PRE_0: u32 = 0x1 << RCC_CFGR_MCO2PRE_Pos;
pub const RCC_CFGR_MCO2PRE_1: u32 = 0x2 << RCC_CFGR_MCO2PRE_Pos;
pub const RCC_CFGR_MCO2PRE_2: u32 = 0x4 << RCC_CFGR_MCO2PRE_Pos;
pub const RCC_CFGR_MCO2PRE_3: u32 = 0x8 << RCC_CFGR_MCO2PRE_Pos;
pub const RCC_CFGR_MCO2_Pos: u32 = 29;
pub const RCC_CFGR_MCO2_Msk: u32 = 0x7 << RCC_CFGR_MCO2_Pos;
pub const RCC_CFGR_MCO2: u32 = RCC_CFGR_MCO2_Msk;
pub const RCC_CFGR_MCO2_0: u32 = 0x1 << RCC_CFGR_MCO2_Pos;
pub const RCC_CFGR_MCO2_1: u32 = 0x2 << RCC_CFGR_MCO2_Pos;
pub const RCC_CFGR_MCO2_2: u32 = 0x4 << RCC_CFGR_MCO2_Pos;
pub const RCC_CDCFGR1_HPRE_Pos: u32 = 0;
pub const RCC_CDCFGR1_HPRE_Msk: u32 = 0xF << RCC_CDCFGR1_HPRE_Pos;
pub const RCC_CDCFGR1_HPRE: u32 = RCC_CDCFGR1_HPRE_Msk;
pub const RCC_CDCFGR1_HPRE_0: u32 = 0x1 << RCC_CDCFGR1_HPRE_Pos;
pub const RCC_CDCFGR1_HPRE_1: u32 = 0x2 << RCC_CDCFGR1_HPRE_Pos;
pub const RCC_CDCFGR1_HPRE_2: u32 = 0x4 << RCC_CDCFGR1_HPRE_Pos;
pub const RCC_CDCFGR1_HPRE_3: u32 = 0x8 << RCC_CDCFGR1_HPRE_Pos;
pub const RCC_CDCFGR1_HPRE_DIV1: u32 = 0;
pub const RCC_CDCFGR1_HPRE_DIV2_Pos: u32 = 3;
pub const RCC_CDCFGR1_HPRE_DIV2_Msk: u32 = 0x1 << RCC_CDCFGR1_HPRE_DIV2_Pos;
pub const RCC_CDCFGR1_HPRE_DIV2: u32 = RCC_CDCFGR1_HPRE_DIV2_Msk;
pub const RCC_CDCFGR1_HPRE_DIV4_Pos: u32 = 0;
pub const RCC_CDCFGR1_HPRE_DIV4_Msk: u32 = 0x9 << RCC_CDCFGR1_HPRE_DIV4_Pos;
pub const RCC_CDCFGR1_HPRE_DIV4: u32 = RCC_CDCFGR1_HPRE_DIV4_Msk;
pub const RCC_CDCFGR1_HPRE_DIV8_Pos: u32 = 1;
pub const RCC_CDCFGR1_HPRE_DIV8_Msk: u32 = 0x5 << RCC_CDCFGR1_HPRE_DIV8_Pos;
pub const RCC_CDCFGR1_HPRE_DIV8: u32 = RCC_CDCFGR1_HPRE_DIV8_Msk;
pub const RCC_CDCFGR1_HPRE_DIV16_Pos: u32 = 0;
pub const RCC_CDCFGR1_HPRE_DIV16_Msk: u32 = 0xB << RCC_CDCFGR1_HPRE_DIV16_Pos;
pub const RCC_CDCFGR1_HPRE_DIV16: u32 = RCC_CDCFGR1_HPRE_DIV16_Msk;
pub const RCC_CDCFGR1_HPRE_DIV64_Pos: u32 = 2;
pub const RCC_CDCFGR1_HPRE_DIV64_Msk: u32 = 0x3 << RCC_CDCFGR1_HPRE_DIV64_Pos;
pub const RCC_CDCFGR1_HPRE_DIV64: u32 = RCC_CDCFGR1_HPRE_DIV64_Msk;
pub const RCC_CDCFGR1_HPRE_DIV128_Pos: u32 = 0;
pub const RCC_CDCFGR1_HPRE_DIV128_Msk: u32 = 0xD << RCC_CDCFGR1_HPRE_DIV128_Pos;
pub const RCC_CDCFGR1_HPRE_DIV128: u32 = RCC_CDCFGR1_HPRE_DIV128_Msk;
pub const RCC_CDCFGR1_HPRE_DIV256_Pos: u32 = 1;
pub const RCC_CDCFGR1_HPRE_DIV256_Msk: u32 = 0x7 << RCC_CDCFGR1_HPRE_DIV256_Pos;
pub const RCC_CDCFGR1_HPRE_DIV256: u32 = RCC_CDCFGR1_HPRE_DIV256_Msk;
pub const RCC_CDCFGR1_HPRE_DIV512_Pos: u32 = 0;
pub const RCC_CDCFGR1_HPRE_DIV512_Msk: u32 = 0xF << RCC_CDCFGR1_HPRE_DIV512_Pos;
pub const RCC_CDCFGR1_HPRE_DIV512: u32 = RCC_CDCFGR1_HPRE_DIV512_Msk;
pub const RCC_CDCFGR1_CDPPRE_Pos: u32 = 4;
pub const RCC_CDCFGR1_CDPPRE_Msk: u32 = 0x7 << RCC_CDCFGR1_CDPPRE_Pos;
pub const RCC_CDCFGR1_CDPPRE: u32 = RCC_CDCFGR1_CDPPRE_Msk;
pub const RCC_CDCFGR1_CDPPRE_0: u32 = 0x1 << RCC_CDCFGR1_CDPPRE_Pos;
pub const RCC_CDCFGR1_CDPPRE_1: u32 = 0x2 << RCC_CDCFGR1_CDPPRE_Pos;
pub const RCC_CDCFGR1_CDPPRE_2: u32 = 0x4 << RCC_CDCFGR1_CDPPRE_Pos;
pub const RCC_CDCFGR1_CDPPRE_DIV1: u32 = 0;
pub const RCC_CDCFGR1_CDPPRE_DIV2_Pos: u32 = 6;
pub const RCC_CDCFGR1_CDPPRE_DIV2_Msk: u32 = 0x1 << RCC_CDCFGR1_CDPPRE_DIV2_Pos;
pub const RCC_CDCFGR1_CDPPRE_DIV2: u32 = RCC_CDCFGR1_CDPPRE_DIV2_Msk;
pub const RCC_CDCFGR1_CDPPRE_DIV4_Pos: u32 = 4;
pub const RCC_CDCFGR1_CDPPRE_DIV4_Msk: u32 = 0x5 << RCC_CDCFGR1_CDPPRE_DIV4_Pos;
pub const RCC_CDCFGR1_CDPPRE_DIV4: u32 = RCC_CDCFGR1_CDPPRE_DIV4_Msk;
pub const RCC_CDCFGR1_CDPPRE_DIV8_Pos: u32 = 5;
pub const RCC_CDCFGR1_CDPPRE_DIV8_Msk: u32 = 0x3 << RCC_CDCFGR1_CDPPRE_DIV8_Pos;
pub const RCC_CDCFGR1_CDPPRE_DIV8: u32 = RCC_CDCFGR1_CDPPRE_DIV8_Msk;
pub const RCC_CDCFGR1_CDPPRE_DIV16_Pos: u32 = 4;
pub const RCC_CDCFGR1_CDPPRE_DIV16_Msk: u32 = 0x7 << RCC_CDCFGR1_CDPPRE_DIV16_Pos;
pub const RCC_CDCFGR1_CDPPRE_DIV16: u32 = RCC_CDCFGR1_CDPPRE_DIV16_Msk;
pub const RCC_CDCFGR1_CDCPRE_Pos: u32 = 8;
pub const RCC_CDCFGR1_CDCPRE_Msk: u32 = 0xF << RCC_CDCFGR1_CDCPRE_Pos;
pub const RCC_CDCFGR1_CDCPRE: u32 = RCC_CDCFGR1_CDCPRE_Msk;
pub const RCC_CDCFGR1_CDCPRE_0: u32 = 0x1 << RCC_CDCFGR1_CDCPRE_Pos;
pub const RCC_CDCFGR1_CDCPRE_1: u32 = 0x2 << RCC_CDCFGR1_CDCPRE_Pos;
pub const RCC_CDCFGR1_CDCPRE_2: u32 = 0x4 << RCC_CDCFGR1_CDCPRE_Pos;
pub const RCC_CDCFGR1_CDCPRE_3: u32 = 0x8 << RCC_CDCFGR1_CDCPRE_Pos;
pub const RCC_CDCFGR1_CDCPRE_DIV1: u32 = 0;
pub const RCC_CDCFGR1_CDCPRE_DIV2_Pos: u32 = 11;
pub const RCC_CDCFGR1_CDCPRE_DIV2_Msk: u32 = 0x1 << RCC_CDCFGR1_CDCPRE_DIV2_Pos;
pub const RCC_CDCFGR1_CDCPRE_DIV2: u32 = RCC_CDCFGR1_CDCPRE_DIV2_Msk;
pub const RCC_CDCFGR1_CDCPRE_DIV4_Pos: u32 = 8;
pub const RCC_CDCFGR1_CDCPRE_DIV4_Msk: u32 = 0x9 << RCC_CDCFGR1_CDCPRE_DIV4_Pos;
pub const RCC_CDCFGR1_CDCPRE_DIV4: u32 = RCC_CDCFGR1_CDCPRE_DIV4_Msk;
pub const RCC_CDCFGR1_CDCPRE_DIV8_Pos: u32 = 9;
pub const RCC_CDCFGR1_CDCPRE_DIV8_Msk: u32 = 0x5 << RCC_CDCFGR1_CDCPRE_DIV8_Pos;
pub const RCC_CDCFGR1_CDCPRE_DIV8: u32 = RCC_CDCFGR1_CDCPRE_DIV8_Msk;
pub const RCC_CDCFGR1_CDCPRE_DIV16_Pos: u32 = 8;
pub const RCC_CDCFGR1_CDCPRE_DIV16_Msk: u32 = 0xB << RCC_CDCFGR1_CDCPRE_DIV16_Pos;
pub const RCC_CDCFGR1_CDCPRE_DIV16: u32 = RCC_CDCFGR1_CDCPRE_DIV16_Msk;
pub const RCC_CDCFGR1_CDCPRE_DIV64_Pos: u32 = 10;
pub const RCC_CDCFGR1_CDCPRE_DIV64_Msk: u32 = 0x3 << RCC_CDCFGR1_CDCPRE_DIV64_Pos;
pub const RCC_CDCFGR1_CDCPRE_DIV64: u32 = RCC_CDCFGR1_CDCPRE_DIV64_Msk;
pub const RCC_CDCFGR1_CDCPRE_DIV128_Pos: u32 = 8;
pub const RCC_CDCFGR1_CDCPRE_DIV128_Msk: u32 = 0xD << RCC_CDCFGR1_CDCPRE_DIV128_Pos;
pub const RCC_CDCFGR1_CDCPRE_DIV128: u32 = RCC_CDCFGR1_CDCPRE_DIV128_Msk;
pub const RCC_CDCFGR1_CDCPRE_DIV256_Pos: u32 = 9;
pub const RCC_CDCFGR1_CDCPRE_DIV256_Msk: u32 = 0x7 << RCC_CDCFGR1_CDCPRE_DIV256_Pos;
pub const RCC_CDCFGR1_CDCPRE_DIV256: u32 = RCC_CDCFGR1_CDCPRE_DIV256_Msk;
pub const RCC_CDCFGR1_CDCPRE_DIV512_Pos: u32 = 8;
pub const RCC_CDCFGR1_CDCPRE_DIV512_Msk: u32 = 0xF << RCC_CDCFGR1_CDCPRE_DIV512_Pos;
pub const RCC_CDCFGR1_CDCPRE_DIV512: u32 = RCC_CDCFGR1_CDCPRE_DIV512_Msk;
pub const RCC_CDCFGR2_CDPPRE1_Pos: u32 = 4;
pub const RCC_CDCFGR2_CDPPRE1_Msk: u32 = 0x7 << RCC_CDCFGR2_CDPPRE1_Pos;
pub const RCC_CDCFGR2_CDPPRE1: u32 = RCC_CDCFGR2_CDPPRE1_Msk;
pub const RCC_CDCFGR2_CDPPRE1_0: u32 = 0x1 << RCC_CDCFGR2_CDPPRE1_Pos;
pub const RCC_CDCFGR2_CDPPRE1_1: u32 = 0x2 << RCC_CDCFGR2_CDPPRE1_Pos;
pub const RCC_CDCFGR2_CDPPRE1_2: u32 = 0x4 << RCC_CDCFGR2_CDPPRE1_Pos;
pub const RCC_CDCFGR2_CDPPRE1_DIV1: u32 = 0;
pub const RCC_CDCFGR2_CDPPRE1_DIV2_Pos: u32 = 6;
pub const RCC_CDCFGR2_CDPPRE1_DIV2_Msk: u32 = 0x1 << RCC_CDCFGR2_CDPPRE1_DIV2_Pos;
pub const RCC_CDCFGR2_CDPPRE1_DIV2: u32 = RCC_CDCFGR2_CDPPRE1_DIV2_Msk;
pub const RCC_CDCFGR2_CDPPRE1_DIV4_Pos: u32 = 4;
pub const RCC_CDCFGR2_CDPPRE1_DIV4_Msk: u32 = 0x5 << RCC_CDCFGR2_CDPPRE1_DIV4_Pos;
pub const RCC_CDCFGR2_CDPPRE1_DIV4: u32 = RCC_CDCFGR2_CDPPRE1_DIV4_Msk;
pub const RCC_CDCFGR2_CDPPRE1_DIV8_Pos: u32 = 5;
pub const RCC_CDCFGR2_CDPPRE1_DIV8_Msk: u32 = 0x3 << RCC_CDCFGR2_CDPPRE1_DIV8_Pos;
pub const RCC_CDCFGR2_CDPPRE1_DIV8: u32 = RCC_CDCFGR2_CDPPRE1_DIV8_Msk;
pub const RCC_CDCFGR2_CDPPRE1_DIV16_Pos: u32 = 4;
pub const RCC_CDCFGR2_CDPPRE1_DIV16_Msk: u32 = 0x7 << RCC_CDCFGR2_CDPPRE1_DIV16_Pos;
pub const RCC_CDCFGR2_CDPPRE1_DIV16: u32 = RCC_CDCFGR2_CDPPRE1_DIV16_Msk;
pub const RCC_CDCFGR2_CDPPRE2_Pos: u32 = 8;
pub const RCC_CDCFGR2_CDPPRE2_Msk: u32 = 0x7 << RCC_CDCFGR2_CDPPRE2_Pos;
pub const RCC_CDCFGR2_CDPPRE2: u32 = RCC_CDCFGR2_CDPPRE2_Msk;
pub const RCC_CDCFGR2_CDPPRE2_0: u32 = 0x1 << RCC_CDCFGR2_CDPPRE2_Pos;
pub const RCC_CDCFGR2_CDPPRE2_1: u32 = 0x2 << RCC_CDCFGR2_CDPPRE2_Pos;
pub const RCC_CDCFGR2_CDPPRE2_2: u32 = 0x4 << RCC_CDCFGR2_CDPPRE2_Pos;
pub const RCC_CDCFGR2_CDPPRE2_DIV1: u32 = 0;
pub const RCC_CDCFGR2_CDPPRE2_DIV2_Pos: u32 = 10;
pub const RCC_CDCFGR2_CDPPRE2_DIV2_Msk: u32 = 0x1 << RCC_CDCFGR2_CDPPRE2_DIV2_Pos;
pub const RCC_CDCFGR2_CDPPRE2_DIV2: u32 = RCC_CDCFGR2_CDPPRE2_DIV2_Msk;
pub const RCC_CDCFGR2_CDPPRE2_DIV4_Pos: u32 = 8;
pub const RCC_CDCFGR2_CDPPRE2_DIV4_Msk: u32 = 0x5 << RCC_CDCFGR2_CDPPRE2_DIV4_Pos;
pub const RCC_CDCFGR2_CDPPRE2_DIV4: u32 = RCC_CDCFGR2_CDPPRE2_DIV4_Msk;
pub const RCC_CDCFGR2_CDPPRE2_DIV8_Pos: u32 = 9;
pub const RCC_CDCFGR2_CDPPRE2_DIV8_Msk: u32 = 0x3 << RCC_CDCFGR2_CDPPRE2_DIV8_Pos;
pub const RCC_CDCFGR2_CDPPRE2_DIV8: u32 = RCC_CDCFGR2_CDPPRE2_DIV8_Msk;
pub const RCC_CDCFGR2_CDPPRE2_DIV16_Pos: u32 = 8;
pub const RCC_CDCFGR2_CDPPRE2_DIV16_Msk: u32 = 0x7 << RCC_CDCFGR2_CDPPRE2_DIV16_Pos;
pub const RCC_CDCFGR2_CDPPRE2_DIV16: u32 = RCC_CDCFGR2_CDPPRE2_DIV16_Msk;
pub const RCC_SRDCFGR_SRDPPRE_Pos: u32 = 4;
pub const RCC_SRDCFGR_SRDPPRE_Msk: u32 = 0x7 << RCC_SRDCFGR_SRDPPRE_Pos;
pub const RCC_SRDCFGR_SRDPPRE: u32 = RCC_SRDCFGR_SRDPPRE_Msk;
pub const RCC_SRDCFGR_SRDPPRE_0: u32 = 0x1 << RCC_SRDCFGR_SRDPPRE_Pos;
pub const RCC_SRDCFGR_SRDPPRE_1: u32 = 0x2 << RCC_SRDCFGR_SRDPPRE_Pos;
pub const RCC_SRDCFGR_SRDPPRE_2: u32 = 0x4 << RCC_SRDCFGR_SRDPPRE_Pos;
pub const RCC_SRDCFGR_SRDPPRE_DIV1: u32 = 0;
pub const RCC_SRDCFGR_SRDPPRE_DIV2_Pos: u32 = 6;
pub const RCC_SRDCFGR_SRDPPRE_DIV2_Msk: u32 = 0x1 << RCC_SRDCFGR_SRDPPRE_DIV2_Pos;
pub const RCC_SRDCFGR_SRDPPRE_DIV2: u32 = RCC_SRDCFGR_SRDPPRE_DIV2_Msk;
pub const RCC_SRDCFGR_SRDPPRE_DIV4_Pos: u32 = 4;
pub const RCC_SRDCFGR_SRDPPRE_DIV4_Msk: u32 = 0x5 << RCC_SRDCFGR_SRDPPRE_DIV4_Pos;
pub const RCC_SRDCFGR_SRDPPRE_DIV4: u32 = RCC_SRDCFGR_SRDPPRE_DIV4_Msk;
pub const RCC_SRDCFGR_SRDPPRE_DIV8_Pos: u32 = 5;
pub const RCC_SRDCFGR_SRDPPRE_DIV8_Msk: u32 = 0x3 << RCC_SRDCFGR_SRDPPRE_DIV8_Pos;
pub const RCC_SRDCFGR_SRDPPRE_DIV8: u32 = RCC_SRDCFGR_SRDPPRE_DIV8_Msk;
pub const RCC_SRDCFGR_SRDPPRE_DIV16_Pos: u32 = 4;
pub const RCC_SRDCFGR_SRDPPRE_DIV16_Msk: u32 = 0x7 << RCC_SRDCFGR_SRDPPRE_DIV16_Pos;
pub const RCC_SRDCFGR_SRDPPRE_DIV16: u32 = RCC_SRDCFGR_SRDPPRE_DIV16_Msk;
pub const RCC_PLLCKSELR_PLLSRC_Pos: u32 = 0;
pub const RCC_PLLCKSELR_PLLSRC_Msk: u32 = 0x3 << RCC_PLLCKSELR_PLLSRC_Pos;
pub const RCC_PLLCKSELR_PLLSRC: u32 = RCC_PLLCKSELR_PLLSRC_Msk;
pub const RCC_PLLCKSELR_PLLSRC_HSI: u32 = 0;
pub const RCC_PLLCKSELR_PLLSRC_CSI_Pos: u32 = 0;
pub const RCC_PLLCKSELR_PLLSRC_CSI_Msk: u32 = 0x1 << RCC_PLLCKSELR_PLLSRC_CSI_Pos;
pub const RCC_PLLCKSELR_PLLSRC_CSI: u32 = RCC_PLLCKSELR_PLLSRC_CSI_Msk;
pub const RCC_PLLCKSELR_PLLSRC_HSE_Pos: u32 = 1;
pub const RCC_PLLCKSELR_PLLSRC_HSE_Msk: u32 = 0x1 << RCC_PLLCKSELR_PLLSRC_HSE_Pos;
pub const RCC_PLLCKSELR_PLLSRC_HSE: u32 = RCC_PLLCKSELR_PLLSRC_HSE_Msk;
pub const RCC_PLLCKSELR_PLLSRC_NONE_Pos: u32 = 0;
pub const RCC_PLLCKSELR_PLLSRC_NONE_Msk: u32 = 0x3 << RCC_PLLCKSELR_PLLSRC_NONE_Pos;
pub const RCC_PLLCKSELR_PLLSRC_NONE: u32 = RCC_PLLCKSELR_PLLSRC_NONE_Msk;
pub const RCC_PLLCKSELR_DIVM1_Pos: u32 = 4;
pub const RCC_PLLCKSELR_DIVM1_Msk: u32 = 0x3F << RCC_PLLCKSELR_DIVM1_Pos;
pub const RCC_PLLCKSELR_DIVM1: u32 = RCC_PLLCKSELR_DIVM1_Msk;
pub const RCC_PLLCKSELR_DIVM1_0: u32 = 0x01 << RCC_PLLCKSELR_DIVM1_Pos;
pub const RCC_PLLCKSELR_DIVM1_1: u32 = 0x02 << RCC_PLLCKSELR_DIVM1_Pos;
pub const RCC_PLLCKSELR_DIVM1_2: u32 = 0x04 << RCC_PLLCKSELR_DIVM1_Pos;
pub const RCC_PLLCKSELR_DIVM1_3: u32 = 0x08 << RCC_PLLCKSELR_DIVM1_Pos;
pub const RCC_PLLCKSELR_DIVM1_4: u32 = 0x10 << RCC_PLLCKSELR_DIVM1_Pos;
pub const RCC_PLLCKSELR_DIVM1_5: u32 = 0x20 << RCC_PLLCKSELR_DIVM1_Pos;
pub const RCC_PLLCKSELR_DIVM2_Pos: u32 = 12;
pub const RCC_PLLCKSELR_DIVM2_Msk: u32 = 0x3F << RCC_PLLCKSELR_DIVM2_Pos;
pub const RCC_PLLCKSELR_DIVM2: u32 = RCC_PLLCKSELR_DIVM2_Msk;
pub const RCC_PLLCKSELR_DIVM2_0: u32 = 0x01 << RCC_PLLCKSELR_DIVM2_Pos;
pub const RCC_PLLCKSELR_DIVM2_1: u32 = 0x02 << RCC_PLLCKSELR_DIVM2_Pos;
pub const RCC_PLLCKSELR_DIVM2_2: u32 = 0x04 << RCC_PLLCKSELR_DIVM2_Pos;
pub const RCC_PLLCKSELR_DIVM2_3: u32 = 0x08 << RCC_PLLCKSELR_DIVM2_Pos;
pub const RCC_PLLCKSELR_DIVM2_4: u32 = 0x10 << RCC_PLLCKSELR_DIVM2_Pos;
pub const RCC_PLLCKSELR_DIVM2_5: u32 = 0x20 << RCC_PLLCKSELR_DIVM2_Pos;
pub const RCC_PLLCKSELR_DIVM3_Pos: u32 = 20;
pub const RCC_PLLCKSELR_DIVM3_Msk: u32 = 0x3F << RCC_PLLCKSELR_DIVM3_Pos;
pub const RCC_PLLCKSELR_DIVM3: u32 = RCC_PLLCKSELR_DIVM3_Msk;
pub const RCC_PLLCKSELR_DIVM3_0: u32 = 0x01 << RCC_PLLCKSELR_DIVM3_Pos;
pub const RCC_PLLCKSELR_DIVM3_1: u32 = 0x02 << RCC_PLLCKSELR_DIVM3_Pos;
pub const RCC_PLLCKSELR_DIVM3_2: u32 = 0x04 << RCC_PLLCKSELR_DIVM3_Pos;
pub const RCC_PLLCKSELR_DIVM3_3: u32 = 0x08 << RCC_PLLCKSELR_DIVM3_Pos;
pub const RCC_PLLCKSELR_DIVM3_4: u32 = 0x10 << RCC_PLLCKSELR_DIVM3_Pos;
pub const RCC_PLLCKSELR_DIVM3_5: u32 = 0x20 << RCC_PLLCKSELR_DIVM3_Pos;
pub const RCC_PLLCFGR_PLL1FRACEN_Pos: u32 = 0;
pub const RCC_PLLCFGR_PLL1FRACEN_Msk: u32 = 0x1 << RCC_PLLCFGR_PLL1FRACEN_Pos;
pub const RCC_PLLCFGR_PLL1FRACEN: u32 = RCC_PLLCFGR_PLL1FRACEN_Msk;
pub const RCC_PLLCFGR_PLL1VCOSEL_Pos: u32 = 1;
pub const RCC_PLLCFGR_PLL1VCOSEL_Msk: u32 = 0x1 << RCC_PLLCFGR_PLL1VCOSEL_Pos;
pub const RCC_PLLCFGR_PLL1VCOSEL: u32 = RCC_PLLCFGR_PLL1VCOSEL_Msk;
pub const RCC_PLLCFGR_PLL1RGE_Pos: u32 = 2;
pub const RCC_PLLCFGR_PLL1RGE_Msk: u32 = 0x3 << RCC_PLLCFGR_PLL1RGE_Pos;
pub const RCC_PLLCFGR_PLL1RGE: u32 = RCC_PLLCFGR_PLL1RGE_Msk;
pub const RCC_PLLCFGR_PLL1RGE_0: u32 = 0x0 << RCC_PLLCFGR_PLL1RGE_Pos;
pub const RCC_PLLCFGR_PLL1RGE_1: u32 = 0x1 << RCC_PLLCFGR_PLL1RGE_Pos;
pub const RCC_PLLCFGR_PLL1RGE_2: u32 = 0x2 << RCC_PLLCFGR_PLL1RGE_Pos;
pub const RCC_PLLCFGR_PLL1RGE_3: u32 = 0x3 << RCC_PLLCFGR_PLL1RGE_Pos;
pub const RCC_PLLCFGR_PLL2FRACEN_Pos: u32 = 4;
pub const RCC_PLLCFGR_PLL2FRACEN_Msk: u32 = 0x1 << RCC_PLLCFGR_PLL2FRACEN_Pos;
pub const RCC_PLLCFGR_PLL2FRACEN: u32 = RCC_PLLCFGR_PLL2FRACEN_Msk;
pub const RCC_PLLCFGR_PLL2VCOSEL_Pos: u32 = 5;
pub const RCC_PLLCFGR_PLL2VCOSEL_Msk: u32 = 0x1 << RCC_PLLCFGR_PLL2VCOSEL_Pos;
pub const RCC_PLLCFGR_PLL2VCOSEL: u32 = RCC_PLLCFGR_PLL2VCOSEL_Msk;
pub const RCC_PLLCFGR_PLL2RGE_Pos: u32 = 6;
pub const RCC_PLLCFGR_PLL2RGE_Msk: u32 = 0x3 << RCC_PLLCFGR_PLL2RGE_Pos;
pub const RCC_PLLCFGR_PLL2RGE: u32 = RCC_PLLCFGR_PLL2RGE_Msk;
pub const RCC_PLLCFGR_PLL2RGE_0: u32 = 0x0 << RCC_PLLCFGR_PLL2RGE_Pos;
pub const RCC_PLLCFGR_PLL2RGE_1: u32 = 0x1 << RCC_PLLCFGR_PLL2RGE_Pos;
pub const RCC_PLLCFGR_PLL2RGE_2: u32 = 0x2 << RCC_PLLCFGR_PLL2RGE_Pos;
pub const RCC_PLLCFGR_PLL2RGE_3: u32 = 0x3 << RCC_PLLCFGR_PLL2RGE_Pos;
pub const RCC_PLLCFGR_PLL3FRACEN_Pos: u32 = 8;
pub const RCC_PLLCFGR_PLL3FRACEN_Msk: u32 = 0x1 << RCC_PLLCFGR_PLL3FRACEN_Pos;
pub const RCC_PLLCFGR_PLL3FRACEN: u32 = RCC_PLLCFGR_PLL3FRACEN_Msk;
pub const RCC_PLLCFGR_PLL3VCOSEL_Pos: u32 = 9;
pub const RCC_PLLCFGR_PLL3VCOSEL_Msk: u32 = 0x1 << RCC_PLLCFGR_PLL3VCOSEL_Pos;
pub const RCC_PLLCFGR_PLL3VCOSEL: u32 = RCC_PLLCFGR_PLL3VCOSEL_Msk;
pub const RCC_PLLCFGR_PLL3RGE_Pos: u32 = 10;
pub const RCC_PLLCFGR_PLL3RGE_Msk: u32 = 0x3 << RCC_PLLCFGR_PLL3RGE_Pos;
pub const RCC_PLLCFGR_PLL3RGE: u32 = RCC_PLLCFGR_PLL3RGE_Msk;
pub const RCC_PLLCFGR_PLL3RGE_0: u32 = 0x0 << RCC_PLLCFGR_PLL3RGE_Pos;
pub const RCC_PLLCFGR_PLL3RGE_1: u32 = 0x1 << RCC_PLLCFGR_PLL3RGE_Pos;
pub const RCC_PLLCFGR_PLL3RGE_2: u32 = 0x2 << RCC_PLLCFGR_PLL3RGE_Pos;
pub const RCC_PLLCFGR_PLL3RGE_3: u32 = 0x3 << RCC_PLLCFGR_PLL3RGE_Pos;
pub const RCC_PLLCFGR_DIVP1EN_Pos: u32 = 16;
pub const RCC_PLLCFGR_DIVP1EN_Msk: u32 = 0x1 << RCC_PLLCFGR_DIVP1EN_Pos;
pub const RCC_PLLCFGR_DIVP1EN: u32 = RCC_PLLCFGR_DIVP1EN_Msk;
pub const RCC_PLLCFGR_DIVQ1EN_Pos: u32 = 17;
pub const RCC_PLLCFGR_DIVQ1EN_Msk: u32 = 0x1 << RCC_PLLCFGR_DIVQ1EN_Pos;
pub const RCC_PLLCFGR_DIVQ1EN: u32 = RCC_PLLCFGR_DIVQ1EN_Msk;
pub const RCC_PLLCFGR_DIVR1EN_Pos: u32 = 18;
pub const RCC_PLLCFGR_DIVR1EN_Msk: u32 = 0x1 << RCC_PLLCFGR_DIVR1EN_Pos;
pub const RCC_PLLCFGR_DIVR1EN: u32 = RCC_PLLCFGR_DIVR1EN_Msk;
pub const RCC_PLLCFGR_DIVP2EN_Pos: u32 = 19;
pub const RCC_PLLCFGR_DIVP2EN_Msk: u32 = 0x1 << RCC_PLLCFGR_DIVP2EN_Pos;
pub const RCC_PLLCFGR_DIVP2EN: u32 = RCC_PLLCFGR_DIVP2EN_Msk;
pub const RCC_PLLCFGR_DIVQ2EN_Pos: u32 = 20;
pub const RCC_PLLCFGR_DIVQ2EN_Msk: u32 = 0x1 << RCC_PLLCFGR_DIVQ2EN_Pos;
pub const RCC_PLLCFGR_DIVQ2EN: u32 = RCC_PLLCFGR_DIVQ2EN_Msk;
pub const RCC_PLLCFGR_DIVR2EN_Pos: u32 = 21;
pub const RCC_PLLCFGR_DIVR2EN_Msk: u32 = 0x1 << RCC_PLLCFGR_DIVR2EN_Pos;
pub const RCC_PLLCFGR_DIVR2EN: u32 = RCC_PLLCFGR_DIVR2EN_Msk;
pub const RCC_PLLCFGR_DIVP3EN_Pos: u32 = 22;
pub const RCC_PLLCFGR_DIVP3EN_Msk: u32 = 0x1 << RCC_PLLCFGR_DIVP3EN_Pos;
pub const RCC_PLLCFGR_DIVP3EN: u32 = RCC_PLLCFGR_DIVP3EN_Msk;
pub const RCC_PLLCFGR_DIVQ3EN_Pos: u32 = 23;
pub const RCC_PLLCFGR_DIVQ3EN_Msk: u32 = 0x1 << RCC_PLLCFGR_DIVQ3EN_Pos;
pub const RCC_PLLCFGR_DIVQ3EN: u32 = RCC_PLLCFGR_DIVQ3EN_Msk;
pub const RCC_PLLCFGR_DIVR3EN_Pos: u32 = 24;
pub const RCC_PLLCFGR_DIVR3EN_Msk: u32 = 0x1 << RCC_PLLCFGR_DIVR3EN_Pos;
pub const RCC_PLLCFGR_DIVR3EN: u32 = RCC_PLLCFGR_DIVR3EN_Msk;
pub const RCC_PLL1DIVR_N1_Pos: u32 = 0;
pub const RCC_PLL1DIVR_N1_Msk: u32 = 0x1FF << RCC_PLL1DIVR_N1_Pos;
pub const RCC_PLL1DIVR_N1: u32 = RCC_PLL1DIVR_N1_Msk;
pub const RCC_PLL1DIVR_P1_Pos: u32 = 9;
pub const RCC_PLL1DIVR_P1_Msk: u32 = 0x7F << RCC_PLL1DIVR_P1_Pos;
pub const RCC_PLL1DIVR_P1: u32 = RCC_PLL1DIVR_P1_Msk;
pub const RCC_PLL1DIVR_Q1_Pos: u32 = 16;
pub const RCC_PLL1DIVR_Q1_Msk: u32 = 0x7F << RCC_PLL1DIVR_Q1_Pos;
pub const RCC_PLL1DIVR_Q1: u32 = RCC_PLL1DIVR_Q1_Msk;
pub const RCC_PLL1DIVR_R1_Pos: u32 = 24;
pub const RCC_PLL1DIVR_R1_Msk: u32 = 0x7F << RCC_PLL1DIVR_R1_Pos;
pub const RCC_PLL1DIVR_R1: u32 = RCC_PLL1DIVR_R1_Msk;
pub const RCC_PLL1FRACR_FRACN1_Pos: u32 = 3;
pub const RCC_PLL1FRACR_FRACN1_Msk: u32 = 0x1FFF << RCC_PLL1FRACR_FRACN1_Pos;
pub const RCC_PLL1FRACR_FRACN1: u32 = RCC_PLL1FRACR_FRACN1_Msk;
pub const RCC_PLL2DIVR_N2_Pos: u32 = 0;
pub const RCC_PLL2DIVR_N2_Msk: u32 = 0x1FF << RCC_PLL2DIVR_N2_Pos;
pub const RCC_PLL2DIVR_N2: u32 = RCC_PLL2DIVR_N2_Msk;
pub const RCC_PLL2DIVR_P2_Pos: u32 = 9;
pub const RCC_PLL2DIVR_P2_Msk: u32 = 0x7F << RCC_PLL2DIVR_P2_Pos;
pub const RCC_PLL2DIVR_P2: u32 = RCC_PLL2DIVR_P2_Msk;
pub const RCC_PLL2DIVR_Q2_Pos: u32 = 16;
pub const RCC_PLL2DIVR_Q2_Msk: u32 = 0x7F << RCC_PLL2DIVR_Q2_Pos;
pub const RCC_PLL2DIVR_Q2: u32 = RCC_PLL2DIVR_Q2_Msk;
pub const RCC_PLL2DIVR_R2_Pos: u32 = 24;
pub const RCC_PLL2DIVR_R2_Msk: u32 = 0x7F << RCC_PLL2DIVR_R2_Pos;
pub const RCC_PLL2DIVR_R2: u32 = RCC_PLL2DIVR_R2_Msk;
pub const RCC_PLL2FRACR_FRACN2_Pos: u32 = 3;
pub const RCC_PLL2FRACR_FRACN2_Msk: u32 = 0x1FFF << RCC_PLL2FRACR_FRACN2_Pos;
pub const RCC_PLL2FRACR_FRACN2: u32 = RCC_PLL2FRACR_FRACN2_Msk;
pub const RCC_PLL3DIVR_N3_Pos: u32 = 0;
pub const RCC_PLL3DIVR_N3_Msk: u32 = 0x1FF << RCC_PLL3DIVR_N3_Pos;
pub const RCC_PLL3DIVR_N3: u32 = RCC_PLL3DIVR_N3_Msk;
pub const RCC_PLL3DIVR_P3_Pos: u32 = 9;
pub const RCC_PLL3DIVR_P3_Msk: u32 = 0x7F << RCC_PLL3DIVR_P3_Pos;
pub const RCC_PLL3DIVR_P3: u32 = RCC_PLL3DIVR_P3_Msk;
pub const RCC_PLL3DIVR_Q3_Pos: u32 = 16;
pub const RCC_PLL3DIVR_Q3_Msk: u32 = 0x7F << RCC_PLL3DIVR_Q3_Pos;
pub const RCC_PLL3DIVR_Q3: u32 = RCC_PLL3DIVR_Q3_Msk;
pub const RCC_PLL3DIVR_R3_Pos: u32 = 24;
pub const RCC_PLL3DIVR_R3_Msk: u32 = 0x7F << RCC_PLL3DIVR_R3_Pos;
pub const RCC_PLL3DIVR_R3: u32 = RCC_PLL3DIVR_R3_Msk;
pub const RCC_PLL3FRACR_FRACN3_Pos: u32 = 3;
pub const RCC_PLL3FRACR_FRACN3_Msk: u32 = 0x1FFF << RCC_PLL3FRACR_FRACN3_Pos;
pub const RCC_PLL3FRACR_FRACN3: u32 = RCC_PLL3FRACR_FRACN3_Msk;
pub const RCC_CDCCIPR_FMCSEL_Pos: u32 = 0;
pub const RCC_CDCCIPR_FMCSEL_Msk: u32 = 0x3 << RCC_CDCCIPR_FMCSEL_Pos;
pub const RCC_CDCCIPR_FMCSEL: u32 = RCC_CDCCIPR_FMCSEL_Msk;
pub const RCC_CDCCIPR_FMCSEL_0: u32 = 0x1 << RCC_CDCCIPR_FMCSEL_Pos;
pub const RCC_CDCCIPR_FMCSEL_1: u32 = 0x2 << RCC_CDCCIPR_FMCSEL_Pos;
pub const RCC_CDCCIPR_OCTOSPISEL_Pos: u32 = 4;
pub const RCC_CDCCIPR_OCTOSPISEL_Msk: u32 = 0x3 << RCC_CDCCIPR_OCTOSPISEL_Pos;
pub const RCC_CDCCIPR_OCTOSPISEL: u32 = RCC_CDCCIPR_OCTOSPISEL_Msk;
pub const RCC_CDCCIPR_OCTOSPISEL_0: u32 = 0x1 << RCC_CDCCIPR_OCTOSPISEL_Pos;
pub const RCC_CDCCIPR_OCTOSPISEL_1: u32 = 0x2 << RCC_CDCCIPR_OCTOSPISEL_Pos;
pub const RCC_CDCCIPR_SDMMCSEL_Pos: u32 = 16;
pub const RCC_CDCCIPR_SDMMCSEL_Msk: u32 = 0x1 << RCC_CDCCIPR_SDMMCSEL_Pos;
pub const RCC_CDCCIPR_SDMMCSEL: u32 = RCC_CDCCIPR_SDMMCSEL_Msk;
pub const RCC_CDCCIPR_CKPERSEL_Pos: u32 = 28;
pub const RCC_CDCCIPR_CKPERSEL_Msk: u32 = 0x3 << RCC_CDCCIPR_CKPERSEL_Pos;
pub const RCC_CDCCIPR_CKPERSEL: u32 = RCC_CDCCIPR_CKPERSEL_Msk;
pub const RCC_CDCCIPR_CKPERSEL_0: u32 = 0x1 << RCC_CDCCIPR_CKPERSEL_Pos;
pub const RCC_CDCCIPR_CKPERSEL_1: u32 = 0x2 << RCC_CDCCIPR_CKPERSEL_Pos;
pub const RCC_CDCCIP1R_SAI1SEL_Pos: u32 = 0;
pub const RCC_CDCCIP1R_SAI1SEL_Msk: u32 = 0x7 << RCC_CDCCIP1R_SAI1SEL_Pos;
pub const RCC_CDCCIP1R_SAI1SEL: u32 = RCC_CDCCIP1R_SAI1SEL_Msk;
pub const RCC_CDCCIP1R_SAI1SEL_0: u32 = 0x1 << RCC_CDCCIP1R_SAI1SEL_Pos;
pub const RCC_CDCCIP1R_SAI1SEL_1: u32 = 0x2 << RCC_CDCCIP1R_SAI1SEL_Pos;
pub const RCC_CDCCIP1R_SAI1SEL_2: u32 = 0x4 << RCC_CDCCIP1R_SAI1SEL_Pos;
pub const RCC_CDCCIP1R_SAI2ASEL_Pos: u32 = 6;
pub const RCC_CDCCIP1R_SAI2ASEL_Msk: u32 = 0x7 << RCC_CDCCIP1R_SAI2ASEL_Pos;
pub const RCC_CDCCIP1R_SAI2ASEL: u32 = RCC_CDCCIP1R_SAI2ASEL_Msk;
pub const RCC_CDCCIP1R_SAI2ASEL_0: u32 = 0x1 << RCC_CDCCIP1R_SAI2ASEL_Pos;
pub const RCC_CDCCIP1R_SAI2ASEL_1: u32 = 0x2 << RCC_CDCCIP1R_SAI2ASEL_Pos;
pub const RCC_CDCCIP1R_SAI2ASEL_2: u32 = 0x4 << RCC_CDCCIP1R_SAI2ASEL_Pos;
pub const RCC_CDCCIP1R_SAI2BSEL_Pos: u32 = 9;
pub const RCC_CDCCIP1R_SAI2BSEL_Msk: u32 = 0x7 << RCC_CDCCIP1R_SAI2BSEL_Pos;
pub const RCC_CDCCIP1R_SAI2BSEL: u32 = RCC_CDCCIP1R_SAI2BSEL_Msk;
pub const RCC_CDCCIP1R_SAI2BSEL_0: u32 = 0x1 << RCC_CDCCIP1R_SAI2BSEL_Pos;
pub const RCC_CDCCIP1R_SAI2BSEL_1: u32 = 0x2 << RCC_CDCCIP1R_SAI2BSEL_Pos;
pub const RCC_CDCCIP1R_SAI2BSEL_2: u32 = 0x4 << RCC_CDCCIP1R_SAI2BSEL_Pos;
pub const RCC_CDCCIP1R_SPI123SEL_Pos: u32 = 12;
pub const RCC_CDCCIP1R_SPI123SEL_Msk: u32 = 0x7 << RCC_CDCCIP1R_SPI123SEL_Pos;
pub const RCC_CDCCIP1R_SPI123SEL: u32 = RCC_CDCCIP1R_SPI123SEL_Msk;
pub const RCC_CDCCIP1R_SPI123SEL_0: u32 = 0x1 << RCC_CDCCIP1R_SPI123SEL_Pos;
pub const RCC_CDCCIP1R_SPI123SEL_1: u32 = 0x2 << RCC_CDCCIP1R_SPI123SEL_Pos;
pub const RCC_CDCCIP1R_SPI123SEL_2: u32 = 0x4 << RCC_CDCCIP1R_SPI123SEL_Pos;
pub const RCC_CDCCIP1R_SPI45SEL_Pos: u32 = 16;
pub const RCC_CDCCIP1R_SPI45SEL_Msk: u32 = 0x7 << RCC_CDCCIP1R_SPI45SEL_Pos;
pub const RCC_CDCCIP1R_SPI45SEL: u32 = RCC_CDCCIP1R_SPI45SEL_Msk;
pub const RCC_CDCCIP1R_SPI45SEL_0: u32 = 0x1 << RCC_CDCCIP1R_SPI45SEL_Pos;
pub const RCC_CDCCIP1R_SPI45SEL_1: u32 = 0x2 << RCC_CDCCIP1R_SPI45SEL_Pos;
pub const RCC_CDCCIP1R_SPI45SEL_2: u32 = 0x4 << RCC_CDCCIP1R_SPI45SEL_Pos;
pub const RCC_CDCCIP1R_SPDIFSEL_Pos: u32 = 20;
pub const RCC_CDCCIP1R_SPDIFSEL_Msk: u32 = 0x3 << RCC_CDCCIP1R_SPDIFSEL_Pos;
pub const RCC_CDCCIP1R_SPDIFSEL: u32 = RCC_CDCCIP1R_SPDIFSEL_Msk;
pub const RCC_CDCCIP1R_SPDIFSEL_0: u32 = 0x1 << RCC_CDCCIP1R_SPDIFSEL_Pos;
pub const RCC_CDCCIP1R_SPDIFSEL_1: u32 = 0x2 << RCC_CDCCIP1R_SPDIFSEL_Pos;
pub const RCC_CDCCIP1R_DFSDM1SEL_Pos: u32 = 24;
pub const RCC_CDCCIP1R_DFSDM1SEL_Msk: u32 = 0x1 << RCC_CDCCIP1R_DFSDM1SEL_Pos;
pub const RCC_CDCCIP1R_DFSDM1SEL: u32 = RCC_CDCCIP1R_DFSDM1SEL_Msk;
pub const RCC_CDCCIP1R_FDCANSEL_Pos: u32 = 28;
pub const RCC_CDCCIP1R_FDCANSEL_Msk: u32 = 0x3 << RCC_CDCCIP1R_FDCANSEL_Pos;
pub const RCC_CDCCIP1R_FDCANSEL: u32 = RCC_CDCCIP1R_FDCANSEL_Msk;
pub const RCC_CDCCIP1R_FDCANSEL_0: u32 = 0x1 << RCC_CDCCIP1R_FDCANSEL_Pos;
pub const RCC_CDCCIP1R_FDCANSEL_1: u32 = 0x2 << RCC_CDCCIP1R_FDCANSEL_Pos;
pub const RCC_CDCCIP1R_SWPSEL_Pos: u32 = 31;
pub const RCC_CDCCIP1R_SWPSEL_Msk: u32 = 0x1 << RCC_CDCCIP1R_SWPSEL_Pos;
pub const RCC_CDCCIP1R_SWPSEL: u32 = RCC_CDCCIP1R_SWPSEL_Msk;
pub const RCC_CDCCIP2R_USART234578SEL_Pos: u32 = 0;
pub const RCC_CDCCIP2R_USART234578SEL_Msk: u32 = 0x7 << RCC_CDCCIP2R_USART234578SEL_Pos;
pub const RCC_CDCCIP2R_USART234578SEL: u32 = RCC_CDCCIP2R_USART234578SEL_Msk;
pub const RCC_CDCCIP2R_USART234578SEL_0: u32 = 0x1 << RCC_CDCCIP2R_USART234578SEL_Pos;
pub const RCC_CDCCIP2R_USART234578SEL_1: u32 = 0x2 << RCC_CDCCIP2R_USART234578SEL_Pos;
pub const RCC_CDCCIP2R_USART234578SEL_2: u32 = 0x4 << RCC_CDCCIP2R_USART234578SEL_Pos;
pub const RCC_CDCCIP2R_USART16910SEL_Pos: u32 = 3;
pub const RCC_CDCCIP2R_USART16910SEL_Msk: u32 = 0x7 << RCC_CDCCIP2R_USART16910SEL_Pos;
pub const RCC_CDCCIP2R_USART16910SEL: u32 = RCC_CDCCIP2R_USART16910SEL_Msk;
pub const RCC_CDCCIP2R_USART16910SEL_0: u32 = 0x1 << RCC_CDCCIP2R_USART16910SEL_Pos;
pub const RCC_CDCCIP2R_USART16910SEL_1: u32 = 0x2 << RCC_CDCCIP2R_USART16910SEL_Pos;
pub const RCC_CDCCIP2R_USART16910SEL_2: u32 = 0x4 << RCC_CDCCIP2R_USART16910SEL_Pos;
pub const RCC_CDCCIP2R_RNGSEL_Pos: u32 = 8;
pub const RCC_CDCCIP2R_RNGSEL_Msk: u32 = 0x3 << RCC_CDCCIP2R_RNGSEL_Pos;
pub const RCC_CDCCIP2R_RNGSEL: u32 = RCC_CDCCIP2R_RNGSEL_Msk;
pub const RCC_CDCCIP2R_RNGSEL_0: u32 = 0x1 << RCC_CDCCIP2R_RNGSEL_Pos;
pub const RCC_CDCCIP2R_RNGSEL_1: u32 = 0x2 << RCC_CDCCIP2R_RNGSEL_Pos;
pub const RCC_CDCCIP2R_I2C123SEL_Pos: u32 = 12;
pub const RCC_CDCCIP2R_I2C123SEL_Msk: u32 = 0x3 << RCC_CDCCIP2R_I2C123SEL_Pos;
pub const RCC_CDCCIP2R_I2C123SEL: u32 = RCC_CDCCIP2R_I2C123SEL_Msk;
pub const RCC_CDCCIP2R_I2C123SEL_0: u32 = 0x1 << RCC_CDCCIP2R_I2C123SEL_Pos;
pub const RCC_CDCCIP2R_I2C123SEL_1: u32 = 0x2 << RCC_CDCCIP2R_I2C123SEL_Pos;
pub const RCC_CDCCIP2R_USBSEL_Pos: u32 = 20;
pub const RCC_CDCCIP2R_USBSEL_Msk: u32 = 0x3 << RCC_CDCCIP2R_USBSEL_Pos;
pub const RCC_CDCCIP2R_USBSEL: u32 = RCC_CDCCIP2R_USBSEL_Msk;
pub const RCC_CDCCIP2R_USBSEL_0: u32 = 0x1 << RCC_CDCCIP2R_USBSEL_Pos;
pub const RCC_CDCCIP2R_USBSEL_1: u32 = 0x2 << RCC_CDCCIP2R_USBSEL_Pos;
pub const RCC_CDCCIP2R_CECSEL_Pos: u32 = 22;
pub const RCC_CDCCIP2R_CECSEL_Msk: u32 = 0x3 << RCC_CDCCIP2R_CECSEL_Pos;
pub const RCC_CDCCIP2R_CECSEL: u32 = RCC_CDCCIP2R_CECSEL_Msk;
pub const RCC_CDCCIP2R_CECSEL_0: u32 = 0x1 << RCC_CDCCIP2R_CECSEL_Pos;
pub const RCC_CDCCIP2R_CECSEL_1: u32 = 0x2 << RCC_CDCCIP2R_CECSEL_Pos;
pub const RCC_CDCCIP2R_LPTIM1SEL_Pos: u32 = 28;
pub const RCC_CDCCIP2R_LPTIM1SEL_Msk: u32 = 0x7 << RCC_CDCCIP2R_LPTIM1SEL_Pos;
pub const RCC_CDCCIP2R_LPTIM1SEL: u32 = RCC_CDCCIP2R_LPTIM1SEL_Msk;
pub const RCC_CDCCIP2R_LPTIM1SEL_0: u32 = 0x1 << RCC_CDCCIP2R_LPTIM1SEL_Pos;
pub const RCC_CDCCIP2R_LPTIM1SEL_1: u32 = 0x2 << RCC_CDCCIP2R_LPTIM1SEL_Pos;
pub const RCC_CDCCIP2R_LPTIM1SEL_2: u32 = 0x4 << RCC_CDCCIP2R_LPTIM1SEL_Pos;
pub const RCC_SRDCCIPR_LPUART1SEL_Pos: u32 = 0;
pub const RCC_SRDCCIPR_LPUART1SEL_Msk: u32 = 0x7 << RCC_SRDCCIPR_LPUART1SEL_Pos;
pub const RCC_SRDCCIPR_LPUART1SEL: u32 = RCC_SRDCCIPR_LPUART1SEL_Msk;
pub const RCC_SRDCCIPR_LPUART1SEL_0: u32 = 0x1 << RCC_SRDCCIPR_LPUART1SEL_Pos;
pub const RCC_SRDCCIPR_LPUART1SEL_1: u32 = 0x2 << RCC_SRDCCIPR_LPUART1SEL_Pos;
pub const RCC_SRDCCIPR_LPUART1SEL_2: u32 = 0x4 << RCC_SRDCCIPR_LPUART1SEL_Pos;
pub const RCC_SRDCCIPR_I2C4SEL_Pos: u32 = 8;
pub const RCC_SRDCCIPR_I2C4SEL_Msk: u32 = 0x3 << RCC_SRDCCIPR_I2C4SEL_Pos;
pub const RCC_SRDCCIPR_I2C4SEL: u32 = RCC_SRDCCIPR_I2C4SEL_Msk;
pub const RCC_SRDCCIPR_I2C4SEL_0: u32 = 0x1 << RCC_SRDCCIPR_I2C4SEL_Pos;
pub const RCC_SRDCCIPR_I2C4SEL_1: u32 = 0x2 << RCC_SRDCCIPR_I2C4SEL_Pos;
pub const RCC_SRDCCIPR_LPTIM2SEL_Pos: u32 = 10;
pub const RCC_SRDCCIPR_LPTIM2SEL_Msk: u32 = 0x7 << RCC_SRDCCIPR_LPTIM2SEL_Pos;
pub const RCC_SRDCCIPR_LPTIM2SEL: u32 = RCC_SRDCCIPR_LPTIM2SEL_Msk;
pub const RCC_SRDCCIPR_LPTIM2SEL_0: u32 = 0x1 << RCC_SRDCCIPR_LPTIM2SEL_Pos;
pub const RCC_SRDCCIPR_LPTIM2SEL_1: u32 = 0x2 << RCC_SRDCCIPR_LPTIM2SEL_Pos;
pub const RCC_SRDCCIPR_LPTIM2SEL_2: u32 = 0x4 << RCC_SRDCCIPR_LPTIM2SEL_Pos;
pub const RCC_SRDCCIPR_LPTIM3SEL_Pos: u32 = 13;
pub const RCC_SRDCCIPR_LPTIM3SEL_Msk: u32 = 0x7 << RCC_SRDCCIPR_LPTIM3SEL_Pos;
pub const RCC_SRDCCIPR_LPTIM3SEL: u32 = RCC_SRDCCIPR_LPTIM3SEL_Msk;
pub const RCC_SRDCCIPR_LPTIM3SEL_0: u32 = 0x1 << RCC_SRDCCIPR_LPTIM3SEL_Pos;
pub const RCC_SRDCCIPR_LPTIM3SEL_1: u32 = 0x2 << RCC_SRDCCIPR_LPTIM3SEL_Pos;
pub const RCC_SRDCCIPR_LPTIM3SEL_2: u32 = 0x4 << RCC_SRDCCIPR_LPTIM3SEL_Pos;
pub const RCC_SRDCCIPR_ADCSEL_Pos: u32 = 16;
pub const RCC_SRDCCIPR_ADCSEL_Msk: u32 = 0x3 << RCC_SRDCCIPR_ADCSEL_Pos;
pub const RCC_SRDCCIPR_ADCSEL: u32 = RCC_SRDCCIPR_ADCSEL_Msk;
pub const RCC_SRDCCIPR_ADCSEL_0: u32 = 0x1 << RCC_SRDCCIPR_ADCSEL_Pos;
pub const RCC_SRDCCIPR_ADCSEL_1: u32 = 0x2 << RCC_SRDCCIPR_ADCSEL_Pos;
pub const RCC_SRDCCIPR_DFSDM2SEL_Pos: u32 = 27;
pub const RCC_SRDCCIPR_DFSDM2SEL_Msk: u32 = 0x1 << RCC_SRDCCIPR_DFSDM2SEL_Pos;
pub const RCC_SRDCCIPR_DFSDM2SEL: u32 = RCC_SRDCCIPR_DFSDM2SEL_Msk;
pub const RCC_SRDCCIPR_SPI6SEL_Pos: u32 = 28;
pub const RCC_SRDCCIPR_SPI6SEL_Msk: u32 = 0x7 << RCC_SRDCCIPR_SPI6SEL_Pos;
pub const RCC_SRDCCIPR_SPI6SEL: u32 = RCC_SRDCCIPR_SPI6SEL_Msk;
pub const RCC_SRDCCIPR_SPI6SEL_0: u32 = 0x1 << RCC_SRDCCIPR_SPI6SEL_Pos;
pub const RCC_SRDCCIPR_SPI6SEL_1: u32 = 0x2 << RCC_SRDCCIPR_SPI6SEL_Pos;
pub const RCC_SRDCCIPR_SPI6SEL_2: u32 = 0x4 << RCC_SRDCCIPR_SPI6SEL_Pos;
pub const RCC_CIER_LSIRDYIE_Pos: u32 = 0;
pub const RCC_CIER_LSIRDYIE_Msk: u32 = 0x1 << RCC_CIER_LSIRDYIE_Pos;
pub const RCC_CIER_LSIRDYIE: u32 = RCC_CIER_LSIRDYIE_Msk;
pub const RCC_CIER_LSERDYIE_Pos: u32 = 1;
pub const RCC_CIER_LSERDYIE_Msk: u32 = 0x1 << RCC_CIER_LSERDYIE_Pos;
pub const RCC_CIER_LSERDYIE: u32 = RCC_CIER_LSERDYIE_Msk;
pub const RCC_CIER_HSIRDYIE_Pos: u32 = 2;
pub const RCC_CIER_HSIRDYIE_Msk: u32 = 0x1 << RCC_CIER_HSIRDYIE_Pos;
pub const RCC_CIER_HSIRDYIE: u32 = RCC_CIER_HSIRDYIE_Msk;
pub const RCC_CIER_HSERDYIE_Pos: u32 = 3;
pub const RCC_CIER_HSERDYIE_Msk: u32 = 0x1 << RCC_CIER_HSERDYIE_Pos;
pub const RCC_CIER_HSERDYIE: u32 = RCC_CIER_HSERDYIE_Msk;
pub const RCC_CIER_CSIRDYIE_Pos: u32 = 4;
pub const RCC_CIER_CSIRDYIE_Msk: u32 = 0x1 << RCC_CIER_CSIRDYIE_Pos;
pub const RCC_CIER_CSIRDYIE: u32 = RCC_CIER_CSIRDYIE_Msk;
pub const RCC_CIER_HSI48RDYIE_Pos: u32 = 5;
pub const RCC_CIER_HSI48RDYIE_Msk: u32 = 0x1 << RCC_CIER_HSI48RDYIE_Pos;
pub const RCC_CIER_HSI48RDYIE: u32 = RCC_CIER_HSI48RDYIE_Msk;
pub const RCC_CIER_PLL1RDYIE_Pos: u32 = 6;
pub const RCC_CIER_PLL1RDYIE_Msk: u32 = 0x1 << RCC_CIER_PLL1RDYIE_Pos;
pub const RCC_CIER_PLL1RDYIE: u32 = RCC_CIER_PLL1RDYIE_Msk;
pub const RCC_CIER_PLL2RDYIE_Pos: u32 = 7;
pub const RCC_CIER_PLL2RDYIE_Msk: u32 = 0x1 << RCC_CIER_PLL2RDYIE_Pos;
pub const RCC_CIER_PLL2RDYIE: u32 = RCC_CIER_PLL2RDYIE_Msk;
pub const RCC_CIER_PLL3RDYIE_Pos: u32 = 8;
pub const RCC_CIER_PLL3RDYIE_Msk: u32 = 0x1 << RCC_CIER_PLL3RDYIE_Pos;
pub const RCC_CIER_PLL3RDYIE: u32 = RCC_CIER_PLL3RDYIE_Msk;
pub const RCC_CIER_LSECSSIE_Pos: u32 = 9;
pub const RCC_CIER_LSECSSIE_Msk: u32 = 0x1 << RCC_CIER_LSECSSIE_Pos;
pub const RCC_CIER_LSECSSIE: u32 = RCC_CIER_LSECSSIE_Msk;
pub const RCC_CIFR_LSIRDYF_Pos: u32 = 0;
pub const RCC_CIFR_LSIRDYF_Msk: u32 = 0x1 << RCC_CIFR_LSIRDYF_Pos;
pub const RCC_CIFR_LSIRDYF: u32 = RCC_CIFR_LSIRDYF_Msk;
pub const RCC_CIFR_LSERDYF_Pos: u32 = 1;
pub const RCC_CIFR_LSERDYF_Msk: u32 = 0x1 << RCC_CIFR_LSERDYF_Pos;
pub const RCC_CIFR_LSERDYF: u32 = RCC_CIFR_LSERDYF_Msk;
pub const RCC_CIFR_HSIRDYF_Pos: u32 = 2;
pub const RCC_CIFR_HSIRDYF_Msk: u32 = 0x1 << RCC_CIFR_HSIRDYF_Pos;
pub const RCC_CIFR_HSIRDYF: u32 = RCC_CIFR_HSIRDYF_Msk;
pub const RCC_CIFR_HSERDYF_Pos: u32 = 3;
pub const RCC_CIFR_HSERDYF_Msk: u32 = 0x1 << RCC_CIFR_HSERDYF_Pos;
pub const RCC_CIFR_HSERDYF: u32 = RCC_CIFR_HSERDYF_Msk;
pub const RCC_CIFR_CSIRDYF_Pos: u32 = 4;
pub const RCC_CIFR_CSIRDYF_Msk: u32 = 0x1 << RCC_CIFR_CSIRDYF_Pos;
pub const RCC_CIFR_CSIRDYF: u32 = RCC_CIFR_CSIRDYF_Msk;
pub const RCC_CIFR_HSI48RDYF_Pos: u32 = 5;
pub const RCC_CIFR_HSI48RDYF_Msk: u32 = 0x1 << RCC_CIFR_HSI48RDYF_Pos;
pub const RCC_CIFR_HSI48RDYF: u32 = RCC_CIFR_HSI48RDYF_Msk;
pub const RCC_CIFR_PLLRDYF_Pos: u32 = 6;
pub const RCC_CIFR_PLLRDYF_Msk: u32 = 0x1 << RCC_CIFR_PLLRDYF_Pos;
pub const RCC_CIFR_PLLRDYF: u32 = RCC_CIFR_PLLRDYF_Msk;
pub const RCC_CIFR_PLL2RDYF_Pos: u32 = 7;
pub const RCC_CIFR_PLL2RDYF_Msk: u32 = 0x1 << RCC_CIFR_PLL2RDYF_Pos;
pub const RCC_CIFR_PLL2RDYF: u32 = RCC_CIFR_PLL2RDYF_Msk;
pub const RCC_CIFR_PLL3RDYF_Pos: u32 = 8;
pub const RCC_CIFR_PLL3RDYF_Msk: u32 = 0x1 << RCC_CIFR_PLL3RDYF_Pos;
pub const RCC_CIFR_PLL3RDYF: u32 = RCC_CIFR_PLL3RDYF_Msk;
pub const RCC_CIFR_LSECSSF_Pos: u32 = 9;
pub const RCC_CIFR_LSECSSF_Msk: u32 = 0x1 << RCC_CIFR_LSECSSF_Pos;
pub const RCC_CIFR_LSECSSF: u32 = RCC_CIFR_LSECSSF_Msk;
pub const RCC_CIFR_HSECSSF_Pos: u32 = 10;
pub const RCC_CIFR_HSECSSF_Msk: u32 = 0x1 << RCC_CIFR_HSECSSF_Pos;
pub const RCC_CIFR_HSECSSF: u32 = RCC_CIFR_HSECSSF_Msk;
pub const RCC_CICR_LSIRDYC_Pos: u32 = 0;
pub const RCC_CICR_LSIRDYC_Msk: u32 = 0x1 << RCC_CICR_LSIRDYC_Pos;
pub const RCC_CICR_LSIRDYC: u32 = RCC_CICR_LSIRDYC_Msk;
pub const RCC_CICR_LSERDYC_Pos: u32 = 1;
pub const RCC_CICR_LSERDYC_Msk: u32 = 0x1 << RCC_CICR_LSERDYC_Pos;
pub const RCC_CICR_LSERDYC: u32 = RCC_CICR_LSERDYC_Msk;
pub const RCC_CICR_HSIRDYC_Pos: u32 = 2;
pub const RCC_CICR_HSIRDYC_Msk: u32 = 0x1 << RCC_CICR_HSIRDYC_Pos;
pub const RCC_CICR_HSIRDYC: u32 = RCC_CICR_HSIRDYC_Msk;
pub const RCC_CICR_HSERDYC_Pos: u32 = 3;
pub const RCC_CICR_HSERDYC_Msk: u32 = 0x1 << RCC_CICR_HSERDYC_Pos;
pub const RCC_CICR_HSERDYC: u32 = RCC_CICR_HSERDYC_Msk;
pub const RCC_CICR_CSIRDYC_Pos: u32 = 4;
pub const RCC_CICR_CSIRDYC_Msk: u32 = 0x1 << RCC_CICR_CSIRDYC_Pos;
pub const RCC_CICR_CSIRDYC: u32 = RCC_CICR_CSIRDYC_Msk;
pub const RCC_CICR_HSI48RDYC_Pos: u32 = 5;
pub const RCC_CICR_HSI48RDYC_Msk: u32 = 0x1 << RCC_CICR_HSI48RDYC_Pos;
pub const RCC_CICR_HSI48RDYC: u32 = RCC_CICR_HSI48RDYC_Msk;
pub const RCC_CICR_PLLRDYC_Pos: u32 = 6;
pub const RCC_CICR_PLLRDYC_Msk: u32 = 0x1 << RCC_CICR_PLLRDYC_Pos;
pub const RCC_CICR_PLLRDYC: u32 = RCC_CICR_PLLRDYC_Msk;
pub const RCC_CICR_PLL2RDYC_Pos: u32 = 7;
pub const RCC_CICR_PLL2RDYC_Msk: u32 = 0x1 << RCC_CICR_PLL2RDYC_Pos;
pub const RCC_CICR_PLL2RDYC: u32 = RCC_CICR_PLL2RDYC_Msk;
pub const RCC_CICR_PLL3RDYC_Pos: u32 = 8;
pub const RCC_CICR_PLL3RDYC_Msk: u32 = 0x1 << RCC_CICR_PLL3RDYC_Pos;
pub const RCC_CICR_PLL3RDYC: u32 = RCC_CICR_PLL3RDYC_Msk;
pub const RCC_CICR_LSECSSC_Pos: u32 = 9;
pub const RCC_CICR_LSECSSC_Msk: u32 = 0x1 << RCC_CICR_LSECSSC_Pos;
pub const RCC_CICR_LSECSSC: u32 = RCC_CICR_LSECSSC_Msk;
pub const RCC_CICR_HSECSSC_Pos: u32 = 10;
pub const RCC_CICR_HSECSSC_Msk: u32 = 0x1 << RCC_CICR_HSECSSC_Pos;
pub const RCC_CICR_HSECSSC: u32 = RCC_CICR_HSECSSC_Msk;
pub const RCC_BDCR_LSEON_Pos: u32 = 0;
pub const RCC_BDCR_LSEON_Msk: u32 = 0x1 << RCC_BDCR_LSEON_Pos;
pub const RCC_BDCR_LSEON: u32 = RCC_BDCR_LSEON_Msk;
pub const RCC_BDCR_LSERDY_Pos: u32 = 1;
pub const RCC_BDCR_LSERDY_Msk: u32 = 0x1 << RCC_BDCR_LSERDY_Pos;
pub const RCC_BDCR_LSERDY: u32 = RCC_BDCR_LSERDY_Msk;
pub const RCC_BDCR_LSEBYP_Pos: u32 = 2;
pub const RCC_BDCR_LSEBYP_Msk: u32 = 0x1 << RCC_BDCR_LSEBYP_Pos;
pub const RCC_BDCR_LSEBYP: u32 = RCC_BDCR_LSEBYP_Msk;
pub const RCC_BDCR_LSEDRV_Pos: u32 = 3;
pub const RCC_BDCR_LSEDRV_Msk: u32 = 0x3 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSEDRV: u32 = RCC_BDCR_LSEDRV_Msk;
pub const RCC_BDCR_LSEDRV_0: u32 = 0x1 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSEDRV_1: u32 = 0x2 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSECSSON_Pos: u32 = 5;
pub const RCC_BDCR_LSECSSON_Msk: u32 = 0x1 << RCC_BDCR_LSECSSON_Pos;
pub const RCC_BDCR_LSECSSON: u32 = RCC_BDCR_LSECSSON_Msk;
pub const RCC_BDCR_LSECSSD_Pos: u32 = 6;
pub const RCC_BDCR_LSECSSD_Msk: u32 = 0x1 << RCC_BDCR_LSECSSD_Pos;
pub const RCC_BDCR_LSECSSD: u32 = RCC_BDCR_LSECSSD_Msk;
pub const RCC_BDCR_LSEEXT_Pos: u32 = 7;
pub const RCC_BDCR_LSEEXT_Msk: u32 = 0x1 << RCC_BDCR_LSEEXT_Pos;
pub const RCC_BDCR_LSEEXT: u32 = RCC_BDCR_LSEEXT_Msk;
pub const RCC_BDCR_RTCSEL_Pos: u32 = 8;
pub const RCC_BDCR_RTCSEL_Msk: u32 = 0x3 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL: u32 = RCC_BDCR_RTCSEL_Msk;
pub const RCC_BDCR_RTCSEL_0: u32 = 0x1 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL_1: u32 = 0x2 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCEN_Pos: u32 = 15;
pub const RCC_BDCR_RTCEN_Msk: u32 = 0x1 << RCC_BDCR_RTCEN_Pos;
pub const RCC_BDCR_RTCEN: u32 = RCC_BDCR_RTCEN_Msk;
pub const RCC_BDCR_VSWRST_Pos: u32 = 16;
pub const RCC_BDCR_VSWRST_Msk: u32 = 0x1 << RCC_BDCR_VSWRST_Pos;
pub const RCC_BDCR_VSWRST: u32 = RCC_BDCR_VSWRST_Msk;
pub const RCC_BDCR_BDRST_Pos: u32 = RCC_BDCR_VSWRST_Pos;
pub const RCC_BDCR_BDRST_Msk: u32 = RCC_BDCR_VSWRST_Msk;
pub const RCC_BDCR_BDRST: u32 = RCC_BDCR_VSWRST;
pub const RCC_CSR_LSION_Pos: u32 = 0;
pub const RCC_CSR_LSION_Msk: u32 = 0x1 << RCC_CSR_LSION_Pos;
pub const RCC_CSR_LSION: u32 = RCC_CSR_LSION_Msk;
pub const RCC_CSR_LSIRDY_Pos: u32 = 1;
pub const RCC_CSR_LSIRDY_Msk: u32 = 0x1 << RCC_CSR_LSIRDY_Pos;
pub const RCC_CSR_LSIRDY: u32 = RCC_CSR_LSIRDY_Msk;
pub const RCC_AHB3ENR_MDMAEN_Pos: u32 = 0;
pub const RCC_AHB3ENR_MDMAEN_Msk: u32 = 0x1 << RCC_AHB3ENR_MDMAEN_Pos;
pub const RCC_AHB3ENR_MDMAEN: u32 = RCC_AHB3ENR_MDMAEN_Msk;
pub const RCC_AHB3ENR_DMA2DEN_Pos: u32 = 4;
pub const RCC_AHB3ENR_DMA2DEN_Msk: u32 = 0x1 << RCC_AHB3ENR_DMA2DEN_Pos;
pub const RCC_AHB3ENR_DMA2DEN: u32 = RCC_AHB3ENR_DMA2DEN_Msk;
pub const RCC_AHB3ENR_JPGDECEN_Pos: u32 = 5;
pub const RCC_AHB3ENR_JPGDECEN_Msk: u32 = 0x1 << RCC_AHB3ENR_JPGDECEN_Pos;
pub const RCC_AHB3ENR_JPGDECEN: u32 = RCC_AHB3ENR_JPGDECEN_Msk;
pub const RCC_AHB3ENR_FMCEN_Pos: u32 = 12;
pub const RCC_AHB3ENR_FMCEN_Msk: u32 = 0x1 << RCC_AHB3ENR_FMCEN_Pos;
pub const RCC_AHB3ENR_FMCEN: u32 = RCC_AHB3ENR_FMCEN_Msk;
pub const RCC_AHB3ENR_OSPI1EN_Pos: u32 = 14;
pub const RCC_AHB3ENR_OSPI1EN_Msk: u32 = 0x1 << RCC_AHB3ENR_OSPI1EN_Pos;
pub const RCC_AHB3ENR_OSPI1EN: u32 = RCC_AHB3ENR_OSPI1EN_Msk;
pub const RCC_AHB3ENR_SDMMC1EN_Pos: u32 = 16;
pub const RCC_AHB3ENR_SDMMC1EN_Msk: u32 = 0x1 << RCC_AHB3ENR_SDMMC1EN_Pos;
pub const RCC_AHB3ENR_SDMMC1EN: u32 = RCC_AHB3ENR_SDMMC1EN_Msk;
pub const RCC_AHB3ENR_OSPI2EN_Pos: u32 = 19;
pub const RCC_AHB3ENR_OSPI2EN_Msk: u32 = 0x1 << RCC_AHB3ENR_OSPI2EN_Pos;
pub const RCC_AHB3ENR_OSPI2EN: u32 = RCC_AHB3ENR_OSPI2EN_Msk;
pub const RCC_AHB3ENR_IOMNGREN_Pos: u32 = 21;
pub const RCC_AHB3ENR_IOMNGREN_Msk: u32 = 0x1 << RCC_AHB3ENR_IOMNGREN_Pos;
pub const RCC_AHB3ENR_IOMNGREN: u32 = RCC_AHB3ENR_IOMNGREN_Msk;
pub const RCC_AHB3ENR_GFXMMUEN_Pos: u32 = 24;
pub const RCC_AHB3ENR_GFXMMUEN_Msk: u32 = 0x1 << RCC_AHB3ENR_GFXMMUEN_Pos;
pub const RCC_AHB3ENR_GFXMMUEN: u32 = RCC_AHB3ENR_GFXMMUEN_Msk;
pub const RCC_AHB1ENR_DMA1EN_Pos: u32 = 0;
pub const RCC_AHB1ENR_DMA1EN_Msk: u32 = 0x1 << RCC_AHB1ENR_DMA1EN_Pos;
pub const RCC_AHB1ENR_DMA1EN: u32 = RCC_AHB1ENR_DMA1EN_Msk;
pub const RCC_AHB1ENR_DMA2EN_Pos: u32 = 1;
pub const RCC_AHB1ENR_DMA2EN_Msk: u32 = 0x1 << RCC_AHB1ENR_DMA2EN_Pos;
pub const RCC_AHB1ENR_DMA2EN: u32 = RCC_AHB1ENR_DMA2EN_Msk;
pub const RCC_AHB1ENR_ADC12EN_Pos: u32 = 5;
pub const RCC_AHB1ENR_ADC12EN_Msk: u32 = 0x1 << RCC_AHB1ENR_ADC12EN_Pos;
pub const RCC_AHB1ENR_ADC12EN: u32 = RCC_AHB1ENR_ADC12EN_Msk;
pub const RCC_AHB1ENR_CRCEN_Pos: u32 = 9;
pub const RCC_AHB1ENR_CRCEN_Msk: u32 = 0x1 << RCC_AHB1ENR_CRCEN_Pos;
pub const RCC_AHB1ENR_CRCEN: u32 = RCC_AHB1ENR_CRCEN_Msk;
pub const RCC_AHB1ENR_USB1OTGHSEN_Pos: u32 = 25;
pub const RCC_AHB1ENR_USB1OTGHSEN_Msk: u32 = 0x1 << RCC_AHB1ENR_USB1OTGHSEN_Pos;
pub const RCC_AHB1ENR_USB1OTGHSEN: u32 = RCC_AHB1ENR_USB1OTGHSEN_Msk;
pub const RCC_AHB1ENR_USB1OTGHSULPIEN_Pos: u32 = 26;
pub const RCC_AHB1ENR_USB1OTGHSULPIEN_Msk: u32 = 0x1 << RCC_AHB1ENR_USB1OTGHSULPIEN_Pos;
pub const RCC_AHB1ENR_USB1OTGHSULPIEN: u32 = RCC_AHB1ENR_USB1OTGHSULPIEN_Msk;
pub const RCC_AHB2ENR_DCMI_PSSIEN_Pos: u32 = 0;
pub const RCC_AHB2ENR_DCMI_PSSIEN_Msk: u32 = 0x1 << RCC_AHB2ENR_DCMI_PSSIEN_Pos;
pub const RCC_AHB2ENR_DCMI_PSSIEN: u32 = RCC_AHB2ENR_DCMI_PSSIEN_Msk;
pub const RCC_AHB2ENR_HSEMEN_Pos: u32 = 2;
pub const RCC_AHB2ENR_HSEMEN_Msk: u32 = 0x1 << RCC_AHB2ENR_HSEMEN_Pos;
pub const RCC_AHB2ENR_HSEMEN: u32 = RCC_AHB2ENR_HSEMEN_Msk;
pub const RCC_AHB2ENR_RNGEN_Pos: u32 = 6;
pub const RCC_AHB2ENR_RNGEN_Msk: u32 = 0x1 << RCC_AHB2ENR_RNGEN_Pos;
pub const RCC_AHB2ENR_RNGEN: u32 = RCC_AHB2ENR_RNGEN_Msk;
pub const RCC_AHB2ENR_SDMMC2EN_Pos: u32 = 9;
pub const RCC_AHB2ENR_SDMMC2EN_Msk: u32 = 0x1 << RCC_AHB2ENR_SDMMC2EN_Pos;
pub const RCC_AHB2ENR_SDMMC2EN: u32 = RCC_AHB2ENR_SDMMC2EN_Msk;
pub const RCC_AHB2ENR_BDMA1EN_Pos: u32 = 11;
pub const RCC_AHB2ENR_BDMA1EN_Msk: u32 = 0x1 << RCC_AHB2ENR_BDMA1EN_Pos;
pub const RCC_AHB2ENR_BDMA1EN: u32 = RCC_AHB2ENR_BDMA1EN_Msk;
pub const RCC_AHB2ENR_AHBSRAM1EN_Pos: u32 = 29;
pub const RCC_AHB2ENR_AHBSRAM1EN_Msk: u32 = 0x1 << RCC_AHB2ENR_AHBSRAM1EN_Pos;
pub const RCC_AHB2ENR_AHBSRAM1EN: u32 = RCC_AHB2ENR_AHBSRAM1EN_Msk;
pub const RCC_AHB2ENR_AHBSRAM2EN_Pos: u32 = 30;
pub const RCC_AHB2ENR_AHBSRAM2EN_Msk: u32 = 0x1 << RCC_AHB2ENR_AHBSRAM2EN_Pos;
pub const RCC_AHB2ENR_AHBSRAM2EN: u32 = RCC_AHB2ENR_AHBSRAM2EN_Msk;
pub const RCC_AHB2ENR_DCMIEN_Pos: u32 = RCC_AHB2ENR_DCMI_PSSIEN_Pos;
pub const RCC_AHB2ENR_DCMIEN_Msk: u32 = RCC_AHB2ENR_DCMI_PSSIEN_Msk;
pub const RCC_AHB2ENR_DCMIEN: u32 = RCC_AHB2ENR_DCMI_PSSIEN;
pub const RCC_AHB4ENR_GPIOAEN_Pos: u32 = 0;
pub const RCC_AHB4ENR_GPIOAEN_Msk: u32 = 0x1 << RCC_AHB4ENR_GPIOAEN_Pos;
pub const RCC_AHB4ENR_GPIOAEN: u32 = RCC_AHB4ENR_GPIOAEN_Msk;
pub const RCC_AHB4ENR_GPIOBEN_Pos: u32 = 1;
pub const RCC_AHB4ENR_GPIOBEN_Msk: u32 = 0x1 << RCC_AHB4ENR_GPIOBEN_Pos;
pub const RCC_AHB4ENR_GPIOBEN: u32 = RCC_AHB4ENR_GPIOBEN_Msk;
pub const RCC_AHB4ENR_GPIOCEN_Pos: u32 = 2;
pub const RCC_AHB4ENR_GPIOCEN_Msk: u32 = 0x1 << RCC_AHB4ENR_GPIOCEN_Pos;
pub const RCC_AHB4ENR_GPIOCEN: u32 = RCC_AHB4ENR_GPIOCEN_Msk;
pub const RCC_AHB4ENR_GPIODEN_Pos: u32 = 3;
pub const RCC_AHB4ENR_GPIODEN_Msk: u32 = 0x1 << RCC_AHB4ENR_GPIODEN_Pos;
pub const RCC_AHB4ENR_GPIODEN: u32 = RCC_AHB4ENR_GPIODEN_Msk;
pub const RCC_AHB4ENR_GPIOEEN_Pos: u32 = 4;
pub const RCC_AHB4ENR_GPIOEEN_Msk: u32 = 0x1 << RCC_AHB4ENR_GPIOEEN_Pos;
pub const RCC_AHB4ENR_GPIOEEN: u32 = RCC_AHB4ENR_GPIOEEN_Msk;
pub const RCC_AHB4ENR_GPIOFEN_Pos: u32 = 5;
pub const RCC_AHB4ENR_GPIOFEN_Msk: u32 = 0x1 << RCC_AHB4ENR_GPIOFEN_Pos;
pub const RCC_AHB4ENR_GPIOFEN: u32 = RCC_AHB4ENR_GPIOFEN_Msk;
pub const RCC_AHB4ENR_GPIOGEN_Pos: u32 = 6;
pub const RCC_AHB4ENR_GPIOGEN_Msk: u32 = 0x1 << RCC_AHB4ENR_GPIOGEN_Pos;
pub const RCC_AHB4ENR_GPIOGEN: u32 = RCC_AHB4ENR_GPIOGEN_Msk;
pub const RCC_AHB4ENR_GPIOHEN_Pos: u32 = 7;
pub const RCC_AHB4ENR_GPIOHEN_Msk: u32 = 0x1 << RCC_AHB4ENR_GPIOHEN_Pos;
pub const RCC_AHB4ENR_GPIOHEN: u32 = RCC_AHB4ENR_GPIOHEN_Msk;
pub const RCC_AHB4ENR_GPIOIEN_Pos: u32 = 8;
pub const RCC_AHB4ENR_GPIOIEN_Msk: u32 = 0x1 << RCC_AHB4ENR_GPIOIEN_Pos;
pub const RCC_AHB4ENR_GPIOIEN: u32 = RCC_AHB4ENR_GPIOIEN_Msk;
pub const RCC_AHB4ENR_GPIOJEN_Pos: u32 = 9;
pub const RCC_AHB4ENR_GPIOJEN_Msk: u32 = 0x1 << RCC_AHB4ENR_GPIOJEN_Pos;
pub const RCC_AHB4ENR_GPIOJEN: u32 = RCC_AHB4ENR_GPIOJEN_Msk;
pub const RCC_AHB4ENR_GPIOKEN_Pos: u32 = 10;
pub const RCC_AHB4ENR_GPIOKEN_Msk: u32 = 0x1 << RCC_AHB4ENR_GPIOKEN_Pos;
pub const RCC_AHB4ENR_GPIOKEN: u32 = RCC_AHB4ENR_GPIOKEN_Msk;
pub const RCC_AHB4ENR_BDMA2EN_Pos: u32 = 21;
pub const RCC_AHB4ENR_BDMA2EN_Msk: u32 = 0x1 << RCC_AHB4ENR_BDMA2EN_Pos;
pub const RCC_AHB4ENR_BDMA2EN: u32 = RCC_AHB4ENR_BDMA2EN_Msk;
pub const RCC_AHB4ENR_BKPRAMEN_Pos: u32 = 28;
pub const RCC_AHB4ENR_BKPRAMEN_Msk: u32 = 0x1 << RCC_AHB4ENR_BKPRAMEN_Pos;
pub const RCC_AHB4ENR_BKPRAMEN: u32 = RCC_AHB4ENR_BKPRAMEN_Msk;
pub const RCC_AHB4ENR_SRDSRAMEN_Pos: u32 = 29;
pub const RCC_AHB4ENR_SRDSRAMEN_Msk: u32 = 0x1 << RCC_AHB4ENR_SRDSRAMEN_Pos;
pub const RCC_AHB4ENR_SRDSRAMEN: u32 = RCC_AHB4ENR_SRDSRAMEN_Msk;
pub const RCC_APB3ENR_LTDCEN_Pos: u32 = 3;
pub const RCC_APB3ENR_LTDCEN_Msk: u32 = 0x1 << RCC_APB3ENR_LTDCEN_Pos;
pub const RCC_APB3ENR_LTDCEN: u32 = RCC_APB3ENR_LTDCEN_Msk;
pub const RCC_APB3ENR_WWDGEN_Pos: u32 = 6;
pub const RCC_APB3ENR_WWDGEN_Msk: u32 = 0x1 << RCC_APB3ENR_WWDGEN_Pos;
pub const RCC_APB3ENR_WWDGEN: u32 = RCC_APB3ENR_WWDGEN_Msk;
pub const RCC_APB3ENR_WWDG1EN_Pos: u32 = RCC_APB3ENR_WWDGEN_Pos;
pub const RCC_APB3ENR_WWDG1EN_Msk: u32 = RCC_APB3ENR_WWDGEN_Msk;
pub const RCC_APB3ENR_WWDG1EN: u32 = RCC_APB3ENR_WWDGEN;
pub const RCC_APB1LENR_TIM2EN_Pos: u32 = 0;
pub const RCC_APB1LENR_TIM2EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM2EN_Pos;
pub const RCC_APB1LENR_TIM2EN: u32 = RCC_APB1LENR_TIM2EN_Msk;
pub const RCC_APB1LENR_TIM3EN_Pos: u32 = 1;
pub const RCC_APB1LENR_TIM3EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM3EN_Pos;
pub const RCC_APB1LENR_TIM3EN: u32 = RCC_APB1LENR_TIM3EN_Msk;
pub const RCC_APB1LENR_TIM4EN_Pos: u32 = 2;
pub const RCC_APB1LENR_TIM4EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM4EN_Pos;
pub const RCC_APB1LENR_TIM4EN: u32 = RCC_APB1LENR_TIM4EN_Msk;
pub const RCC_APB1LENR_TIM5EN_Pos: u32 = 3;
pub const RCC_APB1LENR_TIM5EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM5EN_Pos;
pub const RCC_APB1LENR_TIM5EN: u32 = RCC_APB1LENR_TIM5EN_Msk;
pub const RCC_APB1LENR_TIM6EN_Pos: u32 = 4;
pub const RCC_APB1LENR_TIM6EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM6EN_Pos;
pub const RCC_APB1LENR_TIM6EN: u32 = RCC_APB1LENR_TIM6EN_Msk;
pub const RCC_APB1LENR_TIM7EN_Pos: u32 = 5;
pub const RCC_APB1LENR_TIM7EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM7EN_Pos;
pub const RCC_APB1LENR_TIM7EN: u32 = RCC_APB1LENR_TIM7EN_Msk;
pub const RCC_APB1LENR_TIM12EN_Pos: u32 = 6;
pub const RCC_APB1LENR_TIM12EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM12EN_Pos;
pub const RCC_APB1LENR_TIM12EN: u32 = RCC_APB1LENR_TIM12EN_Msk;
pub const RCC_APB1LENR_TIM13EN_Pos: u32 = 7;
pub const RCC_APB1LENR_TIM13EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM13EN_Pos;
pub const RCC_APB1LENR_TIM13EN: u32 = RCC_APB1LENR_TIM13EN_Msk;
pub const RCC_APB1LENR_TIM14EN_Pos: u32 = 8;
pub const RCC_APB1LENR_TIM14EN_Msk: u32 = 0x1 << RCC_APB1LENR_TIM14EN_Pos;
pub const RCC_APB1LENR_TIM14EN: u32 = RCC_APB1LENR_TIM14EN_Msk;
pub const RCC_APB1LENR_LPTIM1EN_Pos: u32 = 9;
pub const RCC_APB1LENR_LPTIM1EN_Msk: u32 = 0x1 << RCC_APB1LENR_LPTIM1EN_Pos;
pub const RCC_APB1LENR_LPTIM1EN: u32 = RCC_APB1LENR_LPTIM1EN_Msk;
pub const RCC_APB1LENR_SPI2EN_Pos: u32 = 14;
pub const RCC_APB1LENR_SPI2EN_Msk: u32 = 0x1 << RCC_APB1LENR_SPI2EN_Pos;
pub const RCC_APB1LENR_SPI2EN: u32 = RCC_APB1LENR_SPI2EN_Msk;
pub const RCC_APB1LENR_SPI3EN_Pos: u32 = 15;
pub const RCC_APB1LENR_SPI3EN_Msk: u32 = 0x1 << RCC_APB1LENR_SPI3EN_Pos;
pub const RCC_APB1LENR_SPI3EN: u32 = RCC_APB1LENR_SPI3EN_Msk;
pub const RCC_APB1LENR_SPDIFRXEN_Pos: u32 = 16;
pub const RCC_APB1LENR_SPDIFRXEN_Msk: u32 = 0x1 << RCC_APB1LENR_SPDIFRXEN_Pos;
pub const RCC_APB1LENR_SPDIFRXEN: u32 = RCC_APB1LENR_SPDIFRXEN_Msk;
pub const RCC_APB1LENR_USART2EN_Pos: u32 = 17;
pub const RCC_APB1LENR_USART2EN_Msk: u32 = 0x1 << RCC_APB1LENR_USART2EN_Pos;
pub const RCC_APB1LENR_USART2EN: u32 = RCC_APB1LENR_USART2EN_Msk;
pub const RCC_APB1LENR_USART3EN_Pos: u32 = 18;
pub const RCC_APB1LENR_USART3EN_Msk: u32 = 0x1 << RCC_APB1LENR_USART3EN_Pos;
pub const RCC_APB1LENR_USART3EN: u32 = RCC_APB1LENR_USART3EN_Msk;
pub const RCC_APB1LENR_UART4EN_Pos: u32 = 19;
pub const RCC_APB1LENR_UART4EN_Msk: u32 = 0x1 << RCC_APB1LENR_UART4EN_Pos;
pub const RCC_APB1LENR_UART4EN: u32 = RCC_APB1LENR_UART4EN_Msk;
pub const RCC_APB1LENR_UART5EN_Pos: u32 = 20;
pub const RCC_APB1LENR_UART5EN_Msk: u32 = 0x1 << RCC_APB1LENR_UART5EN_Pos;
pub const RCC_APB1LENR_UART5EN: u32 = RCC_APB1LENR_UART5EN_Msk;
pub const RCC_APB1LENR_I2C1EN_Pos: u32 = 21;
pub const RCC_APB1LENR_I2C1EN_Msk: u32 = 0x1 << RCC_APB1LENR_I2C1EN_Pos;
pub const RCC_APB1LENR_I2C1EN: u32 = RCC_APB1LENR_I2C1EN_Msk;
pub const RCC_APB1LENR_I2C2EN_Pos: u32 = 22;
pub const RCC_APB1LENR_I2C2EN_Msk: u32 = 0x1 << RCC_APB1LENR_I2C2EN_Pos;
pub const RCC_APB1LENR_I2C2EN: u32 = RCC_APB1LENR_I2C2EN_Msk;
pub const RCC_APB1LENR_I2C3EN_Pos: u32 = 23;
pub const RCC_APB1LENR_I2C3EN_Msk: u32 = 0x1 << RCC_APB1LENR_I2C3EN_Pos;
pub const RCC_APB1LENR_I2C3EN: u32 = RCC_APB1LENR_I2C3EN_Msk;
pub const RCC_APB1LENR_CECEN_Pos: u32 = 27;
pub const RCC_APB1LENR_CECEN_Msk: u32 = 0x1 << RCC_APB1LENR_CECEN_Pos;
pub const RCC_APB1LENR_CECEN: u32 = RCC_APB1LENR_CECEN_Msk;
pub const RCC_APB1LENR_DAC12EN_Pos: u32 = 29;
pub const RCC_APB1LENR_DAC12EN_Msk: u32 = 0x1 << RCC_APB1LENR_DAC12EN_Pos;
pub const RCC_APB1LENR_DAC12EN: u32 = RCC_APB1LENR_DAC12EN_Msk;
pub const RCC_APB1LENR_UART7EN_Pos: u32 = 30;
pub const RCC_APB1LENR_UART7EN_Msk: u32 = 0x1 << RCC_APB1LENR_UART7EN_Pos;
pub const RCC_APB1LENR_UART7EN: u32 = RCC_APB1LENR_UART7EN_Msk;
pub const RCC_APB1LENR_UART8EN_Pos: u32 = 31;
pub const RCC_APB1LENR_UART8EN_Msk: u32 = 0x1 << RCC_APB1LENR_UART8EN_Pos;
pub const RCC_APB1LENR_UART8EN: u32 = RCC_APB1LENR_UART8EN_Msk;
pub const RCC_APB1LENR_HDMICECEN_Pos: u32 = RCC_APB1LENR_CECEN_Pos;
pub const RCC_APB1LENR_HDMICECEN_Msk: u32 = RCC_APB1LENR_CECEN_Msk;
pub const RCC_APB1LENR_HDMICECEN: u32 = RCC_APB1LENR_CECEN;
pub const RCC_APB1HENR_CRSEN_Pos: u32 = 1;
pub const RCC_APB1HENR_CRSEN_Msk: u32 = 0x1 << RCC_APB1HENR_CRSEN_Pos;
pub const RCC_APB1HENR_CRSEN: u32 = RCC_APB1HENR_CRSEN_Msk;
pub const RCC_APB1HENR_SWPMIEN_Pos: u32 = 2;
pub const RCC_APB1HENR_SWPMIEN_Msk: u32 = 0x1 << RCC_APB1HENR_SWPMIEN_Pos;
pub const RCC_APB1HENR_SWPMIEN: u32 = RCC_APB1HENR_SWPMIEN_Msk;
pub const RCC_APB1HENR_OPAMPEN_Pos: u32 = 4;
pub const RCC_APB1HENR_OPAMPEN_Msk: u32 = 0x1 << RCC_APB1HENR_OPAMPEN_Pos;
pub const RCC_APB1HENR_OPAMPEN: u32 = RCC_APB1HENR_OPAMPEN_Msk;
pub const RCC_APB1HENR_MDIOSEN_Pos: u32 = 5;
pub const RCC_APB1HENR_MDIOSEN_Msk: u32 = 0x1 << RCC_APB1HENR_MDIOSEN_Pos;
pub const RCC_APB1HENR_MDIOSEN: u32 = RCC_APB1HENR_MDIOSEN_Msk;
pub const RCC_APB1HENR_FDCANEN_Pos: u32 = 8;
pub const RCC_APB1HENR_FDCANEN_Msk: u32 = 0x1 << RCC_APB1HENR_FDCANEN_Pos;
pub const RCC_APB1HENR_FDCANEN: u32 = RCC_APB1HENR_FDCANEN_Msk;
pub const RCC_APB2ENR_TIM1EN_Pos: u32 = 0;
pub const RCC_APB2ENR_TIM1EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM1EN_Pos;
pub const RCC_APB2ENR_TIM1EN: u32 = RCC_APB2ENR_TIM1EN_Msk;
pub const RCC_APB2ENR_TIM8EN_Pos: u32 = 1;
pub const RCC_APB2ENR_TIM8EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM8EN_Pos;
pub const RCC_APB2ENR_TIM8EN: u32 = RCC_APB2ENR_TIM8EN_Msk;
pub const RCC_APB2ENR_USART1EN_Pos: u32 = 4;
pub const RCC_APB2ENR_USART1EN_Msk: u32 = 0x1 << RCC_APB2ENR_USART1EN_Pos;
pub const RCC_APB2ENR_USART1EN: u32 = RCC_APB2ENR_USART1EN_Msk;
pub const RCC_APB2ENR_USART6EN_Pos: u32 = 5;
pub const RCC_APB2ENR_USART6EN_Msk: u32 = 0x1 << RCC_APB2ENR_USART6EN_Pos;
pub const RCC_APB2ENR_USART6EN: u32 = RCC_APB2ENR_USART6EN_Msk;
pub const RCC_APB2ENR_UART9EN_Pos: u32 = 6;
pub const RCC_APB2ENR_UART9EN_Msk: u32 = 0x1 << RCC_APB2ENR_UART9EN_Pos;
pub const RCC_APB2ENR_UART9EN: u32 = RCC_APB2ENR_UART9EN_Msk;
pub const RCC_APB2ENR_USART10EN_Pos: u32 = 7;
pub const RCC_APB2ENR_USART10EN_Msk: u32 = 0x1 << RCC_APB2ENR_USART10EN_Pos;
pub const RCC_APB2ENR_USART10EN: u32 = RCC_APB2ENR_USART10EN_Msk;
pub const RCC_APB2ENR_SPI1EN_Pos: u32 = 12;
pub const RCC_APB2ENR_SPI1EN_Msk: u32 = 0x1 << RCC_APB2ENR_SPI1EN_Pos;
pub const RCC_APB2ENR_SPI1EN: u32 = RCC_APB2ENR_SPI1EN_Msk;
pub const RCC_APB2ENR_SPI4EN_Pos: u32 = 13;
pub const RCC_APB2ENR_SPI4EN_Msk: u32 = 0x1 << RCC_APB2ENR_SPI4EN_Pos;
pub const RCC_APB2ENR_SPI4EN: u32 = RCC_APB2ENR_SPI4EN_Msk;
pub const RCC_APB2ENR_TIM15EN_Pos: u32 = 16;
pub const RCC_APB2ENR_TIM15EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM15EN_Pos;
pub const RCC_APB2ENR_TIM15EN: u32 = RCC_APB2ENR_TIM15EN_Msk;
pub const RCC_APB2ENR_TIM16EN_Pos: u32 = 17;
pub const RCC_APB2ENR_TIM16EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM16EN_Pos;
pub const RCC_APB2ENR_TIM16EN: u32 = RCC_APB2ENR_TIM16EN_Msk;
pub const RCC_APB2ENR_TIM17EN_Pos: u32 = 18;
pub const RCC_APB2ENR_TIM17EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM17EN_Pos;
pub const RCC_APB2ENR_TIM17EN: u32 = RCC_APB2ENR_TIM17EN_Msk;
pub const RCC_APB2ENR_SPI5EN_Pos: u32 = 20;
pub const RCC_APB2ENR_SPI5EN_Msk: u32 = 0x1 << RCC_APB2ENR_SPI5EN_Pos;
pub const RCC_APB2ENR_SPI5EN: u32 = RCC_APB2ENR_SPI5EN_Msk;
pub const RCC_APB2ENR_SAI1EN_Pos: u32 = 22;
pub const RCC_APB2ENR_SAI1EN_Msk: u32 = 0x1 << RCC_APB2ENR_SAI1EN_Pos;
pub const RCC_APB2ENR_SAI1EN: u32 = RCC_APB2ENR_SAI1EN_Msk;
pub const RCC_APB2ENR_SAI2EN_Pos: u32 = 23;
pub const RCC_APB2ENR_SAI2EN_Msk: u32 = 0x1 << RCC_APB2ENR_SAI2EN_Pos;
pub const RCC_APB2ENR_SAI2EN: u32 = RCC_APB2ENR_SAI2EN_Msk;
pub const RCC_APB2ENR_DFSDM1EN_Pos: u32 = 30;
pub const RCC_APB2ENR_DFSDM1EN_Msk: u32 = 0x1 << RCC_APB2ENR_DFSDM1EN_Pos;
pub const RCC_APB2ENR_DFSDM1EN: u32 = RCC_APB2ENR_DFSDM1EN_Msk;
pub const RCC_APB4ENR_SYSCFGEN_Pos: u32 = 1;
pub const RCC_APB4ENR_SYSCFGEN_Msk: u32 = 0x1 << RCC_APB4ENR_SYSCFGEN_Pos;
pub const RCC_APB4ENR_SYSCFGEN: u32 = RCC_APB4ENR_SYSCFGEN_Msk;
pub const RCC_APB4ENR_LPUART1EN_Pos: u32 = 3;
pub const RCC_APB4ENR_LPUART1EN_Msk: u32 = 0x1 << RCC_APB4ENR_LPUART1EN_Pos;
pub const RCC_APB4ENR_LPUART1EN: u32 = RCC_APB4ENR_LPUART1EN_Msk;
pub const RCC_APB4ENR_SPI6EN_Pos: u32 = 5;
pub const RCC_APB4ENR_SPI6EN_Msk: u32 = 0x1 << RCC_APB4ENR_SPI6EN_Pos;
pub const RCC_APB4ENR_SPI6EN: u32 = RCC_APB4ENR_SPI6EN_Msk;
pub const RCC_APB4ENR_I2C4EN_Pos: u32 = 7;
pub const RCC_APB4ENR_I2C4EN_Msk: u32 = 0x1 << RCC_APB4ENR_I2C4EN_Pos;
pub const RCC_APB4ENR_I2C4EN: u32 = RCC_APB4ENR_I2C4EN_Msk;
pub const RCC_APB4ENR_LPTIM2EN_Pos: u32 = 9;
pub const RCC_APB4ENR_LPTIM2EN_Msk: u32 = 0x1 << RCC_APB4ENR_LPTIM2EN_Pos;
pub const RCC_APB4ENR_LPTIM2EN: u32 = RCC_APB4ENR_LPTIM2EN_Msk;
pub const RCC_APB4ENR_LPTIM3EN_Pos: u32 = 10;
pub const RCC_APB4ENR_LPTIM3EN_Msk: u32 = 0x1 << RCC_APB4ENR_LPTIM3EN_Pos;
pub const RCC_APB4ENR_LPTIM3EN: u32 = RCC_APB4ENR_LPTIM3EN_Msk;
pub const RCC_APB4ENR_DAC2EN_Pos: u32 = 13;
pub const RCC_APB4ENR_DAC2EN_Msk: u32 = 0x1 << RCC_APB4ENR_DAC2EN_Pos;
pub const RCC_APB4ENR_DAC2EN: u32 = RCC_APB4ENR_DAC2EN_Msk;
pub const RCC_APB4ENR_COMP12EN_Pos: u32 = 14;
pub const RCC_APB4ENR_COMP12EN_Msk: u32 = 0x1 << RCC_APB4ENR_COMP12EN_Pos;
pub const RCC_APB4ENR_COMP12EN: u32 = RCC_APB4ENR_COMP12EN_Msk;
pub const RCC_APB4ENR_VREFEN_Pos: u32 = 15;
pub const RCC_APB4ENR_VREFEN_Msk: u32 = 0x1 << RCC_APB4ENR_VREFEN_Pos;
pub const RCC_APB4ENR_VREFEN: u32 = RCC_APB4ENR_VREFEN_Msk;
pub const RCC_APB4ENR_RTCAPBEN_Pos: u32 = 16;
pub const RCC_APB4ENR_RTCAPBEN_Msk: u32 = 0x1 << RCC_APB4ENR_RTCAPBEN_Pos;
pub const RCC_APB4ENR_RTCAPBEN: u32 = RCC_APB4ENR_RTCAPBEN_Msk;
pub const RCC_APB4ENR_DTSEN_Pos: u32 = 26;
pub const RCC_APB4ENR_DTSEN_Msk: u32 = 0x1 << RCC_APB4ENR_DTSEN_Pos;
pub const RCC_APB4ENR_DTSEN: u32 = RCC_APB4ENR_DTSEN_Msk;
pub const RCC_APB4ENR_DFSDM2EN_Pos: u32 = 27;
pub const RCC_APB4ENR_DFSDM2EN_Msk: u32 = 0x1 << RCC_APB4ENR_DFSDM2EN_Pos;
pub const RCC_APB4ENR_DFSDM2EN: u32 = RCC_APB4ENR_DFSDM2EN_Msk;
pub const RCC_AHB3RSTR_MDMARST_Pos: u32 = 0;
pub const RCC_AHB3RSTR_MDMARST_Msk: u32 = 0x1 << RCC_AHB3RSTR_MDMARST_Pos;
pub const RCC_AHB3RSTR_MDMARST: u32 = RCC_AHB3RSTR_MDMARST_Msk;
pub const RCC_AHB3RSTR_DMA2DRST_Pos: u32 = 4;
pub const RCC_AHB3RSTR_DMA2DRST_Msk: u32 = 0x1 << RCC_AHB3RSTR_DMA2DRST_Pos;
pub const RCC_AHB3RSTR_DMA2DRST: u32 = RCC_AHB3RSTR_DMA2DRST_Msk;
pub const RCC_AHB3RSTR_JPGDECRST_Pos: u32 = 5;
pub const RCC_AHB3RSTR_JPGDECRST_Msk: u32 = 0x1 << RCC_AHB3RSTR_JPGDECRST_Pos;
pub const RCC_AHB3RSTR_JPGDECRST: u32 = RCC_AHB3RSTR_JPGDECRST_Msk;
pub const RCC_AHB3RSTR_FMCRST_Pos: u32 = 12;
pub const RCC_AHB3RSTR_FMCRST_Msk: u32 = 0x1 << RCC_AHB3RSTR_FMCRST_Pos;
pub const RCC_AHB3RSTR_FMCRST: u32 = RCC_AHB3RSTR_FMCRST_Msk;
pub const RCC_AHB3RSTR_OSPI1RST_Pos: u32 = 14;
pub const RCC_AHB3RSTR_OSPI1RST_Msk: u32 = 0x1 << RCC_AHB3RSTR_OSPI1RST_Pos;
pub const RCC_AHB3RSTR_OSPI1RST: u32 = RCC_AHB3RSTR_OSPI1RST_Msk;
pub const RCC_AHB3RSTR_SDMMC1RST_Pos: u32 = 16;
pub const RCC_AHB3RSTR_SDMMC1RST_Msk: u32 = 0x1 << RCC_AHB3RSTR_SDMMC1RST_Pos;
pub const RCC_AHB3RSTR_SDMMC1RST: u32 = RCC_AHB3RSTR_SDMMC1RST_Msk;
pub const RCC_AHB3RSTR_OSPI2RST_Pos: u32 = 19;
pub const RCC_AHB3RSTR_OSPI2RST_Msk: u32 = 0x1 << RCC_AHB3RSTR_OSPI2RST_Pos;
pub const RCC_AHB3RSTR_OSPI2RST: u32 = RCC_AHB3RSTR_OSPI2RST_Msk;
pub const RCC_AHB3RSTR_IOMNGRRST_Pos: u32 = 21;
pub const RCC_AHB3RSTR_IOMNGRRST_Msk: u32 = 0x1 << RCC_AHB3RSTR_IOMNGRRST_Pos;
pub const RCC_AHB3RSTR_IOMNGRRST: u32 = RCC_AHB3RSTR_IOMNGRRST_Msk;
pub const RCC_AHB3RSTR_GFXMMURST_Pos: u32 = 24;
pub const RCC_AHB3RSTR_GFXMMURST_Msk: u32 = 0x1 << RCC_AHB3RSTR_GFXMMURST_Pos;
pub const RCC_AHB3RSTR_GFXMMURST: u32 = RCC_AHB3RSTR_GFXMMURST_Msk;
pub const RCC_AHB1RSTR_DMA1RST_Pos: u32 = 0;
pub const RCC_AHB1RSTR_DMA1RST_Msk: u32 = 0x1 << RCC_AHB1RSTR_DMA1RST_Pos;
pub const RCC_AHB1RSTR_DMA1RST: u32 = RCC_AHB1RSTR_DMA1RST_Msk;
pub const RCC_AHB1RSTR_DMA2RST_Pos: u32 = 1;
pub const RCC_AHB1RSTR_DMA2RST_Msk: u32 = 0x1 << RCC_AHB1RSTR_DMA2RST_Pos;
pub const RCC_AHB1RSTR_DMA2RST: u32 = RCC_AHB1RSTR_DMA2RST_Msk;
pub const RCC_AHB1RSTR_ADC12RST_Pos: u32 = 5;
pub const RCC_AHB1RSTR_ADC12RST_Msk: u32 = 0x1 << RCC_AHB1RSTR_ADC12RST_Pos;
pub const RCC_AHB1RSTR_ADC12RST: u32 = RCC_AHB1RSTR_ADC12RST_Msk;
pub const RCC_AHB1RSTR_CRCRST_Pos: u32 = 9;
pub const RCC_AHB1RSTR_CRCRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_CRCRST_Pos;
pub const RCC_AHB1RSTR_CRCRST: u32 = RCC_AHB1RSTR_CRCRST_Msk;
pub const RCC_AHB1RSTR_USB1OTGHSRST_Pos: u32 = 25;
pub const RCC_AHB1RSTR_USB1OTGHSRST_Msk: u32 = 0x1 << RCC_AHB1RSTR_USB1OTGHSRST_Pos;
pub const RCC_AHB1RSTR_USB1OTGHSRST: u32 = RCC_AHB1RSTR_USB1OTGHSRST_Msk;
pub const RCC_AHB2RSTR_DCMI_PSSIRST_Pos: u32 = 0;
pub const RCC_AHB2RSTR_DCMI_PSSIRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_DCMI_PSSIRST_Pos;
pub const RCC_AHB2RSTR_DCMI_PSSIRST: u32 = RCC_AHB2RSTR_DCMI_PSSIRST_Msk;
pub const RCC_AHB2RSTR_HSEMRST_Pos: u32 = 2;
pub const RCC_AHB2RSTR_HSEMRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_HSEMRST_Pos;
pub const RCC_AHB2RSTR_HSEMRST: u32 = RCC_AHB2RSTR_HSEMRST_Msk;
pub const RCC_AHB2RSTR_RNGRST_Pos: u32 = 6;
pub const RCC_AHB2RSTR_RNGRST_Msk: u32 = 0x1 << RCC_AHB2RSTR_RNGRST_Pos;
pub const RCC_AHB2RSTR_RNGRST: u32 = RCC_AHB2RSTR_RNGRST_Msk;
pub const RCC_AHB2RSTR_SDMMC2RST_Pos: u32 = 9;
pub const RCC_AHB2RSTR_SDMMC2RST_Msk: u32 = 0x1 << RCC_AHB2RSTR_SDMMC2RST_Pos;
pub const RCC_AHB2RSTR_SDMMC2RST: u32 = RCC_AHB2RSTR_SDMMC2RST_Msk;
pub const RCC_AHB2RSTR_BDMA1RST_Pos: u32 = 11;
pub const RCC_AHB2RSTR_BDMA1RST_Msk: u32 = 0x1 << RCC_AHB2RSTR_BDMA1RST_Pos;
pub const RCC_AHB2RSTR_BDMA1RST: u32 = RCC_AHB2RSTR_BDMA1RST_Msk;
pub const RCC_AHB2RSTR_DCMIRST_Pos: u32 = RCC_AHB2RSTR_DCMI_PSSIRST_Pos;
pub const RCC_AHB2RSTR_DCMIRST_Msk: u32 = RCC_AHB2RSTR_DCMI_PSSIRST_Msk;
pub const RCC_AHB2RSTR_DCMIRST: u32 = RCC_AHB2RSTR_DCMI_PSSIRST;
pub const RCC_AHB4RSTR_GPIOARST_Pos: u32 = 0;
pub const RCC_AHB4RSTR_GPIOARST_Msk: u32 = 0x1 << RCC_AHB4RSTR_GPIOARST_Pos;
pub const RCC_AHB4RSTR_GPIOARST: u32 = RCC_AHB4RSTR_GPIOARST_Msk;
pub const RCC_AHB4RSTR_GPIOBRST_Pos: u32 = 1;
pub const RCC_AHB4RSTR_GPIOBRST_Msk: u32 = 0x1 << RCC_AHB4RSTR_GPIOBRST_Pos;
pub const RCC_AHB4RSTR_GPIOBRST: u32 = RCC_AHB4RSTR_GPIOBRST_Msk;
pub const RCC_AHB4RSTR_GPIOCRST_Pos: u32 = 2;
pub const RCC_AHB4RSTR_GPIOCRST_Msk: u32 = 0x1 << RCC_AHB4RSTR_GPIOCRST_Pos;
pub const RCC_AHB4RSTR_GPIOCRST: u32 = RCC_AHB4RSTR_GPIOCRST_Msk;
pub const RCC_AHB4RSTR_GPIODRST_Pos: u32 = 3;
pub const RCC_AHB4RSTR_GPIODRST_Msk: u32 = 0x1 << RCC_AHB4RSTR_GPIODRST_Pos;
pub const RCC_AHB4RSTR_GPIODRST: u32 = RCC_AHB4RSTR_GPIODRST_Msk;
pub const RCC_AHB4RSTR_GPIOERST_Pos: u32 = 4;
pub const RCC_AHB4RSTR_GPIOERST_Msk: u32 = 0x1 << RCC_AHB4RSTR_GPIOERST_Pos;
pub const RCC_AHB4RSTR_GPIOERST: u32 = RCC_AHB4RSTR_GPIOERST_Msk;
pub const RCC_AHB4RSTR_GPIOFRST_Pos: u32 = 5;
pub const RCC_AHB4RSTR_GPIOFRST_Msk: u32 = 0x1 << RCC_AHB4RSTR_GPIOFRST_Pos;
pub const RCC_AHB4RSTR_GPIOFRST: u32 = RCC_AHB4RSTR_GPIOFRST_Msk;
pub const RCC_AHB4RSTR_GPIOGRST_Pos: u32 = 6;
pub const RCC_AHB4RSTR_GPIOGRST_Msk: u32 = 0x1 << RCC_AHB4RSTR_GPIOGRST_Pos;
pub const RCC_AHB4RSTR_GPIOGRST: u32 = RCC_AHB4RSTR_GPIOGRST_Msk;
pub const RCC_AHB4RSTR_GPIOHRST_Pos: u32 = 7;
pub const RCC_AHB4RSTR_GPIOHRST_Msk: u32 = 0x1 << RCC_AHB4RSTR_GPIOHRST_Pos;
pub const RCC_AHB4RSTR_GPIOHRST: u32 = RCC_AHB4RSTR_GPIOHRST_Msk;
pub const RCC_AHB4RSTR_GPIOIRST_Pos: u32 = 8;
pub const RCC_AHB4RSTR_GPIOIRST_Msk: u32 = 0x1 << RCC_AHB4RSTR_GPIOIRST_Pos;
pub const RCC_AHB4RSTR_GPIOIRST: u32 = RCC_AHB4RSTR_GPIOIRST_Msk;
pub const RCC_AHB4RSTR_GPIOJRST_Pos: u32 = 9;
pub const RCC_AHB4RSTR_GPIOJRST_Msk: u32 = 0x1 << RCC_AHB4RSTR_GPIOJRST_Pos;
pub const RCC_AHB4RSTR_GPIOJRST: u32 = RCC_AHB4RSTR_GPIOJRST_Msk;
pub const RCC_AHB4RSTR_GPIOKRST_Pos: u32 = 10;
pub const RCC_AHB4RSTR_GPIOKRST_Msk: u32 = 0x1 << RCC_AHB4RSTR_GPIOKRST_Pos;
pub const RCC_AHB4RSTR_GPIOKRST: u32 = RCC_AHB4RSTR_GPIOKRST_Msk;
pub const RCC_AHB4RSTR_BDMA2RST_Pos: u32 = 21;
pub const RCC_AHB4RSTR_BDMA2RST_Msk: u32 = 0x1 << RCC_AHB4RSTR_BDMA2RST_Pos;
pub const RCC_AHB4RSTR_BDMA2RST: u32 = RCC_AHB4RSTR_BDMA2RST_Msk;
pub const RCC_APB3RSTR_LTDCRST_Pos: u32 = 3;
pub const RCC_APB3RSTR_LTDCRST_Msk: u32 = 0x1 << RCC_APB3RSTR_LTDCRST_Pos;
pub const RCC_APB3RSTR_LTDCRST: u32 = RCC_APB3RSTR_LTDCRST_Msk;
pub const RCC_APB1LRSTR_TIM2RST_Pos: u32 = 0;
pub const RCC_APB1LRSTR_TIM2RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM2RST_Pos;
pub const RCC_APB1LRSTR_TIM2RST: u32 = RCC_APB1LRSTR_TIM2RST_Msk;
pub const RCC_APB1LRSTR_TIM3RST_Pos: u32 = 1;
pub const RCC_APB1LRSTR_TIM3RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM3RST_Pos;
pub const RCC_APB1LRSTR_TIM3RST: u32 = RCC_APB1LRSTR_TIM3RST_Msk;
pub const RCC_APB1LRSTR_TIM4RST_Pos: u32 = 2;
pub const RCC_APB1LRSTR_TIM4RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM4RST_Pos;
pub const RCC_APB1LRSTR_TIM4RST: u32 = RCC_APB1LRSTR_TIM4RST_Msk;
pub const RCC_APB1LRSTR_TIM5RST_Pos: u32 = 3;
pub const RCC_APB1LRSTR_TIM5RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM5RST_Pos;
pub const RCC_APB1LRSTR_TIM5RST: u32 = RCC_APB1LRSTR_TIM5RST_Msk;
pub const RCC_APB1LRSTR_TIM6RST_Pos: u32 = 4;
pub const RCC_APB1LRSTR_TIM6RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM6RST_Pos;
pub const RCC_APB1LRSTR_TIM6RST: u32 = RCC_APB1LRSTR_TIM6RST_Msk;
pub const RCC_APB1LRSTR_TIM7RST_Pos: u32 = 5;
pub const RCC_APB1LRSTR_TIM7RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM7RST_Pos;
pub const RCC_APB1LRSTR_TIM7RST: u32 = RCC_APB1LRSTR_TIM7RST_Msk;
pub const RCC_APB1LRSTR_TIM12RST_Pos: u32 = 6;
pub const RCC_APB1LRSTR_TIM12RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM12RST_Pos;
pub const RCC_APB1LRSTR_TIM12RST: u32 = RCC_APB1LRSTR_TIM12RST_Msk;
pub const RCC_APB1LRSTR_TIM13RST_Pos: u32 = 7;
pub const RCC_APB1LRSTR_TIM13RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM13RST_Pos;
pub const RCC_APB1LRSTR_TIM13RST: u32 = RCC_APB1LRSTR_TIM13RST_Msk;
pub const RCC_APB1LRSTR_TIM14RST_Pos: u32 = 8;
pub const RCC_APB1LRSTR_TIM14RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_TIM14RST_Pos;
pub const RCC_APB1LRSTR_TIM14RST: u32 = RCC_APB1LRSTR_TIM14RST_Msk;
pub const RCC_APB1LRSTR_LPTIM1RST_Pos: u32 = 9;
pub const RCC_APB1LRSTR_LPTIM1RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_LPTIM1RST_Pos;
pub const RCC_APB1LRSTR_LPTIM1RST: u32 = RCC_APB1LRSTR_LPTIM1RST_Msk;
pub const RCC_APB1LRSTR_SPI2RST_Pos: u32 = 14;
pub const RCC_APB1LRSTR_SPI2RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_SPI2RST_Pos;
pub const RCC_APB1LRSTR_SPI2RST: u32 = RCC_APB1LRSTR_SPI2RST_Msk;
pub const RCC_APB1LRSTR_SPI3RST_Pos: u32 = 15;
pub const RCC_APB1LRSTR_SPI3RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_SPI3RST_Pos;
pub const RCC_APB1LRSTR_SPI3RST: u32 = RCC_APB1LRSTR_SPI3RST_Msk;
pub const RCC_APB1LRSTR_SPDIFRXRST_Pos: u32 = 16;
pub const RCC_APB1LRSTR_SPDIFRXRST_Msk: u32 = 0x1 << RCC_APB1LRSTR_SPDIFRXRST_Pos;
pub const RCC_APB1LRSTR_SPDIFRXRST: u32 = RCC_APB1LRSTR_SPDIFRXRST_Msk;
pub const RCC_APB1LRSTR_USART2RST_Pos: u32 = 17;
pub const RCC_APB1LRSTR_USART2RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_USART2RST_Pos;
pub const RCC_APB1LRSTR_USART2RST: u32 = RCC_APB1LRSTR_USART2RST_Msk;
pub const RCC_APB1LRSTR_USART3RST_Pos: u32 = 18;
pub const RCC_APB1LRSTR_USART3RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_USART3RST_Pos;
pub const RCC_APB1LRSTR_USART3RST: u32 = RCC_APB1LRSTR_USART3RST_Msk;
pub const RCC_APB1LRSTR_UART4RST_Pos: u32 = 19;
pub const RCC_APB1LRSTR_UART4RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_UART4RST_Pos;
pub const RCC_APB1LRSTR_UART4RST: u32 = RCC_APB1LRSTR_UART4RST_Msk;
pub const RCC_APB1LRSTR_UART5RST_Pos: u32 = 20;
pub const RCC_APB1LRSTR_UART5RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_UART5RST_Pos;
pub const RCC_APB1LRSTR_UART5RST: u32 = RCC_APB1LRSTR_UART5RST_Msk;
pub const RCC_APB1LRSTR_I2C1RST_Pos: u32 = 21;
pub const RCC_APB1LRSTR_I2C1RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_I2C1RST_Pos;
pub const RCC_APB1LRSTR_I2C1RST: u32 = RCC_APB1LRSTR_I2C1RST_Msk;
pub const RCC_APB1LRSTR_I2C2RST_Pos: u32 = 22;
pub const RCC_APB1LRSTR_I2C2RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_I2C2RST_Pos;
pub const RCC_APB1LRSTR_I2C2RST: u32 = RCC_APB1LRSTR_I2C2RST_Msk;
pub const RCC_APB1LRSTR_I2C3RST_Pos: u32 = 23;
pub const RCC_APB1LRSTR_I2C3RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_I2C3RST_Pos;
pub const RCC_APB1LRSTR_I2C3RST: u32 = RCC_APB1LRSTR_I2C3RST_Msk;
pub const RCC_APB1LRSTR_CECRST_Pos: u32 = 27;
pub const RCC_APB1LRSTR_CECRST_Msk: u32 = 0x1 << RCC_APB1LRSTR_CECRST_Pos;
pub const RCC_APB1LRSTR_CECRST: u32 = RCC_APB1LRSTR_CECRST_Msk;
pub const RCC_APB1LRSTR_DAC12RST_Pos: u32 = 29;
pub const RCC_APB1LRSTR_DAC12RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_DAC12RST_Pos;
pub const RCC_APB1LRSTR_DAC12RST: u32 = RCC_APB1LRSTR_DAC12RST_Msk;
pub const RCC_APB1LRSTR_UART7RST_Pos: u32 = 30;
pub const RCC_APB1LRSTR_UART7RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_UART7RST_Pos;
pub const RCC_APB1LRSTR_UART7RST: u32 = RCC_APB1LRSTR_UART7RST_Msk;
pub const RCC_APB1LRSTR_UART8RST_Pos: u32 = 31;
pub const RCC_APB1LRSTR_UART8RST_Msk: u32 = 0x1 << RCC_APB1LRSTR_UART8RST_Pos;
pub const RCC_APB1LRSTR_UART8RST: u32 = RCC_APB1LRSTR_UART8RST_Msk;
pub const RCC_APB1LRSTR_HDMICECRST_Pos: u32 = RCC_APB1LRSTR_CECRST_Pos;
pub const RCC_APB1LRSTR_HDMICECRST_Msk: u32 = RCC_APB1LRSTR_CECRST_Msk;
pub const RCC_APB1LRSTR_HDMICECRST: u32 = RCC_APB1LRSTR_CECRST;
pub const RCC_APB1HRSTR_CRSRST_Pos: u32 = 1;
pub const RCC_APB1HRSTR_CRSRST_Msk: u32 = 0x1 << RCC_APB1HRSTR_CRSRST_Pos;
pub const RCC_APB1HRSTR_CRSRST: u32 = RCC_APB1HRSTR_CRSRST_Msk;
pub const RCC_APB1HRSTR_SWPMIRST_Pos: u32 = 2;
pub const RCC_APB1HRSTR_SWPMIRST_Msk: u32 = 0x1 << RCC_APB1HRSTR_SWPMIRST_Pos;
pub const RCC_APB1HRSTR_SWPMIRST: u32 = RCC_APB1HRSTR_SWPMIRST_Msk;
pub const RCC_APB1HRSTR_OPAMPRST_Pos: u32 = 4;
pub const RCC_APB1HRSTR_OPAMPRST_Msk: u32 = 0x1 << RCC_APB1HRSTR_OPAMPRST_Pos;
pub const RCC_APB1HRSTR_OPAMPRST: u32 = RCC_APB1HRSTR_OPAMPRST_Msk;
pub const RCC_APB1HRSTR_MDIOSRST_Pos: u32 = 5;
pub const RCC_APB1HRSTR_MDIOSRST_Msk: u32 = 0x1 << RCC_APB1HRSTR_MDIOSRST_Pos;
pub const RCC_APB1HRSTR_MDIOSRST: u32 = RCC_APB1HRSTR_MDIOSRST_Msk;
pub const RCC_APB1HRSTR_FDCANRST_Pos: u32 = 8;
pub const RCC_APB1HRSTR_FDCANRST_Msk: u32 = 0x1 << RCC_APB1HRSTR_FDCANRST_Pos;
pub const RCC_APB1HRSTR_FDCANRST: u32 = RCC_APB1HRSTR_FDCANRST_Msk;
pub const RCC_APB2RSTR_TIM1RST_Pos: u32 = 0;
pub const RCC_APB2RSTR_TIM1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM1RST_Pos;
pub const RCC_APB2RSTR_TIM1RST: u32 = RCC_APB2RSTR_TIM1RST_Msk;
pub const RCC_APB2RSTR_TIM8RST_Pos: u32 = 1;
pub const RCC_APB2RSTR_TIM8RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM8RST_Pos;
pub const RCC_APB2RSTR_TIM8RST: u32 = RCC_APB2RSTR_TIM8RST_Msk;
pub const RCC_APB2RSTR_USART1RST_Pos: u32 = 4;
pub const RCC_APB2RSTR_USART1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_USART1RST_Pos;
pub const RCC_APB2RSTR_USART1RST: u32 = RCC_APB2RSTR_USART1RST_Msk;
pub const RCC_APB2RSTR_USART6RST_Pos: u32 = 5;
pub const RCC_APB2RSTR_USART6RST_Msk: u32 = 0x1 << RCC_APB2RSTR_USART6RST_Pos;
pub const RCC_APB2RSTR_USART6RST: u32 = RCC_APB2RSTR_USART6RST_Msk;
pub const RCC_APB2RSTR_UART9RST_Pos: u32 = 6;
pub const RCC_APB2RSTR_UART9RST_Msk: u32 = 0x1 << RCC_APB2RSTR_UART9RST_Pos;
pub const RCC_APB2RSTR_UART9RST: u32 = RCC_APB2RSTR_UART9RST_Msk;
pub const RCC_APB2RSTR_USART10RST_Pos: u32 = 7;
pub const RCC_APB2RSTR_USART10RST_Msk: u32 = 0x1 << RCC_APB2RSTR_USART10RST_Pos;
pub const RCC_APB2RSTR_USART10RST: u32 = RCC_APB2RSTR_USART10RST_Msk;
pub const RCC_APB2RSTR_SPI1RST_Pos: u32 = 12;
pub const RCC_APB2RSTR_SPI1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SPI1RST_Pos;
pub const RCC_APB2RSTR_SPI1RST: u32 = RCC_APB2RSTR_SPI1RST_Msk;
pub const RCC_APB2RSTR_SPI4RST_Pos: u32 = 13;
pub const RCC_APB2RSTR_SPI4RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SPI4RST_Pos;
pub const RCC_APB2RSTR_SPI4RST: u32 = RCC_APB2RSTR_SPI4RST_Msk;
pub const RCC_APB2RSTR_TIM15RST_Pos: u32 = 16;
pub const RCC_APB2RSTR_TIM15RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM15RST_Pos;
pub const RCC_APB2RSTR_TIM15RST: u32 = RCC_APB2RSTR_TIM15RST_Msk;
pub const RCC_APB2RSTR_TIM16RST_Pos: u32 = 17;
pub const RCC_APB2RSTR_TIM16RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM16RST_Pos;
pub const RCC_APB2RSTR_TIM16RST: u32 = RCC_APB2RSTR_TIM16RST_Msk;
pub const RCC_APB2RSTR_TIM17RST_Pos: u32 = 18;
pub const RCC_APB2RSTR_TIM17RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM17RST_Pos;
pub const RCC_APB2RSTR_TIM17RST: u32 = RCC_APB2RSTR_TIM17RST_Msk;
pub const RCC_APB2RSTR_SPI5RST_Pos: u32 = 20;
pub const RCC_APB2RSTR_SPI5RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SPI5RST_Pos;
pub const RCC_APB2RSTR_SPI5RST: u32 = RCC_APB2RSTR_SPI5RST_Msk;
pub const RCC_APB2RSTR_SAI1RST_Pos: u32 = 22;
pub const RCC_APB2RSTR_SAI1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SAI1RST_Pos;
pub const RCC_APB2RSTR_SAI1RST: u32 = RCC_APB2RSTR_SAI1RST_Msk;
pub const RCC_APB2RSTR_SAI2RST_Pos: u32 = 23;
pub const RCC_APB2RSTR_SAI2RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SAI2RST_Pos;
pub const RCC_APB2RSTR_SAI2RST: u32 = RCC_APB2RSTR_SAI2RST_Msk;
pub const RCC_APB2RSTR_DFSDM1RST_Pos: u32 = 30;
pub const RCC_APB2RSTR_DFSDM1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_DFSDM1RST_Pos;
pub const RCC_APB2RSTR_DFSDM1RST: u32 = RCC_APB2RSTR_DFSDM1RST_Msk;
pub const RCC_APB4RSTR_SYSCFGRST_Pos: u32 = 1;
pub const RCC_APB4RSTR_SYSCFGRST_Msk: u32 = 0x1 << RCC_APB4RSTR_SYSCFGRST_Pos;
pub const RCC_APB4RSTR_SYSCFGRST: u32 = RCC_APB4RSTR_SYSCFGRST_Msk;
pub const RCC_APB4RSTR_LPUART1RST_Pos: u32 = 3;
pub const RCC_APB4RSTR_LPUART1RST_Msk: u32 = 0x1 << RCC_APB4RSTR_LPUART1RST_Pos;
pub const RCC_APB4RSTR_LPUART1RST: u32 = RCC_APB4RSTR_LPUART1RST_Msk;
pub const RCC_APB4RSTR_SPI6RST_Pos: u32 = 5;
pub const RCC_APB4RSTR_SPI6RST_Msk: u32 = 0x1 << RCC_APB4RSTR_SPI6RST_Pos;
pub const RCC_APB4RSTR_SPI6RST: u32 = RCC_APB4RSTR_SPI6RST_Msk;
pub const RCC_APB4RSTR_I2C4RST_Pos: u32 = 7;
pub const RCC_APB4RSTR_I2C4RST_Msk: u32 = 0x1 << RCC_APB4RSTR_I2C4RST_Pos;
pub const RCC_APB4RSTR_I2C4RST: u32 = RCC_APB4RSTR_I2C4RST_Msk;
pub const RCC_APB4RSTR_LPTIM2RST_Pos: u32 = 9;
pub const RCC_APB4RSTR_LPTIM2RST_Msk: u32 = 0x1 << RCC_APB4RSTR_LPTIM2RST_Pos;
pub const RCC_APB4RSTR_LPTIM2RST: u32 = RCC_APB4RSTR_LPTIM2RST_Msk;
pub const RCC_APB4RSTR_LPTIM3RST_Pos: u32 = 10;
pub const RCC_APB4RSTR_LPTIM3RST_Msk: u32 = 0x1 << RCC_APB4RSTR_LPTIM3RST_Pos;
pub const RCC_APB4RSTR_LPTIM3RST: u32 = RCC_APB4RSTR_LPTIM3RST_Msk;
pub const RCC_APB4RSTR_DAC2RST_Pos: u32 = 13;
pub const RCC_APB4RSTR_DAC2RST_Msk: u32 = 0x1 << RCC_APB4RSTR_DAC2RST_Pos;
pub const RCC_APB4RSTR_DAC2RST: u32 = RCC_APB4RSTR_DAC2RST_Msk;
pub const RCC_APB4RSTR_COMP12RST_Pos: u32 = 14;
pub const RCC_APB4RSTR_COMP12RST_Msk: u32 = 0x1 << RCC_APB4RSTR_COMP12RST_Pos;
pub const RCC_APB4RSTR_COMP12RST: u32 = RCC_APB4RSTR_COMP12RST_Msk;
pub const RCC_APB4RSTR_VREFRST_Pos: u32 = 15;
pub const RCC_APB4RSTR_VREFRST_Msk: u32 = 0x1 << RCC_APB4RSTR_VREFRST_Pos;
pub const RCC_APB4RSTR_VREFRST: u32 = RCC_APB4RSTR_VREFRST_Msk;
pub const RCC_APB4RSTR_DTSRST_Pos: u32 = 26;
pub const RCC_APB4RSTR_DTSRST_Msk: u32 = 0x1 << RCC_APB4RSTR_DTSRST_Pos;
pub const RCC_APB4RSTR_DTSRST: u32 = RCC_APB4RSTR_DTSRST_Msk;
pub const RCC_APB4RSTR_DFSDM2RST_Pos: u32 = 27;
pub const RCC_APB4RSTR_DFSDM2RST_Msk: u32 = 0x1 << RCC_APB4RSTR_DFSDM2RST_Pos;
pub const RCC_APB4RSTR_DFSDM2RST: u32 = RCC_APB4RSTR_DFSDM2RST_Msk;
pub const RCC_SRDAMR_BDMA2AMEN_Pos: u32 = 0;
pub const RCC_SRDAMR_BDMA2AMEN_Msk: u32 = 0x1 << RCC_SRDAMR_BDMA2AMEN_Pos;
pub const RCC_SRDAMR_BDMA2AMEN: u32 = RCC_SRDAMR_BDMA2AMEN_Msk;
pub const RCC_SRDAMR_GPIOAMEN_Pos: u32 = 1;
pub const RCC_SRDAMR_GPIOAMEN_Msk: u32 = 0x1 << RCC_SRDAMR_GPIOAMEN_Pos;
pub const RCC_SRDAMR_GPIOAMEN: u32 = RCC_SRDAMR_GPIOAMEN_Msk;
pub const RCC_SRDAMR_LPUART1AMEN_Pos: u32 = 3;
pub const RCC_SRDAMR_LPUART1AMEN_Msk: u32 = 0x1 << RCC_SRDAMR_LPUART1AMEN_Pos;
pub const RCC_SRDAMR_LPUART1AMEN: u32 = RCC_SRDAMR_LPUART1AMEN_Msk;
pub const RCC_SRDAMR_SPI6AMEN_Pos: u32 = 5;
pub const RCC_SRDAMR_SPI6AMEN_Msk: u32 = 0x1 << RCC_SRDAMR_SPI6AMEN_Pos;
pub const RCC_SRDAMR_SPI6AMEN: u32 = RCC_SRDAMR_SPI6AMEN_Msk;
pub const RCC_SRDAMR_I2C4AMEN_Pos: u32 = 7;
pub const RCC_SRDAMR_I2C4AMEN_Msk: u32 = 0x1 << RCC_SRDAMR_I2C4AMEN_Pos;
pub const RCC_SRDAMR_I2C4AMEN: u32 = RCC_SRDAMR_I2C4AMEN_Msk;
pub const RCC_SRDAMR_LPTIM2AMEN_Pos: u32 = 9;
pub const RCC_SRDAMR_LPTIM2AMEN_Msk: u32 = 0x1 << RCC_SRDAMR_LPTIM2AMEN_Pos;
pub const RCC_SRDAMR_LPTIM2AMEN: u32 = RCC_SRDAMR_LPTIM2AMEN_Msk;
pub const RCC_SRDAMR_LPTIM3AMEN_Pos: u32 = 10;
pub const RCC_SRDAMR_LPTIM3AMEN_Msk: u32 = 0x1 << RCC_SRDAMR_LPTIM3AMEN_Pos;
pub const RCC_SRDAMR_LPTIM3AMEN: u32 = RCC_SRDAMR_LPTIM3AMEN_Msk;
pub const RCC_SRDAMR_DAC2AMEN_Pos: u32 = 13;
pub const RCC_SRDAMR_DAC2AMEN_Msk: u32 = 0x1 << RCC_SRDAMR_DAC2AMEN_Pos;
pub const RCC_SRDAMR_DAC2AMEN: u32 = RCC_SRDAMR_DAC2AMEN_Msk;
pub const RCC_SRDAMR_COMP12AMEN_Pos: u32 = 14;
pub const RCC_SRDAMR_COMP12AMEN_Msk: u32 = 0x1 << RCC_SRDAMR_COMP12AMEN_Pos;
pub const RCC_SRDAMR_COMP12AMEN: u32 = RCC_SRDAMR_COMP12AMEN_Msk;
pub const RCC_SRDAMR_VREFAMEN_Pos: u32 = 15;
pub const RCC_SRDAMR_VREFAMEN_Msk: u32 = 0x1 << RCC_SRDAMR_VREFAMEN_Pos;
pub const RCC_SRDAMR_VREFAMEN: u32 = RCC_SRDAMR_VREFAMEN_Msk;
pub const RCC_SRDAMR_RTCAMEN_Pos: u32 = 16;
pub const RCC_SRDAMR_RTCAMEN_Msk: u32 = 0x1 << RCC_SRDAMR_RTCAMEN_Pos;
pub const RCC_SRDAMR_RTCAMEN: u32 = RCC_SRDAMR_RTCAMEN_Msk;
pub const RCC_SRDAMR_DTSAMEN_Pos: u32 = 26;
pub const RCC_SRDAMR_DTSAMEN_Msk: u32 = 0x1 << RCC_SRDAMR_DTSAMEN_Pos;
pub const RCC_SRDAMR_DTSAMEN: u32 = RCC_SRDAMR_DTSAMEN_Msk;
pub const RCC_SRDAMR_DFSDM2AMEN_Pos: u32 = 27;
pub const RCC_SRDAMR_DFSDM2AMEN_Msk: u32 = 0x1 << RCC_SRDAMR_DFSDM2AMEN_Pos;
pub const RCC_SRDAMR_DFSDM2AMEN: u32 = RCC_SRDAMR_DFSDM2AMEN_Msk;
pub const RCC_SRDAMR_BKPRAMAMEN_Pos: u32 = 28;
pub const RCC_SRDAMR_BKPRAMAMEN_Msk: u32 = 0x1 << RCC_SRDAMR_BKPRAMAMEN_Pos;
pub const RCC_SRDAMR_BKPRAMAMEN: u32 = RCC_SRDAMR_BKPRAMAMEN_Msk;
pub const RCC_SRDAMR_SRDSRAMAMEN_Pos: u32 = 29;
pub const RCC_SRDAMR_SRDSRAMAMEN_Msk: u32 = 0x1 << RCC_SRDAMR_SRDSRAMAMEN_Pos;
pub const RCC_SRDAMR_SRDSRAMAMEN: u32 = RCC_SRDAMR_SRDSRAMAMEN_Msk;
pub const RCC_CKGAENR_AXICKG_Pos: u32 = 0;
pub const RCC_CKGAENR_AXICKG_Msk: u32 = 0x1 << RCC_CKGAENR_AXICKG_Pos;
pub const RCC_CKGAENR_AXICKG: u32 = RCC_CKGAENR_AXICKG_Msk;
pub const RCC_CKGAENR_AHBCKG_Pos: u32 = 1;
pub const RCC_CKGAENR_AHBCKG_Msk: u32 = 0x1 << RCC_CKGAENR_AHBCKG_Pos;
pub const RCC_CKGAENR_AHBCKG: u32 = RCC_CKGAENR_AHBCKG_Msk;
pub const RCC_CKGAENR_CPUCKG_Pos: u32 = 2;
pub const RCC_CKGAENR_CPUCKG_Msk: u32 = 0x1 << RCC_CKGAENR_CPUCKG_Pos;
pub const RCC_CKGAENR_CPUCKG: u32 = RCC_CKGAENR_CPUCKG_Msk;
pub const RCC_CKGAENR_SDMMCCKG_Pos: u32 = 3;
pub const RCC_CKGAENR_SDMMCCKG_Msk: u32 = 0x1 << RCC_CKGAENR_SDMMCCKG_Pos;
pub const RCC_CKGAENR_SDMMCCKG: u32 = RCC_CKGAENR_SDMMCCKG_Msk;
pub const RCC_CKGAENR_MDMACKG_Pos: u32 = 4;
pub const RCC_CKGAENR_MDMACKG_Msk: u32 = 0x1 << RCC_CKGAENR_MDMACKG_Pos;
pub const RCC_CKGAENR_MDMACKG: u32 = RCC_CKGAENR_MDMACKG_Msk;
pub const RCC_CKGAENR_DMA2DCKG_Pos: u32 = 5;
pub const RCC_CKGAENR_DMA2DCKG_Msk: u32 = 0x1 << RCC_CKGAENR_DMA2DCKG_Pos;
pub const RCC_CKGAENR_DMA2DCKG: u32 = RCC_CKGAENR_DMA2DCKG_Msk;
pub const RCC_CKGAENR_LTDCCKG_Pos: u32 = 6;
pub const RCC_CKGAENR_LTDCCKG_Msk: u32 = 0x1 << RCC_CKGAENR_LTDCCKG_Pos;
pub const RCC_CKGAENR_LTDCCKG: u32 = RCC_CKGAENR_LTDCCKG_Msk;
pub const RCC_CKGAENR_GFXMMUMCKG_Pos: u32 = 7;
pub const RCC_CKGAENR_GFXMMUMCKG_Msk: u32 = 0x1 << RCC_CKGAENR_GFXMMUMCKG_Pos;
pub const RCC_CKGAENR_GFXMMUMCKG: u32 = RCC_CKGAENR_GFXMMUMCKG_Msk;
pub const RCC_CKGAENR_AHB12CKG_Pos: u32 = 8;
pub const RCC_CKGAENR_AHB12CKG_Msk: u32 = 0x1 << RCC_CKGAENR_AHB12CKG_Pos;
pub const RCC_CKGAENR_AHB12CKG: u32 = RCC_CKGAENR_AHB12CKG_Msk;
pub const RCC_CKGAENR_AHB34CKG_Pos: u32 = 9;
pub const RCC_CKGAENR_AHB34CKG_Msk: u32 = 0x1 << RCC_CKGAENR_AHB34CKG_Pos;
pub const RCC_CKGAENR_AHB34CKG: u32 = RCC_CKGAENR_AHB34CKG_Msk;
pub const RCC_CKGAENR_FLIFTCKG_Pos: u32 = 10;
pub const RCC_CKGAENR_FLIFTCKG_Msk: u32 = 0x1 << RCC_CKGAENR_FLIFTCKG_Pos;
pub const RCC_CKGAENR_FLIFTCKG: u32 = RCC_CKGAENR_FLIFTCKG_Msk;
pub const RCC_CKGAENR_OCTOSPI2CKG_Pos: u32 = 11;
pub const RCC_CKGAENR_OCTOSPI2CKG_Msk: u32 = 0x1 << RCC_CKGAENR_OCTOSPI2CKG_Pos;
pub const RCC_CKGAENR_OCTOSPI2CKG: u32 = RCC_CKGAENR_OCTOSPI2CKG_Msk;
pub const RCC_CKGAENR_FMCCKG_Pos: u32 = 12;
pub const RCC_CKGAENR_FMCCKG_Msk: u32 = 0x1 << RCC_CKGAENR_FMCCKG_Pos;
pub const RCC_CKGAENR_FMCCKG: u32 = RCC_CKGAENR_FMCCKG_Msk;
pub const RCC_CKGAENR_OCTOSPI1CKG_Pos: u32 = 13;
pub const RCC_CKGAENR_OCTOSPI1CKG_Msk: u32 = 0x1 << RCC_CKGAENR_OCTOSPI1CKG_Pos;
pub const RCC_CKGAENR_OCTOSPI1CKG: u32 = RCC_CKGAENR_OCTOSPI1CKG_Msk;
pub const RCC_CKGAENR_AXIRAM1CKG_Pos: u32 = 14;
pub const RCC_CKGAENR_AXIRAM1CKG_Msk: u32 = 0x1 << RCC_CKGAENR_AXIRAM1CKG_Pos;
pub const RCC_CKGAENR_AXIRAM1CKG: u32 = RCC_CKGAENR_AXIRAM1CKG_Msk;
pub const RCC_CKGAENR_AXIRAM2CKG_Pos: u32 = 15;
pub const RCC_CKGAENR_AXIRAM2CKG_Msk: u32 = 0x1 << RCC_CKGAENR_AXIRAM2CKG_Pos;
pub const RCC_CKGAENR_AXIRAM2CKG: u32 = RCC_CKGAENR_AXIRAM2CKG_Msk;
pub const RCC_CKGAENR_AXIRAM3CKG_Pos: u32 = 16;
pub const RCC_CKGAENR_AXIRAM3CKG_Msk: u32 = 0x1 << RCC_CKGAENR_AXIRAM3CKG_Pos;
pub const RCC_CKGAENR_AXIRAM3CKG: u32 = RCC_CKGAENR_AXIRAM3CKG_Msk;
pub const RCC_CKGAENR_GFXMMUSCKG_Pos: u32 = 17;
pub const RCC_CKGAENR_GFXMMUSCKG_Msk: u32 = 0x1 << RCC_CKGAENR_GFXMMUSCKG_Pos;
pub const RCC_CKGAENR_GFXMMUSCKG: u32 = RCC_CKGAENR_GFXMMUSCKG_Msk;
pub const RCC_CKGAENR_ECCRAMCKG_Pos: u32 = 29;
pub const RCC_CKGAENR_ECCRAMCKG_Msk: u32 = 0x1 << RCC_CKGAENR_ECCRAMCKG_Pos;
pub const RCC_CKGAENR_ECCRAMCKG: u32 = RCC_CKGAENR_ECCRAMCKG_Msk;
pub const RCC_CKGAENR_EXTICKG_Pos: u32 = 30;
pub const RCC_CKGAENR_EXTICKG_Msk: u32 = 0x1 << RCC_CKGAENR_EXTICKG_Pos;
pub const RCC_CKGAENR_EXTICKG: u32 = RCC_CKGAENR_EXTICKG_Msk;
pub const RCC_CKGAENR_JTAGCKG_Pos: u32 = 31;
pub const RCC_CKGAENR_JTAGCKG_Msk: u32 = 0x1 << RCC_CKGAENR_JTAGCKG_Pos;
pub const RCC_CKGAENR_JTAGCKG: u32 = RCC_CKGAENR_JTAGCKG_Msk;
pub const RCC_AHB3LPENR_MDMALPEN_Pos: u32 = 0;
pub const RCC_AHB3LPENR_MDMALPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_MDMALPEN_Pos;
pub const RCC_AHB3LPENR_MDMALPEN: u32 = RCC_AHB3LPENR_MDMALPEN_Msk;
pub const RCC_AHB3LPENR_DMA2DLPEN_Pos: u32 = 4;
pub const RCC_AHB3LPENR_DMA2DLPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_DMA2DLPEN_Pos;
pub const RCC_AHB3LPENR_DMA2DLPEN: u32 = RCC_AHB3LPENR_DMA2DLPEN_Msk;
pub const RCC_AHB3LPENR_JPGDECLPEN_Pos: u32 = 5;
pub const RCC_AHB3LPENR_JPGDECLPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_JPGDECLPEN_Pos;
pub const RCC_AHB3LPENR_JPGDECLPEN: u32 = RCC_AHB3LPENR_JPGDECLPEN_Msk;
pub const RCC_AHB3LPENR_FLASHLPEN_Pos: u32 = 8;
pub const RCC_AHB3LPENR_FLASHLPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_FLASHLPEN_Pos;
pub const RCC_AHB3LPENR_FLASHLPEN: u32 = RCC_AHB3LPENR_FLASHLPEN_Msk;
pub const RCC_AHB3LPENR_FMCLPEN_Pos: u32 = 12;
pub const RCC_AHB3LPENR_FMCLPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_FMCLPEN_Pos;
pub const RCC_AHB3LPENR_FMCLPEN: u32 = RCC_AHB3LPENR_FMCLPEN_Msk;
pub const RCC_AHB3LPENR_OSPI1LPEN_Pos: u32 = 14;
pub const RCC_AHB3LPENR_OSPI1LPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_OSPI1LPEN_Pos;
pub const RCC_AHB3LPENR_OSPI1LPEN: u32 = RCC_AHB3LPENR_OSPI1LPEN_Msk;
pub const RCC_AHB3LPENR_SDMMC1LPEN_Pos: u32 = 16;
pub const RCC_AHB3LPENR_SDMMC1LPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_SDMMC1LPEN_Pos;
pub const RCC_AHB3LPENR_SDMMC1LPEN: u32 = RCC_AHB3LPENR_SDMMC1LPEN_Msk;
pub const RCC_AHB3LPENR_OSPI2LPEN_Pos: u32 = 19;
pub const RCC_AHB3LPENR_OSPI2LPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_OSPI2LPEN_Pos;
pub const RCC_AHB3LPENR_OSPI2LPEN: u32 = RCC_AHB3LPENR_OSPI2LPEN_Msk;
pub const RCC_AHB3LPENR_IOMNGRLPEN_Pos: u32 = 21;
pub const RCC_AHB3LPENR_IOMNGRLPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_IOMNGRLPEN_Pos;
pub const RCC_AHB3LPENR_IOMNGRLPEN: u32 = RCC_AHB3LPENR_IOMNGRLPEN_Msk;
pub const RCC_AHB3LPENR_GFXMMULPEN_Pos: u32 = 24;
pub const RCC_AHB3LPENR_GFXMMULPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_GFXMMULPEN_Pos;
pub const RCC_AHB3LPENR_GFXMMULPEN: u32 = RCC_AHB3LPENR_GFXMMULPEN_Msk;
pub const RCC_AHB3LPENR_AXISRAM2LPEN_Pos: u32 = 26;
pub const RCC_AHB3LPENR_AXISRAM2LPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_AXISRAM2LPEN_Pos;
pub const RCC_AHB3LPENR_AXISRAM2LPEN: u32 = RCC_AHB3LPENR_AXISRAM2LPEN_Msk;
pub const RCC_AHB3LPENR_AXISRAM3LPEN_Pos: u32 = 27;
pub const RCC_AHB3LPENR_AXISRAM3LPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_AXISRAM3LPEN_Pos;
pub const RCC_AHB3LPENR_AXISRAM3LPEN: u32 = RCC_AHB3LPENR_AXISRAM3LPEN_Msk;
pub const RCC_AHB3LPENR_DTCM1LPEN_Pos: u32 = 28;
pub const RCC_AHB3LPENR_DTCM1LPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_DTCM1LPEN_Pos;
pub const RCC_AHB3LPENR_DTCM1LPEN: u32 = RCC_AHB3LPENR_DTCM1LPEN_Msk;
pub const RCC_AHB3LPENR_DTCM2LPEN_Pos: u32 = 29;
pub const RCC_AHB3LPENR_DTCM2LPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_DTCM2LPEN_Pos;
pub const RCC_AHB3LPENR_DTCM2LPEN: u32 = RCC_AHB3LPENR_DTCM2LPEN_Msk;
pub const RCC_AHB3LPENR_ITCMLPEN_Pos: u32 = 30;
pub const RCC_AHB3LPENR_ITCMLPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_ITCMLPEN_Pos;
pub const RCC_AHB3LPENR_ITCMLPEN: u32 = RCC_AHB3LPENR_ITCMLPEN_Msk;
pub const RCC_AHB3LPENR_AXISRAM1LPEN_Pos: u32 = 31;
pub const RCC_AHB3LPENR_AXISRAM1LPEN_Msk: u32 = 0x1 << RCC_AHB3LPENR_AXISRAM1LPEN_Pos;
pub const RCC_AHB3LPENR_AXISRAM1LPEN: u32 = RCC_AHB3LPENR_AXISRAM1LPEN_Msk;
pub const RCC_AHB3LPENR_AXISRAMLPEN_Pos: u32 = RCC_AHB3LPENR_AXISRAM1LPEN_Pos;
pub const RCC_AHB3LPENR_AXISRAMLPEN_Msk: u32 = RCC_AHB3LPENR_AXISRAM1LPEN_Msk;
pub const RCC_AHB3LPENR_AXISRAMLPEN: u32 = RCC_AHB3LPENR_AXISRAM1LPEN;
pub const RCC_AHB1LPENR_DMA1LPEN_Pos: u32 = 0;
pub const RCC_AHB1LPENR_DMA1LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_DMA1LPEN_Pos;
pub const RCC_AHB1LPENR_DMA1LPEN: u32 = RCC_AHB1LPENR_DMA1LPEN_Msk;
pub const RCC_AHB1LPENR_DMA2LPEN_Pos: u32 = 1;
pub const RCC_AHB1LPENR_DMA2LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_DMA2LPEN_Pos;
pub const RCC_AHB1LPENR_DMA2LPEN: u32 = RCC_AHB1LPENR_DMA2LPEN_Msk;
pub const RCC_AHB1LPENR_ADC12LPEN_Pos: u32 = 5;
pub const RCC_AHB1LPENR_ADC12LPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_ADC12LPEN_Pos;
pub const RCC_AHB1LPENR_ADC12LPEN: u32 = RCC_AHB1LPENR_ADC12LPEN_Msk;
pub const RCC_AHB1LPENR_CRCLPEN_Pos: u32 = 9;
pub const RCC_AHB1LPENR_CRCLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_CRCLPEN_Pos;
pub const RCC_AHB1LPENR_CRCLPEN: u32 = RCC_AHB1LPENR_CRCLPEN_Msk;
pub const RCC_AHB1LPENR_USB1OTGHSLPEN_Pos: u32 = 25;
pub const RCC_AHB1LPENR_USB1OTGHSLPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_USB1OTGHSLPEN_Pos;
pub const RCC_AHB1LPENR_USB1OTGHSLPEN: u32 = RCC_AHB1LPENR_USB1OTGHSLPEN_Msk;
pub const RCC_AHB1LPENR_USB1OTGHSULPILPEN_Pos: u32 = 26;
pub const RCC_AHB1LPENR_USB1OTGHSULPILPEN_Msk: u32 = 0x1 << RCC_AHB1LPENR_USB1OTGHSULPILPEN_Pos;
pub const RCC_AHB1LPENR_USB1OTGHSULPILPEN: u32 = RCC_AHB1LPENR_USB1OTGHSULPILPEN_Msk;
pub const RCC_AHB2LPENR_DCMI_PSSILPEN_Pos: u32 = 0;
pub const RCC_AHB2LPENR_DCMI_PSSILPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_DCMI_PSSILPEN_Pos;
pub const RCC_AHB2LPENR_DCMI_PSSILPEN: u32 = RCC_AHB2LPENR_DCMI_PSSILPEN_Msk;
pub const RCC_AHB2LPENR_RNGLPEN_Pos: u32 = 6;
pub const RCC_AHB2LPENR_RNGLPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_RNGLPEN_Pos;
pub const RCC_AHB2LPENR_RNGLPEN: u32 = RCC_AHB2LPENR_RNGLPEN_Msk;
pub const RCC_AHB2LPENR_SDMMC2LPEN_Pos: u32 = 9;
pub const RCC_AHB2LPENR_SDMMC2LPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_SDMMC2LPEN_Pos;
pub const RCC_AHB2LPENR_SDMMC2LPEN: u32 = RCC_AHB2LPENR_SDMMC2LPEN_Msk;
pub const RCC_AHB2LPENR_BDMA1LPEN_Pos: u32 = 11;
pub const RCC_AHB2LPENR_BDMA1LPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_BDMA1LPEN_Pos;
pub const RCC_AHB2LPENR_BDMA1LPEN: u32 = RCC_AHB2LPENR_BDMA1LPEN_Msk;
pub const RCC_AHB2LPENR_AHBSRAM1LPEN_Pos: u32 = 29;
pub const RCC_AHB2LPENR_AHBSRAM1LPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_AHBSRAM1LPEN_Pos;
pub const RCC_AHB2LPENR_AHBSRAM1LPEN: u32 = RCC_AHB2LPENR_AHBSRAM1LPEN_Msk;
pub const RCC_AHB2LPENR_AHBSRAM2LPEN_Pos: u32 = 30;
pub const RCC_AHB2LPENR_AHBSRAM2LPEN_Msk: u32 = 0x1 << RCC_AHB2LPENR_AHBSRAM2LPEN_Pos;
pub const RCC_AHB2LPENR_AHBSRAM2LPEN: u32 = RCC_AHB2LPENR_AHBSRAM2LPEN_Msk;
pub const RCC_AHB2LPENR_DFSDMDMALPEN_Pos: u32 = RCC_AHB2LPENR_BDMA1LPEN_Pos;
pub const RCC_AHB2LPENR_DFSDMDMALPEN_Msk: u32 = RCC_AHB2LPENR_BDMA1LPEN_Msk;
pub const RCC_AHB2LPENR_DFSDMDMALPEN: u32 = RCC_AHB2LPENR_BDMA1LPEN;
pub const RCC_AHB2LPENR_DCMILPEN_Pos: u32 = RCC_AHB2LPENR_DCMI_PSSILPEN_Pos;
pub const RCC_AHB2LPENR_DCMILPEN_Msk: u32 = RCC_AHB2LPENR_DCMI_PSSILPEN_Msk;
pub const RCC_AHB2LPENR_DCMILPEN: u32 = RCC_AHB2LPENR_DCMI_PSSILPEN;
pub const RCC_AHB4LPENR_GPIOALPEN_Pos: u32 = 0;
pub const RCC_AHB4LPENR_GPIOALPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_GPIOALPEN_Pos;
pub const RCC_AHB4LPENR_GPIOALPEN: u32 = RCC_AHB4LPENR_GPIOALPEN_Msk;
pub const RCC_AHB4LPENR_GPIOBLPEN_Pos: u32 = 1;
pub const RCC_AHB4LPENR_GPIOBLPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_GPIOBLPEN_Pos;
pub const RCC_AHB4LPENR_GPIOBLPEN: u32 = RCC_AHB4LPENR_GPIOBLPEN_Msk;
pub const RCC_AHB4LPENR_GPIOCLPEN_Pos: u32 = 2;
pub const RCC_AHB4LPENR_GPIOCLPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_GPIOCLPEN_Pos;
pub const RCC_AHB4LPENR_GPIOCLPEN: u32 = RCC_AHB4LPENR_GPIOCLPEN_Msk;
pub const RCC_AHB4LPENR_GPIODLPEN_Pos: u32 = 3;
pub const RCC_AHB4LPENR_GPIODLPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_GPIODLPEN_Pos;
pub const RCC_AHB4LPENR_GPIODLPEN: u32 = RCC_AHB4LPENR_GPIODLPEN_Msk;
pub const RCC_AHB4LPENR_GPIOELPEN_Pos: u32 = 4;
pub const RCC_AHB4LPENR_GPIOELPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_GPIOELPEN_Pos;
pub const RCC_AHB4LPENR_GPIOELPEN: u32 = RCC_AHB4LPENR_GPIOELPEN_Msk;
pub const RCC_AHB4LPENR_GPIOFLPEN_Pos: u32 = 5;
pub const RCC_AHB4LPENR_GPIOFLPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_GPIOFLPEN_Pos;
pub const RCC_AHB4LPENR_GPIOFLPEN: u32 = RCC_AHB4LPENR_GPIOFLPEN_Msk;
pub const RCC_AHB4LPENR_GPIOGLPEN_Pos: u32 = 6;
pub const RCC_AHB4LPENR_GPIOGLPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_GPIOGLPEN_Pos;
pub const RCC_AHB4LPENR_GPIOGLPEN: u32 = RCC_AHB4LPENR_GPIOGLPEN_Msk;
pub const RCC_AHB4LPENR_GPIOHLPEN_Pos: u32 = 7;
pub const RCC_AHB4LPENR_GPIOHLPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_GPIOHLPEN_Pos;
pub const RCC_AHB4LPENR_GPIOHLPEN: u32 = RCC_AHB4LPENR_GPIOHLPEN_Msk;
pub const RCC_AHB4LPENR_GPIOILPEN_Pos: u32 = 8;
pub const RCC_AHB4LPENR_GPIOILPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_GPIOILPEN_Pos;
pub const RCC_AHB4LPENR_GPIOILPEN: u32 = RCC_AHB4LPENR_GPIOILPEN_Msk;
pub const RCC_AHB4LPENR_GPIOJLPEN_Pos: u32 = 9;
pub const RCC_AHB4LPENR_GPIOJLPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_GPIOJLPEN_Pos;
pub const RCC_AHB4LPENR_GPIOJLPEN: u32 = RCC_AHB4LPENR_GPIOJLPEN_Msk;
pub const RCC_AHB4LPENR_GPIOKLPEN_Pos: u32 = 10;
pub const RCC_AHB4LPENR_GPIOKLPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_GPIOKLPEN_Pos;
pub const RCC_AHB4LPENR_GPIOKLPEN: u32 = RCC_AHB4LPENR_GPIOKLPEN_Msk;
pub const RCC_AHB4LPENR_BDMA2LPEN_Pos: u32 = 21;
pub const RCC_AHB4LPENR_BDMA2LPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_BDMA2LPEN_Pos;
pub const RCC_AHB4LPENR_BDMA2LPEN: u32 = RCC_AHB4LPENR_BDMA2LPEN_Msk;
pub const RCC_AHB4LPENR_BKPRAMLPEN_Pos: u32 = 28;
pub const RCC_AHB4LPENR_BKPRAMLPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_BKPRAMLPEN_Pos;
pub const RCC_AHB4LPENR_BKPRAMLPEN: u32 = RCC_AHB4LPENR_BKPRAMLPEN_Msk;
pub const RCC_AHB4LPENR_SRDSRAMLPEN_Pos: u32 = 29;
pub const RCC_AHB4LPENR_SRDSRAMLPEN_Msk: u32 = 0x1 << RCC_AHB4LPENR_SRDSRAMLPEN_Pos;
pub const RCC_AHB4LPENR_SRDSRAMLPEN: u32 = RCC_AHB4LPENR_SRDSRAMLPEN_Msk;
pub const RCC_APB3LPENR_LTDCLPEN_Pos: u32 = 3;
pub const RCC_APB3LPENR_LTDCLPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_LTDCLPEN_Pos;
pub const RCC_APB3LPENR_LTDCLPEN: u32 = RCC_APB3LPENR_LTDCLPEN_Msk;
pub const RCC_APB3LPENR_WWDGLPEN_Pos: u32 = 6;
pub const RCC_APB3LPENR_WWDGLPEN_Msk: u32 = 0x1 << RCC_APB3LPENR_WWDGLPEN_Pos;
pub const RCC_APB3LPENR_WWDGLPEN: u32 = RCC_APB3LPENR_WWDGLPEN_Msk;
pub const RCC_APB3LPENR_WWDG1LPEN_Pos: u32 = RCC_APB3LPENR_WWDGLPEN_Pos;
pub const RCC_APB3LPENR_WWDG1LPEN_Msk: u32 = RCC_APB3LPENR_WWDGLPEN_Msk;
pub const RCC_APB3LPENR_WWDG1LPEN: u32 = RCC_APB3LPENR_WWDGLPEN;
pub const RCC_APB1LLPENR_TIM2LPEN_Pos: u32 = 0;
pub const RCC_APB1LLPENR_TIM2LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM2LPEN_Pos;
pub const RCC_APB1LLPENR_TIM2LPEN: u32 = RCC_APB1LLPENR_TIM2LPEN_Msk;
pub const RCC_APB1LLPENR_TIM3LPEN_Pos: u32 = 1;
pub const RCC_APB1LLPENR_TIM3LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM3LPEN_Pos;
pub const RCC_APB1LLPENR_TIM3LPEN: u32 = RCC_APB1LLPENR_TIM3LPEN_Msk;
pub const RCC_APB1LLPENR_TIM4LPEN_Pos: u32 = 2;
pub const RCC_APB1LLPENR_TIM4LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM4LPEN_Pos;
pub const RCC_APB1LLPENR_TIM4LPEN: u32 = RCC_APB1LLPENR_TIM4LPEN_Msk;
pub const RCC_APB1LLPENR_TIM5LPEN_Pos: u32 = 3;
pub const RCC_APB1LLPENR_TIM5LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM5LPEN_Pos;
pub const RCC_APB1LLPENR_TIM5LPEN: u32 = RCC_APB1LLPENR_TIM5LPEN_Msk;
pub const RCC_APB1LLPENR_TIM6LPEN_Pos: u32 = 4;
pub const RCC_APB1LLPENR_TIM6LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM6LPEN_Pos;
pub const RCC_APB1LLPENR_TIM6LPEN: u32 = RCC_APB1LLPENR_TIM6LPEN_Msk;
pub const RCC_APB1LLPENR_TIM7LPEN_Pos: u32 = 5;
pub const RCC_APB1LLPENR_TIM7LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM7LPEN_Pos;
pub const RCC_APB1LLPENR_TIM7LPEN: u32 = RCC_APB1LLPENR_TIM7LPEN_Msk;
pub const RCC_APB1LLPENR_TIM12LPEN_Pos: u32 = 6;
pub const RCC_APB1LLPENR_TIM12LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM12LPEN_Pos;
pub const RCC_APB1LLPENR_TIM12LPEN: u32 = RCC_APB1LLPENR_TIM12LPEN_Msk;
pub const RCC_APB1LLPENR_TIM13LPEN_Pos: u32 = 7;
pub const RCC_APB1LLPENR_TIM13LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM13LPEN_Pos;
pub const RCC_APB1LLPENR_TIM13LPEN: u32 = RCC_APB1LLPENR_TIM13LPEN_Msk;
pub const RCC_APB1LLPENR_TIM14LPEN_Pos: u32 = 8;
pub const RCC_APB1LLPENR_TIM14LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_TIM14LPEN_Pos;
pub const RCC_APB1LLPENR_TIM14LPEN: u32 = RCC_APB1LLPENR_TIM14LPEN_Msk;
pub const RCC_APB1LLPENR_LPTIM1LPEN_Pos: u32 = 9;
pub const RCC_APB1LLPENR_LPTIM1LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_LPTIM1LPEN_Pos;
pub const RCC_APB1LLPENR_LPTIM1LPEN: u32 = RCC_APB1LLPENR_LPTIM1LPEN_Msk;
pub const RCC_APB1LLPENR_SPI2LPEN_Pos: u32 = 14;
pub const RCC_APB1LLPENR_SPI2LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_SPI2LPEN_Pos;
pub const RCC_APB1LLPENR_SPI2LPEN: u32 = RCC_APB1LLPENR_SPI2LPEN_Msk;
pub const RCC_APB1LLPENR_SPI3LPEN_Pos: u32 = 15;
pub const RCC_APB1LLPENR_SPI3LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_SPI3LPEN_Pos;
pub const RCC_APB1LLPENR_SPI3LPEN: u32 = RCC_APB1LLPENR_SPI3LPEN_Msk;
pub const RCC_APB1LLPENR_SPDIFRXLPEN_Pos: u32 = 16;
pub const RCC_APB1LLPENR_SPDIFRXLPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_SPDIFRXLPEN_Pos;
pub const RCC_APB1LLPENR_SPDIFRXLPEN: u32 = RCC_APB1LLPENR_SPDIFRXLPEN_Msk;
pub const RCC_APB1LLPENR_USART2LPEN_Pos: u32 = 17;
pub const RCC_APB1LLPENR_USART2LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_USART2LPEN_Pos;
pub const RCC_APB1LLPENR_USART2LPEN: u32 = RCC_APB1LLPENR_USART2LPEN_Msk;
pub const RCC_APB1LLPENR_USART3LPEN_Pos: u32 = 18;
pub const RCC_APB1LLPENR_USART3LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_USART3LPEN_Pos;
pub const RCC_APB1LLPENR_USART3LPEN: u32 = RCC_APB1LLPENR_USART3LPEN_Msk;
pub const RCC_APB1LLPENR_UART4LPEN_Pos: u32 = 19;
pub const RCC_APB1LLPENR_UART4LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_UART4LPEN_Pos;
pub const RCC_APB1LLPENR_UART4LPEN: u32 = RCC_APB1LLPENR_UART4LPEN_Msk;
pub const RCC_APB1LLPENR_UART5LPEN_Pos: u32 = 20;
pub const RCC_APB1LLPENR_UART5LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_UART5LPEN_Pos;
pub const RCC_APB1LLPENR_UART5LPEN: u32 = RCC_APB1LLPENR_UART5LPEN_Msk;
pub const RCC_APB1LLPENR_I2C1LPEN_Pos: u32 = 21;
pub const RCC_APB1LLPENR_I2C1LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_I2C1LPEN_Pos;
pub const RCC_APB1LLPENR_I2C1LPEN: u32 = RCC_APB1LLPENR_I2C1LPEN_Msk;
pub const RCC_APB1LLPENR_I2C2LPEN_Pos: u32 = 22;
pub const RCC_APB1LLPENR_I2C2LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_I2C2LPEN_Pos;
pub const RCC_APB1LLPENR_I2C2LPEN: u32 = RCC_APB1LLPENR_I2C2LPEN_Msk;
pub const RCC_APB1LLPENR_I2C3LPEN_Pos: u32 = 23;
pub const RCC_APB1LLPENR_I2C3LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_I2C3LPEN_Pos;
pub const RCC_APB1LLPENR_I2C3LPEN: u32 = RCC_APB1LLPENR_I2C3LPEN_Msk;
pub const RCC_APB1LLPENR_CECLPEN_Pos: u32 = 27;
pub const RCC_APB1LLPENR_CECLPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_CECLPEN_Pos;
pub const RCC_APB1LLPENR_CECLPEN: u32 = RCC_APB1LLPENR_CECLPEN_Msk;
pub const RCC_APB1LLPENR_DAC12LPEN_Pos: u32 = 29;
pub const RCC_APB1LLPENR_DAC12LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_DAC12LPEN_Pos;
pub const RCC_APB1LLPENR_DAC12LPEN: u32 = RCC_APB1LLPENR_DAC12LPEN_Msk;
pub const RCC_APB1LLPENR_UART7LPEN_Pos: u32 = 30;
pub const RCC_APB1LLPENR_UART7LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_UART7LPEN_Pos;
pub const RCC_APB1LLPENR_UART7LPEN: u32 = RCC_APB1LLPENR_UART7LPEN_Msk;
pub const RCC_APB1LLPENR_UART8LPEN_Pos: u32 = 31;
pub const RCC_APB1LLPENR_UART8LPEN_Msk: u32 = 0x1 << RCC_APB1LLPENR_UART8LPEN_Pos;
pub const RCC_APB1LLPENR_UART8LPEN: u32 = RCC_APB1LLPENR_UART8LPEN_Msk;
pub const RCC_APB1LLPENR_HDMICECEN_Pos: u32 = RCC_APB1LLPENR_CECLPEN_Pos;
pub const RCC_APB1LLPENR_HDMICECEN_Msk: u32 = RCC_APB1LLPENR_CECLPEN_Msk;
pub const RCC_APB1LLPENR_HDMICECEN: u32 = RCC_APB1LLPENR_CECLPEN;
pub const RCC_APB1HLPENR_CRSLPEN_Pos: u32 = 1;
pub const RCC_APB1HLPENR_CRSLPEN_Msk: u32 = 0x1 << RCC_APB1HLPENR_CRSLPEN_Pos;
pub const RCC_APB1HLPENR_CRSLPEN: u32 = RCC_APB1HLPENR_CRSLPEN_Msk;
pub const RCC_APB1HLPENR_SWPMILPEN_Pos: u32 = 2;
pub const RCC_APB1HLPENR_SWPMILPEN_Msk: u32 = 0x1 << RCC_APB1HLPENR_SWPMILPEN_Pos;
pub const RCC_APB1HLPENR_SWPMILPEN: u32 = RCC_APB1HLPENR_SWPMILPEN_Msk;
pub const RCC_APB1HLPENR_OPAMPLPEN_Pos: u32 = 4;
pub const RCC_APB1HLPENR_OPAMPLPEN_Msk: u32 = 0x1 << RCC_APB1HLPENR_OPAMPLPEN_Pos;
pub const RCC_APB1HLPENR_OPAMPLPEN: u32 = RCC_APB1HLPENR_OPAMPLPEN_Msk;
pub const RCC_APB1HLPENR_MDIOSLPEN_Pos: u32 = 5;
pub const RCC_APB1HLPENR_MDIOSLPEN_Msk: u32 = 0x1 << RCC_APB1HLPENR_MDIOSLPEN_Pos;
pub const RCC_APB1HLPENR_MDIOSLPEN: u32 = RCC_APB1HLPENR_MDIOSLPEN_Msk;
pub const RCC_APB1HLPENR_FDCANLPEN_Pos: u32 = 8;
pub const RCC_APB1HLPENR_FDCANLPEN_Msk: u32 = 0x1 << RCC_APB1HLPENR_FDCANLPEN_Pos;
pub const RCC_APB1HLPENR_FDCANLPEN: u32 = RCC_APB1HLPENR_FDCANLPEN_Msk;
pub const RCC_APB2LPENR_TIM1LPEN_Pos: u32 = 0;
pub const RCC_APB2LPENR_TIM1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM1LPEN_Pos;
pub const RCC_APB2LPENR_TIM1LPEN: u32 = RCC_APB2LPENR_TIM1LPEN_Msk;
pub const RCC_APB2LPENR_TIM8LPEN_Pos: u32 = 1;
pub const RCC_APB2LPENR_TIM8LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM8LPEN_Pos;
pub const RCC_APB2LPENR_TIM8LPEN: u32 = RCC_APB2LPENR_TIM8LPEN_Msk;
pub const RCC_APB2LPENR_USART1LPEN_Pos: u32 = 4;
pub const RCC_APB2LPENR_USART1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_USART1LPEN_Pos;
pub const RCC_APB2LPENR_USART1LPEN: u32 = RCC_APB2LPENR_USART1LPEN_Msk;
pub const RCC_APB2LPENR_USART6LPEN_Pos: u32 = 5;
pub const RCC_APB2LPENR_USART6LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_USART6LPEN_Pos;
pub const RCC_APB2LPENR_USART6LPEN: u32 = RCC_APB2LPENR_USART6LPEN_Msk;
pub const RCC_APB2LPENR_UART9LPEN_Pos: u32 = 6;
pub const RCC_APB2LPENR_UART9LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_UART9LPEN_Pos;
pub const RCC_APB2LPENR_UART9LPEN: u32 = RCC_APB2LPENR_UART9LPEN_Msk;
pub const RCC_APB2LPENR_USART10LPEN_Pos: u32 = 7;
pub const RCC_APB2LPENR_USART10LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_USART10LPEN_Pos;
pub const RCC_APB2LPENR_USART10LPEN: u32 = RCC_APB2LPENR_USART10LPEN_Msk;
pub const RCC_APB2LPENR_SPI1LPEN_Pos: u32 = 12;
pub const RCC_APB2LPENR_SPI1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SPI1LPEN_Pos;
pub const RCC_APB2LPENR_SPI1LPEN: u32 = RCC_APB2LPENR_SPI1LPEN_Msk;
pub const RCC_APB2LPENR_SPI4LPEN_Pos: u32 = 13;
pub const RCC_APB2LPENR_SPI4LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SPI4LPEN_Pos;
pub const RCC_APB2LPENR_SPI4LPEN: u32 = RCC_APB2LPENR_SPI4LPEN_Msk;
pub const RCC_APB2LPENR_TIM15LPEN_Pos: u32 = 16;
pub const RCC_APB2LPENR_TIM15LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM15LPEN_Pos;
pub const RCC_APB2LPENR_TIM15LPEN: u32 = RCC_APB2LPENR_TIM15LPEN_Msk;
pub const RCC_APB2LPENR_TIM16LPEN_Pos: u32 = 17;
pub const RCC_APB2LPENR_TIM16LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM16LPEN_Pos;
pub const RCC_APB2LPENR_TIM16LPEN: u32 = RCC_APB2LPENR_TIM16LPEN_Msk;
pub const RCC_APB2LPENR_TIM17LPEN_Pos: u32 = 18;
pub const RCC_APB2LPENR_TIM17LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_TIM17LPEN_Pos;
pub const RCC_APB2LPENR_TIM17LPEN: u32 = RCC_APB2LPENR_TIM17LPEN_Msk;
pub const RCC_APB2LPENR_SPI5LPEN_Pos: u32 = 20;
pub const RCC_APB2LPENR_SPI5LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SPI5LPEN_Pos;
pub const RCC_APB2LPENR_SPI5LPEN: u32 = RCC_APB2LPENR_SPI5LPEN_Msk;
pub const RCC_APB2LPENR_SAI1LPEN_Pos: u32 = 22;
pub const RCC_APB2LPENR_SAI1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SAI1LPEN_Pos;
pub const RCC_APB2LPENR_SAI1LPEN: u32 = RCC_APB2LPENR_SAI1LPEN_Msk;
pub const RCC_APB2LPENR_SAI2LPEN_Pos: u32 = 23;
pub const RCC_APB2LPENR_SAI2LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_SAI2LPEN_Pos;
pub const RCC_APB2LPENR_SAI2LPEN: u32 = RCC_APB2LPENR_SAI2LPEN_Msk;
pub const RCC_APB2LPENR_DFSDM1LPEN_Pos: u32 = 30;
pub const RCC_APB2LPENR_DFSDM1LPEN_Msk: u32 = 0x1 << RCC_APB2LPENR_DFSDM1LPEN_Pos;
pub const RCC_APB2LPENR_DFSDM1LPEN: u32 = RCC_APB2LPENR_DFSDM1LPEN_Msk;
pub const RCC_APB4LPENR_SYSCFGLPEN_Pos: u32 = 1;
pub const RCC_APB4LPENR_SYSCFGLPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_SYSCFGLPEN_Pos;
pub const RCC_APB4LPENR_SYSCFGLPEN: u32 = RCC_APB4LPENR_SYSCFGLPEN_Msk;
pub const RCC_APB4LPENR_LPUART1LPEN_Pos: u32 = 3;
pub const RCC_APB4LPENR_LPUART1LPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_LPUART1LPEN_Pos;
pub const RCC_APB4LPENR_LPUART1LPEN: u32 = RCC_APB4LPENR_LPUART1LPEN_Msk;
pub const RCC_APB4LPENR_SPI6LPEN_Pos: u32 = 5;
pub const RCC_APB4LPENR_SPI6LPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_SPI6LPEN_Pos;
pub const RCC_APB4LPENR_SPI6LPEN: u32 = RCC_APB4LPENR_SPI6LPEN_Msk;
pub const RCC_APB4LPENR_I2C4LPEN_Pos: u32 = 7;
pub const RCC_APB4LPENR_I2C4LPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_I2C4LPEN_Pos;
pub const RCC_APB4LPENR_I2C4LPEN: u32 = RCC_APB4LPENR_I2C4LPEN_Msk;
pub const RCC_APB4LPENR_LPTIM2LPEN_Pos: u32 = 9;
pub const RCC_APB4LPENR_LPTIM2LPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_LPTIM2LPEN_Pos;
pub const RCC_APB4LPENR_LPTIM2LPEN: u32 = RCC_APB4LPENR_LPTIM2LPEN_Msk;
pub const RCC_APB4LPENR_LPTIM3LPEN_Pos: u32 = 10;
pub const RCC_APB4LPENR_LPTIM3LPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_LPTIM3LPEN_Pos;
pub const RCC_APB4LPENR_LPTIM3LPEN: u32 = RCC_APB4LPENR_LPTIM3LPEN_Msk;
pub const RCC_APB4LPENR_DAC2LPEN_Pos: u32 = 13;
pub const RCC_APB4LPENR_DAC2LPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_DAC2LPEN_Pos;
pub const RCC_APB4LPENR_DAC2LPEN: u32 = RCC_APB4LPENR_DAC2LPEN_Msk;
pub const RCC_APB4LPENR_COMP12LPEN_Pos: u32 = 14;
pub const RCC_APB4LPENR_COMP12LPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_COMP12LPEN_Pos;
pub const RCC_APB4LPENR_COMP12LPEN: u32 = RCC_APB4LPENR_COMP12LPEN_Msk;
pub const RCC_APB4LPENR_VREFLPEN_Pos: u32 = 15;
pub const RCC_APB4LPENR_VREFLPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_VREFLPEN_Pos;
pub const RCC_APB4LPENR_VREFLPEN: u32 = RCC_APB4LPENR_VREFLPEN_Msk;
pub const RCC_APB4LPENR_RTCAPBLPEN_Pos: u32 = 16;
pub const RCC_APB4LPENR_RTCAPBLPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_RTCAPBLPEN_Pos;
pub const RCC_APB4LPENR_RTCAPBLPEN: u32 = RCC_APB4LPENR_RTCAPBLPEN_Msk;
pub const RCC_APB4LPENR_DTSLPEN_Pos: u32 = 26;
pub const RCC_APB4LPENR_DTSLPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_DTSLPEN_Pos;
pub const RCC_APB4LPENR_DTSLPEN: u32 = RCC_APB4LPENR_DTSLPEN_Msk;
pub const RCC_APB4LPENR_DFSDM2LPEN_Pos: u32 = 27;
pub const RCC_APB4LPENR_DFSDM2LPEN_Msk: u32 = 0x1 << RCC_APB4LPENR_DFSDM2LPEN_Pos;
pub const RCC_APB4LPENR_DFSDM2LPEN: u32 = RCC_APB4LPENR_DFSDM2LPEN_Msk;
pub const RCC_RSR_RMVF_Pos: u32 = 16;
pub const RCC_RSR_RMVF_Msk: u32 = 0x1 << RCC_RSR_RMVF_Pos;
pub const RCC_RSR_RMVF: u32 = RCC_RSR_RMVF_Msk;
pub const RCC_RSR_CDRSTF_Pos: u32 = 19;
pub const RCC_RSR_CDRSTF_Msk: u32 = 0x1 << RCC_RSR_CDRSTF_Pos;
pub const RCC_RSR_CDRSTF: u32 = RCC_RSR_CDRSTF_Msk;
pub const RCC_RSR_BORRSTF_Pos: u32 = 21;
pub const RCC_RSR_BORRSTF_Msk: u32 = 0x1 << RCC_RSR_BORRSTF_Pos;
pub const RCC_RSR_BORRSTF: u32 = RCC_RSR_BORRSTF_Msk;
pub const RCC_RSR_PINRSTF_Pos: u32 = 22;
pub const RCC_RSR_PINRSTF_Msk: u32 = 0x1 << RCC_RSR_PINRSTF_Pos;
pub const RCC_RSR_PINRSTF: u32 = RCC_RSR_PINRSTF_Msk;
pub const RCC_RSR_PORRSTF_Pos: u32 = 23;
pub const RCC_RSR_PORRSTF_Msk: u32 = 0x1 << RCC_RSR_PORRSTF_Pos;
pub const RCC_RSR_PORRSTF: u32 = RCC_RSR_PORRSTF_Msk;
pub const RCC_RSR_SFTRSTF_Pos: u32 = 24;
pub const RCC_RSR_SFTRSTF_Msk: u32 = 0x1 << RCC_RSR_SFTRSTF_Pos;
pub const RCC_RSR_SFTRSTF: u32 = RCC_RSR_SFTRSTF_Msk;
pub const RCC_RSR_IWDGRSTF_Pos: u32 = 26;
pub const RCC_RSR_IWDGRSTF_Msk: u32 = 0x1 << RCC_RSR_IWDGRSTF_Pos;
pub const RCC_RSR_IWDGRSTF: u32 = RCC_RSR_IWDGRSTF_Msk;
pub const RCC_RSR_WWDGRSTF_Pos: u32 = 28;
pub const RCC_RSR_WWDGRSTF_Msk: u32 = 0x1 << RCC_RSR_WWDGRSTF_Pos;
pub const RCC_RSR_WWDGRSTF: u32 = RCC_RSR_WWDGRSTF_Msk;
pub const RCC_RSR_LPWRRSTF_Pos: u32 = 30;
pub const RCC_RSR_LPWRRSTF_Msk: u32 = 0x1 << RCC_RSR_LPWRRSTF_Pos;
pub const RCC_RSR_LPWRRSTF: u32 = RCC_RSR_LPWRRSTF_Msk;
pub const RCC_RSR_IWDG1RSTF_Pos: u32 = RCC_RSR_IWDGRSTF_Pos;
pub const RCC_RSR_IWDG1RSTF_Msk: u32 = RCC_RSR_IWDGRSTF_Msk;
pub const RCC_RSR_IWDG1RSTF: u32 = RCC_RSR_IWDGRSTF;
pub const RCC_RSR_WWDG1RSTF_Pos: u32 = RCC_RSR_WWDGRSTF_Pos;
pub const RCC_RSR_WWDG1RSTF_Msk: u32 = RCC_RSR_WWDGRSTF_Msk;
pub const RCC_RSR_WWDG1RSTF: u32 = RCC_RSR_WWDGRSTF;
pub const RNG_CR_RNGEN_Pos: u32 = 2;
pub const RNG_CR_RNGEN_Msk: u32 = 0x1 << RNG_CR_RNGEN_Pos;
pub const RNG_CR_RNGEN: u32 = RNG_CR_RNGEN_Msk;
pub const RNG_CR_IE_Pos: u32 = 3;
pub const RNG_CR_IE_Msk: u32 = 0x1 << RNG_CR_IE_Pos;
pub const RNG_CR_IE: u32 = RNG_CR_IE_Msk;
pub const RNG_CR_CED_Pos: u32 = 5;
pub const RNG_CR_CED_Msk: u32 = 0x1 << RNG_CR_CED_Pos;
pub const RNG_CR_CED: u32 = RNG_CR_CED_Msk;
pub const RNG_CR_RNG_CONFIG3_Pos: u32 = 8;
pub const RNG_CR_RNG_CONFIG3_Msk: u32 = 0xF << RNG_CR_RNG_CONFIG3_Pos;
pub const RNG_CR_RNG_CONFIG3: u32 = RNG_CR_RNG_CONFIG3_Msk;
pub const RNG_CR_NISTC_Pos: u32 = 12;
pub const RNG_CR_NISTC_Msk: u32 = 0x1 << RNG_CR_NISTC_Pos;
pub const RNG_CR_NISTC: u32 = RNG_CR_NISTC_Msk;
pub const RNG_CR_RNG_CONFIG2_Pos: u32 = 13;
pub const RNG_CR_RNG_CONFIG2_Msk: u32 = 0x7 << RNG_CR_RNG_CONFIG2_Pos;
pub const RNG_CR_RNG_CONFIG2: u32 = RNG_CR_RNG_CONFIG2_Msk;
pub const RNG_CR_CLKDIV_Pos: u32 = 16;
pub const RNG_CR_CLKDIV_Msk: u32 = 0xF << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV: u32 = RNG_CR_CLKDIV_Msk;
pub const RNG_CR_CLKDIV_0: u32 = 0x1 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV_1: u32 = 0x2 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV_2: u32 = 0x4 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_CLKDIV_3: u32 = 0x8 << RNG_CR_CLKDIV_Pos;
pub const RNG_CR_RNG_CONFIG1_Pos: u32 = 20;
pub const RNG_CR_RNG_CONFIG1_Msk: u32 = 0x3F << RNG_CR_RNG_CONFIG1_Pos;
pub const RNG_CR_RNG_CONFIG1: u32 = RNG_CR_RNG_CONFIG1_Msk;
pub const RNG_CR_CONDRST_Pos: u32 = 30;
pub const RNG_CR_CONDRST_Msk: u32 = 0x1 << RNG_CR_CONDRST_Pos;
pub const RNG_CR_CONDRST: u32 = RNG_CR_CONDRST_Msk;
pub const RNG_CR_CONFIGLOCK_Pos: u32 = 31;
pub const RNG_CR_CONFIGLOCK_Msk: u32 = 0x1 << RNG_CR_CONFIGLOCK_Pos;
pub const RNG_CR_CONFIGLOCK: u32 = RNG_CR_CONFIGLOCK_Msk;
pub const RNG_SR_DRDY_Pos: u32 = 0;
pub const RNG_SR_DRDY_Msk: u32 = 0x1 << RNG_SR_DRDY_Pos;
pub const RNG_SR_DRDY: u32 = RNG_SR_DRDY_Msk;
pub const RNG_SR_CECS_Pos: u32 = 1;
pub const RNG_SR_CECS_Msk: u32 = 0x1 << RNG_SR_CECS_Pos;
pub const RNG_SR_CECS: u32 = RNG_SR_CECS_Msk;
pub const RNG_SR_SECS_Pos: u32 = 2;
pub const RNG_SR_SECS_Msk: u32 = 0x1 << RNG_SR_SECS_Pos;
pub const RNG_SR_SECS: u32 = RNG_SR_SECS_Msk;
pub const RNG_SR_CEIS_Pos: u32 = 5;
pub const RNG_SR_CEIS_Msk: u32 = 0x1 << RNG_SR_CEIS_Pos;
pub const RNG_SR_CEIS: u32 = RNG_SR_CEIS_Msk;
pub const RNG_SR_SEIS_Pos: u32 = 6;
pub const RNG_SR_SEIS_Msk: u32 = 0x1 << RNG_SR_SEIS_Pos;
pub const RNG_SR_SEIS: u32 = RNG_SR_SEIS_Msk;
pub const RTC_TR_PM_Pos: u32 = 22;
pub const RTC_TR_PM_Msk: u32 = 0x1 << RTC_TR_PM_Pos;
pub const RTC_TR_PM: u32 = RTC_TR_PM_Msk;
pub const RTC_TR_HT_Pos: u32 = 20;
pub const RTC_TR_HT_Msk: u32 = 0x3 << RTC_TR_HT_Pos;
pub const RTC_TR_HT: u32 = RTC_TR_HT_Msk;
pub const RTC_TR_HT_0: u32 = 0x1 << RTC_TR_HT_Pos;
pub const RTC_TR_HT_1: u32 = 0x2 << RTC_TR_HT_Pos;
pub const RTC_TR_HU_Pos: u32 = 16;
pub const RTC_TR_HU_Msk: u32 = 0xF << RTC_TR_HU_Pos;
pub const RTC_TR_HU: u32 = RTC_TR_HU_Msk;
pub const RTC_TR_HU_0: u32 = 0x1 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_1: u32 = 0x2 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_2: u32 = 0x4 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_3: u32 = 0x8 << RTC_TR_HU_Pos;
pub const RTC_TR_MNT_Pos: u32 = 12;
pub const RTC_TR_MNT_Msk: u32 = 0x7 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT: u32 = RTC_TR_MNT_Msk;
pub const RTC_TR_MNT_0: u32 = 0x1 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_1: u32 = 0x2 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_2: u32 = 0x4 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNU_Pos: u32 = 8;
pub const RTC_TR_MNU_Msk: u32 = 0xF << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU: u32 = RTC_TR_MNU_Msk;
pub const RTC_TR_MNU_0: u32 = 0x1 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_1: u32 = 0x2 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_2: u32 = 0x4 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_3: u32 = 0x8 << RTC_TR_MNU_Pos;
pub const RTC_TR_ST_Pos: u32 = 4;
pub const RTC_TR_ST_Msk: u32 = 0x7 << RTC_TR_ST_Pos;
pub const RTC_TR_ST: u32 = RTC_TR_ST_Msk;
pub const RTC_TR_ST_0: u32 = 0x1 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_1: u32 = 0x2 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_2: u32 = 0x4 << RTC_TR_ST_Pos;
pub const RTC_TR_SU_Pos: u32 = 0;
pub const RTC_TR_SU_Msk: u32 = 0xF << RTC_TR_SU_Pos;
pub const RTC_TR_SU: u32 = RTC_TR_SU_Msk;
pub const RTC_TR_SU_0: u32 = 0x1 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_1: u32 = 0x2 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_2: u32 = 0x4 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_3: u32 = 0x8 << RTC_TR_SU_Pos;
pub const RTC_DR_YT_Pos: u32 = 20;
pub const RTC_DR_YT_Msk: u32 = 0xF << RTC_DR_YT_Pos;
pub const RTC_DR_YT: u32 = RTC_DR_YT_Msk;
pub const RTC_DR_YT_0: u32 = 0x1 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_1: u32 = 0x2 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_2: u32 = 0x4 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_3: u32 = 0x8 << RTC_DR_YT_Pos;
pub const RTC_DR_YU_Pos: u32 = 16;
pub const RTC_DR_YU_Msk: u32 = 0xF << RTC_DR_YU_Pos;
pub const RTC_DR_YU: u32 = RTC_DR_YU_Msk;
pub const RTC_DR_YU_0: u32 = 0x1 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_1: u32 = 0x2 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_2: u32 = 0x4 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_3: u32 = 0x8 << RTC_DR_YU_Pos;
pub const RTC_DR_WDU_Pos: u32 = 13;
pub const RTC_DR_WDU_Msk: u32 = 0x7 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU: u32 = RTC_DR_WDU_Msk;
pub const RTC_DR_WDU_0: u32 = 0x1 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_1: u32 = 0x2 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_2: u32 = 0x4 << RTC_DR_WDU_Pos;
pub const RTC_DR_MT_Pos: u32 = 12;
pub const RTC_DR_MT_Msk: u32 = 0x1 << RTC_DR_MT_Pos;
pub const RTC_DR_MT: u32 = RTC_DR_MT_Msk;
pub const RTC_DR_MU_Pos: u32 = 8;
pub const RTC_DR_MU_Msk: u32 = 0xF << RTC_DR_MU_Pos;
pub const RTC_DR_MU: u32 = RTC_DR_MU_Msk;
pub const RTC_DR_MU_0: u32 = 0x1 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_1: u32 = 0x2 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_2: u32 = 0x4 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_3: u32 = 0x8 << RTC_DR_MU_Pos;
pub const RTC_DR_DT_Pos: u32 = 4;
pub const RTC_DR_DT_Msk: u32 = 0x3 << RTC_DR_DT_Pos;
pub const RTC_DR_DT: u32 = RTC_DR_DT_Msk;
pub const RTC_DR_DT_0: u32 = 0x1 << RTC_DR_DT_Pos;
pub const RTC_DR_DT_1: u32 = 0x2 << RTC_DR_DT_Pos;
pub const RTC_DR_DU_Pos: u32 = 0;
pub const RTC_DR_DU_Msk: u32 = 0xF << RTC_DR_DU_Pos;
pub const RTC_DR_DU: u32 = RTC_DR_DU_Msk;
pub const RTC_DR_DU_0: u32 = 0x1 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_1: u32 = 0x2 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_2: u32 = 0x4 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_3: u32 = 0x8 << RTC_DR_DU_Pos;
pub const RTC_CR_OUT2EN_Pos: u32 = 31;
pub const RTC_CR_OUT2EN_Msk: u32 = 0x1 << RTC_CR_OUT2EN_Pos;
pub const RTC_CR_OUT2EN: u32 = RTC_CR_OUT2EN_Msk;
pub const RTC_CR_TAMPALRM_TYPE_Pos: u32 = 30;
pub const RTC_CR_TAMPALRM_TYPE_Msk: u32 = 0x1 << RTC_CR_TAMPALRM_TYPE_Pos;
pub const RTC_CR_TAMPALRM_TYPE: u32 = RTC_CR_TAMPALRM_TYPE_Msk;
pub const RTC_CR_TAMPALRM_PU_Pos: u32 = 29;
pub const RTC_CR_TAMPALRM_PU_Msk: u32 = 0x1 << RTC_CR_TAMPALRM_PU_Pos;
pub const RTC_CR_TAMPALRM_PU: u32 = RTC_CR_TAMPALRM_PU_Msk;
pub const RTC_CR_TAMPOE_Pos: u32 = 26;
pub const RTC_CR_TAMPOE_Msk: u32 = 0x1 << RTC_CR_TAMPOE_Pos;
pub const RTC_CR_TAMPOE: u32 = RTC_CR_TAMPOE_Msk;
pub const RTC_CR_TAMPTS_Pos: u32 = 25;
pub const RTC_CR_TAMPTS_Msk: u32 = 0x1 << RTC_CR_TAMPTS_Pos;
pub const RTC_CR_TAMPTS: u32 = RTC_CR_TAMPTS_Msk;
pub const RTC_CR_ITSE_Pos: u32 = 24;
pub const RTC_CR_ITSE_Msk: u32 = 0x1 << RTC_CR_ITSE_Pos;
pub const RTC_CR_ITSE: u32 = RTC_CR_ITSE_Msk;
pub const RTC_CR_COE_Pos: u32 = 23;
pub const RTC_CR_COE_Msk: u32 = 0x1 << RTC_CR_COE_Pos;
pub const RTC_CR_COE: u32 = RTC_CR_COE_Msk;
pub const RTC_CR_OSEL_Pos: u32 = 21;
pub const RTC_CR_OSEL_Msk: u32 = 0x3 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL: u32 = RTC_CR_OSEL_Msk;
pub const RTC_CR_OSEL_0: u32 = 0x1 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL_1: u32 = 0x2 << RTC_CR_OSEL_Pos;
pub const RTC_CR_POL_Pos: u32 = 20;
pub const RTC_CR_POL_Msk: u32 = 0x1 << RTC_CR_POL_Pos;
pub const RTC_CR_POL: u32 = RTC_CR_POL_Msk;
pub const RTC_CR_COSEL_Pos: u32 = 19;
pub const RTC_CR_COSEL_Msk: u32 = 0x1 << RTC_CR_COSEL_Pos;
pub const RTC_CR_COSEL: u32 = RTC_CR_COSEL_Msk;
pub const RTC_CR_BKP_Pos: u32 = 18;
pub const RTC_CR_BKP_Msk: u32 = 0x1 << RTC_CR_BKP_Pos;
pub const RTC_CR_BKP: u32 = RTC_CR_BKP_Msk;
pub const RTC_CR_SUB1H_Pos: u32 = 17;
pub const RTC_CR_SUB1H_Msk: u32 = 0x1 << RTC_CR_SUB1H_Pos;
pub const RTC_CR_SUB1H: u32 = RTC_CR_SUB1H_Msk;
pub const RTC_CR_ADD1H_Pos: u32 = 16;
pub const RTC_CR_ADD1H_Msk: u32 = 0x1 << RTC_CR_ADD1H_Pos;
pub const RTC_CR_ADD1H: u32 = RTC_CR_ADD1H_Msk;
pub const RTC_CR_TSIE_Pos: u32 = 15;
pub const RTC_CR_TSIE_Msk: u32 = 0x1 << RTC_CR_TSIE_Pos;
pub const RTC_CR_TSIE: u32 = RTC_CR_TSIE_Msk;
pub const RTC_CR_WUTIE_Pos: u32 = 14;
pub const RTC_CR_WUTIE_Msk: u32 = 0x1 << RTC_CR_WUTIE_Pos;
pub const RTC_CR_WUTIE: u32 = RTC_CR_WUTIE_Msk;
pub const RTC_CR_ALRBIE_Pos: u32 = 13;
pub const RTC_CR_ALRBIE_Msk: u32 = 0x1 << RTC_CR_ALRBIE_Pos;
pub const RTC_CR_ALRBIE: u32 = RTC_CR_ALRBIE_Msk;
pub const RTC_CR_ALRAIE_Pos: u32 = 12;
pub const RTC_CR_ALRAIE_Msk: u32 = 0x1 << RTC_CR_ALRAIE_Pos;
pub const RTC_CR_ALRAIE: u32 = RTC_CR_ALRAIE_Msk;
pub const RTC_CR_TSE_Pos: u32 = 11;
pub const RTC_CR_TSE_Msk: u32 = 0x1 << RTC_CR_TSE_Pos;
pub const RTC_CR_TSE: u32 = RTC_CR_TSE_Msk;
pub const RTC_CR_WUTE_Pos: u32 = 10;
pub const RTC_CR_WUTE_Msk: u32 = 0x1 << RTC_CR_WUTE_Pos;
pub const RTC_CR_WUTE: u32 = RTC_CR_WUTE_Msk;
pub const RTC_CR_ALRBE_Pos: u32 = 9;
pub const RTC_CR_ALRBE_Msk: u32 = 0x1 << RTC_CR_ALRBE_Pos;
pub const RTC_CR_ALRBE: u32 = RTC_CR_ALRBE_Msk;
pub const RTC_CR_ALRAE_Pos: u32 = 8;
pub const RTC_CR_ALRAE_Msk: u32 = 0x1 << RTC_CR_ALRAE_Pos;
pub const RTC_CR_ALRAE: u32 = RTC_CR_ALRAE_Msk;
pub const RTC_CR_FMT_Pos: u32 = 6;
pub const RTC_CR_FMT_Msk: u32 = 0x1 << RTC_CR_FMT_Pos;
pub const RTC_CR_FMT: u32 = RTC_CR_FMT_Msk;
pub const RTC_CR_BYPSHAD_Pos: u32 = 5;
pub const RTC_CR_BYPSHAD_Msk: u32 = 0x1 << RTC_CR_BYPSHAD_Pos;
pub const RTC_CR_BYPSHAD: u32 = RTC_CR_BYPSHAD_Msk;
pub const RTC_CR_REFCKON_Pos: u32 = 4;
pub const RTC_CR_REFCKON_Msk: u32 = 0x1 << RTC_CR_REFCKON_Pos;
pub const RTC_CR_REFCKON: u32 = RTC_CR_REFCKON_Msk;
pub const RTC_CR_TSEDGE_Pos: u32 = 3;
pub const RTC_CR_TSEDGE_Msk: u32 = 0x1 << RTC_CR_TSEDGE_Pos;
pub const RTC_CR_TSEDGE: u32 = RTC_CR_TSEDGE_Msk;
pub const RTC_CR_WUCKSEL_Pos: u32 = 0;
pub const RTC_CR_WUCKSEL_Msk: u32 = 0x7 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL: u32 = RTC_CR_WUCKSEL_Msk;
pub const RTC_CR_WUCKSEL_0: u32 = 0x1 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_1: u32 = 0x2 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_2: u32 = 0x4 << RTC_CR_WUCKSEL_Pos;
pub const RTC_ICSR_RECALPF_Pos: u32 = 16;
pub const RTC_ICSR_RECALPF_Msk: u32 = 0x1 << RTC_ICSR_RECALPF_Pos;
pub const RTC_ICSR_RECALPF: u32 = RTC_ICSR_RECALPF_Msk;
pub const RTC_ICSR_INIT_Pos: u32 = 7;
pub const RTC_ICSR_INIT_Msk: u32 = 0x1 << RTC_ICSR_INIT_Pos;
pub const RTC_ICSR_INIT: u32 = RTC_ICSR_INIT_Msk;
pub const RTC_ICSR_INITF_Pos: u32 = 6;
pub const RTC_ICSR_INITF_Msk: u32 = 0x1 << RTC_ICSR_INITF_Pos;
pub const RTC_ICSR_INITF: u32 = RTC_ICSR_INITF_Msk;
pub const RTC_ICSR_RSF_Pos: u32 = 5;
pub const RTC_ICSR_RSF_Msk: u32 = 0x1 << RTC_ICSR_RSF_Pos;
pub const RTC_ICSR_RSF: u32 = RTC_ICSR_RSF_Msk;
pub const RTC_ICSR_INITS_Pos: u32 = 4;
pub const RTC_ICSR_INITS_Msk: u32 = 0x1 << RTC_ICSR_INITS_Pos;
pub const RTC_ICSR_INITS: u32 = RTC_ICSR_INITS_Msk;
pub const RTC_ICSR_SHPF_Pos: u32 = 3;
pub const RTC_ICSR_SHPF_Msk: u32 = 0x1 << RTC_ICSR_SHPF_Pos;
pub const RTC_ICSR_SHPF: u32 = RTC_ICSR_SHPF_Msk;
pub const RTC_ICSR_WUTWF_Pos: u32 = 2;
pub const RTC_ICSR_WUTWF_Msk: u32 = 0x1 << RTC_ICSR_WUTWF_Pos;
pub const RTC_ICSR_WUTWF: u32 = RTC_ICSR_WUTWF_Msk;
pub const RTC_ICSR_ALRBWF_Pos: u32 = 1;
pub const RTC_ICSR_ALRBWF_Msk: u32 = 0x1 << RTC_ICSR_ALRBWF_Pos;
pub const RTC_ICSR_ALRBWF: u32 = RTC_ICSR_ALRBWF_Msk;
pub const RTC_ICSR_ALRAWF_Pos: u32 = 0;
pub const RTC_ICSR_ALRAWF_Msk: u32 = 0x1 << RTC_ICSR_ALRAWF_Pos;
pub const RTC_ICSR_ALRAWF: u32 = RTC_ICSR_ALRAWF_Msk;
pub const RTC_PRER_PREDIV_A_Pos: u32 = 16;
pub const RTC_PRER_PREDIV_A_Msk: u32 = 0x7F << RTC_PRER_PREDIV_A_Pos;
pub const RTC_PRER_PREDIV_A: u32 = RTC_PRER_PREDIV_A_Msk;
pub const RTC_PRER_PREDIV_S_Pos: u32 = 0;
pub const RTC_PRER_PREDIV_S_Msk: u32 = 0x7FFF << RTC_PRER_PREDIV_S_Pos;
pub const RTC_PRER_PREDIV_S: u32 = RTC_PRER_PREDIV_S_Msk;
pub const RTC_WUTR_WUT_Pos: u32 = 0;
pub const RTC_WUTR_WUT_Msk: u32 = 0xFFFF << RTC_WUTR_WUT_Pos;
pub const RTC_WUTR_WUT: u32 = RTC_WUTR_WUT_Msk;
pub const RTC_ALRMAR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMAR_MSK4_Msk: u32 = 0x1 << RTC_ALRMAR_MSK4_Pos;
pub const RTC_ALRMAR_MSK4: u32 = RTC_ALRMAR_MSK4_Msk;
pub const RTC_ALRMAR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMAR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMAR_WDSEL_Pos;
pub const RTC_ALRMAR_WDSEL: u32 = RTC_ALRMAR_WDSEL_Msk;
pub const RTC_ALRMAR_DT_Pos: u32 = 28;
pub const RTC_ALRMAR_DT_Msk: u32 = 0x3 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT: u32 = RTC_ALRMAR_DT_Msk;
pub const RTC_ALRMAR_DT_0: u32 = 0x1 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT_1: u32 = 0x2 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DU_Pos: u32 = 24;
pub const RTC_ALRMAR_DU_Msk: u32 = 0xF << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU: u32 = RTC_ALRMAR_DU_Msk;
pub const RTC_ALRMAR_DU_0: u32 = 0x1 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_1: u32 = 0x2 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_2: u32 = 0x4 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_3: u32 = 0x8 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMAR_MSK3_Msk: u32 = 0x1 << RTC_ALRMAR_MSK3_Pos;
pub const RTC_ALRMAR_MSK3: u32 = RTC_ALRMAR_MSK3_Msk;
pub const RTC_ALRMAR_PM_Pos: u32 = 22;
pub const RTC_ALRMAR_PM_Msk: u32 = 0x1 << RTC_ALRMAR_PM_Pos;
pub const RTC_ALRMAR_PM: u32 = RTC_ALRMAR_PM_Msk;
pub const RTC_ALRMAR_HT_Pos: u32 = 20;
pub const RTC_ALRMAR_HT_Msk: u32 = 0x3 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT: u32 = RTC_ALRMAR_HT_Msk;
pub const RTC_ALRMAR_HT_0: u32 = 0x1 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT_1: u32 = 0x2 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HU_Pos: u32 = 16;
pub const RTC_ALRMAR_HU_Msk: u32 = 0xF << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU: u32 = RTC_ALRMAR_HU_Msk;
pub const RTC_ALRMAR_HU_0: u32 = 0x1 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_1: u32 = 0x2 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_2: u32 = 0x4 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_3: u32 = 0x8 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMAR_MSK2_Msk: u32 = 0x1 << RTC_ALRMAR_MSK2_Pos;
pub const RTC_ALRMAR_MSK2: u32 = RTC_ALRMAR_MSK2_Msk;
pub const RTC_ALRMAR_MNT_Pos: u32 = 12;
pub const RTC_ALRMAR_MNT_Msk: u32 = 0x7 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT: u32 = RTC_ALRMAR_MNT_Msk;
pub const RTC_ALRMAR_MNT_0: u32 = 0x1 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_1: u32 = 0x2 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_2: u32 = 0x4 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNU_Pos: u32 = 8;
pub const RTC_ALRMAR_MNU_Msk: u32 = 0xF << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU: u32 = RTC_ALRMAR_MNU_Msk;
pub const RTC_ALRMAR_MNU_0: u32 = 0x1 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_1: u32 = 0x2 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_2: u32 = 0x4 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_3: u32 = 0x8 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMAR_MSK1_Msk: u32 = 0x1 << RTC_ALRMAR_MSK1_Pos;
pub const RTC_ALRMAR_MSK1: u32 = RTC_ALRMAR_MSK1_Msk;
pub const RTC_ALRMAR_ST_Pos: u32 = 4;
pub const RTC_ALRMAR_ST_Msk: u32 = 0x7 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST: u32 = RTC_ALRMAR_ST_Msk;
pub const RTC_ALRMAR_ST_0: u32 = 0x1 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_1: u32 = 0x2 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_2: u32 = 0x4 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_SU_Pos: u32 = 0;
pub const RTC_ALRMAR_SU_Msk: u32 = 0xF << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU: u32 = RTC_ALRMAR_SU_Msk;
pub const RTC_ALRMAR_SU_0: u32 = 0x1 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_1: u32 = 0x2 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_2: u32 = 0x4 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_3: u32 = 0x8 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMBR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMBR_MSK4_Msk: u32 = 0x1 << RTC_ALRMBR_MSK4_Pos;
pub const RTC_ALRMBR_MSK4: u32 = RTC_ALRMBR_MSK4_Msk;
pub const RTC_ALRMBR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMBR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMBR_WDSEL_Pos;
pub const RTC_ALRMBR_WDSEL: u32 = RTC_ALRMBR_WDSEL_Msk;
pub const RTC_ALRMBR_DT_Pos: u32 = 28;
pub const RTC_ALRMBR_DT_Msk: u32 = 0x3 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT: u32 = RTC_ALRMBR_DT_Msk;
pub const RTC_ALRMBR_DT_0: u32 = 0x1 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT_1: u32 = 0x2 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DU_Pos: u32 = 24;
pub const RTC_ALRMBR_DU_Msk: u32 = 0xF << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU: u32 = RTC_ALRMBR_DU_Msk;
pub const RTC_ALRMBR_DU_0: u32 = 0x1 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_1: u32 = 0x2 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_2: u32 = 0x4 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_3: u32 = 0x8 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMBR_MSK3_Msk: u32 = 0x1 << RTC_ALRMBR_MSK3_Pos;
pub const RTC_ALRMBR_MSK3: u32 = RTC_ALRMBR_MSK3_Msk;
pub const RTC_ALRMBR_PM_Pos: u32 = 22;
pub const RTC_ALRMBR_PM_Msk: u32 = 0x1 << RTC_ALRMBR_PM_Pos;
pub const RTC_ALRMBR_PM: u32 = RTC_ALRMBR_PM_Msk;
pub const RTC_ALRMBR_HT_Pos: u32 = 20;
pub const RTC_ALRMBR_HT_Msk: u32 = 0x3 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT: u32 = RTC_ALRMBR_HT_Msk;
pub const RTC_ALRMBR_HT_0: u32 = 0x1 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT_1: u32 = 0x2 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HU_Pos: u32 = 16;
pub const RTC_ALRMBR_HU_Msk: u32 = 0xF << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU: u32 = RTC_ALRMBR_HU_Msk;
pub const RTC_ALRMBR_HU_0: u32 = 0x1 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_1: u32 = 0x2 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_2: u32 = 0x4 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_3: u32 = 0x8 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMBR_MSK2_Msk: u32 = 0x1 << RTC_ALRMBR_MSK2_Pos;
pub const RTC_ALRMBR_MSK2: u32 = RTC_ALRMBR_MSK2_Msk;
pub const RTC_ALRMBR_MNT_Pos: u32 = 12;
pub const RTC_ALRMBR_MNT_Msk: u32 = 0x7 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT: u32 = RTC_ALRMBR_MNT_Msk;
pub const RTC_ALRMBR_MNT_0: u32 = 0x1 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_1: u32 = 0x2 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_2: u32 = 0x4 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNU_Pos: u32 = 8;
pub const RTC_ALRMBR_MNU_Msk: u32 = 0xF << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU: u32 = RTC_ALRMBR_MNU_Msk;
pub const RTC_ALRMBR_MNU_0: u32 = 0x1 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_1: u32 = 0x2 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_2: u32 = 0x4 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_3: u32 = 0x8 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMBR_MSK1_Msk: u32 = 0x1 << RTC_ALRMBR_MSK1_Pos;
pub const RTC_ALRMBR_MSK1: u32 = RTC_ALRMBR_MSK1_Msk;
pub const RTC_ALRMBR_ST_Pos: u32 = 4;
pub const RTC_ALRMBR_ST_Msk: u32 = 0x7 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST: u32 = RTC_ALRMBR_ST_Msk;
pub const RTC_ALRMBR_ST_0: u32 = 0x1 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_1: u32 = 0x2 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_2: u32 = 0x4 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_SU_Pos: u32 = 0;
pub const RTC_ALRMBR_SU_Msk: u32 = 0xF << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU: u32 = RTC_ALRMBR_SU_Msk;
pub const RTC_ALRMBR_SU_0: u32 = 0x1 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_1: u32 = 0x2 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_2: u32 = 0x4 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_3: u32 = 0x8 << RTC_ALRMBR_SU_Pos;
pub const RTC_WPR_KEY_Pos: u32 = 0;
pub const RTC_WPR_KEY_Msk: u32 = 0xFF << RTC_WPR_KEY_Pos;
pub const RTC_WPR_KEY: u32 = RTC_WPR_KEY_Msk;
pub const RTC_SSR_SS_Pos: u32 = 0;
pub const RTC_SSR_SS_Msk: u32 = 0xFFFF << RTC_SSR_SS_Pos;
pub const RTC_SSR_SS: u32 = RTC_SSR_SS_Msk;
pub const RTC_SHIFTR_SUBFS_Pos: u32 = 0;
pub const RTC_SHIFTR_SUBFS_Msk: u32 = 0x7FFF << RTC_SHIFTR_SUBFS_Pos;
pub const RTC_SHIFTR_SUBFS: u32 = RTC_SHIFTR_SUBFS_Msk;
pub const RTC_SHIFTR_ADD1S_Pos: u32 = 31;
pub const RTC_SHIFTR_ADD1S_Msk: u32 = 0x1 << RTC_SHIFTR_ADD1S_Pos;
pub const RTC_SHIFTR_ADD1S: u32 = RTC_SHIFTR_ADD1S_Msk;
pub const RTC_TSTR_PM_Pos: u32 = 22;
pub const RTC_TSTR_PM_Msk: u32 = 0x1 << RTC_TSTR_PM_Pos;
pub const RTC_TSTR_PM: u32 = RTC_TSTR_PM_Msk;
pub const RTC_TSTR_HT_Pos: u32 = 20;
pub const RTC_TSTR_HT_Msk: u32 = 0x3 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT: u32 = RTC_TSTR_HT_Msk;
pub const RTC_TSTR_HT_0: u32 = 0x1 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT_1: u32 = 0x2 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HU_Pos: u32 = 16;
pub const RTC_TSTR_HU_Msk: u32 = 0xF << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU: u32 = RTC_TSTR_HU_Msk;
pub const RTC_TSTR_HU_0: u32 = 0x1 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_1: u32 = 0x2 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_2: u32 = 0x4 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_3: u32 = 0x8 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_MNT_Pos: u32 = 12;
pub const RTC_TSTR_MNT_Msk: u32 = 0x7 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT: u32 = RTC_TSTR_MNT_Msk;
pub const RTC_TSTR_MNT_0: u32 = 0x1 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_1: u32 = 0x2 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_2: u32 = 0x4 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNU_Pos: u32 = 8;
pub const RTC_TSTR_MNU_Msk: u32 = 0xF << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU: u32 = RTC_TSTR_MNU_Msk;
pub const RTC_TSTR_MNU_0: u32 = 0x1 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_1: u32 = 0x2 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_2: u32 = 0x4 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_3: u32 = 0x8 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_ST_Pos: u32 = 4;
pub const RTC_TSTR_ST_Msk: u32 = 0x7 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST: u32 = RTC_TSTR_ST_Msk;
pub const RTC_TSTR_ST_0: u32 = 0x1 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_1: u32 = 0x2 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_2: u32 = 0x4 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_SU_Pos: u32 = 0;
pub const RTC_TSTR_SU_Msk: u32 = 0xF << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU: u32 = RTC_TSTR_SU_Msk;
pub const RTC_TSTR_SU_0: u32 = 0x1 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_1: u32 = 0x2 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_2: u32 = 0x4 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_3: u32 = 0x8 << RTC_TSTR_SU_Pos;
pub const RTC_TSDR_WDU_Pos: u32 = 13;
pub const RTC_TSDR_WDU_Msk: u32 = 0x7 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU: u32 = RTC_TSDR_WDU_Msk;
pub const RTC_TSDR_WDU_0: u32 = 0x1 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_1: u32 = 0x2 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_2: u32 = 0x4 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_MT_Pos: u32 = 12;
pub const RTC_TSDR_MT_Msk: u32 = 0x1 << RTC_TSDR_MT_Pos;
pub const RTC_TSDR_MT: u32 = RTC_TSDR_MT_Msk;
pub const RTC_TSDR_MU_Pos: u32 = 8;
pub const RTC_TSDR_MU_Msk: u32 = 0xF << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU: u32 = RTC_TSDR_MU_Msk;
pub const RTC_TSDR_MU_0: u32 = 0x1 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_1: u32 = 0x2 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_2: u32 = 0x4 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_3: u32 = 0x8 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_DT_Pos: u32 = 4;
pub const RTC_TSDR_DT_Msk: u32 = 0x3 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT: u32 = RTC_TSDR_DT_Msk;
pub const RTC_TSDR_DT_0: u32 = 0x1 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT_1: u32 = 0x2 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DU_Pos: u32 = 0;
pub const RTC_TSDR_DU_Msk: u32 = 0xF << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU: u32 = RTC_TSDR_DU_Msk;
pub const RTC_TSDR_DU_0: u32 = 0x1 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_1: u32 = 0x2 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_2: u32 = 0x4 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_3: u32 = 0x8 << RTC_TSDR_DU_Pos;
pub const RTC_TSSSR_SS_Pos: u32 = 0;
pub const RTC_TSSSR_SS_Msk: u32 = 0xFFFF << RTC_TSSSR_SS_Pos;
pub const RTC_TSSSR_SS: u32 = RTC_TSSSR_SS_Msk;
pub const RTC_CALR_CALP_Pos: u32 = 15;
pub const RTC_CALR_CALP_Msk: u32 = 0x1 << RTC_CALR_CALP_Pos;
pub const RTC_CALR_CALP: u32 = RTC_CALR_CALP_Msk;
pub const RTC_CALR_CALW8_Pos: u32 = 14;
pub const RTC_CALR_CALW8_Msk: u32 = 0x1 << RTC_CALR_CALW8_Pos;
pub const RTC_CALR_CALW8: u32 = RTC_CALR_CALW8_Msk;
pub const RTC_CALR_CALW16_Pos: u32 = 13;
pub const RTC_CALR_CALW16_Msk: u32 = 0x1 << RTC_CALR_CALW16_Pos;
pub const RTC_CALR_CALW16: u32 = RTC_CALR_CALW16_Msk;
pub const RTC_CALR_CALM_Pos: u32 = 0;
pub const RTC_CALR_CALM_Msk: u32 = 0x1FF << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM: u32 = RTC_CALR_CALM_Msk;
pub const RTC_CALR_CALM_0: u32 = 0x001 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_1: u32 = 0x002 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_2: u32 = 0x004 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_3: u32 = 0x008 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_4: u32 = 0x010 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_5: u32 = 0x020 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_6: u32 = 0x040 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_7: u32 = 0x080 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_8: u32 = 0x100 << RTC_CALR_CALM_Pos;
pub const RTC_ALRMASSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMASSR_MASKSS_Msk: u32 = 0xF << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS: u32 = RTC_ALRMASSR_MASKSS_Msk;
pub const RTC_ALRMASSR_MASKSS_0: u32 = 0x1 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_1: u32 = 0x2 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_2: u32 = 0x4 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_3: u32 = 0x8 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_SS_Pos: u32 = 0;
pub const RTC_ALRMASSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMASSR_SS_Pos;
pub const RTC_ALRMASSR_SS: u32 = RTC_ALRMASSR_SS_Msk;
pub const RTC_ALRMBSSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMBSSR_MASKSS_Msk: u32 = 0xF << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS: u32 = RTC_ALRMBSSR_MASKSS_Msk;
pub const RTC_ALRMBSSR_MASKSS_0: u32 = 0x1 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_1: u32 = 0x2 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_2: u32 = 0x4 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_3: u32 = 0x8 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_SS_Pos: u32 = 0;
pub const RTC_ALRMBSSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMBSSR_SS_Pos;
pub const RTC_ALRMBSSR_SS: u32 = RTC_ALRMBSSR_SS_Msk;
pub const RTC_SR_ITSF_Pos: u32 = 5;
pub const RTC_SR_ITSF_Msk: u32 = 0x1 << RTC_SR_ITSF_Pos;
pub const RTC_SR_ITSF: u32 = RTC_SR_ITSF_Msk;
pub const RTC_SR_TSOVF_Pos: u32 = 4;
pub const RTC_SR_TSOVF_Msk: u32 = 0x1 << RTC_SR_TSOVF_Pos;
pub const RTC_SR_TSOVF: u32 = RTC_SR_TSOVF_Msk;
pub const RTC_SR_TSF_Pos: u32 = 3;
pub const RTC_SR_TSF_Msk: u32 = 0x1 << RTC_SR_TSF_Pos;
pub const RTC_SR_TSF: u32 = RTC_SR_TSF_Msk;
pub const RTC_SR_WUTF_Pos: u32 = 2;
pub const RTC_SR_WUTF_Msk: u32 = 0x1 << RTC_SR_WUTF_Pos;
pub const RTC_SR_WUTF: u32 = RTC_SR_WUTF_Msk;
pub const RTC_SR_ALRBF_Pos: u32 = 1;
pub const RTC_SR_ALRBF_Msk: u32 = 0x1 << RTC_SR_ALRBF_Pos;
pub const RTC_SR_ALRBF: u32 = RTC_SR_ALRBF_Msk;
pub const RTC_SR_ALRAF_Pos: u32 = 0;
pub const RTC_SR_ALRAF_Msk: u32 = 0x1 << RTC_SR_ALRAF_Pos;
pub const RTC_SR_ALRAF: u32 = RTC_SR_ALRAF_Msk;
pub const RTC_MISR_ITSMF_Pos: u32 = 5;
pub const RTC_MISR_ITSMF_Msk: u32 = 0x1 << RTC_MISR_ITSMF_Pos;
pub const RTC_MISR_ITSMF: u32 = RTC_MISR_ITSMF_Msk;
pub const RTC_MISR_TSOVMF_Pos: u32 = 4;
pub const RTC_MISR_TSOVMF_Msk: u32 = 0x1 << RTC_MISR_TSOVMF_Pos;
pub const RTC_MISR_TSOVMF: u32 = RTC_MISR_TSOVMF_Msk;
pub const RTC_MISR_TSMF_Pos: u32 = 3;
pub const RTC_MISR_TSMF_Msk: u32 = 0x1 << RTC_MISR_TSMF_Pos;
pub const RTC_MISR_TSMF: u32 = RTC_MISR_TSMF_Msk;
pub const RTC_MISR_WUTMF_Pos: u32 = 2;
pub const RTC_MISR_WUTMF_Msk: u32 = 0x1 << RTC_MISR_WUTMF_Pos;
pub const RTC_MISR_WUTMF: u32 = RTC_MISR_WUTMF_Msk;
pub const RTC_MISR_ALRBMF_Pos: u32 = 1;
pub const RTC_MISR_ALRBMF_Msk: u32 = 0x1 << RTC_MISR_ALRBMF_Pos;
pub const RTC_MISR_ALRBMF: u32 = RTC_MISR_ALRBMF_Msk;
pub const RTC_MISR_ALRAMF_Pos: u32 = 0;
pub const RTC_MISR_ALRAMF_Msk: u32 = 0x1 << RTC_MISR_ALRAMF_Pos;
pub const RTC_MISR_ALRAMF: u32 = RTC_MISR_ALRAMF_Msk;
pub const RTC_SCR_CITSF_Pos: u32 = 5;
pub const RTC_SCR_CITSF_Msk: u32 = 0x1 << RTC_SCR_CITSF_Pos;
pub const RTC_SCR_CITSF: u32 = RTC_SCR_CITSF_Msk;
pub const RTC_SCR_CTSOVF_Pos: u32 = 4;
pub const RTC_SCR_CTSOVF_Msk: u32 = 0x1 << RTC_SCR_CTSOVF_Pos;
pub const RTC_SCR_CTSOVF: u32 = RTC_SCR_CTSOVF_Msk;
pub const RTC_SCR_CTSF_Pos: u32 = 3;
pub const RTC_SCR_CTSF_Msk: u32 = 0x1 << RTC_SCR_CTSF_Pos;
pub const RTC_SCR_CTSF: u32 = RTC_SCR_CTSF_Msk;
pub const RTC_SCR_CWUTF_Pos: u32 = 2;
pub const RTC_SCR_CWUTF_Msk: u32 = 0x1 << RTC_SCR_CWUTF_Pos;
pub const RTC_SCR_CWUTF: u32 = RTC_SCR_CWUTF_Msk;
pub const RTC_SCR_CALRBF_Pos: u32 = 1;
pub const RTC_SCR_CALRBF_Msk: u32 = 0x1 << RTC_SCR_CALRBF_Pos;
pub const RTC_SCR_CALRBF: u32 = RTC_SCR_CALRBF_Msk;
pub const RTC_SCR_CALRAF_Pos: u32 = 0;
pub const RTC_SCR_CALRAF_Msk: u32 = 0x1 << RTC_SCR_CALRAF_Pos;
pub const RTC_SCR_CALRAF: u32 = RTC_SCR_CALRAF_Msk;
pub const TAMP_CR1_TAMP1E_Pos: u32 = 0;
pub const TAMP_CR1_TAMP1E_Msk: u32 = 0x1 << TAMP_CR1_TAMP1E_Pos;
pub const TAMP_CR1_TAMP1E: u32 = TAMP_CR1_TAMP1E_Msk;
pub const TAMP_CR1_TAMP2E_Pos: u32 = 1;
pub const TAMP_CR1_TAMP2E_Msk: u32 = 0x1 << TAMP_CR1_TAMP2E_Pos;
pub const TAMP_CR1_TAMP2E: u32 = TAMP_CR1_TAMP2E_Msk;
pub const TAMP_CR1_TAMP3E_Pos: u32 = 2;
pub const TAMP_CR1_TAMP3E_Msk: u32 = 0x1 << TAMP_CR1_TAMP3E_Pos;
pub const TAMP_CR1_TAMP3E: u32 = TAMP_CR1_TAMP3E_Msk;
pub const TAMP_CR1_ITAMP1E_Pos: u32 = 16;
pub const TAMP_CR1_ITAMP1E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP1E_Pos;
pub const TAMP_CR1_ITAMP1E: u32 = TAMP_CR1_ITAMP1E_Msk;
pub const TAMP_CR1_ITAMP2E_Pos: u32 = 17;
pub const TAMP_CR1_ITAMP2E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP2E_Pos;
pub const TAMP_CR1_ITAMP2E: u32 = TAMP_CR1_ITAMP2E_Msk;
pub const TAMP_CR1_ITAMP3E_Pos: u32 = 18;
pub const TAMP_CR1_ITAMP3E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP3E_Pos;
pub const TAMP_CR1_ITAMP3E: u32 = TAMP_CR1_ITAMP3E_Msk;
pub const TAMP_CR1_ITAMP4E_Pos: u32 = 19;
pub const TAMP_CR1_ITAMP4E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP4E_Pos;
pub const TAMP_CR1_ITAMP4E: u32 = TAMP_CR1_ITAMP4E_Msk;
pub const TAMP_CR1_ITAMP5E_Pos: u32 = 20;
pub const TAMP_CR1_ITAMP5E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP5E_Pos;
pub const TAMP_CR1_ITAMP5E: u32 = TAMP_CR1_ITAMP5E_Msk;
pub const TAMP_CR1_ITAMP6E_Pos: u32 = 21;
pub const TAMP_CR1_ITAMP6E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP6E_Pos;
pub const TAMP_CR1_ITAMP6E: u32 = TAMP_CR1_ITAMP6E_Msk;
pub const TAMP_CR1_ITAMP8E_Pos: u32 = 23;
pub const TAMP_CR1_ITAMP8E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP8E_Pos;
pub const TAMP_CR1_ITAMP8E: u32 = TAMP_CR1_ITAMP8E_Msk;
pub const TAMP_CR2_TAMP1NOERASE_Pos: u32 = 0;
pub const TAMP_CR2_TAMP1NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP1NOERASE_Pos;
pub const TAMP_CR2_TAMP1NOERASE: u32 = TAMP_CR2_TAMP1NOERASE_Msk;
pub const TAMP_CR2_TAMP2NOERASE_Pos: u32 = 1;
pub const TAMP_CR2_TAMP2NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP2NOERASE_Pos;
pub const TAMP_CR2_TAMP2NOERASE: u32 = TAMP_CR2_TAMP2NOERASE_Msk;
pub const TAMP_CR2_TAMP3NOERASE_Pos: u32 = 2;
pub const TAMP_CR2_TAMP3NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP3NOERASE_Pos;
pub const TAMP_CR2_TAMP3NOERASE: u32 = TAMP_CR2_TAMP3NOERASE_Msk;
pub const TAMP_CR2_TAMP1MSK_Pos: u32 = 16;
pub const TAMP_CR2_TAMP1MSK_Msk: u32 = 0x1 << TAMP_CR2_TAMP1MSK_Pos;
pub const TAMP_CR2_TAMP1MSK: u32 = TAMP_CR2_TAMP1MSK_Msk;
pub const TAMP_CR2_TAMP2MSK_Pos: u32 = 17;
pub const TAMP_CR2_TAMP2MSK_Msk: u32 = 0x1 << TAMP_CR2_TAMP2MSK_Pos;
pub const TAMP_CR2_TAMP2MSK: u32 = TAMP_CR2_TAMP2MSK_Msk;
pub const TAMP_CR2_TAMP3MSK_Pos: u32 = 18;
pub const TAMP_CR2_TAMP3MSK_Msk: u32 = 0x1 << TAMP_CR2_TAMP3MSK_Pos;
pub const TAMP_CR2_TAMP3MSK: u32 = TAMP_CR2_TAMP3MSK_Msk;
pub const TAMP_CR2_TAMP1TRG_Pos: u32 = 24;
pub const TAMP_CR2_TAMP1TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP1TRG_Pos;
pub const TAMP_CR2_TAMP1TRG: u32 = TAMP_CR2_TAMP1TRG_Msk;
pub const TAMP_CR2_TAMP2TRG_Pos: u32 = 25;
pub const TAMP_CR2_TAMP2TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP2TRG_Pos;
pub const TAMP_CR2_TAMP2TRG: u32 = TAMP_CR2_TAMP2TRG_Msk;
pub const TAMP_CR2_TAMP3TRG_Pos: u32 = 26;
pub const TAMP_CR2_TAMP3TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP3TRG_Pos;
pub const TAMP_CR2_TAMP3TRG: u32 = TAMP_CR2_TAMP3TRG_Msk;
pub const TAMP_FLTCR_TAMPFREQ_Pos: u32 = 0;
pub const TAMP_FLTCR_TAMPFREQ_Msk: u32 = 0x7 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFREQ: u32 = TAMP_FLTCR_TAMPFREQ_Msk;
pub const TAMP_FLTCR_TAMPFREQ_0: u32 = 0x1 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFREQ_1: u32 = 0x2 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFREQ_2: u32 = 0x4 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFLT_Pos: u32 = 3;
pub const TAMP_FLTCR_TAMPFLT_Msk: u32 = 0x3 << TAMP_FLTCR_TAMPFLT_Pos;
pub const TAMP_FLTCR_TAMPFLT: u32 = TAMP_FLTCR_TAMPFLT_Msk;
pub const TAMP_FLTCR_TAMPFLT_0: u32 = 0x1 << TAMP_FLTCR_TAMPFLT_Pos;
pub const TAMP_FLTCR_TAMPFLT_1: u32 = 0x2 << TAMP_FLTCR_TAMPFLT_Pos;
pub const TAMP_FLTCR_TAMPPRCH_Pos: u32 = 5;
pub const TAMP_FLTCR_TAMPPRCH_Msk: u32 = 0x3 << TAMP_FLTCR_TAMPPRCH_Pos;
pub const TAMP_FLTCR_TAMPPRCH: u32 = TAMP_FLTCR_TAMPPRCH_Msk;
pub const TAMP_FLTCR_TAMPPRCH_0: u32 = 0x1 << TAMP_FLTCR_TAMPPRCH_Pos;
pub const TAMP_FLTCR_TAMPPRCH_1: u32 = 0x2 << TAMP_FLTCR_TAMPPRCH_Pos;
pub const TAMP_FLTCR_TAMPPUDIS_Pos: u32 = 7;
pub const TAMP_FLTCR_TAMPPUDIS_Msk: u32 = 0x1 << TAMP_FLTCR_TAMPPUDIS_Pos;
pub const TAMP_FLTCR_TAMPPUDIS: u32 = TAMP_FLTCR_TAMPPUDIS_Msk;
pub const TAMP_ATCR1_TAMP1AM_Pos: u32 = 0;
pub const TAMP_ATCR1_TAMP1AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP1AM_Pos;
pub const TAMP_ATCR1_TAMP1AM: u32 = TAMP_ATCR1_TAMP1AM_Msk;
pub const TAMP_ATCR1_TAMP2AM_Pos: u32 = 1;
pub const TAMP_ATCR1_TAMP2AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP2AM_Pos;
pub const TAMP_ATCR1_TAMP2AM: u32 = TAMP_ATCR1_TAMP2AM_Msk;
pub const TAMP_ATCR1_TAMP3AM_Pos: u32 = 2;
pub const TAMP_ATCR1_TAMP3AM_Msk: u32 = 0x1 << TAMP_ATCR1_TAMP3AM_Pos;
pub const TAMP_ATCR1_TAMP3AM: u32 = TAMP_ATCR1_TAMP3AM_Msk;
pub const TAMP_ATCR1_ATOSEL1_Pos: u32 = 8;
pub const TAMP_ATCR1_ATOSEL1_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL1_Pos;
pub const TAMP_ATCR1_ATOSEL1: u32 = TAMP_ATCR1_ATOSEL1_Msk;
pub const TAMP_ATCR1_ATOSEL1_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL1_Pos;
pub const TAMP_ATCR1_ATOSEL1_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL1_Pos;
pub const TAMP_ATCR1_ATOSEL2_Pos: u32 = 10;
pub const TAMP_ATCR1_ATOSEL2_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL2_Pos;
pub const TAMP_ATCR1_ATOSEL2: u32 = TAMP_ATCR1_ATOSEL2_Msk;
pub const TAMP_ATCR1_ATOSEL2_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL2_Pos;
pub const TAMP_ATCR1_ATOSEL2_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL2_Pos;
pub const TAMP_ATCR1_ATOSEL3_Pos: u32 = 12;
pub const TAMP_ATCR1_ATOSEL3_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL3_Pos;
pub const TAMP_ATCR1_ATOSEL3: u32 = TAMP_ATCR1_ATOSEL3_Msk;
pub const TAMP_ATCR1_ATOSEL3_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL3_Pos;
pub const TAMP_ATCR1_ATOSEL3_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL3_Pos;
pub const TAMP_ATCR1_ATOSEL4_Pos: u32 = 14;
pub const TAMP_ATCR1_ATOSEL4_Msk: u32 = 0x3 << TAMP_ATCR1_ATOSEL4_Pos;
pub const TAMP_ATCR1_ATOSEL4: u32 = TAMP_ATCR1_ATOSEL4_Msk;
pub const TAMP_ATCR1_ATOSEL4_0: u32 = 0x1 << TAMP_ATCR1_ATOSEL4_Pos;
pub const TAMP_ATCR1_ATOSEL4_1: u32 = 0x2 << TAMP_ATCR1_ATOSEL4_Pos;
pub const TAMP_ATCR1_ATCKSEL_Pos: u32 = 16;
pub const TAMP_ATCR1_ATCKSEL_Msk: u32 = 0x7 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATCKSEL: u32 = TAMP_ATCR1_ATCKSEL_Msk;
pub const TAMP_ATCR1_ATCKSEL_0: u32 = 0x1 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATCKSEL_1: u32 = 0x2 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATCKSEL_2: u32 = 0x4 << TAMP_ATCR1_ATCKSEL_Pos;
pub const TAMP_ATCR1_ATPER_Pos: u32 = 24;
pub const TAMP_ATCR1_ATPER_Msk: u32 = 0x7 << TAMP_ATCR1_ATPER_Pos;
pub const TAMP_ATCR1_ATPER: u32 = TAMP_ATCR1_ATPER_Msk;
pub const TAMP_ATCR1_ATOSHARE_Pos: u32 = 30;
pub const TAMP_ATCR1_ATOSHARE_Msk: u32 = 0x1 << TAMP_ATCR1_ATOSHARE_Pos;
pub const TAMP_ATCR1_ATOSHARE: u32 = TAMP_ATCR1_ATOSHARE_Msk;
pub const TAMP_ATCR1_FLTEN_Pos: u32 = 31;
pub const TAMP_ATCR1_FLTEN_Msk: u32 = 0x1 << TAMP_ATCR1_FLTEN_Pos;
pub const TAMP_ATCR1_FLTEN: u32 = TAMP_ATCR1_FLTEN_Msk;
pub const TAMP_ATSEEDR_SEED_Pos: u32 = 0;
pub const TAMP_ATSEEDR_SEED_Msk: u32 = 0xFFFFFFFF << TAMP_ATSEEDR_SEED_Pos;
pub const TAMP_ATSEEDR_SEED: u32 = TAMP_ATSEEDR_SEED_Msk;
pub const TAMP_ATOR_PRNG_Pos: u32 = 0;
pub const TAMP_ATOR_PRNG_Msk: u32 = 0x000000FF << TAMP_ATOR_PRNG_Pos;
pub const TAMP_ATOR_PRNG: u32 = TAMP_ATOR_PRNG_Msk;
pub const TAMP_ATOR_SEEDF_Pos: u32 = 14;
pub const TAMP_ATOR_SEEDF_Msk: u32 = 0x01 << TAMP_ATOR_SEEDF_Pos;
pub const TAMP_ATOR_SEEDF: u32 = TAMP_ATOR_SEEDF_Msk;
pub const TAMP_ATOR_INITS_Pos: u32 = 15;
pub const TAMP_ATOR_INITS_Msk: u32 = 0x01 << TAMP_ATOR_INITS_Pos;
pub const TAMP_ATOR_INITS: u32 = TAMP_ATOR_INITS_Msk;
pub const TAMP_IER_TAMP1IE_Pos: u32 = 0;
pub const TAMP_IER_TAMP1IE_Msk: u32 = 0x1 << TAMP_IER_TAMP1IE_Pos;
pub const TAMP_IER_TAMP1IE: u32 = TAMP_IER_TAMP1IE_Msk;
pub const TAMP_IER_TAMP2IE_Pos: u32 = 1;
pub const TAMP_IER_TAMP2IE_Msk: u32 = 0x1 << TAMP_IER_TAMP2IE_Pos;
pub const TAMP_IER_TAMP2IE: u32 = TAMP_IER_TAMP2IE_Msk;
pub const TAMP_IER_TAMP3IE_Pos: u32 = 2;
pub const TAMP_IER_TAMP3IE_Msk: u32 = 0x1 << TAMP_IER_TAMP3IE_Pos;
pub const TAMP_IER_TAMP3IE: u32 = TAMP_IER_TAMP3IE_Msk;
pub const TAMP_IER_ITAMP1IE_Pos: u32 = 16;
pub const TAMP_IER_ITAMP1IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP1IE_Pos;
pub const TAMP_IER_ITAMP1IE: u32 = TAMP_IER_ITAMP1IE_Msk;
pub const TAMP_IER_ITAMP2IE_Pos: u32 = 17;
pub const TAMP_IER_ITAMP2IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP2IE_Pos;
pub const TAMP_IER_ITAMP2IE: u32 = TAMP_IER_ITAMP2IE_Msk;
pub const TAMP_IER_ITAMP3IE_Pos: u32 = 18;
pub const TAMP_IER_ITAMP3IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP3IE_Pos;
pub const TAMP_IER_ITAMP3IE: u32 = TAMP_IER_ITAMP3IE_Msk;
pub const TAMP_IER_ITAMP4IE_Pos: u32 = 19;
pub const TAMP_IER_ITAMP4IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP4IE_Pos;
pub const TAMP_IER_ITAMP4IE: u32 = TAMP_IER_ITAMP4IE_Msk;
pub const TAMP_IER_ITAMP5IE_Pos: u32 = 20;
pub const TAMP_IER_ITAMP5IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP5IE_Pos;
pub const TAMP_IER_ITAMP5IE: u32 = TAMP_IER_ITAMP5IE_Msk;
pub const TAMP_IER_ITAMP6IE_Pos: u32 = 21;
pub const TAMP_IER_ITAMP6IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP6IE_Pos;
pub const TAMP_IER_ITAMP6IE: u32 = TAMP_IER_ITAMP6IE_Msk;
pub const TAMP_IER_ITAMP8IE_Pos: u32 = 23;
pub const TAMP_IER_ITAMP8IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP8IE_Pos;
pub const TAMP_IER_ITAMP8IE: u32 = TAMP_IER_ITAMP8IE_Msk;
pub const TAMP_SR_TAMP1F_Pos: u32 = 0;
pub const TAMP_SR_TAMP1F_Msk: u32 = 0x1 << TAMP_SR_TAMP1F_Pos;
pub const TAMP_SR_TAMP1F: u32 = TAMP_SR_TAMP1F_Msk;
pub const TAMP_SR_TAMP2F_Pos: u32 = 1;
pub const TAMP_SR_TAMP2F_Msk: u32 = 0x1 << TAMP_SR_TAMP2F_Pos;
pub const TAMP_SR_TAMP2F: u32 = TAMP_SR_TAMP2F_Msk;
pub const TAMP_SR_TAMP3F_Pos: u32 = 2;
pub const TAMP_SR_TAMP3F_Msk: u32 = 0x1 << TAMP_SR_TAMP3F_Pos;
pub const TAMP_SR_TAMP3F: u32 = TAMP_SR_TAMP3F_Msk;
pub const TAMP_SR_ITAMP1F_Pos: u32 = 16;
pub const TAMP_SR_ITAMP1F_Msk: u32 = 0x1 << TAMP_SR_ITAMP1F_Pos;
pub const TAMP_SR_ITAMP1F: u32 = TAMP_SR_ITAMP1F_Msk;
pub const TAMP_SR_ITAMP2F_Pos: u32 = 17;
pub const TAMP_SR_ITAMP2F_Msk: u32 = 0x1 << TAMP_SR_ITAMP2F_Pos;
pub const TAMP_SR_ITAMP2F: u32 = TAMP_SR_ITAMP2F_Msk;
pub const TAMP_SR_ITAMP3F_Pos: u32 = 18;
pub const TAMP_SR_ITAMP3F_Msk: u32 = 0x1 << TAMP_SR_ITAMP3F_Pos;
pub const TAMP_SR_ITAMP3F: u32 = TAMP_SR_ITAMP3F_Msk;
pub const TAMP_SR_ITAMP4F_Pos: u32 = 19;
pub const TAMP_SR_ITAMP4F_Msk: u32 = 0x1 << TAMP_SR_ITAMP4F_Pos;
pub const TAMP_SR_ITAMP4F: u32 = TAMP_SR_ITAMP4F_Msk;
pub const TAMP_SR_ITAMP5F_Pos: u32 = 20;
pub const TAMP_SR_ITAMP5F_Msk: u32 = 0x1 << TAMP_SR_ITAMP5F_Pos;
pub const TAMP_SR_ITAMP5F: u32 = TAMP_SR_ITAMP5F_Msk;
pub const TAMP_SR_ITAMP6F_Pos: u32 = 21;
pub const TAMP_SR_ITAMP6F_Msk: u32 = 0x1 << TAMP_SR_ITAMP6F_Pos;
pub const TAMP_SR_ITAMP6F: u32 = TAMP_SR_ITAMP6F_Msk;
pub const TAMP_SR_ITAMP8F_Pos: u32 = 23;
pub const TAMP_SR_ITAMP8F_Msk: u32 = 0x1 << TAMP_SR_ITAMP8F_Pos;
pub const TAMP_SR_ITAMP8F: u32 = TAMP_SR_ITAMP8F_Msk;
pub const TAMP_MISR_TAMP1MF_Pos: u32 = 0;
pub const TAMP_MISR_TAMP1MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP1MF_Pos;
pub const TAMP_MISR_TAMP1MF: u32 = TAMP_MISR_TAMP1MF_Msk;
pub const TAMP_MISR_TAMP2MF_Pos: u32 = 1;
pub const TAMP_MISR_TAMP2MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP2MF_Pos;
pub const TAMP_MISR_TAMP2MF: u32 = TAMP_MISR_TAMP2MF_Msk;
pub const TAMP_MISR_TAMP3MF_Pos: u32 = 2;
pub const TAMP_MISR_TAMP3MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP3MF_Pos;
pub const TAMP_MISR_TAMP3MF: u32 = TAMP_MISR_TAMP3MF_Msk;
pub const TAMP_MISR_ITAMP1MF_Pos: u32 = 16;
pub const TAMP_MISR_ITAMP1MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP1MF_Pos;
pub const TAMP_MISR_ITAMP1MF: u32 = TAMP_MISR_ITAMP1MF_Msk;
pub const TAMP_MISR_ITAMP2MF_Pos: u32 = 17;
pub const TAMP_MISR_ITAMP2MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP2MF_Pos;
pub const TAMP_MISR_ITAMP2MF: u32 = TAMP_MISR_ITAMP2MF_Msk;
pub const TAMP_MISR_ITAMP3MF_Pos: u32 = 18;
pub const TAMP_MISR_ITAMP3MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP3MF_Pos;
pub const TAMP_MISR_ITAMP3MF: u32 = TAMP_MISR_ITAMP3MF_Msk;
pub const TAMP_MISR_ITAMP4MF_Pos: u32 = 19;
pub const TAMP_MISR_ITAMP4MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP4MF_Pos;
pub const TAMP_MISR_ITAMP4MF: u32 = TAMP_MISR_ITAMP4MF_Msk;
pub const TAMP_MISR_ITAMP5MF_Pos: u32 = 20;
pub const TAMP_MISR_ITAMP5MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP5MF_Pos;
pub const TAMP_MISR_ITAMP5MF: u32 = TAMP_MISR_ITAMP5MF_Msk;
pub const TAMP_MISR_ITAMP6MF_Pos: u32 = 21;
pub const TAMP_MISR_ITAMP6MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP6MF_Pos;
pub const TAMP_MISR_ITAMP6MF: u32 = TAMP_MISR_ITAMP6MF_Msk;
pub const TAMP_MISR_ITAMP8MF_Pos: u32 = 23;
pub const TAMP_MISR_ITAMP8MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP8MF_Pos;
pub const TAMP_MISR_ITAMP8MF: u32 = TAMP_MISR_ITAMP8MF_Msk;
pub const TAMP_SCR_CTAMP1F_Pos: u32 = 0;
pub const TAMP_SCR_CTAMP1F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP1F_Pos;
pub const TAMP_SCR_CTAMP1F: u32 = TAMP_SCR_CTAMP1F_Msk;
pub const TAMP_SCR_CTAMP2F_Pos: u32 = 1;
pub const TAMP_SCR_CTAMP2F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP2F_Pos;
pub const TAMP_SCR_CTAMP2F: u32 = TAMP_SCR_CTAMP2F_Msk;
pub const TAMP_SCR_CTAMP3F_Pos: u32 = 2;
pub const TAMP_SCR_CTAMP3F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP3F_Pos;
pub const TAMP_SCR_CTAMP3F: u32 = TAMP_SCR_CTAMP3F_Msk;
pub const TAMP_SCR_CITAMP1F_Pos: u32 = 16;
pub const TAMP_SCR_CITAMP1F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP1F_Pos;
pub const TAMP_SCR_CITAMP1F: u32 = TAMP_SCR_CITAMP1F_Msk;
pub const TAMP_SCR_CITAMP2F_Pos: u32 = 17;
pub const TAMP_SCR_CITAMP2F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP2F_Pos;
pub const TAMP_SCR_CITAMP2F: u32 = TAMP_SCR_CITAMP2F_Msk;
pub const TAMP_SCR_CITAMP3F_Pos: u32 = 18;
pub const TAMP_SCR_CITAMP3F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP3F_Pos;
pub const TAMP_SCR_CITAMP3F: u32 = TAMP_SCR_CITAMP3F_Msk;
pub const TAMP_SCR_CITAMP4F_Pos: u32 = 19;
pub const TAMP_SCR_CITAMP4F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP4F_Pos;
pub const TAMP_SCR_CITAMP4F: u32 = TAMP_SCR_CITAMP4F_Msk;
pub const TAMP_SCR_CITAMP5F_Pos: u32 = 20;
pub const TAMP_SCR_CITAMP5F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP5F_Pos;
pub const TAMP_SCR_CITAMP5F: u32 = TAMP_SCR_CITAMP5F_Msk;
pub const TAMP_SCR_CITAMP6F_Pos: u32 = 21;
pub const TAMP_SCR_CITAMP6F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP6F_Pos;
pub const TAMP_SCR_CITAMP6F: u32 = TAMP_SCR_CITAMP6F_Msk;
pub const TAMP_SCR_CITAMP8F_Pos: u32 = 23;
pub const TAMP_SCR_CITAMP8F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP8F_Pos;
pub const TAMP_SCR_CITAMP8F: u32 = TAMP_SCR_CITAMP8F_Msk;
pub const TAMP_COUNTR_Pos: u32 = 16;
pub const TAMP_COUNTR_Msk: u32 = 0xFFFF << TAMP_COUNTR_Pos;
pub const TAMP_COUNTR: u32 = TAMP_COUNTR_Msk;
pub const TAMP_OR_OUT3_RMP_Pos: u32 = 0;
pub const TAMP_OR_OUT3_RMP_Msk: u32 = 0x1 << TAMP_OR_OUT3_RMP_Pos;
pub const TAMP_OR_OUT3_RMP: u32 = TAMP_OR_OUT3_RMP_Msk;
pub const TAMP_BKP0R_Pos: u32 = 0;
pub const TAMP_BKP0R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP0R_Pos;
pub const TAMP_BKP0R: u32 = TAMP_BKP0R_Msk;
pub const TAMP_BKP1R_Pos: u32 = 0;
pub const TAMP_BKP1R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP1R_Pos;
pub const TAMP_BKP1R: u32 = TAMP_BKP1R_Msk;
pub const TAMP_BKP2R_Pos: u32 = 0;
pub const TAMP_BKP2R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP2R_Pos;
pub const TAMP_BKP2R: u32 = TAMP_BKP2R_Msk;
pub const TAMP_BKP3R_Pos: u32 = 0;
pub const TAMP_BKP3R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP3R_Pos;
pub const TAMP_BKP3R: u32 = TAMP_BKP3R_Msk;
pub const TAMP_BKP4R_Pos: u32 = 0;
pub const TAMP_BKP4R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP4R_Pos;
pub const TAMP_BKP4R: u32 = TAMP_BKP4R_Msk;
pub const TAMP_BKP5R_Pos: u32 = 0;
pub const TAMP_BKP5R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP5R_Pos;
pub const TAMP_BKP5R: u32 = TAMP_BKP5R_Msk;
pub const TAMP_BKP6R_Pos: u32 = 0;
pub const TAMP_BKP6R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP6R_Pos;
pub const TAMP_BKP6R: u32 = TAMP_BKP6R_Msk;
pub const TAMP_BKP7R_Pos: u32 = 0;
pub const TAMP_BKP7R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP7R_Pos;
pub const TAMP_BKP7R: u32 = TAMP_BKP7R_Msk;
pub const TAMP_BKP8R_Pos: u32 = 0;
pub const TAMP_BKP8R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP8R_Pos;
pub const TAMP_BKP8R: u32 = TAMP_BKP8R_Msk;
pub const TAMP_BKP9R_Pos: u32 = 0;
pub const TAMP_BKP9R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP9R_Pos;
pub const TAMP_BKP9R: u32 = TAMP_BKP9R_Msk;
pub const TAMP_BKP10R_Pos: u32 = 0;
pub const TAMP_BKP10R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP10R_Pos;
pub const TAMP_BKP10R: u32 = TAMP_BKP10R_Msk;
pub const TAMP_BKP11R_Pos: u32 = 0;
pub const TAMP_BKP11R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP11R_Pos;
pub const TAMP_BKP11R: u32 = TAMP_BKP11R_Msk;
pub const TAMP_BKP12R_Pos: u32 = 0;
pub const TAMP_BKP12R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP12R_Pos;
pub const TAMP_BKP12R: u32 = TAMP_BKP12R_Msk;
pub const TAMP_BKP13R_Pos: u32 = 0;
pub const TAMP_BKP13R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP13R_Pos;
pub const TAMP_BKP13R: u32 = TAMP_BKP13R_Msk;
pub const TAMP_BKP14R_Pos: u32 = 0;
pub const TAMP_BKP14R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP14R_Pos;
pub const TAMP_BKP14R: u32 = TAMP_BKP14R_Msk;
pub const TAMP_BKP15R_Pos: u32 = 0;
pub const TAMP_BKP15R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP15R_Pos;
pub const TAMP_BKP15R: u32 = TAMP_BKP15R_Msk;
pub const TAMP_BKP16R_Pos: u32 = 0;
pub const TAMP_BKP16R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP16R_Pos;
pub const TAMP_BKP16R: u32 = TAMP_BKP16R_Msk;
pub const TAMP_BKP17R_Pos: u32 = 0;
pub const TAMP_BKP17R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP17R_Pos;
pub const TAMP_BKP17R: u32 = TAMP_BKP17R_Msk;
pub const TAMP_BKP18R_Pos: u32 = 0;
pub const TAMP_BKP18R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP18R_Pos;
pub const TAMP_BKP18R: u32 = TAMP_BKP18R_Msk;
pub const TAMP_BKP19R_Pos: u32 = 0;
pub const TAMP_BKP19R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP19R_Pos;
pub const TAMP_BKP19R: u32 = TAMP_BKP19R_Msk;
pub const TAMP_BKP20R_Pos: u32 = 0;
pub const TAMP_BKP20R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP20R_Pos;
pub const TAMP_BKP20R: u32 = TAMP_BKP20R_Msk;
pub const TAMP_BKP21R_Pos: u32 = 0;
pub const TAMP_BKP21R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP21R_Pos;
pub const TAMP_BKP21R: u32 = TAMP_BKP21R_Msk;
pub const TAMP_BKP22R_Pos: u32 = 0;
pub const TAMP_BKP22R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP22R_Pos;
pub const TAMP_BKP22R: u32 = TAMP_BKP22R_Msk;
pub const TAMP_BKP23R_Pos: u32 = 0;
pub const TAMP_BKP23R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP23R_Pos;
pub const TAMP_BKP23R: u32 = TAMP_BKP23R_Msk;
pub const TAMP_BKP24R_Pos: u32 = 0;
pub const TAMP_BKP24R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP24R_Pos;
pub const TAMP_BKP24R: u32 = TAMP_BKP24R_Msk;
pub const TAMP_BKP25R_Pos: u32 = 0;
pub const TAMP_BKP25R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP25R_Pos;
pub const TAMP_BKP25R: u32 = TAMP_BKP25R_Msk;
pub const TAMP_BKP26R_Pos: u32 = 0;
pub const TAMP_BKP26R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP26R_Pos;
pub const TAMP_BKP26R: u32 = TAMP_BKP26R_Msk;
pub const TAMP_BKP27R_Pos: u32 = 0;
pub const TAMP_BKP27R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP27R_Pos;
pub const TAMP_BKP27R: u32 = TAMP_BKP27R_Msk;
pub const TAMP_BKP28R_Pos: u32 = 0;
pub const TAMP_BKP28R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP28R_Pos;
pub const TAMP_BKP28R: u32 = TAMP_BKP28R_Msk;
pub const TAMP_BKP29R_Pos: u32 = 0;
pub const TAMP_BKP29R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP29R_Pos;
pub const TAMP_BKP29R: u32 = TAMP_BKP29R_Msk;
pub const TAMP_BKP30R_Pos: u32 = 0;
pub const TAMP_BKP30R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP30R_Pos;
pub const TAMP_BKP30R: u32 = TAMP_BKP30R_Msk;
pub const TAMP_BKP31R_Pos: u32 = 0;
pub const TAMP_BKP31R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP31R_Pos;
pub const TAMP_BKP31R: u32 = TAMP_BKP31R_Msk;
pub const TAMP_BKP_NUMBER_Pos: u32 = 5;
pub const TAMP_BKP_NUMBER_Msk: u32 = 0x1 << TAMP_BKP_NUMBER_Pos;
pub const TAMP_BKP_NUMBER: u32 = TAMP_BKP_NUMBER_Msk;
pub const SPDIFRX_CR_SPDIFEN_Pos: u32 = 0;
pub const SPDIFRX_CR_SPDIFEN_Msk: u32 = 0x3 << SPDIFRX_CR_SPDIFEN_Pos;
pub const SPDIFRX_CR_SPDIFEN: u32 = SPDIFRX_CR_SPDIFEN_Msk;
pub const SPDIFRX_CR_RXDMAEN_Pos: u32 = 2;
pub const SPDIFRX_CR_RXDMAEN_Msk: u32 = 0x1 << SPDIFRX_CR_RXDMAEN_Pos;
pub const SPDIFRX_CR_RXDMAEN: u32 = SPDIFRX_CR_RXDMAEN_Msk;
pub const SPDIFRX_CR_RXSTEO_Pos: u32 = 3;
pub const SPDIFRX_CR_RXSTEO_Msk: u32 = 0x1 << SPDIFRX_CR_RXSTEO_Pos;
pub const SPDIFRX_CR_RXSTEO: u32 = SPDIFRX_CR_RXSTEO_Msk;
pub const SPDIFRX_CR_DRFMT_Pos: u32 = 4;
pub const SPDIFRX_CR_DRFMT_Msk: u32 = 0x3 << SPDIFRX_CR_DRFMT_Pos;
pub const SPDIFRX_CR_DRFMT: u32 = SPDIFRX_CR_DRFMT_Msk;
pub const SPDIFRX_CR_PMSK_Pos: u32 = 6;
pub const SPDIFRX_CR_PMSK_Msk: u32 = 0x1 << SPDIFRX_CR_PMSK_Pos;
pub const SPDIFRX_CR_PMSK: u32 = SPDIFRX_CR_PMSK_Msk;
pub const SPDIFRX_CR_VMSK_Pos: u32 = 7;
pub const SPDIFRX_CR_VMSK_Msk: u32 = 0x1 << SPDIFRX_CR_VMSK_Pos;
pub const SPDIFRX_CR_VMSK: u32 = SPDIFRX_CR_VMSK_Msk;
pub const SPDIFRX_CR_CUMSK_Pos: u32 = 8;
pub const SPDIFRX_CR_CUMSK_Msk: u32 = 0x1 << SPDIFRX_CR_CUMSK_Pos;
pub const SPDIFRX_CR_CUMSK: u32 = SPDIFRX_CR_CUMSK_Msk;
pub const SPDIFRX_CR_PTMSK_Pos: u32 = 9;
pub const SPDIFRX_CR_PTMSK_Msk: u32 = 0x1 << SPDIFRX_CR_PTMSK_Pos;
pub const SPDIFRX_CR_PTMSK: u32 = SPDIFRX_CR_PTMSK_Msk;
pub const SPDIFRX_CR_CBDMAEN_Pos: u32 = 10;
pub const SPDIFRX_CR_CBDMAEN_Msk: u32 = 0x1 << SPDIFRX_CR_CBDMAEN_Pos;
pub const SPDIFRX_CR_CBDMAEN: u32 = SPDIFRX_CR_CBDMAEN_Msk;
pub const SPDIFRX_CR_CHSEL_Pos: u32 = 11;
pub const SPDIFRX_CR_CHSEL_Msk: u32 = 0x1 << SPDIFRX_CR_CHSEL_Pos;
pub const SPDIFRX_CR_CHSEL: u32 = SPDIFRX_CR_CHSEL_Msk;
pub const SPDIFRX_CR_NBTR_Pos: u32 = 12;
pub const SPDIFRX_CR_NBTR_Msk: u32 = 0x3 << SPDIFRX_CR_NBTR_Pos;
pub const SPDIFRX_CR_NBTR: u32 = SPDIFRX_CR_NBTR_Msk;
pub const SPDIFRX_CR_WFA_Pos: u32 = 14;
pub const SPDIFRX_CR_WFA_Msk: u32 = 0x1 << SPDIFRX_CR_WFA_Pos;
pub const SPDIFRX_CR_WFA: u32 = SPDIFRX_CR_WFA_Msk;
pub const SPDIFRX_CR_INSEL_Pos: u32 = 16;
pub const SPDIFRX_CR_INSEL_Msk: u32 = 0x7 << SPDIFRX_CR_INSEL_Pos;
pub const SPDIFRX_CR_INSEL: u32 = SPDIFRX_CR_INSEL_Msk;
pub const SPDIFRX_CR_CKSEN_Pos: u32 = 20;
pub const SPDIFRX_CR_CKSEN_Msk: u32 = 0x1 << SPDIFRX_CR_CKSEN_Pos;
pub const SPDIFRX_CR_CKSEN: u32 = SPDIFRX_CR_CKSEN_Msk;
pub const SPDIFRX_CR_CKSBKPEN_Pos: u32 = 21;
pub const SPDIFRX_CR_CKSBKPEN_Msk: u32 = 0x1 << SPDIFRX_CR_CKSBKPEN_Pos;
pub const SPDIFRX_CR_CKSBKPEN: u32 = SPDIFRX_CR_CKSBKPEN_Msk;
pub const SPDIFRX_IMR_RXNEIE_Pos: u32 = 0;
pub const SPDIFRX_IMR_RXNEIE_Msk: u32 = 0x1 << SPDIFRX_IMR_RXNEIE_Pos;
pub const SPDIFRX_IMR_RXNEIE: u32 = SPDIFRX_IMR_RXNEIE_Msk;
pub const SPDIFRX_IMR_CSRNEIE_Pos: u32 = 1;
pub const SPDIFRX_IMR_CSRNEIE_Msk: u32 = 0x1 << SPDIFRX_IMR_CSRNEIE_Pos;
pub const SPDIFRX_IMR_CSRNEIE: u32 = SPDIFRX_IMR_CSRNEIE_Msk;
pub const SPDIFRX_IMR_PERRIE_Pos: u32 = 2;
pub const SPDIFRX_IMR_PERRIE_Msk: u32 = 0x1 << SPDIFRX_IMR_PERRIE_Pos;
pub const SPDIFRX_IMR_PERRIE: u32 = SPDIFRX_IMR_PERRIE_Msk;
pub const SPDIFRX_IMR_OVRIE_Pos: u32 = 3;
pub const SPDIFRX_IMR_OVRIE_Msk: u32 = 0x1 << SPDIFRX_IMR_OVRIE_Pos;
pub const SPDIFRX_IMR_OVRIE: u32 = SPDIFRX_IMR_OVRIE_Msk;
pub const SPDIFRX_IMR_SBLKIE_Pos: u32 = 4;
pub const SPDIFRX_IMR_SBLKIE_Msk: u32 = 0x1 << SPDIFRX_IMR_SBLKIE_Pos;
pub const SPDIFRX_IMR_SBLKIE: u32 = SPDIFRX_IMR_SBLKIE_Msk;
pub const SPDIFRX_IMR_SYNCDIE_Pos: u32 = 5;
pub const SPDIFRX_IMR_SYNCDIE_Msk: u32 = 0x1 << SPDIFRX_IMR_SYNCDIE_Pos;
pub const SPDIFRX_IMR_SYNCDIE: u32 = SPDIFRX_IMR_SYNCDIE_Msk;
pub const SPDIFRX_IMR_IFEIE_Pos: u32 = 6;
pub const SPDIFRX_IMR_IFEIE_Msk: u32 = 0x1 << SPDIFRX_IMR_IFEIE_Pos;
pub const SPDIFRX_IMR_IFEIE: u32 = SPDIFRX_IMR_IFEIE_Msk;
pub const SPDIFRX_SR_RXNE_Pos: u32 = 0;
pub const SPDIFRX_SR_RXNE_Msk: u32 = 0x1 << SPDIFRX_SR_RXNE_Pos;
pub const SPDIFRX_SR_RXNE: u32 = SPDIFRX_SR_RXNE_Msk;
pub const SPDIFRX_SR_CSRNE_Pos: u32 = 1;
pub const SPDIFRX_SR_CSRNE_Msk: u32 = 0x1 << SPDIFRX_SR_CSRNE_Pos;
pub const SPDIFRX_SR_CSRNE: u32 = SPDIFRX_SR_CSRNE_Msk;
pub const SPDIFRX_SR_PERR_Pos: u32 = 2;
pub const SPDIFRX_SR_PERR_Msk: u32 = 0x1 << SPDIFRX_SR_PERR_Pos;
pub const SPDIFRX_SR_PERR: u32 = SPDIFRX_SR_PERR_Msk;
pub const SPDIFRX_SR_OVR_Pos: u32 = 3;
pub const SPDIFRX_SR_OVR_Msk: u32 = 0x1 << SPDIFRX_SR_OVR_Pos;
pub const SPDIFRX_SR_OVR: u32 = SPDIFRX_SR_OVR_Msk;
pub const SPDIFRX_SR_SBD_Pos: u32 = 4;
pub const SPDIFRX_SR_SBD_Msk: u32 = 0x1 << SPDIFRX_SR_SBD_Pos;
pub const SPDIFRX_SR_SBD: u32 = SPDIFRX_SR_SBD_Msk;
pub const SPDIFRX_SR_SYNCD_Pos: u32 = 5;
pub const SPDIFRX_SR_SYNCD_Msk: u32 = 0x1 << SPDIFRX_SR_SYNCD_Pos;
pub const SPDIFRX_SR_SYNCD: u32 = SPDIFRX_SR_SYNCD_Msk;
pub const SPDIFRX_SR_FERR_Pos: u32 = 6;
pub const SPDIFRX_SR_FERR_Msk: u32 = 0x1 << SPDIFRX_SR_FERR_Pos;
pub const SPDIFRX_SR_FERR: u32 = SPDIFRX_SR_FERR_Msk;
pub const SPDIFRX_SR_SERR_Pos: u32 = 7;
pub const SPDIFRX_SR_SERR_Msk: u32 = 0x1 << SPDIFRX_SR_SERR_Pos;
pub const SPDIFRX_SR_SERR: u32 = SPDIFRX_SR_SERR_Msk;
pub const SPDIFRX_SR_TERR_Pos: u32 = 8;
pub const SPDIFRX_SR_TERR_Msk: u32 = 0x1 << SPDIFRX_SR_TERR_Pos;
pub const SPDIFRX_SR_TERR: u32 = SPDIFRX_SR_TERR_Msk;
pub const SPDIFRX_SR_WIDTH5_Pos: u32 = 16;
pub const SPDIFRX_SR_WIDTH5_Msk: u32 = 0x7FFF << SPDIFRX_SR_WIDTH5_Pos;
pub const SPDIFRX_SR_WIDTH5: u32 = SPDIFRX_SR_WIDTH5_Msk;
pub const SPDIFRX_IFCR_PERRCF_Pos: u32 = 2;
pub const SPDIFRX_IFCR_PERRCF_Msk: u32 = 0x1 << SPDIFRX_IFCR_PERRCF_Pos;
pub const SPDIFRX_IFCR_PERRCF: u32 = SPDIFRX_IFCR_PERRCF_Msk;
pub const SPDIFRX_IFCR_OVRCF_Pos: u32 = 3;
pub const SPDIFRX_IFCR_OVRCF_Msk: u32 = 0x1 << SPDIFRX_IFCR_OVRCF_Pos;
pub const SPDIFRX_IFCR_OVRCF: u32 = SPDIFRX_IFCR_OVRCF_Msk;
pub const SPDIFRX_IFCR_SBDCF_Pos: u32 = 4;
pub const SPDIFRX_IFCR_SBDCF_Msk: u32 = 0x1 << SPDIFRX_IFCR_SBDCF_Pos;
pub const SPDIFRX_IFCR_SBDCF: u32 = SPDIFRX_IFCR_SBDCF_Msk;
pub const SPDIFRX_IFCR_SYNCDCF_Pos: u32 = 5;
pub const SPDIFRX_IFCR_SYNCDCF_Msk: u32 = 0x1 << SPDIFRX_IFCR_SYNCDCF_Pos;
pub const SPDIFRX_IFCR_SYNCDCF: u32 = SPDIFRX_IFCR_SYNCDCF_Msk;
pub const SPDIFRX_DR0_DR_Pos: u32 = 0;
pub const SPDIFRX_DR0_DR_Msk: u32 = 0xFFFFFF << SPDIFRX_DR0_DR_Pos;
pub const SPDIFRX_DR0_DR: u32 = SPDIFRX_DR0_DR_Msk;
pub const SPDIFRX_DR0_PE_Pos: u32 = 24;
pub const SPDIFRX_DR0_PE_Msk: u32 = 0x1 << SPDIFRX_DR0_PE_Pos;
pub const SPDIFRX_DR0_PE: u32 = SPDIFRX_DR0_PE_Msk;
pub const SPDIFRX_DR0_V_Pos: u32 = 25;
pub const SPDIFRX_DR0_V_Msk: u32 = 0x1 << SPDIFRX_DR0_V_Pos;
pub const SPDIFRX_DR0_V: u32 = SPDIFRX_DR0_V_Msk;
pub const SPDIFRX_DR0_U_Pos: u32 = 26;
pub const SPDIFRX_DR0_U_Msk: u32 = 0x1 << SPDIFRX_DR0_U_Pos;
pub const SPDIFRX_DR0_U: u32 = SPDIFRX_DR0_U_Msk;
pub const SPDIFRX_DR0_C_Pos: u32 = 27;
pub const SPDIFRX_DR0_C_Msk: u32 = 0x1 << SPDIFRX_DR0_C_Pos;
pub const SPDIFRX_DR0_C: u32 = SPDIFRX_DR0_C_Msk;
pub const SPDIFRX_DR0_PT_Pos: u32 = 28;
pub const SPDIFRX_DR0_PT_Msk: u32 = 0x3 << SPDIFRX_DR0_PT_Pos;
pub const SPDIFRX_DR0_PT: u32 = SPDIFRX_DR0_PT_Msk;
pub const SPDIFRX_DR1_DR_Pos: u32 = 8;
pub const SPDIFRX_DR1_DR_Msk: u32 = 0xFFFFFF << SPDIFRX_DR1_DR_Pos;
pub const SPDIFRX_DR1_DR: u32 = SPDIFRX_DR1_DR_Msk;
pub const SPDIFRX_DR1_PT_Pos: u32 = 4;
pub const SPDIFRX_DR1_PT_Msk: u32 = 0x3 << SPDIFRX_DR1_PT_Pos;
pub const SPDIFRX_DR1_PT: u32 = SPDIFRX_DR1_PT_Msk;
pub const SPDIFRX_DR1_C_Pos: u32 = 3;
pub const SPDIFRX_DR1_C_Msk: u32 = 0x1 << SPDIFRX_DR1_C_Pos;
pub const SPDIFRX_DR1_C: u32 = SPDIFRX_DR1_C_Msk;
pub const SPDIFRX_DR1_U_Pos: u32 = 2;
pub const SPDIFRX_DR1_U_Msk: u32 = 0x1 << SPDIFRX_DR1_U_Pos;
pub const SPDIFRX_DR1_U: u32 = SPDIFRX_DR1_U_Msk;
pub const SPDIFRX_DR1_V_Pos: u32 = 1;
pub const SPDIFRX_DR1_V_Msk: u32 = 0x1 << SPDIFRX_DR1_V_Pos;
pub const SPDIFRX_DR1_V: u32 = SPDIFRX_DR1_V_Msk;
pub const SPDIFRX_DR1_PE_Pos: u32 = 0;
pub const SPDIFRX_DR1_PE_Msk: u32 = 0x1 << SPDIFRX_DR1_PE_Pos;
pub const SPDIFRX_DR1_PE: u32 = SPDIFRX_DR1_PE_Msk;
pub const SPDIFRX_DR1_DRNL1_Pos: u32 = 16;
pub const SPDIFRX_DR1_DRNL1_Msk: u32 = 0xFFFF << SPDIFRX_DR1_DRNL1_Pos;
pub const SPDIFRX_DR1_DRNL1: u32 = SPDIFRX_DR1_DRNL1_Msk;
pub const SPDIFRX_DR1_DRNL2_Pos: u32 = 0;
pub const SPDIFRX_DR1_DRNL2_Msk: u32 = 0xFFFF << SPDIFRX_DR1_DRNL2_Pos;
pub const SPDIFRX_DR1_DRNL2: u32 = SPDIFRX_DR1_DRNL2_Msk;
pub const SPDIFRX_CSR_USR_Pos: u32 = 0;
pub const SPDIFRX_CSR_USR_Msk: u32 = 0xFFFF << SPDIFRX_CSR_USR_Pos;
pub const SPDIFRX_CSR_USR: u32 = SPDIFRX_CSR_USR_Msk;
pub const SPDIFRX_CSR_CS_Pos: u32 = 16;
pub const SPDIFRX_CSR_CS_Msk: u32 = 0xFF << SPDIFRX_CSR_CS_Pos;
pub const SPDIFRX_CSR_CS: u32 = SPDIFRX_CSR_CS_Msk;
pub const SPDIFRX_CSR_SOB_Pos: u32 = 24;
pub const SPDIFRX_CSR_SOB_Msk: u32 = 0x1 << SPDIFRX_CSR_SOB_Pos;
pub const SPDIFRX_CSR_SOB: u32 = SPDIFRX_CSR_SOB_Msk;
pub const SPDIFRX_DIR_THI_Pos: u32 = 0;
pub const SPDIFRX_DIR_THI_Msk: u32 = 0x1FFF << SPDIFRX_DIR_THI_Pos;
pub const SPDIFRX_DIR_THI: u32 = SPDIFRX_DIR_THI_Msk;
pub const SPDIFRX_DIR_TLO_Pos: u32 = 16;
pub const SPDIFRX_DIR_TLO_Msk: u32 = 0x1FFF << SPDIFRX_DIR_TLO_Pos;
pub const SPDIFRX_DIR_TLO: u32 = SPDIFRX_DIR_TLO_Msk;
pub const SPDIFRX_VERR_MINREV_Pos: u32 = 0;
pub const SPDIFRX_VERR_MINREV_Msk: u32 = 0xF << SPDIFRX_VERR_MINREV_Pos;
pub const SPDIFRX_VERR_MINREV: u32 = SPDIFRX_VERR_MINREV_Msk;
pub const SPDIFRX_VERR_MAJREV_Pos: u32 = 4;
pub const SPDIFRX_VERR_MAJREV_Msk: u32 = 0xF << SPDIFRX_VERR_MAJREV_Pos;
pub const SPDIFRX_VERR_MAJREV: u32 = SPDIFRX_VERR_MAJREV_Msk;
pub const SPDIFRX_IDR_ID_Pos: u32 = 0;
pub const SPDIFRX_IDR_ID_Msk: u32 = 0xFFFFFFFF << SPDIFRX_IDR_ID_Pos;
pub const SPDIFRX_IDR_ID: u32 = SPDIFRX_IDR_ID_Msk;
pub const SPDIFRX_SIDR_SID_Pos: u32 = 0;
pub const SPDIFRX_SIDR_SID_Msk: u32 = 0xFFFFFFFF << SPDIFRX_SIDR_SID_Pos;
pub const SPDIFRX_SIDR_SID: u32 = SPDIFRX_SIDR_SID_Msk;
pub const SAI_GCR_SYNCIN_Pos: u32 = 0;
pub const SAI_GCR_SYNCIN_Msk: u32 = 0x3 << SAI_GCR_SYNCIN_Pos;
pub const SAI_GCR_SYNCIN: u32 = SAI_GCR_SYNCIN_Msk;
pub const SAI_GCR_SYNCIN_0: u32 = 0x1 << SAI_GCR_SYNCIN_Pos;
pub const SAI_GCR_SYNCIN_1: u32 = 0x2 << SAI_GCR_SYNCIN_Pos;
pub const SAI_GCR_SYNCOUT_Pos: u32 = 4;
pub const SAI_GCR_SYNCOUT_Msk: u32 = 0x3 << SAI_GCR_SYNCOUT_Pos;
pub const SAI_GCR_SYNCOUT: u32 = SAI_GCR_SYNCOUT_Msk;
pub const SAI_GCR_SYNCOUT_0: u32 = 0x1 << SAI_GCR_SYNCOUT_Pos;
pub const SAI_GCR_SYNCOUT_1: u32 = 0x2 << SAI_GCR_SYNCOUT_Pos;
pub const SAI_xCR1_MODE_Pos: u32 = 0;
pub const SAI_xCR1_MODE_Msk: u32 = 0x3 << SAI_xCR1_MODE_Pos;
pub const SAI_xCR1_MODE: u32 = SAI_xCR1_MODE_Msk;
pub const SAI_xCR1_MODE_0: u32 = 0x1 << SAI_xCR1_MODE_Pos;
pub const SAI_xCR1_MODE_1: u32 = 0x2 << SAI_xCR1_MODE_Pos;
pub const SAI_xCR1_PRTCFG_Pos: u32 = 2;
pub const SAI_xCR1_PRTCFG_Msk: u32 = 0x3 << SAI_xCR1_PRTCFG_Pos;
pub const SAI_xCR1_PRTCFG: u32 = SAI_xCR1_PRTCFG_Msk;
pub const SAI_xCR1_PRTCFG_0: u32 = 0x1 << SAI_xCR1_PRTCFG_Pos;
pub const SAI_xCR1_PRTCFG_1: u32 = 0x2 << SAI_xCR1_PRTCFG_Pos;
pub const SAI_xCR1_DS_Pos: u32 = 5;
pub const SAI_xCR1_DS_Msk: u32 = 0x7 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_DS: u32 = SAI_xCR1_DS_Msk;
pub const SAI_xCR1_DS_0: u32 = 0x1 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_DS_1: u32 = 0x2 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_DS_2: u32 = 0x4 << SAI_xCR1_DS_Pos;
pub const SAI_xCR1_LSBFIRST_Pos: u32 = 8;
pub const SAI_xCR1_LSBFIRST_Msk: u32 = 0x1 << SAI_xCR1_LSBFIRST_Pos;
pub const SAI_xCR1_LSBFIRST: u32 = SAI_xCR1_LSBFIRST_Msk;
pub const SAI_xCR1_CKSTR_Pos: u32 = 9;
pub const SAI_xCR1_CKSTR_Msk: u32 = 0x1 << SAI_xCR1_CKSTR_Pos;
pub const SAI_xCR1_CKSTR: u32 = SAI_xCR1_CKSTR_Msk;
pub const SAI_xCR1_SYNCEN_Pos: u32 = 10;
pub const SAI_xCR1_SYNCEN_Msk: u32 = 0x3 << SAI_xCR1_SYNCEN_Pos;
pub const SAI_xCR1_SYNCEN: u32 = SAI_xCR1_SYNCEN_Msk;
pub const SAI_xCR1_SYNCEN_0: u32 = 0x1 << SAI_xCR1_SYNCEN_Pos;
pub const SAI_xCR1_SYNCEN_1: u32 = 0x2 << SAI_xCR1_SYNCEN_Pos;
pub const SAI_xCR1_MONO_Pos: u32 = 12;
pub const SAI_xCR1_MONO_Msk: u32 = 0x1 << SAI_xCR1_MONO_Pos;
pub const SAI_xCR1_MONO: u32 = SAI_xCR1_MONO_Msk;
pub const SAI_xCR1_OUTDRIV_Pos: u32 = 13;
pub const SAI_xCR1_OUTDRIV_Msk: u32 = 0x1 << SAI_xCR1_OUTDRIV_Pos;
pub const SAI_xCR1_OUTDRIV: u32 = SAI_xCR1_OUTDRIV_Msk;
pub const SAI_xCR1_SAIEN_Pos: u32 = 16;
pub const SAI_xCR1_SAIEN_Msk: u32 = 0x1 << SAI_xCR1_SAIEN_Pos;
pub const SAI_xCR1_SAIEN: u32 = SAI_xCR1_SAIEN_Msk;
pub const SAI_xCR1_DMAEN_Pos: u32 = 17;
pub const SAI_xCR1_DMAEN_Msk: u32 = 0x1 << SAI_xCR1_DMAEN_Pos;
pub const SAI_xCR1_DMAEN: u32 = SAI_xCR1_DMAEN_Msk;
pub const SAI_xCR1_NODIV_Pos: u32 = 19;
pub const SAI_xCR1_NODIV_Msk: u32 = 0x1 << SAI_xCR1_NODIV_Pos;
pub const SAI_xCR1_NODIV: u32 = SAI_xCR1_NODIV_Msk;
pub const SAI_xCR1_MCKDIV_Pos: u32 = 20;
pub const SAI_xCR1_MCKDIV_Msk: u32 = 0x3F << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV: u32 = SAI_xCR1_MCKDIV_Msk;
pub const SAI_xCR1_MCKDIV_0: u32 = 0x01 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV_1: u32 = 0x02 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV_2: u32 = 0x04 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV_3: u32 = 0x08 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV_4: u32 = 0x10 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKDIV_5: u32 = 0x20 << SAI_xCR1_MCKDIV_Pos;
pub const SAI_xCR1_MCKEN_Pos: u32 = 27;
pub const SAI_xCR1_MCKEN_Msk: u32 = 0x1 << SAI_xCR1_MCKEN_Pos;
pub const SAI_xCR1_MCKEN: u32 = SAI_xCR1_MCKEN_Msk;
pub const SAI_xCR1_OSR_Pos: u32 = 26;
pub const SAI_xCR1_OSR_Msk: u32 = 0x1 << SAI_xCR1_OSR_Pos;
pub const SAI_xCR1_OSR: u32 = SAI_xCR1_OSR_Msk;
pub const SAI_xCR1_NOMCK: u32 = SAI_xCR1_NODIV;
pub const SAI_xCR2_FTH_Pos: u32 = 0;
pub const SAI_xCR2_FTH_Msk: u32 = 0x7 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FTH: u32 = SAI_xCR2_FTH_Msk;
pub const SAI_xCR2_FTH_0: u32 = 0x1 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FTH_1: u32 = 0x2 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FTH_2: u32 = 0x4 << SAI_xCR2_FTH_Pos;
pub const SAI_xCR2_FFLUSH_Pos: u32 = 3;
pub const SAI_xCR2_FFLUSH_Msk: u32 = 0x1 << SAI_xCR2_FFLUSH_Pos;
pub const SAI_xCR2_FFLUSH: u32 = SAI_xCR2_FFLUSH_Msk;
pub const SAI_xCR2_TRIS_Pos: u32 = 4;
pub const SAI_xCR2_TRIS_Msk: u32 = 0x1 << SAI_xCR2_TRIS_Pos;
pub const SAI_xCR2_TRIS: u32 = SAI_xCR2_TRIS_Msk;
pub const SAI_xCR2_MUTE_Pos: u32 = 5;
pub const SAI_xCR2_MUTE_Msk: u32 = 0x1 << SAI_xCR2_MUTE_Pos;
pub const SAI_xCR2_MUTE: u32 = SAI_xCR2_MUTE_Msk;
pub const SAI_xCR2_MUTEVAL_Pos: u32 = 6;
pub const SAI_xCR2_MUTEVAL_Msk: u32 = 0x1 << SAI_xCR2_MUTEVAL_Pos;
pub const SAI_xCR2_MUTEVAL: u32 = SAI_xCR2_MUTEVAL_Msk;
pub const SAI_xCR2_MUTECNT_Pos: u32 = 7;
pub const SAI_xCR2_MUTECNT_Msk: u32 = 0x3F << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT: u32 = SAI_xCR2_MUTECNT_Msk;
pub const SAI_xCR2_MUTECNT_0: u32 = 0x01 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_1: u32 = 0x02 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_2: u32 = 0x04 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_3: u32 = 0x08 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_4: u32 = 0x10 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_MUTECNT_5: u32 = 0x20 << SAI_xCR2_MUTECNT_Pos;
pub const SAI_xCR2_CPL_Pos: u32 = 13;
pub const SAI_xCR2_CPL_Msk: u32 = 0x1 << SAI_xCR2_CPL_Pos;
pub const SAI_xCR2_CPL: u32 = SAI_xCR2_CPL_Msk;
pub const SAI_xCR2_COMP_Pos: u32 = 14;
pub const SAI_xCR2_COMP_Msk: u32 = 0x3 << SAI_xCR2_COMP_Pos;
pub const SAI_xCR2_COMP: u32 = SAI_xCR2_COMP_Msk;
pub const SAI_xCR2_COMP_0: u32 = 0x1 << SAI_xCR2_COMP_Pos;
pub const SAI_xCR2_COMP_1: u32 = 0x2 << SAI_xCR2_COMP_Pos;
pub const SAI_xFRCR_FRL_Pos: u32 = 0;
pub const SAI_xFRCR_FRL_Msk: u32 = 0xFF << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL: u32 = SAI_xFRCR_FRL_Msk;
pub const SAI_xFRCR_FRL_0: u32 = 0x01 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_1: u32 = 0x02 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_2: u32 = 0x04 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_3: u32 = 0x08 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_4: u32 = 0x10 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_5: u32 = 0x20 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_6: u32 = 0x40 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FRL_7: u32 = 0x80 << SAI_xFRCR_FRL_Pos;
pub const SAI_xFRCR_FSALL_Pos: u32 = 8;
pub const SAI_xFRCR_FSALL_Msk: u32 = 0x7F << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL: u32 = SAI_xFRCR_FSALL_Msk;
pub const SAI_xFRCR_FSALL_0: u32 = 0x01 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_1: u32 = 0x02 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_2: u32 = 0x04 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_3: u32 = 0x08 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_4: u32 = 0x10 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_5: u32 = 0x20 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSALL_6: u32 = 0x40 << SAI_xFRCR_FSALL_Pos;
pub const SAI_xFRCR_FSDEF_Pos: u32 = 16;
pub const SAI_xFRCR_FSDEF_Msk: u32 = 0x1 << SAI_xFRCR_FSDEF_Pos;
pub const SAI_xFRCR_FSDEF: u32 = SAI_xFRCR_FSDEF_Msk;
pub const SAI_xFRCR_FSPOL_Pos: u32 = 17;
pub const SAI_xFRCR_FSPOL_Msk: u32 = 0x1 << SAI_xFRCR_FSPOL_Pos;
pub const SAI_xFRCR_FSPOL: u32 = SAI_xFRCR_FSPOL_Msk;
pub const SAI_xFRCR_FSOFF_Pos: u32 = 18;
pub const SAI_xFRCR_FSOFF_Msk: u32 = 0x1 << SAI_xFRCR_FSOFF_Pos;
pub const SAI_xFRCR_FSOFF: u32 = SAI_xFRCR_FSOFF_Msk;
pub const SAI_xFRCR_FSPO: u32 = SAI_xFRCR_FSPOL;
pub const SAI_xSLOTR_FBOFF_Pos: u32 = 0;
pub const SAI_xSLOTR_FBOFF_Msk: u32 = 0x1F << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF: u32 = SAI_xSLOTR_FBOFF_Msk;
pub const SAI_xSLOTR_FBOFF_0: u32 = 0x01 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_1: u32 = 0x02 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_2: u32 = 0x04 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_3: u32 = 0x08 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_FBOFF_4: u32 = 0x10 << SAI_xSLOTR_FBOFF_Pos;
pub const SAI_xSLOTR_SLOTSZ_Pos: u32 = 6;
pub const SAI_xSLOTR_SLOTSZ_Msk: u32 = 0x3 << SAI_xSLOTR_SLOTSZ_Pos;
pub const SAI_xSLOTR_SLOTSZ: u32 = SAI_xSLOTR_SLOTSZ_Msk;
pub const SAI_xSLOTR_SLOTSZ_0: u32 = 0x1 << SAI_xSLOTR_SLOTSZ_Pos;
pub const SAI_xSLOTR_SLOTSZ_1: u32 = 0x2 << SAI_xSLOTR_SLOTSZ_Pos;
pub const SAI_xSLOTR_NBSLOT_Pos: u32 = 8;
pub const SAI_xSLOTR_NBSLOT_Msk: u32 = 0xF << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT: u32 = SAI_xSLOTR_NBSLOT_Msk;
pub const SAI_xSLOTR_NBSLOT_0: u32 = 0x1 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT_1: u32 = 0x2 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT_2: u32 = 0x4 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_NBSLOT_3: u32 = 0x8 << SAI_xSLOTR_NBSLOT_Pos;
pub const SAI_xSLOTR_SLOTEN_Pos: u32 = 16;
pub const SAI_xSLOTR_SLOTEN_Msk: u32 = 0xFFFF << SAI_xSLOTR_SLOTEN_Pos;
pub const SAI_xSLOTR_SLOTEN: u32 = SAI_xSLOTR_SLOTEN_Msk;
pub const SAI_xIMR_OVRUDRIE_Pos: u32 = 0;
pub const SAI_xIMR_OVRUDRIE_Msk: u32 = 0x1 << SAI_xIMR_OVRUDRIE_Pos;
pub const SAI_xIMR_OVRUDRIE: u32 = SAI_xIMR_OVRUDRIE_Msk;
pub const SAI_xIMR_MUTEDETIE_Pos: u32 = 1;
pub const SAI_xIMR_MUTEDETIE_Msk: u32 = 0x1 << SAI_xIMR_MUTEDETIE_Pos;
pub const SAI_xIMR_MUTEDETIE: u32 = SAI_xIMR_MUTEDETIE_Msk;
pub const SAI_xIMR_WCKCFGIE_Pos: u32 = 2;
pub const SAI_xIMR_WCKCFGIE_Msk: u32 = 0x1 << SAI_xIMR_WCKCFGIE_Pos;
pub const SAI_xIMR_WCKCFGIE: u32 = SAI_xIMR_WCKCFGIE_Msk;
pub const SAI_xIMR_FREQIE_Pos: u32 = 3;
pub const SAI_xIMR_FREQIE_Msk: u32 = 0x1 << SAI_xIMR_FREQIE_Pos;
pub const SAI_xIMR_FREQIE: u32 = SAI_xIMR_FREQIE_Msk;
pub const SAI_xIMR_CNRDYIE_Pos: u32 = 4;
pub const SAI_xIMR_CNRDYIE_Msk: u32 = 0x1 << SAI_xIMR_CNRDYIE_Pos;
pub const SAI_xIMR_CNRDYIE: u32 = SAI_xIMR_CNRDYIE_Msk;
pub const SAI_xIMR_AFSDETIE_Pos: u32 = 5;
pub const SAI_xIMR_AFSDETIE_Msk: u32 = 0x1 << SAI_xIMR_AFSDETIE_Pos;
pub const SAI_xIMR_AFSDETIE: u32 = SAI_xIMR_AFSDETIE_Msk;
pub const SAI_xIMR_LFSDETIE_Pos: u32 = 6;
pub const SAI_xIMR_LFSDETIE_Msk: u32 = 0x1 << SAI_xIMR_LFSDETIE_Pos;
pub const SAI_xIMR_LFSDETIE: u32 = SAI_xIMR_LFSDETIE_Msk;
pub const SAI_xSR_OVRUDR_Pos: u32 = 0;
pub const SAI_xSR_OVRUDR_Msk: u32 = 0x1 << SAI_xSR_OVRUDR_Pos;
pub const SAI_xSR_OVRUDR: u32 = SAI_xSR_OVRUDR_Msk;
pub const SAI_xSR_MUTEDET_Pos: u32 = 1;
pub const SAI_xSR_MUTEDET_Msk: u32 = 0x1 << SAI_xSR_MUTEDET_Pos;
pub const SAI_xSR_MUTEDET: u32 = SAI_xSR_MUTEDET_Msk;
pub const SAI_xSR_WCKCFG_Pos: u32 = 2;
pub const SAI_xSR_WCKCFG_Msk: u32 = 0x1 << SAI_xSR_WCKCFG_Pos;
pub const SAI_xSR_WCKCFG: u32 = SAI_xSR_WCKCFG_Msk;
pub const SAI_xSR_FREQ_Pos: u32 = 3;
pub const SAI_xSR_FREQ_Msk: u32 = 0x1 << SAI_xSR_FREQ_Pos;
pub const SAI_xSR_FREQ: u32 = SAI_xSR_FREQ_Msk;
pub const SAI_xSR_CNRDY_Pos: u32 = 4;
pub const SAI_xSR_CNRDY_Msk: u32 = 0x1 << SAI_xSR_CNRDY_Pos;
pub const SAI_xSR_CNRDY: u32 = SAI_xSR_CNRDY_Msk;
pub const SAI_xSR_AFSDET_Pos: u32 = 5;
pub const SAI_xSR_AFSDET_Msk: u32 = 0x1 << SAI_xSR_AFSDET_Pos;
pub const SAI_xSR_AFSDET: u32 = SAI_xSR_AFSDET_Msk;
pub const SAI_xSR_LFSDET_Pos: u32 = 6;
pub const SAI_xSR_LFSDET_Msk: u32 = 0x1 << SAI_xSR_LFSDET_Pos;
pub const SAI_xSR_LFSDET: u32 = SAI_xSR_LFSDET_Msk;
pub const SAI_xSR_FLVL_Pos: u32 = 16;
pub const SAI_xSR_FLVL_Msk: u32 = 0x7 << SAI_xSR_FLVL_Pos;
pub const SAI_xSR_FLVL: u32 = SAI_xSR_FLVL_Msk;
pub const SAI_xSR_FLVL_0: u32 = 0x1 << SAI_xSR_FLVL_Pos;
pub const SAI_xSR_FLVL_1: u32 = 0x2 << SAI_xSR_FLVL_Pos;
pub const SAI_xSR_FLVL_2: u32 = 0x4 << SAI_xSR_FLVL_Pos;
pub const SAI_xCLRFR_COVRUDR_Pos: u32 = 0;
pub const SAI_xCLRFR_COVRUDR_Msk: u32 = 0x1 << SAI_xCLRFR_COVRUDR_Pos;
pub const SAI_xCLRFR_COVRUDR: u32 = SAI_xCLRFR_COVRUDR_Msk;
pub const SAI_xCLRFR_CMUTEDET_Pos: u32 = 1;
pub const SAI_xCLRFR_CMUTEDET_Msk: u32 = 0x1 << SAI_xCLRFR_CMUTEDET_Pos;
pub const SAI_xCLRFR_CMUTEDET: u32 = SAI_xCLRFR_CMUTEDET_Msk;
pub const SAI_xCLRFR_CWCKCFG_Pos: u32 = 2;
pub const SAI_xCLRFR_CWCKCFG_Msk: u32 = 0x1 << SAI_xCLRFR_CWCKCFG_Pos;
pub const SAI_xCLRFR_CWCKCFG: u32 = SAI_xCLRFR_CWCKCFG_Msk;
pub const SAI_xCLRFR_CFREQ_Pos: u32 = 3;
pub const SAI_xCLRFR_CFREQ_Msk: u32 = 0x1 << SAI_xCLRFR_CFREQ_Pos;
pub const SAI_xCLRFR_CFREQ: u32 = SAI_xCLRFR_CFREQ_Msk;
pub const SAI_xCLRFR_CCNRDY_Pos: u32 = 4;
pub const SAI_xCLRFR_CCNRDY_Msk: u32 = 0x1 << SAI_xCLRFR_CCNRDY_Pos;
pub const SAI_xCLRFR_CCNRDY: u32 = SAI_xCLRFR_CCNRDY_Msk;
pub const SAI_xCLRFR_CAFSDET_Pos: u32 = 5;
pub const SAI_xCLRFR_CAFSDET_Msk: u32 = 0x1 << SAI_xCLRFR_CAFSDET_Pos;
pub const SAI_xCLRFR_CAFSDET: u32 = SAI_xCLRFR_CAFSDET_Msk;
pub const SAI_xCLRFR_CLFSDET_Pos: u32 = 6;
pub const SAI_xCLRFR_CLFSDET_Msk: u32 = 0x1 << SAI_xCLRFR_CLFSDET_Pos;
pub const SAI_xCLRFR_CLFSDET: u32 = SAI_xCLRFR_CLFSDET_Msk;
pub const SAI_xDR_DATA_Pos: u32 = 0;
pub const SAI_xDR_DATA_Msk: u32 = 0xFFFFFFFF << SAI_xDR_DATA_Pos;
pub const SAI_xDR_DATA: u32 = SAI_xDR_DATA_Msk;
pub const SAI_PDMCR_PDMEN_Pos: u32 = 0;
pub const SAI_PDMCR_PDMEN_Msk: u32 = 0x1 << SAI_PDMCR_PDMEN_Pos;
pub const SAI_PDMCR_PDMEN: u32 = SAI_PDMCR_PDMEN_Msk;
pub const SAI_PDMCR_MICNBR_Pos: u32 = 4;
pub const SAI_PDMCR_MICNBR_Msk: u32 = 0x3 << SAI_PDMCR_MICNBR_Pos;
pub const SAI_PDMCR_MICNBR: u32 = SAI_PDMCR_MICNBR_Msk;
pub const SAI_PDMCR_MICNBR_0: u32 = 0x1 << SAI_PDMCR_MICNBR_Pos;
pub const SAI_PDMCR_MICNBR_1: u32 = 0x2 << SAI_PDMCR_MICNBR_Pos;
pub const SAI_PDMCR_CKEN1_Pos: u32 = 8;
pub const SAI_PDMCR_CKEN1_Msk: u32 = 0x1 << SAI_PDMCR_CKEN1_Pos;
pub const SAI_PDMCR_CKEN1: u32 = SAI_PDMCR_CKEN1_Msk;
pub const SAI_PDMCR_CKEN2_Pos: u32 = 9;
pub const SAI_PDMCR_CKEN2_Msk: u32 = 0x1 << SAI_PDMCR_CKEN2_Pos;
pub const SAI_PDMCR_CKEN2: u32 = SAI_PDMCR_CKEN2_Msk;
pub const SAI_PDMCR_CKEN3_Pos: u32 = 10;
pub const SAI_PDMCR_CKEN3_Msk: u32 = 0x1 << SAI_PDMCR_CKEN3_Pos;
pub const SAI_PDMCR_CKEN3: u32 = SAI_PDMCR_CKEN3_Msk;
pub const SAI_PDMCR_CKEN4_Pos: u32 = 11;
pub const SAI_PDMCR_CKEN4_Msk: u32 = 0x1 << SAI_PDMCR_CKEN4_Pos;
pub const SAI_PDMCR_CKEN4: u32 = SAI_PDMCR_CKEN4_Msk;
pub const SAI_PDMDLY_DLYM1L_Pos: u32 = 0;
pub const SAI_PDMDLY_DLYM1L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1L: u32 = SAI_PDMDLY_DLYM1L_Msk;
pub const SAI_PDMDLY_DLYM1L_0: u32 = 0x1 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1L_1: u32 = 0x2 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1L_2: u32 = 0x4 << SAI_PDMDLY_DLYM1L_Pos;
pub const SAI_PDMDLY_DLYM1R_Pos: u32 = 4;
pub const SAI_PDMDLY_DLYM1R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM1R: u32 = SAI_PDMDLY_DLYM1R_Msk;
pub const SAI_PDMDLY_DLYM1R_0: u32 = 0x1 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM1R_1: u32 = 0x2 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM1R_2: u32 = 0x4 << SAI_PDMDLY_DLYM1R_Pos;
pub const SAI_PDMDLY_DLYM2L_Pos: u32 = 8;
pub const SAI_PDMDLY_DLYM2L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2L: u32 = SAI_PDMDLY_DLYM2L_Msk;
pub const SAI_PDMDLY_DLYM2L_0: u32 = 0x1 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2L_1: u32 = 0x2 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2L_2: u32 = 0x4 << SAI_PDMDLY_DLYM2L_Pos;
pub const SAI_PDMDLY_DLYM2R_Pos: u32 = 12;
pub const SAI_PDMDLY_DLYM2R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM2R: u32 = SAI_PDMDLY_DLYM2R_Msk;
pub const SAI_PDMDLY_DLYM2R_0: u32 = 0x1 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM2R_1: u32 = 0x2 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM2R_2: u32 = 0x4 << SAI_PDMDLY_DLYM2R_Pos;
pub const SAI_PDMDLY_DLYM3L_Pos: u32 = 16;
pub const SAI_PDMDLY_DLYM3L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3L: u32 = SAI_PDMDLY_DLYM3L_Msk;
pub const SAI_PDMDLY_DLYM3L_0: u32 = 0x1 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3L_1: u32 = 0x2 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3L_2: u32 = 0x4 << SAI_PDMDLY_DLYM3L_Pos;
pub const SAI_PDMDLY_DLYM3R_Pos: u32 = 20;
pub const SAI_PDMDLY_DLYM3R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM3R: u32 = SAI_PDMDLY_DLYM3R_Msk;
pub const SAI_PDMDLY_DLYM3R_0: u32 = 0x1 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM3R_1: u32 = 0x2 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM3R_2: u32 = 0x4 << SAI_PDMDLY_DLYM3R_Pos;
pub const SAI_PDMDLY_DLYM4L_Pos: u32 = 24;
pub const SAI_PDMDLY_DLYM4L_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4L: u32 = SAI_PDMDLY_DLYM4L_Msk;
pub const SAI_PDMDLY_DLYM4L_0: u32 = 0x1 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4L_1: u32 = 0x2 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4L_2: u32 = 0x4 << SAI_PDMDLY_DLYM4L_Pos;
pub const SAI_PDMDLY_DLYM4R_Pos: u32 = 28;
pub const SAI_PDMDLY_DLYM4R_Msk: u32 = 0x7 << SAI_PDMDLY_DLYM4R_Pos;
pub const SAI_PDMDLY_DLYM4R: u32 = SAI_PDMDLY_DLYM4R_Msk;
pub const SAI_PDMDLY_DLYM4R_0: u32 = 0x1 << SAI_PDMDLY_DLYM4R_Pos;
pub const SAI_PDMDLY_DLYM4R_1: u32 = 0x2 << SAI_PDMDLY_DLYM4R_Pos;
pub const SAI_PDMDLY_DLYM4R_2: u32 = 0x4 << SAI_PDMDLY_DLYM4R_Pos;
pub const SDMMC_POWER_PWRCTRL_Pos: u32 = 0;
pub const SDMMC_POWER_PWRCTRL_Msk: u32 = 0x3 << SDMMC_POWER_PWRCTRL_Pos;
pub const SDMMC_POWER_PWRCTRL: u32 = SDMMC_POWER_PWRCTRL_Msk;
pub const SDMMC_POWER_PWRCTRL_0: u32 = 0x1 << SDMMC_POWER_PWRCTRL_Pos;
pub const SDMMC_POWER_PWRCTRL_1: u32 = 0x2 << SDMMC_POWER_PWRCTRL_Pos;
pub const SDMMC_POWER_VSWITCH_Pos: u32 = 2;
pub const SDMMC_POWER_VSWITCH_Msk: u32 = 0x1 << SDMMC_POWER_VSWITCH_Pos;
pub const SDMMC_POWER_VSWITCH: u32 = SDMMC_POWER_VSWITCH_Msk;
pub const SDMMC_POWER_VSWITCHEN_Pos: u32 = 3;
pub const SDMMC_POWER_VSWITCHEN_Msk: u32 = 0x1 << SDMMC_POWER_VSWITCHEN_Pos;
pub const SDMMC_POWER_VSWITCHEN: u32 = SDMMC_POWER_VSWITCHEN_Msk;
pub const SDMMC_POWER_DIRPOL_Pos: u32 = 4;
pub const SDMMC_POWER_DIRPOL_Msk: u32 = 0x1 << SDMMC_POWER_DIRPOL_Pos;
pub const SDMMC_POWER_DIRPOL: u32 = SDMMC_POWER_DIRPOL_Msk;
pub const SDMMC_CLKCR_CLKDIV_Pos: u32 = 0;
pub const SDMMC_CLKCR_CLKDIV_Msk: u32 = 0x3FF << SDMMC_CLKCR_CLKDIV_Pos;
pub const SDMMC_CLKCR_CLKDIV: u32 = SDMMC_CLKCR_CLKDIV_Msk;
pub const SDMMC_CLKCR_PWRSAV_Pos: u32 = 12;
pub const SDMMC_CLKCR_PWRSAV_Msk: u32 = 0x1 << SDMMC_CLKCR_PWRSAV_Pos;
pub const SDMMC_CLKCR_PWRSAV: u32 = SDMMC_CLKCR_PWRSAV_Msk;
pub const SDMMC_CLKCR_WIDBUS_Pos: u32 = 14;
pub const SDMMC_CLKCR_WIDBUS_Msk: u32 = 0x3 << SDMMC_CLKCR_WIDBUS_Pos;
pub const SDMMC_CLKCR_WIDBUS: u32 = SDMMC_CLKCR_WIDBUS_Msk;
pub const SDMMC_CLKCR_WIDBUS_0: u32 = 0x1 << SDMMC_CLKCR_WIDBUS_Pos;
pub const SDMMC_CLKCR_WIDBUS_1: u32 = 0x2 << SDMMC_CLKCR_WIDBUS_Pos;
pub const SDMMC_CLKCR_NEGEDGE_Pos: u32 = 16;
pub const SDMMC_CLKCR_NEGEDGE_Msk: u32 = 0x1 << SDMMC_CLKCR_NEGEDGE_Pos;
pub const SDMMC_CLKCR_NEGEDGE: u32 = SDMMC_CLKCR_NEGEDGE_Msk;
pub const SDMMC_CLKCR_HWFC_EN_Pos: u32 = 17;
pub const SDMMC_CLKCR_HWFC_EN_Msk: u32 = 0x1 << SDMMC_CLKCR_HWFC_EN_Pos;
pub const SDMMC_CLKCR_HWFC_EN: u32 = SDMMC_CLKCR_HWFC_EN_Msk;
pub const SDMMC_CLKCR_DDR_Pos: u32 = 18;
pub const SDMMC_CLKCR_DDR_Msk: u32 = 0x1 << SDMMC_CLKCR_DDR_Pos;
pub const SDMMC_CLKCR_DDR: u32 = SDMMC_CLKCR_DDR_Msk;
pub const SDMMC_CLKCR_BUSSPEED_Pos: u32 = 19;
pub const SDMMC_CLKCR_BUSSPEED_Msk: u32 = 0x1 << SDMMC_CLKCR_BUSSPEED_Pos;
pub const SDMMC_CLKCR_BUSSPEED: u32 = SDMMC_CLKCR_BUSSPEED_Msk;
pub const SDMMC_CLKCR_SELCLKRX_Pos: u32 = 20;
pub const SDMMC_CLKCR_SELCLKRX_Msk: u32 = 0x3 << SDMMC_CLKCR_SELCLKRX_Pos;
pub const SDMMC_CLKCR_SELCLKRX: u32 = SDMMC_CLKCR_SELCLKRX_Msk;
pub const SDMMC_CLKCR_SELCLKRX_0: u32 = 0x1 << SDMMC_CLKCR_SELCLKRX_Pos;
pub const SDMMC_CLKCR_SELCLKRX_1: u32 = 0x2 << SDMMC_CLKCR_SELCLKRX_Pos;
pub const SDMMC_ARG_CMDARG_Pos: u32 = 0;
pub const SDMMC_ARG_CMDARG_Msk: u32 = 0xFFFFFFFF << SDMMC_ARG_CMDARG_Pos;
pub const SDMMC_ARG_CMDARG: u32 = SDMMC_ARG_CMDARG_Msk;
pub const SDMMC_CMD_CMDINDEX_Pos: u32 = 0;
pub const SDMMC_CMD_CMDINDEX_Msk: u32 = 0x3F << SDMMC_CMD_CMDINDEX_Pos;
pub const SDMMC_CMD_CMDINDEX: u32 = SDMMC_CMD_CMDINDEX_Msk;
pub const SDMMC_CMD_CMDTRANS_Pos: u32 = 6;
pub const SDMMC_CMD_CMDTRANS_Msk: u32 = 0x1 << SDMMC_CMD_CMDTRANS_Pos;
pub const SDMMC_CMD_CMDTRANS: u32 = SDMMC_CMD_CMDTRANS_Msk;
pub const SDMMC_CMD_CMDSTOP_Pos: u32 = 7;
pub const SDMMC_CMD_CMDSTOP_Msk: u32 = 0x1 << SDMMC_CMD_CMDSTOP_Pos;
pub const SDMMC_CMD_CMDSTOP: u32 = SDMMC_CMD_CMDSTOP_Msk;
pub const SDMMC_CMD_WAITRESP_Pos: u32 = 8;
pub const SDMMC_CMD_WAITRESP_Msk: u32 = 0x3 << SDMMC_CMD_WAITRESP_Pos;
pub const SDMMC_CMD_WAITRESP: u32 = SDMMC_CMD_WAITRESP_Msk;
pub const SDMMC_CMD_WAITRESP_0: u32 = 0x1 << SDMMC_CMD_WAITRESP_Pos;
pub const SDMMC_CMD_WAITRESP_1: u32 = 0x2 << SDMMC_CMD_WAITRESP_Pos;
pub const SDMMC_CMD_WAITINT_Pos: u32 = 10;
pub const SDMMC_CMD_WAITINT_Msk: u32 = 0x1 << SDMMC_CMD_WAITINT_Pos;
pub const SDMMC_CMD_WAITINT: u32 = SDMMC_CMD_WAITINT_Msk;
pub const SDMMC_CMD_WAITPEND_Pos: u32 = 11;
pub const SDMMC_CMD_WAITPEND_Msk: u32 = 0x1 << SDMMC_CMD_WAITPEND_Pos;
pub const SDMMC_CMD_WAITPEND: u32 = SDMMC_CMD_WAITPEND_Msk;
pub const SDMMC_CMD_CPSMEN_Pos: u32 = 12;
pub const SDMMC_CMD_CPSMEN_Msk: u32 = 0x1 << SDMMC_CMD_CPSMEN_Pos;
pub const SDMMC_CMD_CPSMEN: u32 = SDMMC_CMD_CPSMEN_Msk;
pub const SDMMC_CMD_DTHOLD_Pos: u32 = 13;
pub const SDMMC_CMD_DTHOLD_Msk: u32 = 0x1 << SDMMC_CMD_DTHOLD_Pos;
pub const SDMMC_CMD_DTHOLD: u32 = SDMMC_CMD_DTHOLD_Msk;
pub const SDMMC_CMD_BOOTMODE_Pos: u32 = 14;
pub const SDMMC_CMD_BOOTMODE_Msk: u32 = 0x1 << SDMMC_CMD_BOOTMODE_Pos;
pub const SDMMC_CMD_BOOTMODE: u32 = SDMMC_CMD_BOOTMODE_Msk;
pub const SDMMC_CMD_BOOTEN_Pos: u32 = 15;
pub const SDMMC_CMD_BOOTEN_Msk: u32 = 0x1 << SDMMC_CMD_BOOTEN_Pos;
pub const SDMMC_CMD_BOOTEN: u32 = SDMMC_CMD_BOOTEN_Msk;
pub const SDMMC_CMD_CMDSUSPEND_Pos: u32 = 16;
pub const SDMMC_CMD_CMDSUSPEND_Msk: u32 = 0x1 << SDMMC_CMD_CMDSUSPEND_Pos;
pub const SDMMC_CMD_CMDSUSPEND: u32 = SDMMC_CMD_CMDSUSPEND_Msk;
pub const SDMMC_RESPCMD_RESPCMD_Pos: u32 = 0;
pub const SDMMC_RESPCMD_RESPCMD_Msk: u32 = 0x3F << SDMMC_RESPCMD_RESPCMD_Pos;
pub const SDMMC_RESPCMD_RESPCMD: u32 = SDMMC_RESPCMD_RESPCMD_Msk;
pub const SDMMC_RESP0_CARDSTATUS0_Pos: u32 = 0;
pub const SDMMC_RESP0_CARDSTATUS0_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP0_CARDSTATUS0_Pos;
pub const SDMMC_RESP0_CARDSTATUS0: u32 = SDMMC_RESP0_CARDSTATUS0_Msk;
pub const SDMMC_RESP1_CARDSTATUS1_Pos: u32 = 0;
pub const SDMMC_RESP1_CARDSTATUS1_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP1_CARDSTATUS1_Pos;
pub const SDMMC_RESP1_CARDSTATUS1: u32 = SDMMC_RESP1_CARDSTATUS1_Msk;
pub const SDMMC_RESP2_CARDSTATUS2_Pos: u32 = 0;
pub const SDMMC_RESP2_CARDSTATUS2_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP2_CARDSTATUS2_Pos;
pub const SDMMC_RESP2_CARDSTATUS2: u32 = SDMMC_RESP2_CARDSTATUS2_Msk;
pub const SDMMC_RESP3_CARDSTATUS3_Pos: u32 = 0;
pub const SDMMC_RESP3_CARDSTATUS3_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP3_CARDSTATUS3_Pos;
pub const SDMMC_RESP3_CARDSTATUS3: u32 = SDMMC_RESP3_CARDSTATUS3_Msk;
pub const SDMMC_RESP4_CARDSTATUS4_Pos: u32 = 0;
pub const SDMMC_RESP4_CARDSTATUS4_Msk: u32 = 0xFFFFFFFF << SDMMC_RESP4_CARDSTATUS4_Pos;
pub const SDMMC_RESP4_CARDSTATUS4: u32 = SDMMC_RESP4_CARDSTATUS4_Msk;
pub const SDMMC_DTIMER_DATATIME_Pos: u32 = 0;
pub const SDMMC_DTIMER_DATATIME_Msk: u32 = 0xFFFFFFFF << SDMMC_DTIMER_DATATIME_Pos;
pub const SDMMC_DTIMER_DATATIME: u32 = SDMMC_DTIMER_DATATIME_Msk;
pub const SDMMC_DLEN_DATALENGTH_Pos: u32 = 0;
pub const SDMMC_DLEN_DATALENGTH_Msk: u32 = 0x1FFFFFF << SDMMC_DLEN_DATALENGTH_Pos;
pub const SDMMC_DLEN_DATALENGTH: u32 = SDMMC_DLEN_DATALENGTH_Msk;
pub const SDMMC_DCTRL_DTEN_Pos: u32 = 0;
pub const SDMMC_DCTRL_DTEN_Msk: u32 = 0x1 << SDMMC_DCTRL_DTEN_Pos;
pub const SDMMC_DCTRL_DTEN: u32 = SDMMC_DCTRL_DTEN_Msk;
pub const SDMMC_DCTRL_DTDIR_Pos: u32 = 1;
pub const SDMMC_DCTRL_DTDIR_Msk: u32 = 0x1 << SDMMC_DCTRL_DTDIR_Pos;
pub const SDMMC_DCTRL_DTDIR: u32 = SDMMC_DCTRL_DTDIR_Msk;
pub const SDMMC_DCTRL_DTMODE_Pos: u32 = 2;
pub const SDMMC_DCTRL_DTMODE_Msk: u32 = 0x3 << SDMMC_DCTRL_DTMODE_Pos;
pub const SDMMC_DCTRL_DTMODE: u32 = SDMMC_DCTRL_DTMODE_Msk;
pub const SDMMC_DCTRL_DTMODE_0: u32 = 0x1 << SDMMC_DCTRL_DTMODE_Pos;
pub const SDMMC_DCTRL_DTMODE_1: u32 = 0x2 << SDMMC_DCTRL_DTMODE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_Pos: u32 = 4;
pub const SDMMC_DCTRL_DBLOCKSIZE_Msk: u32 = 0xF << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE: u32 = SDMMC_DCTRL_DBLOCKSIZE_Msk;
pub const SDMMC_DCTRL_DBLOCKSIZE_0: u32 = 0x1 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_1: u32 = 0x2 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_2: u32 = 0x4 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_DBLOCKSIZE_3: u32 = 0x8 << SDMMC_DCTRL_DBLOCKSIZE_Pos;
pub const SDMMC_DCTRL_RWSTART_Pos: u32 = 8;
pub const SDMMC_DCTRL_RWSTART_Msk: u32 = 0x1 << SDMMC_DCTRL_RWSTART_Pos;
pub const SDMMC_DCTRL_RWSTART: u32 = SDMMC_DCTRL_RWSTART_Msk;
pub const SDMMC_DCTRL_RWSTOP_Pos: u32 = 9;
pub const SDMMC_DCTRL_RWSTOP_Msk: u32 = 0x1 << SDMMC_DCTRL_RWSTOP_Pos;
pub const SDMMC_DCTRL_RWSTOP: u32 = SDMMC_DCTRL_RWSTOP_Msk;
pub const SDMMC_DCTRL_RWMOD_Pos: u32 = 10;
pub const SDMMC_DCTRL_RWMOD_Msk: u32 = 0x1 << SDMMC_DCTRL_RWMOD_Pos;
pub const SDMMC_DCTRL_RWMOD: u32 = SDMMC_DCTRL_RWMOD_Msk;
pub const SDMMC_DCTRL_SDIOEN_Pos: u32 = 11;
pub const SDMMC_DCTRL_SDIOEN_Msk: u32 = 0x1 << SDMMC_DCTRL_SDIOEN_Pos;
pub const SDMMC_DCTRL_SDIOEN: u32 = SDMMC_DCTRL_SDIOEN_Msk;
pub const SDMMC_DCTRL_BOOTACKEN_Pos: u32 = 12;
pub const SDMMC_DCTRL_BOOTACKEN_Msk: u32 = 0x1 << SDMMC_DCTRL_BOOTACKEN_Pos;
pub const SDMMC_DCTRL_BOOTACKEN: u32 = SDMMC_DCTRL_BOOTACKEN_Msk;
pub const SDMMC_DCTRL_FIFORST_Pos: u32 = 13;
pub const SDMMC_DCTRL_FIFORST_Msk: u32 = 0x1 << SDMMC_DCTRL_FIFORST_Pos;
pub const SDMMC_DCTRL_FIFORST: u32 = SDMMC_DCTRL_FIFORST_Msk;
pub const SDMMC_DCOUNT_DATACOUNT_Pos: u32 = 0;
pub const SDMMC_DCOUNT_DATACOUNT_Msk: u32 = 0x1FFFFFF << SDMMC_DCOUNT_DATACOUNT_Pos;
pub const SDMMC_DCOUNT_DATACOUNT: u32 = SDMMC_DCOUNT_DATACOUNT_Msk;
pub const SDMMC_STA_CCRCFAIL_Pos: u32 = 0;
pub const SDMMC_STA_CCRCFAIL_Msk: u32 = 0x1 << SDMMC_STA_CCRCFAIL_Pos;
pub const SDMMC_STA_CCRCFAIL: u32 = SDMMC_STA_CCRCFAIL_Msk;
pub const SDMMC_STA_DCRCFAIL_Pos: u32 = 1;
pub const SDMMC_STA_DCRCFAIL_Msk: u32 = 0x1 << SDMMC_STA_DCRCFAIL_Pos;
pub const SDMMC_STA_DCRCFAIL: u32 = SDMMC_STA_DCRCFAIL_Msk;
pub const SDMMC_STA_CTIMEOUT_Pos: u32 = 2;
pub const SDMMC_STA_CTIMEOUT_Msk: u32 = 0x1 << SDMMC_STA_CTIMEOUT_Pos;
pub const SDMMC_STA_CTIMEOUT: u32 = SDMMC_STA_CTIMEOUT_Msk;
pub const SDMMC_STA_DTIMEOUT_Pos: u32 = 3;
pub const SDMMC_STA_DTIMEOUT_Msk: u32 = 0x1 << SDMMC_STA_DTIMEOUT_Pos;
pub const SDMMC_STA_DTIMEOUT: u32 = SDMMC_STA_DTIMEOUT_Msk;
pub const SDMMC_STA_TXUNDERR_Pos: u32 = 4;
pub const SDMMC_STA_TXUNDERR_Msk: u32 = 0x1 << SDMMC_STA_TXUNDERR_Pos;
pub const SDMMC_STA_TXUNDERR: u32 = SDMMC_STA_TXUNDERR_Msk;
pub const SDMMC_STA_RXOVERR_Pos: u32 = 5;
pub const SDMMC_STA_RXOVERR_Msk: u32 = 0x1 << SDMMC_STA_RXOVERR_Pos;
pub const SDMMC_STA_RXOVERR: u32 = SDMMC_STA_RXOVERR_Msk;
pub const SDMMC_STA_CMDREND_Pos: u32 = 6;
pub const SDMMC_STA_CMDREND_Msk: u32 = 0x1 << SDMMC_STA_CMDREND_Pos;
pub const SDMMC_STA_CMDREND: u32 = SDMMC_STA_CMDREND_Msk;
pub const SDMMC_STA_CMDSENT_Pos: u32 = 7;
pub const SDMMC_STA_CMDSENT_Msk: u32 = 0x1 << SDMMC_STA_CMDSENT_Pos;
pub const SDMMC_STA_CMDSENT: u32 = SDMMC_STA_CMDSENT_Msk;
pub const SDMMC_STA_DATAEND_Pos: u32 = 8;
pub const SDMMC_STA_DATAEND_Msk: u32 = 0x1 << SDMMC_STA_DATAEND_Pos;
pub const SDMMC_STA_DATAEND: u32 = SDMMC_STA_DATAEND_Msk;
pub const SDMMC_STA_DHOLD_Pos: u32 = 9;
pub const SDMMC_STA_DHOLD_Msk: u32 = 0x1 << SDMMC_STA_DHOLD_Pos;
pub const SDMMC_STA_DHOLD: u32 = SDMMC_STA_DHOLD_Msk;
pub const SDMMC_STA_DBCKEND_Pos: u32 = 10;
pub const SDMMC_STA_DBCKEND_Msk: u32 = 0x1 << SDMMC_STA_DBCKEND_Pos;
pub const SDMMC_STA_DBCKEND: u32 = SDMMC_STA_DBCKEND_Msk;
pub const SDMMC_STA_DABORT_Pos: u32 = 11;
pub const SDMMC_STA_DABORT_Msk: u32 = 0x1 << SDMMC_STA_DABORT_Pos;
pub const SDMMC_STA_DABORT: u32 = SDMMC_STA_DABORT_Msk;
pub const SDMMC_STA_DPSMACT_Pos: u32 = 12;
pub const SDMMC_STA_DPSMACT_Msk: u32 = 0x1 << SDMMC_STA_DPSMACT_Pos;
pub const SDMMC_STA_DPSMACT: u32 = SDMMC_STA_DPSMACT_Msk;
pub const SDMMC_STA_CPSMACT_Pos: u32 = 13;
pub const SDMMC_STA_CPSMACT_Msk: u32 = 0x1 << SDMMC_STA_CPSMACT_Pos;
pub const SDMMC_STA_CPSMACT: u32 = SDMMC_STA_CPSMACT_Msk;
pub const SDMMC_STA_TXFIFOHE_Pos: u32 = 14;
pub const SDMMC_STA_TXFIFOHE_Msk: u32 = 0x1 << SDMMC_STA_TXFIFOHE_Pos;
pub const SDMMC_STA_TXFIFOHE: u32 = SDMMC_STA_TXFIFOHE_Msk;
pub const SDMMC_STA_RXFIFOHF_Pos: u32 = 15;
pub const SDMMC_STA_RXFIFOHF_Msk: u32 = 0x1 << SDMMC_STA_RXFIFOHF_Pos;
pub const SDMMC_STA_RXFIFOHF: u32 = SDMMC_STA_RXFIFOHF_Msk;
pub const SDMMC_STA_TXFIFOF_Pos: u32 = 16;
pub const SDMMC_STA_TXFIFOF_Msk: u32 = 0x1 << SDMMC_STA_TXFIFOF_Pos;
pub const SDMMC_STA_TXFIFOF: u32 = SDMMC_STA_TXFIFOF_Msk;
pub const SDMMC_STA_RXFIFOF_Pos: u32 = 17;
pub const SDMMC_STA_RXFIFOF_Msk: u32 = 0x1 << SDMMC_STA_RXFIFOF_Pos;
pub const SDMMC_STA_RXFIFOF: u32 = SDMMC_STA_RXFIFOF_Msk;
pub const SDMMC_STA_TXFIFOE_Pos: u32 = 18;
pub const SDMMC_STA_TXFIFOE_Msk: u32 = 0x1 << SDMMC_STA_TXFIFOE_Pos;
pub const SDMMC_STA_TXFIFOE: u32 = SDMMC_STA_TXFIFOE_Msk;
pub const SDMMC_STA_RXFIFOE_Pos: u32 = 19;
pub const SDMMC_STA_RXFIFOE_Msk: u32 = 0x1 << SDMMC_STA_RXFIFOE_Pos;
pub const SDMMC_STA_RXFIFOE: u32 = SDMMC_STA_RXFIFOE_Msk;
pub const SDMMC_STA_BUSYD0_Pos: u32 = 20;
pub const SDMMC_STA_BUSYD0_Msk: u32 = 0x1 << SDMMC_STA_BUSYD0_Pos;
pub const SDMMC_STA_BUSYD0: u32 = SDMMC_STA_BUSYD0_Msk;
pub const SDMMC_STA_BUSYD0END_Pos: u32 = 21;
pub const SDMMC_STA_BUSYD0END_Msk: u32 = 0x1 << SDMMC_STA_BUSYD0END_Pos;
pub const SDMMC_STA_BUSYD0END: u32 = SDMMC_STA_BUSYD0END_Msk;
pub const SDMMC_STA_SDIOIT_Pos: u32 = 22;
pub const SDMMC_STA_SDIOIT_Msk: u32 = 0x1 << SDMMC_STA_SDIOIT_Pos;
pub const SDMMC_STA_SDIOIT: u32 = SDMMC_STA_SDIOIT_Msk;
pub const SDMMC_STA_ACKFAIL_Pos: u32 = 23;
pub const SDMMC_STA_ACKFAIL_Msk: u32 = 0x1 << SDMMC_STA_ACKFAIL_Pos;
pub const SDMMC_STA_ACKFAIL: u32 = SDMMC_STA_ACKFAIL_Msk;
pub const SDMMC_STA_ACKTIMEOUT_Pos: u32 = 24;
pub const SDMMC_STA_ACKTIMEOUT_Msk: u32 = 0x1 << SDMMC_STA_ACKTIMEOUT_Pos;
pub const SDMMC_STA_ACKTIMEOUT: u32 = SDMMC_STA_ACKTIMEOUT_Msk;
pub const SDMMC_STA_VSWEND_Pos: u32 = 25;
pub const SDMMC_STA_VSWEND_Msk: u32 = 0x1 << SDMMC_STA_VSWEND_Pos;
pub const SDMMC_STA_VSWEND: u32 = SDMMC_STA_VSWEND_Msk;
pub const SDMMC_STA_CKSTOP_Pos: u32 = 26;
pub const SDMMC_STA_CKSTOP_Msk: u32 = 0x1 << SDMMC_STA_CKSTOP_Pos;
pub const SDMMC_STA_CKSTOP: u32 = SDMMC_STA_CKSTOP_Msk;
pub const SDMMC_STA_IDMATE_Pos: u32 = 27;
pub const SDMMC_STA_IDMATE_Msk: u32 = 0x1 << SDMMC_STA_IDMATE_Pos;
pub const SDMMC_STA_IDMATE: u32 = SDMMC_STA_IDMATE_Msk;
pub const SDMMC_STA_IDMABTC_Pos: u32 = 28;
pub const SDMMC_STA_IDMABTC_Msk: u32 = 0x1 << SDMMC_STA_IDMABTC_Pos;
pub const SDMMC_STA_IDMABTC: u32 = SDMMC_STA_IDMABTC_Msk;
pub const SDMMC_ICR_CCRCFAILC_Pos: u32 = 0;
pub const SDMMC_ICR_CCRCFAILC_Msk: u32 = 0x1 << SDMMC_ICR_CCRCFAILC_Pos;
pub const SDMMC_ICR_CCRCFAILC: u32 = SDMMC_ICR_CCRCFAILC_Msk;
pub const SDMMC_ICR_DCRCFAILC_Pos: u32 = 1;
pub const SDMMC_ICR_DCRCFAILC_Msk: u32 = 0x1 << SDMMC_ICR_DCRCFAILC_Pos;
pub const SDMMC_ICR_DCRCFAILC: u32 = SDMMC_ICR_DCRCFAILC_Msk;
pub const SDMMC_ICR_CTIMEOUTC_Pos: u32 = 2;
pub const SDMMC_ICR_CTIMEOUTC_Msk: u32 = 0x1 << SDMMC_ICR_CTIMEOUTC_Pos;
pub const SDMMC_ICR_CTIMEOUTC: u32 = SDMMC_ICR_CTIMEOUTC_Msk;
pub const SDMMC_ICR_DTIMEOUTC_Pos: u32 = 3;
pub const SDMMC_ICR_DTIMEOUTC_Msk: u32 = 0x1 << SDMMC_ICR_DTIMEOUTC_Pos;
pub const SDMMC_ICR_DTIMEOUTC: u32 = SDMMC_ICR_DTIMEOUTC_Msk;
pub const SDMMC_ICR_TXUNDERRC_Pos: u32 = 4;
pub const SDMMC_ICR_TXUNDERRC_Msk: u32 = 0x1 << SDMMC_ICR_TXUNDERRC_Pos;
pub const SDMMC_ICR_TXUNDERRC: u32 = SDMMC_ICR_TXUNDERRC_Msk;
pub const SDMMC_ICR_RXOVERRC_Pos: u32 = 5;
pub const SDMMC_ICR_RXOVERRC_Msk: u32 = 0x1 << SDMMC_ICR_RXOVERRC_Pos;
pub const SDMMC_ICR_RXOVERRC: u32 = SDMMC_ICR_RXOVERRC_Msk;
pub const SDMMC_ICR_CMDRENDC_Pos: u32 = 6;
pub const SDMMC_ICR_CMDRENDC_Msk: u32 = 0x1 << SDMMC_ICR_CMDRENDC_Pos;
pub const SDMMC_ICR_CMDRENDC: u32 = SDMMC_ICR_CMDRENDC_Msk;
pub const SDMMC_ICR_CMDSENTC_Pos: u32 = 7;
pub const SDMMC_ICR_CMDSENTC_Msk: u32 = 0x1 << SDMMC_ICR_CMDSENTC_Pos;
pub const SDMMC_ICR_CMDSENTC: u32 = SDMMC_ICR_CMDSENTC_Msk;
pub const SDMMC_ICR_DATAENDC_Pos: u32 = 8;
pub const SDMMC_ICR_DATAENDC_Msk: u32 = 0x1 << SDMMC_ICR_DATAENDC_Pos;
pub const SDMMC_ICR_DATAENDC: u32 = SDMMC_ICR_DATAENDC_Msk;
pub const SDMMC_ICR_DHOLDC_Pos: u32 = 9;
pub const SDMMC_ICR_DHOLDC_Msk: u32 = 0x1 << SDMMC_ICR_DHOLDC_Pos;
pub const SDMMC_ICR_DHOLDC: u32 = SDMMC_ICR_DHOLDC_Msk;
pub const SDMMC_ICR_DBCKENDC_Pos: u32 = 10;
pub const SDMMC_ICR_DBCKENDC_Msk: u32 = 0x1 << SDMMC_ICR_DBCKENDC_Pos;
pub const SDMMC_ICR_DBCKENDC: u32 = SDMMC_ICR_DBCKENDC_Msk;
pub const SDMMC_ICR_DABORTC_Pos: u32 = 11;
pub const SDMMC_ICR_DABORTC_Msk: u32 = 0x1 << SDMMC_ICR_DABORTC_Pos;
pub const SDMMC_ICR_DABORTC: u32 = SDMMC_ICR_DABORTC_Msk;
pub const SDMMC_ICR_BUSYD0ENDC_Pos: u32 = 21;
pub const SDMMC_ICR_BUSYD0ENDC_Msk: u32 = 0x1 << SDMMC_ICR_BUSYD0ENDC_Pos;
pub const SDMMC_ICR_BUSYD0ENDC: u32 = SDMMC_ICR_BUSYD0ENDC_Msk;
pub const SDMMC_ICR_SDIOITC_Pos: u32 = 22;
pub const SDMMC_ICR_SDIOITC_Msk: u32 = 0x1 << SDMMC_ICR_SDIOITC_Pos;
pub const SDMMC_ICR_SDIOITC: u32 = SDMMC_ICR_SDIOITC_Msk;
pub const SDMMC_ICR_ACKFAILC_Pos: u32 = 23;
pub const SDMMC_ICR_ACKFAILC_Msk: u32 = 0x1 << SDMMC_ICR_ACKFAILC_Pos;
pub const SDMMC_ICR_ACKFAILC: u32 = SDMMC_ICR_ACKFAILC_Msk;
pub const SDMMC_ICR_ACKTIMEOUTC_Pos: u32 = 24;
pub const SDMMC_ICR_ACKTIMEOUTC_Msk: u32 = 0x1 << SDMMC_ICR_ACKTIMEOUTC_Pos;
pub const SDMMC_ICR_ACKTIMEOUTC: u32 = SDMMC_ICR_ACKTIMEOUTC_Msk;
pub const SDMMC_ICR_VSWENDC_Pos: u32 = 25;
pub const SDMMC_ICR_VSWENDC_Msk: u32 = 0x1 << SDMMC_ICR_VSWENDC_Pos;
pub const SDMMC_ICR_VSWENDC: u32 = SDMMC_ICR_VSWENDC_Msk;
pub const SDMMC_ICR_CKSTOPC_Pos: u32 = 26;
pub const SDMMC_ICR_CKSTOPC_Msk: u32 = 0x1 << SDMMC_ICR_CKSTOPC_Pos;
pub const SDMMC_ICR_CKSTOPC: u32 = SDMMC_ICR_CKSTOPC_Msk;
pub const SDMMC_ICR_IDMATEC_Pos: u32 = 27;
pub const SDMMC_ICR_IDMATEC_Msk: u32 = 0x1 << SDMMC_ICR_IDMATEC_Pos;
pub const SDMMC_ICR_IDMATEC: u32 = SDMMC_ICR_IDMATEC_Msk;
pub const SDMMC_ICR_IDMABTCC_Pos: u32 = 28;
pub const SDMMC_ICR_IDMABTCC_Msk: u32 = 0x1 << SDMMC_ICR_IDMABTCC_Pos;
pub const SDMMC_ICR_IDMABTCC: u32 = SDMMC_ICR_IDMABTCC_Msk;
pub const SDMMC_MASK_CCRCFAILIE_Pos: u32 = 0;
pub const SDMMC_MASK_CCRCFAILIE_Msk: u32 = 0x1 << SDMMC_MASK_CCRCFAILIE_Pos;
pub const SDMMC_MASK_CCRCFAILIE: u32 = SDMMC_MASK_CCRCFAILIE_Msk;
pub const SDMMC_MASK_DCRCFAILIE_Pos: u32 = 1;
pub const SDMMC_MASK_DCRCFAILIE_Msk: u32 = 0x1 << SDMMC_MASK_DCRCFAILIE_Pos;
pub const SDMMC_MASK_DCRCFAILIE: u32 = SDMMC_MASK_DCRCFAILIE_Msk;
pub const SDMMC_MASK_CTIMEOUTIE_Pos: u32 = 2;
pub const SDMMC_MASK_CTIMEOUTIE_Msk: u32 = 0x1 << SDMMC_MASK_CTIMEOUTIE_Pos;
pub const SDMMC_MASK_CTIMEOUTIE: u32 = SDMMC_MASK_CTIMEOUTIE_Msk;
pub const SDMMC_MASK_DTIMEOUTIE_Pos: u32 = 3;
pub const SDMMC_MASK_DTIMEOUTIE_Msk: u32 = 0x1 << SDMMC_MASK_DTIMEOUTIE_Pos;
pub const SDMMC_MASK_DTIMEOUTIE: u32 = SDMMC_MASK_DTIMEOUTIE_Msk;
pub const SDMMC_MASK_TXUNDERRIE_Pos: u32 = 4;
pub const SDMMC_MASK_TXUNDERRIE_Msk: u32 = 0x1 << SDMMC_MASK_TXUNDERRIE_Pos;
pub const SDMMC_MASK_TXUNDERRIE: u32 = SDMMC_MASK_TXUNDERRIE_Msk;
pub const SDMMC_MASK_RXOVERRIE_Pos: u32 = 5;
pub const SDMMC_MASK_RXOVERRIE_Msk: u32 = 0x1 << SDMMC_MASK_RXOVERRIE_Pos;
pub const SDMMC_MASK_RXOVERRIE: u32 = SDMMC_MASK_RXOVERRIE_Msk;
pub const SDMMC_MASK_CMDRENDIE_Pos: u32 = 6;
pub const SDMMC_MASK_CMDRENDIE_Msk: u32 = 0x1 << SDMMC_MASK_CMDRENDIE_Pos;
pub const SDMMC_MASK_CMDRENDIE: u32 = SDMMC_MASK_CMDRENDIE_Msk;
pub const SDMMC_MASK_CMDSENTIE_Pos: u32 = 7;
pub const SDMMC_MASK_CMDSENTIE_Msk: u32 = 0x1 << SDMMC_MASK_CMDSENTIE_Pos;
pub const SDMMC_MASK_CMDSENTIE: u32 = SDMMC_MASK_CMDSENTIE_Msk;
pub const SDMMC_MASK_DATAENDIE_Pos: u32 = 8;
pub const SDMMC_MASK_DATAENDIE_Msk: u32 = 0x1 << SDMMC_MASK_DATAENDIE_Pos;
pub const SDMMC_MASK_DATAENDIE: u32 = SDMMC_MASK_DATAENDIE_Msk;
pub const SDMMC_MASK_DHOLDIE_Pos: u32 = 9;
pub const SDMMC_MASK_DHOLDIE_Msk: u32 = 0x1 << SDMMC_MASK_DHOLDIE_Pos;
pub const SDMMC_MASK_DHOLDIE: u32 = SDMMC_MASK_DHOLDIE_Msk;
pub const SDMMC_MASK_DBCKENDIE_Pos: u32 = 10;
pub const SDMMC_MASK_DBCKENDIE_Msk: u32 = 0x1 << SDMMC_MASK_DBCKENDIE_Pos;
pub const SDMMC_MASK_DBCKENDIE: u32 = SDMMC_MASK_DBCKENDIE_Msk;
pub const SDMMC_MASK_DABORTIE_Pos: u32 = 11;
pub const SDMMC_MASK_DABORTIE_Msk: u32 = 0x1 << SDMMC_MASK_DABORTIE_Pos;
pub const SDMMC_MASK_DABORTIE: u32 = SDMMC_MASK_DABORTIE_Msk;
pub const SDMMC_MASK_TXFIFOHEIE_Pos: u32 = 14;
pub const SDMMC_MASK_TXFIFOHEIE_Msk: u32 = 0x1 << SDMMC_MASK_TXFIFOHEIE_Pos;
pub const SDMMC_MASK_TXFIFOHEIE: u32 = SDMMC_MASK_TXFIFOHEIE_Msk;
pub const SDMMC_MASK_RXFIFOHFIE_Pos: u32 = 15;
pub const SDMMC_MASK_RXFIFOHFIE_Msk: u32 = 0x1 << SDMMC_MASK_RXFIFOHFIE_Pos;
pub const SDMMC_MASK_RXFIFOHFIE: u32 = SDMMC_MASK_RXFIFOHFIE_Msk;
pub const SDMMC_MASK_RXFIFOFIE_Pos: u32 = 17;
pub const SDMMC_MASK_RXFIFOFIE_Msk: u32 = 0x1 << SDMMC_MASK_RXFIFOFIE_Pos;
pub const SDMMC_MASK_RXFIFOFIE: u32 = SDMMC_MASK_RXFIFOFIE_Msk;
pub const SDMMC_MASK_TXFIFOEIE_Pos: u32 = 18;
pub const SDMMC_MASK_TXFIFOEIE_Msk: u32 = 0x1 << SDMMC_MASK_TXFIFOEIE_Pos;
pub const SDMMC_MASK_TXFIFOEIE: u32 = SDMMC_MASK_TXFIFOEIE_Msk;
pub const SDMMC_MASK_BUSYD0ENDIE_Pos: u32 = 21;
pub const SDMMC_MASK_BUSYD0ENDIE_Msk: u32 = 0x1 << SDMMC_MASK_BUSYD0ENDIE_Pos;
pub const SDMMC_MASK_BUSYD0ENDIE: u32 = SDMMC_MASK_BUSYD0ENDIE_Msk;
pub const SDMMC_MASK_SDIOITIE_Pos: u32 = 22;
pub const SDMMC_MASK_SDIOITIE_Msk: u32 = 0x1 << SDMMC_MASK_SDIOITIE_Pos;
pub const SDMMC_MASK_SDIOITIE: u32 = SDMMC_MASK_SDIOITIE_Msk;
pub const SDMMC_MASK_ACKFAILIE_Pos: u32 = 23;
pub const SDMMC_MASK_ACKFAILIE_Msk: u32 = 0x1 << SDMMC_MASK_ACKFAILIE_Pos;
pub const SDMMC_MASK_ACKFAILIE: u32 = SDMMC_MASK_ACKFAILIE_Msk;
pub const SDMMC_MASK_ACKTIMEOUTIE_Pos: u32 = 24;
pub const SDMMC_MASK_ACKTIMEOUTIE_Msk: u32 = 0x1 << SDMMC_MASK_ACKTIMEOUTIE_Pos;
pub const SDMMC_MASK_ACKTIMEOUTIE: u32 = SDMMC_MASK_ACKTIMEOUTIE_Msk;
pub const SDMMC_MASK_VSWENDIE_Pos: u32 = 25;
pub const SDMMC_MASK_VSWENDIE_Msk: u32 = 0x1 << SDMMC_MASK_VSWENDIE_Pos;
pub const SDMMC_MASK_VSWENDIE: u32 = SDMMC_MASK_VSWENDIE_Msk;
pub const SDMMC_MASK_CKSTOPIE_Pos: u32 = 26;
pub const SDMMC_MASK_CKSTOPIE_Msk: u32 = 0x1 << SDMMC_MASK_CKSTOPIE_Pos;
pub const SDMMC_MASK_CKSTOPIE: u32 = SDMMC_MASK_CKSTOPIE_Msk;
pub const SDMMC_MASK_IDMABTCIE_Pos: u32 = 28;
pub const SDMMC_MASK_IDMABTCIE_Msk: u32 = 0x1 << SDMMC_MASK_IDMABTCIE_Pos;
pub const SDMMC_MASK_IDMABTCIE: u32 = SDMMC_MASK_IDMABTCIE_Msk;
pub const SDMMC_ACKTIME_ACKTIME_Pos: u32 = 0;
pub const SDMMC_ACKTIME_ACKTIME_Msk: u32 = 0x1FFFFFF << SDMMC_ACKTIME_ACKTIME_Pos;
pub const SDMMC_ACKTIME_ACKTIME: u32 = SDMMC_ACKTIME_ACKTIME_Msk;
pub const SDMMC_FIFO_FIFODATA_Pos: u32 = 0;
pub const SDMMC_FIFO_FIFODATA_Msk: u32 = 0xFFFFFFFF << SDMMC_FIFO_FIFODATA_Pos;
pub const SDMMC_FIFO_FIFODATA: u32 = SDMMC_FIFO_FIFODATA_Msk;
pub const SDMMC_IDMA_IDMAEN_Pos: u32 = 0;
pub const SDMMC_IDMA_IDMAEN_Msk: u32 = 0x1 << SDMMC_IDMA_IDMAEN_Pos;
pub const SDMMC_IDMA_IDMAEN: u32 = SDMMC_IDMA_IDMAEN_Msk;
pub const SDMMC_IDMA_IDMABMODE_Pos: u32 = 1;
pub const SDMMC_IDMA_IDMABMODE_Msk: u32 = 0x1 << SDMMC_IDMA_IDMABMODE_Pos;
pub const SDMMC_IDMA_IDMABMODE: u32 = SDMMC_IDMA_IDMABMODE_Msk;
pub const SDMMC_IDMA_IDMABACT_Pos: u32 = 2;
pub const SDMMC_IDMA_IDMABACT_Msk: u32 = 0x1 << SDMMC_IDMA_IDMABACT_Pos;
pub const SDMMC_IDMA_IDMABACT: u32 = SDMMC_IDMA_IDMABACT_Msk;
pub const SDMMC_IDMABSIZE_IDMABNDT_Pos: u32 = 5;
pub const SDMMC_IDMABSIZE_IDMABNDT_Msk: u32 = 0xFF << SDMMC_IDMABSIZE_IDMABNDT_Pos;
pub const SDMMC_IDMABSIZE_IDMABNDT: u32 = SDMMC_IDMABSIZE_IDMABNDT_Msk;
pub const SDMMC_IDMABASE0_IDMABASE0: u32 = 0xFFFFFFFF;
pub const SDMMC_IDMABASE1_IDMABASE1: u32 = 0xFFFFFFFF;
pub const DLYB_CR_DEN_Pos: u32 = 0;
pub const DLYB_CR_DEN_Msk: u32 = 0x1 << DLYB_CR_DEN_Pos;
pub const DLYB_CR_DEN: u32 = DLYB_CR_DEN_Msk;
pub const DLYB_CR_SEN_Pos: u32 = 1;
pub const DLYB_CR_SEN_Msk: u32 = 0x1 << DLYB_CR_SEN_Pos;
pub const DLYB_CR_SEN: u32 = DLYB_CR_SEN_Msk;
pub const DLYB_CFGR_SEL_Pos: u32 = 0;
pub const DLYB_CFGR_SEL_Msk: u32 = 0xF << DLYB_CFGR_SEL_Pos;
pub const DLYB_CFGR_SEL: u32 = DLYB_CFGR_SEL_Msk;
pub const DLYB_CFGR_SEL_0: u32 = 0x1 << DLYB_CFGR_SEL_Pos;
pub const DLYB_CFGR_SEL_1: u32 = 0x2 << DLYB_CFGR_SEL_Pos;
pub const DLYB_CFGR_SEL_2: u32 = 0x3 << DLYB_CFGR_SEL_Pos;
pub const DLYB_CFGR_SEL_3: u32 = 0x8 << DLYB_CFGR_SEL_Pos;
pub const DLYB_CFGR_UNIT_Pos: u32 = 8;
pub const DLYB_CFGR_UNIT_Msk: u32 = 0x7F << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT: u32 = DLYB_CFGR_UNIT_Msk;
pub const DLYB_CFGR_UNIT_0: u32 = 0x01 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_1: u32 = 0x02 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_2: u32 = 0x04 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_3: u32 = 0x08 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_4: u32 = 0x10 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_5: u32 = 0x20 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_UNIT_6: u32 = 0x40 << DLYB_CFGR_UNIT_Pos;
pub const DLYB_CFGR_LNG_Pos: u32 = 16;
pub const DLYB_CFGR_LNG_Msk: u32 = 0xFFF << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG: u32 = DLYB_CFGR_LNG_Msk;
pub const DLYB_CFGR_LNG_0: u32 = 0x001 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_1: u32 = 0x002 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_2: u32 = 0x004 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_3: u32 = 0x008 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_4: u32 = 0x010 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_5: u32 = 0x020 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_6: u32 = 0x040 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_7: u32 = 0x080 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_8: u32 = 0x100 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_9: u32 = 0x200 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_10: u32 = 0x400 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNG_11: u32 = 0x800 << DLYB_CFGR_LNG_Pos;
pub const DLYB_CFGR_LNGF_Pos: u32 = 31;
pub const DLYB_CFGR_LNGF_Msk: u32 = 0x1 << DLYB_CFGR_LNGF_Pos;
pub const DLYB_CFGR_LNGF: u32 = DLYB_CFGR_LNGF_Msk;
pub const SPI_CR1_SPE_Pos: u32 = 0;
pub const SPI_CR1_SPE_Msk: u32 = 0x1 << SPI_CR1_SPE_Pos;
pub const SPI_CR1_SPE: u32 = SPI_CR1_SPE_Msk;
pub const SPI_CR1_MASRX_Pos: u32 = 8;
pub const SPI_CR1_MASRX_Msk: u32 = 0x1 << SPI_CR1_MASRX_Pos;
pub const SPI_CR1_MASRX: u32 = SPI_CR1_MASRX_Msk;
pub const SPI_CR1_CSTART_Pos: u32 = 9;
pub const SPI_CR1_CSTART_Msk: u32 = 0x1 << SPI_CR1_CSTART_Pos;
pub const SPI_CR1_CSTART: u32 = SPI_CR1_CSTART_Msk;
pub const SPI_CR1_CSUSP_Pos: u32 = 10;
pub const SPI_CR1_CSUSP_Msk: u32 = 0x1 << SPI_CR1_CSUSP_Pos;
pub const SPI_CR1_CSUSP: u32 = SPI_CR1_CSUSP_Msk;
pub const SPI_CR1_HDDIR_Pos: u32 = 11;
pub const SPI_CR1_HDDIR_Msk: u32 = 0x1 << SPI_CR1_HDDIR_Pos;
pub const SPI_CR1_HDDIR: u32 = SPI_CR1_HDDIR_Msk;
pub const SPI_CR1_SSI_Pos: u32 = 12;
pub const SPI_CR1_SSI_Msk: u32 = 0x1 << SPI_CR1_SSI_Pos;
pub const SPI_CR1_SSI: u32 = SPI_CR1_SSI_Msk;
pub const SPI_CR1_CRC33_17_Pos: u32 = 13;
pub const SPI_CR1_CRC33_17_Msk: u32 = 0x1 << SPI_CR1_CRC33_17_Pos;
pub const SPI_CR1_CRC33_17: u32 = SPI_CR1_CRC33_17_Msk;
pub const SPI_CR1_RCRCINI_Pos: u32 = 14;
pub const SPI_CR1_RCRCINI_Msk: u32 = 0x1 << SPI_CR1_RCRCINI_Pos;
pub const SPI_CR1_RCRCINI: u32 = SPI_CR1_RCRCINI_Msk;
pub const SPI_CR1_TCRCINI_Pos: u32 = 15;
pub const SPI_CR1_TCRCINI_Msk: u32 = 0x1 << SPI_CR1_TCRCINI_Pos;
pub const SPI_CR1_TCRCINI: u32 = SPI_CR1_TCRCINI_Msk;
pub const SPI_CR1_IOLOCK_Pos: u32 = 16;
pub const SPI_CR1_IOLOCK_Msk: u32 = 0x1 << SPI_CR1_IOLOCK_Pos;
pub const SPI_CR1_IOLOCK: u32 = SPI_CR1_IOLOCK_Msk;
pub const SPI_CR2_TSER_Pos: u32 = 16;
pub const SPI_CR2_TSER_Msk: u32 = 0xFFFF << SPI_CR2_TSER_Pos;
pub const SPI_CR2_TSER: u32 = SPI_CR2_TSER_Msk;
pub const SPI_CR2_TSIZE_Pos: u32 = 0;
pub const SPI_CR2_TSIZE_Msk: u32 = 0xFFFF << SPI_CR2_TSIZE_Pos;
pub const SPI_CR2_TSIZE: u32 = SPI_CR2_TSIZE_Msk;
pub const SPI_CFG1_DSIZE_Pos: u32 = 0;
pub const SPI_CFG1_DSIZE_Msk: u32 = 0x1F << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_DSIZE: u32 = SPI_CFG1_DSIZE_Msk;
pub const SPI_CFG1_DSIZE_0: u32 = 0x01 << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_DSIZE_1: u32 = 0x02 << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_DSIZE_2: u32 = 0x04 << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_DSIZE_3: u32 = 0x08 << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_DSIZE_4: u32 = 0x10 << SPI_CFG1_DSIZE_Pos;
pub const SPI_CFG1_FTHLV_Pos: u32 = 5;
pub const SPI_CFG1_FTHLV_Msk: u32 = 0xF << SPI_CFG1_FTHLV_Pos;
pub const SPI_CFG1_FTHLV: u32 = SPI_CFG1_FTHLV_Msk;
pub const SPI_CFG1_FTHLV_0: u32 = 0x1 << SPI_CFG1_FTHLV_Pos;
pub const SPI_CFG1_FTHLV_1: u32 = 0x2 << SPI_CFG1_FTHLV_Pos;
pub const SPI_CFG1_FTHLV_2: u32 = 0x4 << SPI_CFG1_FTHLV_Pos;
pub const SPI_CFG1_FTHLV_3: u32 = 0x8 << SPI_CFG1_FTHLV_Pos;
pub const SPI_CFG1_UDRCFG_Pos: u32 = 9;
pub const SPI_CFG1_UDRCFG_Msk: u32 = 0x3 << SPI_CFG1_UDRCFG_Pos;
pub const SPI_CFG1_UDRCFG: u32 = SPI_CFG1_UDRCFG_Msk;
pub const SPI_CFG1_UDRCFG_0: u32 = 0x1 << SPI_CFG1_UDRCFG_Pos;
pub const SPI_CFG1_UDRCFG_1: u32 = 0x2 << SPI_CFG1_UDRCFG_Pos;
pub const SPI_CFG1_UDRDET_Pos: u32 = 11;
pub const SPI_CFG1_UDRDET_Msk: u32 = 0x3 << SPI_CFG1_UDRDET_Pos;
pub const SPI_CFG1_UDRDET: u32 = SPI_CFG1_UDRDET_Msk;
pub const SPI_CFG1_UDRDET_0: u32 = 0x1 << SPI_CFG1_UDRDET_Pos;
pub const SPI_CFG1_UDRDET_1: u32 = 0x2 << SPI_CFG1_UDRDET_Pos;
pub const SPI_CFG1_RXDMAEN_Pos: u32 = 14;
pub const SPI_CFG1_RXDMAEN_Msk: u32 = 0x1 << SPI_CFG1_RXDMAEN_Pos;
pub const SPI_CFG1_RXDMAEN: u32 = SPI_CFG1_RXDMAEN_Msk;
pub const SPI_CFG1_TXDMAEN_Pos: u32 = 15;
pub const SPI_CFG1_TXDMAEN_Msk: u32 = 0x1 << SPI_CFG1_TXDMAEN_Pos;
pub const SPI_CFG1_TXDMAEN: u32 = SPI_CFG1_TXDMAEN_Msk;
pub const SPI_CFG1_CRCSIZE_Pos: u32 = 16;
pub const SPI_CFG1_CRCSIZE_Msk: u32 = 0x1F << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCSIZE: u32 = SPI_CFG1_CRCSIZE_Msk;
pub const SPI_CFG1_CRCSIZE_0: u32 = 0x01 << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCSIZE_1: u32 = 0x02 << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCSIZE_2: u32 = 0x04 << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCSIZE_3: u32 = 0x08 << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCSIZE_4: u32 = 0x10 << SPI_CFG1_CRCSIZE_Pos;
pub const SPI_CFG1_CRCEN_Pos: u32 = 22;
pub const SPI_CFG1_CRCEN_Msk: u32 = 0x1 << SPI_CFG1_CRCEN_Pos;
pub const SPI_CFG1_CRCEN: u32 = SPI_CFG1_CRCEN_Msk;
pub const SPI_CFG1_MBR_Pos: u32 = 28;
pub const SPI_CFG1_MBR_Msk: u32 = 0x7 << SPI_CFG1_MBR_Pos;
pub const SPI_CFG1_MBR: u32 = SPI_CFG1_MBR_Msk;
pub const SPI_CFG1_MBR_0: u32 = 0x1 << SPI_CFG1_MBR_Pos;
pub const SPI_CFG1_MBR_1: u32 = 0x2 << SPI_CFG1_MBR_Pos;
pub const SPI_CFG1_MBR_2: u32 = 0x4 << SPI_CFG1_MBR_Pos;
pub const SPI_CFG2_MSSI_Pos: u32 = 0;
pub const SPI_CFG2_MSSI_Msk: u32 = 0xF << SPI_CFG2_MSSI_Pos;
pub const SPI_CFG2_MSSI: u32 = SPI_CFG2_MSSI_Msk;
pub const SPI_CFG2_MSSI_0: u32 = 0x1 << SPI_CFG2_MSSI_Pos;
pub const SPI_CFG2_MSSI_1: u32 = 0x2 << SPI_CFG2_MSSI_Pos;
pub const SPI_CFG2_MSSI_2: u32 = 0x4 << SPI_CFG2_MSSI_Pos;
pub const SPI_CFG2_MSSI_3: u32 = 0x8 << SPI_CFG2_MSSI_Pos;
pub const SPI_CFG2_MIDI_Pos: u32 = 4;
pub const SPI_CFG2_MIDI_Msk: u32 = 0xF << SPI_CFG2_MIDI_Pos;
pub const SPI_CFG2_MIDI: u32 = SPI_CFG2_MIDI_Msk;
pub const SPI_CFG2_MIDI_0: u32 = 0x1 << SPI_CFG2_MIDI_Pos;
pub const SPI_CFG2_MIDI_1: u32 = 0x2 << SPI_CFG2_MIDI_Pos;
pub const SPI_CFG2_MIDI_2: u32 = 0x4 << SPI_CFG2_MIDI_Pos;
pub const SPI_CFG2_MIDI_3: u32 = 0x8 << SPI_CFG2_MIDI_Pos;
pub const SPI_CFG2_IOSWP_Pos: u32 = 15;
pub const SPI_CFG2_IOSWP_Msk: u32 = 0x1 << SPI_CFG2_IOSWP_Pos;
pub const SPI_CFG2_IOSWP: u32 = SPI_CFG2_IOSWP_Msk;
pub const SPI_CFG2_COMM_Pos: u32 = 17;
pub const SPI_CFG2_COMM_Msk: u32 = 0x3 << SPI_CFG2_COMM_Pos;
pub const SPI_CFG2_COMM: u32 = SPI_CFG2_COMM_Msk;
pub const SPI_CFG2_COMM_0: u32 = 0x1 << SPI_CFG2_COMM_Pos;
pub const SPI_CFG2_COMM_1: u32 = 0x2 << SPI_CFG2_COMM_Pos;
pub const SPI_CFG2_SP_Pos: u32 = 19;
pub const SPI_CFG2_SP_Msk: u32 = 0x7 << SPI_CFG2_SP_Pos;
pub const SPI_CFG2_SP: u32 = SPI_CFG2_SP_Msk;
pub const SPI_CFG2_SP_0: u32 = 0x1 << SPI_CFG2_SP_Pos;
pub const SPI_CFG2_SP_1: u32 = 0x2 << SPI_CFG2_SP_Pos;
pub const SPI_CFG2_SP_2: u32 = 0x4 << SPI_CFG2_SP_Pos;
pub const SPI_CFG2_MASTER_Pos: u32 = 22;
pub const SPI_CFG2_MASTER_Msk: u32 = 0x1 << SPI_CFG2_MASTER_Pos;
pub const SPI_CFG2_MASTER: u32 = SPI_CFG2_MASTER_Msk;
pub const SPI_CFG2_LSBFRST_Pos: u32 = 23;
pub const SPI_CFG2_LSBFRST_Msk: u32 = 0x1 << SPI_CFG2_LSBFRST_Pos;
pub const SPI_CFG2_LSBFRST: u32 = SPI_CFG2_LSBFRST_Msk;
pub const SPI_CFG2_CPHA_Pos: u32 = 24;
pub const SPI_CFG2_CPHA_Msk: u32 = 0x1 << SPI_CFG2_CPHA_Pos;
pub const SPI_CFG2_CPHA: u32 = SPI_CFG2_CPHA_Msk;
pub const SPI_CFG2_CPOL_Pos: u32 = 25;
pub const SPI_CFG2_CPOL_Msk: u32 = 0x1 << SPI_CFG2_CPOL_Pos;
pub const SPI_CFG2_CPOL: u32 = SPI_CFG2_CPOL_Msk;
pub const SPI_CFG2_SSM_Pos: u32 = 26;
pub const SPI_CFG2_SSM_Msk: u32 = 0x1 << SPI_CFG2_SSM_Pos;
pub const SPI_CFG2_SSM: u32 = SPI_CFG2_SSM_Msk;
pub const SPI_CFG2_SSIOP_Pos: u32 = 28;
pub const SPI_CFG2_SSIOP_Msk: u32 = 0x1 << SPI_CFG2_SSIOP_Pos;
pub const SPI_CFG2_SSIOP: u32 = SPI_CFG2_SSIOP_Msk;
pub const SPI_CFG2_SSOE_Pos: u32 = 29;
pub const SPI_CFG2_SSOE_Msk: u32 = 0x1 << SPI_CFG2_SSOE_Pos;
pub const SPI_CFG2_SSOE: u32 = SPI_CFG2_SSOE_Msk;
pub const SPI_CFG2_SSOM_Pos: u32 = 30;
pub const SPI_CFG2_SSOM_Msk: u32 = 0x1 << SPI_CFG2_SSOM_Pos;
pub const SPI_CFG2_SSOM: u32 = SPI_CFG2_SSOM_Msk;
pub const SPI_CFG2_AFCNTR_Pos: u32 = 31;
pub const SPI_CFG2_AFCNTR_Msk: u32 = 0x1 << SPI_CFG2_AFCNTR_Pos;
pub const SPI_CFG2_AFCNTR: u32 = SPI_CFG2_AFCNTR_Msk;
pub const SPI_IER_RXPIE_Pos: u32 = 0;
pub const SPI_IER_RXPIE_Msk: u32 = 0x1 << SPI_IER_RXPIE_Pos;
pub const SPI_IER_RXPIE: u32 = SPI_IER_RXPIE_Msk;
pub const SPI_IER_TXPIE_Pos: u32 = 1;
pub const SPI_IER_TXPIE_Msk: u32 = 0x1 << SPI_IER_TXPIE_Pos;
pub const SPI_IER_TXPIE: u32 = SPI_IER_TXPIE_Msk;
pub const SPI_IER_DXPIE_Pos: u32 = 2;
pub const SPI_IER_DXPIE_Msk: u32 = 0x1 << SPI_IER_DXPIE_Pos;
pub const SPI_IER_DXPIE: u32 = SPI_IER_DXPIE_Msk;
pub const SPI_IER_EOTIE_Pos: u32 = 3;
pub const SPI_IER_EOTIE_Msk: u32 = 0x1 << SPI_IER_EOTIE_Pos;
pub const SPI_IER_EOTIE: u32 = SPI_IER_EOTIE_Msk;
pub const SPI_IER_TXTFIE_Pos: u32 = 4;
pub const SPI_IER_TXTFIE_Msk: u32 = 0x1 << SPI_IER_TXTFIE_Pos;
pub const SPI_IER_TXTFIE: u32 = SPI_IER_TXTFIE_Msk;
pub const SPI_IER_UDRIE_Pos: u32 = 5;
pub const SPI_IER_UDRIE_Msk: u32 = 0x1 << SPI_IER_UDRIE_Pos;
pub const SPI_IER_UDRIE: u32 = SPI_IER_UDRIE_Msk;
pub const SPI_IER_OVRIE_Pos: u32 = 6;
pub const SPI_IER_OVRIE_Msk: u32 = 0x1 << SPI_IER_OVRIE_Pos;
pub const SPI_IER_OVRIE: u32 = SPI_IER_OVRIE_Msk;
pub const SPI_IER_CRCEIE_Pos: u32 = 7;
pub const SPI_IER_CRCEIE_Msk: u32 = 0x1 << SPI_IER_CRCEIE_Pos;
pub const SPI_IER_CRCEIE: u32 = SPI_IER_CRCEIE_Msk;
pub const SPI_IER_TIFREIE_Pos: u32 = 8;
pub const SPI_IER_TIFREIE_Msk: u32 = 0x1 << SPI_IER_TIFREIE_Pos;
pub const SPI_IER_TIFREIE: u32 = SPI_IER_TIFREIE_Msk;
pub const SPI_IER_MODFIE_Pos: u32 = 9;
pub const SPI_IER_MODFIE_Msk: u32 = 0x1 << SPI_IER_MODFIE_Pos;
pub const SPI_IER_MODFIE: u32 = SPI_IER_MODFIE_Msk;
pub const SPI_IER_TSERFIE_Pos: u32 = 10;
pub const SPI_IER_TSERFIE_Msk: u32 = 0x1 << SPI_IER_TSERFIE_Pos;
pub const SPI_IER_TSERFIE: u32 = SPI_IER_TSERFIE_Msk;
pub const SPI_SR_RXP_Pos: u32 = 0;
pub const SPI_SR_RXP_Msk: u32 = 0x1 << SPI_SR_RXP_Pos;
pub const SPI_SR_RXP: u32 = SPI_SR_RXP_Msk;
pub const SPI_SR_TXP_Pos: u32 = 1;
pub const SPI_SR_TXP_Msk: u32 = 0x1 << SPI_SR_TXP_Pos;
pub const SPI_SR_TXP: u32 = SPI_SR_TXP_Msk;
pub const SPI_SR_DXP_Pos: u32 = 2;
pub const SPI_SR_DXP_Msk: u32 = 0x1 << SPI_SR_DXP_Pos;
pub const SPI_SR_DXP: u32 = SPI_SR_DXP_Msk;
pub const SPI_SR_EOT_Pos: u32 = 3;
pub const SPI_SR_EOT_Msk: u32 = 0x1 << SPI_SR_EOT_Pos;
pub const SPI_SR_EOT: u32 = SPI_SR_EOT_Msk;
pub const SPI_SR_TXTF_Pos: u32 = 4;
pub const SPI_SR_TXTF_Msk: u32 = 0x1 << SPI_SR_TXTF_Pos;
pub const SPI_SR_TXTF: u32 = SPI_SR_TXTF_Msk;
pub const SPI_SR_UDR_Pos: u32 = 5;
pub const SPI_SR_UDR_Msk: u32 = 0x1 << SPI_SR_UDR_Pos;
pub const SPI_SR_UDR: u32 = SPI_SR_UDR_Msk;
pub const SPI_SR_OVR_Pos: u32 = 6;
pub const SPI_SR_OVR_Msk: u32 = 0x1 << SPI_SR_OVR_Pos;
pub const SPI_SR_OVR: u32 = SPI_SR_OVR_Msk;
pub const SPI_SR_CRCE_Pos: u32 = 7;
pub const SPI_SR_CRCE_Msk: u32 = 0x1 << SPI_SR_CRCE_Pos;
pub const SPI_SR_CRCE: u32 = SPI_SR_CRCE_Msk;
pub const SPI_SR_TIFRE_Pos: u32 = 8;
pub const SPI_SR_TIFRE_Msk: u32 = 0x1 << SPI_SR_TIFRE_Pos;
pub const SPI_SR_TIFRE: u32 = SPI_SR_TIFRE_Msk;
pub const SPI_SR_MODF_Pos: u32 = 9;
pub const SPI_SR_MODF_Msk: u32 = 0x1 << SPI_SR_MODF_Pos;
pub const SPI_SR_MODF: u32 = SPI_SR_MODF_Msk;
pub const SPI_SR_TSERF_Pos: u32 = 10;
pub const SPI_SR_TSERF_Msk: u32 = 0x1 << SPI_SR_TSERF_Pos;
pub const SPI_SR_TSERF: u32 = SPI_SR_TSERF_Msk;
pub const SPI_SR_SUSP_Pos: u32 = 11;
pub const SPI_SR_SUSP_Msk: u32 = 0x1 << SPI_SR_SUSP_Pos;
pub const SPI_SR_SUSP: u32 = SPI_SR_SUSP_Msk;
pub const SPI_SR_TXC_Pos: u32 = 12;
pub const SPI_SR_TXC_Msk: u32 = 0x1 << SPI_SR_TXC_Pos;
pub const SPI_SR_TXC: u32 = SPI_SR_TXC_Msk;
pub const SPI_SR_RXPLVL_Pos: u32 = 13;
pub const SPI_SR_RXPLVL_Msk: u32 = 0x3 << SPI_SR_RXPLVL_Pos;
pub const SPI_SR_RXPLVL: u32 = SPI_SR_RXPLVL_Msk;
pub const SPI_SR_RXPLVL_0: u32 = 0x1 << SPI_SR_RXPLVL_Pos;
pub const SPI_SR_RXPLVL_1: u32 = 0x2 << SPI_SR_RXPLVL_Pos;
pub const SPI_SR_RXWNE_Pos: u32 = 15;
pub const SPI_SR_RXWNE_Msk: u32 = 0x1 << SPI_SR_RXWNE_Pos;
pub const SPI_SR_RXWNE: u32 = SPI_SR_RXWNE_Msk;
pub const SPI_SR_CTSIZE_Pos: u32 = 16;
pub const SPI_SR_CTSIZE_Msk: u32 = 0xFFFF << SPI_SR_CTSIZE_Pos;
pub const SPI_SR_CTSIZE: u32 = SPI_SR_CTSIZE_Msk;
pub const SPI_IFCR_EOTC_Pos: u32 = 3;
pub const SPI_IFCR_EOTC_Msk: u32 = 0x1 << SPI_IFCR_EOTC_Pos;
pub const SPI_IFCR_EOTC: u32 = SPI_IFCR_EOTC_Msk;
pub const SPI_IFCR_TXTFC_Pos: u32 = 4;
pub const SPI_IFCR_TXTFC_Msk: u32 = 0x1 << SPI_IFCR_TXTFC_Pos;
pub const SPI_IFCR_TXTFC: u32 = SPI_IFCR_TXTFC_Msk;
pub const SPI_IFCR_UDRC_Pos: u32 = 5;
pub const SPI_IFCR_UDRC_Msk: u32 = 0x1 << SPI_IFCR_UDRC_Pos;
pub const SPI_IFCR_UDRC: u32 = SPI_IFCR_UDRC_Msk;
pub const SPI_IFCR_OVRC_Pos: u32 = 6;
pub const SPI_IFCR_OVRC_Msk: u32 = 0x1 << SPI_IFCR_OVRC_Pos;
pub const SPI_IFCR_OVRC: u32 = SPI_IFCR_OVRC_Msk;
pub const SPI_IFCR_CRCEC_Pos: u32 = 7;
pub const SPI_IFCR_CRCEC_Msk: u32 = 0x1 << SPI_IFCR_CRCEC_Pos;
pub const SPI_IFCR_CRCEC: u32 = SPI_IFCR_CRCEC_Msk;
pub const SPI_IFCR_TIFREC_Pos: u32 = 8;
pub const SPI_IFCR_TIFREC_Msk: u32 = 0x1 << SPI_IFCR_TIFREC_Pos;
pub const SPI_IFCR_TIFREC: u32 = SPI_IFCR_TIFREC_Msk;
pub const SPI_IFCR_MODFC_Pos: u32 = 9;
pub const SPI_IFCR_MODFC_Msk: u32 = 0x1 << SPI_IFCR_MODFC_Pos;
pub const SPI_IFCR_MODFC: u32 = SPI_IFCR_MODFC_Msk;
pub const SPI_IFCR_TSERFC_Pos: u32 = 10;
pub const SPI_IFCR_TSERFC_Msk: u32 = 0x1 << SPI_IFCR_TSERFC_Pos;
pub const SPI_IFCR_TSERFC: u32 = SPI_IFCR_TSERFC_Msk;
pub const SPI_IFCR_SUSPC_Pos: u32 = 11;
pub const SPI_IFCR_SUSPC_Msk: u32 = 0x1 << SPI_IFCR_SUSPC_Pos;
pub const SPI_IFCR_SUSPC: u32 = SPI_IFCR_SUSPC_Msk;
pub const SPI_TXDR_TXDR_Pos: u32 = 0;
pub const SPI_TXDR_TXDR_Msk: u32 = 0xFFFFFFFF << SPI_TXDR_TXDR_Pos;
pub const SPI_TXDR_TXDR: u32 = SPI_TXDR_TXDR_Msk;
pub const SPI_RXDR_RXDR_Pos: u32 = 0;
pub const SPI_RXDR_RXDR_Msk: u32 = 0xFFFFFFFF << SPI_RXDR_RXDR_Pos;
pub const SPI_RXDR_RXDR: u32 = SPI_RXDR_RXDR_Msk;
pub const SPI_CRCPOLY_CRCPOLY_Pos: u32 = 0;
pub const SPI_CRCPOLY_CRCPOLY_Msk: u32 = 0xFFFFFFFF << SPI_CRCPOLY_CRCPOLY_Pos;
pub const SPI_CRCPOLY_CRCPOLY: u32 = SPI_CRCPOLY_CRCPOLY_Msk;
pub const SPI_TXCRC_TXCRC_Pos: u32 = 0;
pub const SPI_TXCRC_TXCRC_Msk: u32 = 0xFFFFFFFF << SPI_TXCRC_TXCRC_Pos;
pub const SPI_TXCRC_TXCRC: u32 = SPI_TXCRC_TXCRC_Msk;
pub const SPI_RXCRC_RXCRC_Pos: u32 = 0;
pub const SPI_RXCRC_RXCRC_Msk: u32 = 0xFFFFFFFF << SPI_RXCRC_RXCRC_Pos;
pub const SPI_RXCRC_RXCRC: u32 = SPI_RXCRC_RXCRC_Msk;
pub const SPI_UDRDR_UDRDR_Pos: u32 = 0;
pub const SPI_UDRDR_UDRDR_Msk: u32 = 0xFFFFFFFF << SPI_UDRDR_UDRDR_Pos;
pub const SPI_UDRDR_UDRDR: u32 = SPI_UDRDR_UDRDR_Msk;
pub const SPI_I2SCFGR_I2SMOD_Pos: u32 = 0;
pub const SPI_I2SCFGR_I2SMOD_Msk: u32 = 0x1 << SPI_I2SCFGR_I2SMOD_Pos;
pub const SPI_I2SCFGR_I2SMOD: u32 = SPI_I2SCFGR_I2SMOD_Msk;
pub const SPI_I2SCFGR_I2SCFG_Pos: u32 = 1;
pub const SPI_I2SCFGR_I2SCFG_Msk: u32 = 0x7 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG: u32 = SPI_I2SCFGR_I2SCFG_Msk;
pub const SPI_I2SCFGR_I2SCFG_0: u32 = 0x1 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG_1: u32 = 0x2 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG_2: u32 = 0x4 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SSTD_Pos: u32 = 4;
pub const SPI_I2SCFGR_I2SSTD_Msk: u32 = 0x3 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_I2SSTD: u32 = SPI_I2SCFGR_I2SSTD_Msk;
pub const SPI_I2SCFGR_I2SSTD_0: u32 = 0x1 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_I2SSTD_1: u32 = 0x2 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_PCMSYNC_Pos: u32 = 7;
pub const SPI_I2SCFGR_PCMSYNC_Msk: u32 = 0x1 << SPI_I2SCFGR_PCMSYNC_Pos;
pub const SPI_I2SCFGR_PCMSYNC: u32 = SPI_I2SCFGR_PCMSYNC_Msk;
pub const SPI_I2SCFGR_DATLEN_Pos: u32 = 8;
pub const SPI_I2SCFGR_DATLEN_Msk: u32 = 0x3 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_DATLEN: u32 = SPI_I2SCFGR_DATLEN_Msk;
pub const SPI_I2SCFGR_DATLEN_0: u32 = 0x1 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_DATLEN_1: u32 = 0x2 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_CHLEN_Pos: u32 = 10;
pub const SPI_I2SCFGR_CHLEN_Msk: u32 = 0x1 << SPI_I2SCFGR_CHLEN_Pos;
pub const SPI_I2SCFGR_CHLEN: u32 = SPI_I2SCFGR_CHLEN_Msk;
pub const SPI_I2SCFGR_CKPOL_Pos: u32 = 11;
pub const SPI_I2SCFGR_CKPOL_Msk: u32 = 0x1 << SPI_I2SCFGR_CKPOL_Pos;
pub const SPI_I2SCFGR_CKPOL: u32 = SPI_I2SCFGR_CKPOL_Msk;
pub const SPI_I2SCFGR_FIXCH_Pos: u32 = 12;
pub const SPI_I2SCFGR_FIXCH_Msk: u32 = 0x1 << SPI_I2SCFGR_FIXCH_Pos;
pub const SPI_I2SCFGR_FIXCH: u32 = SPI_I2SCFGR_FIXCH_Msk;
pub const SPI_I2SCFGR_WSINV_Pos: u32 = 13;
pub const SPI_I2SCFGR_WSINV_Msk: u32 = 0x1 << SPI_I2SCFGR_WSINV_Pos;
pub const SPI_I2SCFGR_WSINV: u32 = SPI_I2SCFGR_WSINV_Msk;
pub const SPI_I2SCFGR_DATFMT_Pos: u32 = 14;
pub const SPI_I2SCFGR_DATFMT_Msk: u32 = 0x1 << SPI_I2SCFGR_DATFMT_Pos;
pub const SPI_I2SCFGR_DATFMT: u32 = SPI_I2SCFGR_DATFMT_Msk;
pub const SPI_I2SCFGR_I2SDIV_Pos: u32 = 16;
pub const SPI_I2SCFGR_I2SDIV_Msk: u32 = 0xFF << SPI_I2SCFGR_I2SDIV_Pos;
pub const SPI_I2SCFGR_I2SDIV: u32 = SPI_I2SCFGR_I2SDIV_Msk;
pub const SPI_I2SCFGR_ODD_Pos: u32 = 24;
pub const SPI_I2SCFGR_ODD_Msk: u32 = 0x1 << SPI_I2SCFGR_ODD_Pos;
pub const SPI_I2SCFGR_ODD: u32 = SPI_I2SCFGR_ODD_Msk;
pub const SPI_I2SCFGR_MCKOE_Pos: u32 = 25;
pub const SPI_I2SCFGR_MCKOE_Msk: u32 = 0x1 << SPI_I2SCFGR_MCKOE_Pos;
pub const SPI_I2SCFGR_MCKOE: u32 = SPI_I2SCFGR_MCKOE_Msk;
pub const SYSCFG_PMCR_I2C1_FMP_Pos: u32 = 0;
pub const SYSCFG_PMCR_I2C1_FMP_Msk: u32 = 0x1 << SYSCFG_PMCR_I2C1_FMP_Pos;
pub const SYSCFG_PMCR_I2C1_FMP: u32 = SYSCFG_PMCR_I2C1_FMP_Msk;
pub const SYSCFG_PMCR_I2C2_FMP_Pos: u32 = 1;
pub const SYSCFG_PMCR_I2C2_FMP_Msk: u32 = 0x1 << SYSCFG_PMCR_I2C2_FMP_Pos;
pub const SYSCFG_PMCR_I2C2_FMP: u32 = SYSCFG_PMCR_I2C2_FMP_Msk;
pub const SYSCFG_PMCR_I2C3_FMP_Pos: u32 = 2;
pub const SYSCFG_PMCR_I2C3_FMP_Msk: u32 = 0x1 << SYSCFG_PMCR_I2C3_FMP_Pos;
pub const SYSCFG_PMCR_I2C3_FMP: u32 = SYSCFG_PMCR_I2C3_FMP_Msk;
pub const SYSCFG_PMCR_I2C4_FMP_Pos: u32 = 3;
pub const SYSCFG_PMCR_I2C4_FMP_Msk: u32 = 0x1 << SYSCFG_PMCR_I2C4_FMP_Pos;
pub const SYSCFG_PMCR_I2C4_FMP: u32 = SYSCFG_PMCR_I2C4_FMP_Msk;
pub const SYSCFG_PMCR_I2C_PB6_FMP_Pos: u32 = 4;
pub const SYSCFG_PMCR_I2C_PB6_FMP_Msk: u32 = 0x1 << SYSCFG_PMCR_I2C_PB6_FMP_Pos;
pub const SYSCFG_PMCR_I2C_PB6_FMP: u32 = SYSCFG_PMCR_I2C_PB6_FMP_Msk;
pub const SYSCFG_PMCR_I2C_PB7_FMP_Pos: u32 = 5;
pub const SYSCFG_PMCR_I2C_PB7_FMP_Msk: u32 = 0x1 << SYSCFG_PMCR_I2C_PB7_FMP_Pos;
pub const SYSCFG_PMCR_I2C_PB7_FMP: u32 = SYSCFG_PMCR_I2C_PB7_FMP_Msk;
pub const SYSCFG_PMCR_I2C_PB8_FMP_Pos: u32 = 6;
pub const SYSCFG_PMCR_I2C_PB8_FMP_Msk: u32 = 0x1 << SYSCFG_PMCR_I2C_PB8_FMP_Pos;
pub const SYSCFG_PMCR_I2C_PB8_FMP: u32 = SYSCFG_PMCR_I2C_PB8_FMP_Msk;
pub const SYSCFG_PMCR_I2C_PB9_FMP_Pos: u32 = 7;
pub const SYSCFG_PMCR_I2C_PB9_FMP_Msk: u32 = 0x1 << SYSCFG_PMCR_I2C_PB9_FMP_Pos;
pub const SYSCFG_PMCR_I2C_PB9_FMP: u32 = SYSCFG_PMCR_I2C_PB9_FMP_Msk;
pub const SYSCFG_PMCR_PA0SO_Pos: u32 = 24;
pub const SYSCFG_PMCR_PA0SO_Msk: u32 = 0x1 << SYSCFG_PMCR_PA0SO_Pos;
pub const SYSCFG_PMCR_PA0SO: u32 = SYSCFG_PMCR_PA0SO_Msk;
pub const SYSCFG_PMCR_PA1SO_Pos: u32 = 25;
pub const SYSCFG_PMCR_PA1SO_Msk: u32 = 0x1 << SYSCFG_PMCR_PA1SO_Pos;
pub const SYSCFG_PMCR_PA1SO: u32 = SYSCFG_PMCR_PA1SO_Msk;
pub const SYSCFG_PMCR_PC2SO_Pos: u32 = 26;
pub const SYSCFG_PMCR_PC2SO_Msk: u32 = 0x1 << SYSCFG_PMCR_PC2SO_Pos;
pub const SYSCFG_PMCR_PC2SO: u32 = SYSCFG_PMCR_PC2SO_Msk;
pub const SYSCFG_PMCR_PC3SO_Pos: u32 = 27;
pub const SYSCFG_PMCR_PC3SO_Msk: u32 = 0x1 << SYSCFG_PMCR_PC3SO_Pos;
pub const SYSCFG_PMCR_PC3SO: u32 = SYSCFG_PMCR_PC3SO_Msk;
pub const SYSCFG_EXTICR1_EXTI0_Pos: u32 = 0;
pub const SYSCFG_EXTICR1_EXTI0_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI0_Pos;
pub const SYSCFG_EXTICR1_EXTI0: u32 = SYSCFG_EXTICR1_EXTI0_Msk;
pub const SYSCFG_EXTICR1_EXTI1_Pos: u32 = 4;
pub const SYSCFG_EXTICR1_EXTI1_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI1_Pos;
pub const SYSCFG_EXTICR1_EXTI1: u32 = SYSCFG_EXTICR1_EXTI1_Msk;
pub const SYSCFG_EXTICR1_EXTI2_Pos: u32 = 8;
pub const SYSCFG_EXTICR1_EXTI2_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI2_Pos;
pub const SYSCFG_EXTICR1_EXTI2: u32 = SYSCFG_EXTICR1_EXTI2_Msk;
pub const SYSCFG_EXTICR1_EXTI3_Pos: u32 = 12;
pub const SYSCFG_EXTICR1_EXTI3_Msk: u32 = 0xF << SYSCFG_EXTICR1_EXTI3_Pos;
pub const SYSCFG_EXTICR1_EXTI3: u32 = SYSCFG_EXTICR1_EXTI3_Msk;
pub const SYSCFG_EXTICR1_EXTI0_PA: u32 = 0;
pub const SYSCFG_EXTICR1_EXTI0_PB: u32 = 0x00000001;
pub const SYSCFG_EXTICR1_EXTI0_PC: u32 = 0x00000002;
pub const SYSCFG_EXTICR1_EXTI0_PD: u32 = 0x00000003;
pub const SYSCFG_EXTICR1_EXTI0_PE: u32 = 0x00000004;
pub const SYSCFG_EXTICR1_EXTI0_PF: u32 = 0x00000005;
pub const SYSCFG_EXTICR1_EXTI0_PG: u32 = 0x00000006;
pub const SYSCFG_EXTICR1_EXTI0_PH: u32 = 0x00000007;
pub const SYSCFG_EXTICR1_EXTI0_PI: u32 = 0x00000008;
pub const SYSCFG_EXTICR1_EXTI0_PJ: u32 = 0x00000009;
pub const SYSCFG_EXTICR1_EXTI0_PK: u32 = 0x0000000A;
pub const SYSCFG_EXTICR1_EXTI1_PA: u32 = 0;
pub const SYSCFG_EXTICR1_EXTI1_PB: u32 = 0x00000010;
pub const SYSCFG_EXTICR1_EXTI1_PC: u32 = 0x00000020;
pub const SYSCFG_EXTICR1_EXTI1_PD: u32 = 0x00000030;
pub const SYSCFG_EXTICR1_EXTI1_PE: u32 = 0x00000040;
pub const SYSCFG_EXTICR1_EXTI1_PF: u32 = 0x00000050;
pub const SYSCFG_EXTICR1_EXTI1_PG: u32 = 0x00000060;
pub const SYSCFG_EXTICR1_EXTI1_PH: u32 = 0x00000070;
pub const SYSCFG_EXTICR1_EXTI1_PI: u32 = 0x00000080;
pub const SYSCFG_EXTICR1_EXTI1_PJ: u32 = 0x00000090;
pub const SYSCFG_EXTICR1_EXTI1_PK: u32 = 0x000000A0;
pub const SYSCFG_EXTICR1_EXTI2_PA: u32 = 0;
pub const SYSCFG_EXTICR1_EXTI2_PB: u32 = 0x00000100;
pub const SYSCFG_EXTICR1_EXTI2_PC: u32 = 0x00000200;
pub const SYSCFG_EXTICR1_EXTI2_PD: u32 = 0x00000300;
pub const SYSCFG_EXTICR1_EXTI2_PE: u32 = 0x00000400;
pub const SYSCFG_EXTICR1_EXTI2_PF: u32 = 0x00000500;
pub const SYSCFG_EXTICR1_EXTI2_PG: u32 = 0x00000600;
pub const SYSCFG_EXTICR1_EXTI2_PH: u32 = 0x00000700;
pub const SYSCFG_EXTICR1_EXTI2_PI: u32 = 0x00000800;
pub const SYSCFG_EXTICR1_EXTI2_PJ: u32 = 0x00000900;
pub const SYSCFG_EXTICR1_EXTI2_PK: u32 = 0x00000A00;
pub const SYSCFG_EXTICR1_EXTI3_PA: u32 = 0;
pub const SYSCFG_EXTICR1_EXTI3_PB: u32 = 0x00001000;
pub const SYSCFG_EXTICR1_EXTI3_PC: u32 = 0x00002000;
pub const SYSCFG_EXTICR1_EXTI3_PD: u32 = 0x00003000;
pub const SYSCFG_EXTICR1_EXTI3_PE: u32 = 0x00004000;
pub const SYSCFG_EXTICR1_EXTI3_PF: u32 = 0x00005000;
pub const SYSCFG_EXTICR1_EXTI3_PG: u32 = 0x00006000;
pub const SYSCFG_EXTICR1_EXTI3_PH: u32 = 0x00007000;
pub const SYSCFG_EXTICR1_EXTI3_PI: u32 = 0x00008000;
pub const SYSCFG_EXTICR1_EXTI3_PJ: u32 = 0x00009000;
pub const SYSCFG_EXTICR1_EXTI3_PK: u32 = 0x0000A000;
pub const SYSCFG_EXTICR2_EXTI4_Pos: u32 = 0;
pub const SYSCFG_EXTICR2_EXTI4_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI4_Pos;
pub const SYSCFG_EXTICR2_EXTI4: u32 = SYSCFG_EXTICR2_EXTI4_Msk;
pub const SYSCFG_EXTICR2_EXTI5_Pos: u32 = 4;
pub const SYSCFG_EXTICR2_EXTI5_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI5_Pos;
pub const SYSCFG_EXTICR2_EXTI5: u32 = SYSCFG_EXTICR2_EXTI5_Msk;
pub const SYSCFG_EXTICR2_EXTI6_Pos: u32 = 8;
pub const SYSCFG_EXTICR2_EXTI6_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI6_Pos;
pub const SYSCFG_EXTICR2_EXTI6: u32 = SYSCFG_EXTICR2_EXTI6_Msk;
pub const SYSCFG_EXTICR2_EXTI7_Pos: u32 = 12;
pub const SYSCFG_EXTICR2_EXTI7_Msk: u32 = 0xF << SYSCFG_EXTICR2_EXTI7_Pos;
pub const SYSCFG_EXTICR2_EXTI7: u32 = SYSCFG_EXTICR2_EXTI7_Msk;
pub const SYSCFG_EXTICR2_EXTI4_PA: u32 = 0;
pub const SYSCFG_EXTICR2_EXTI4_PB: u32 = 0x00000001;
pub const SYSCFG_EXTICR2_EXTI4_PC: u32 = 0x00000002;
pub const SYSCFG_EXTICR2_EXTI4_PD: u32 = 0x00000003;
pub const SYSCFG_EXTICR2_EXTI4_PE: u32 = 0x00000004;
pub const SYSCFG_EXTICR2_EXTI4_PF: u32 = 0x00000005;
pub const SYSCFG_EXTICR2_EXTI4_PG: u32 = 0x00000006;
pub const SYSCFG_EXTICR2_EXTI4_PH: u32 = 0x00000007;
pub const SYSCFG_EXTICR2_EXTI4_PI: u32 = 0x00000008;
pub const SYSCFG_EXTICR2_EXTI4_PJ: u32 = 0x00000009;
pub const SYSCFG_EXTICR2_EXTI4_PK: u32 = 0x0000000A;
pub const SYSCFG_EXTICR2_EXTI5_PA: u32 = 0;
pub const SYSCFG_EXTICR2_EXTI5_PB: u32 = 0x00000010;
pub const SYSCFG_EXTICR2_EXTI5_PC: u32 = 0x00000020;
pub const SYSCFG_EXTICR2_EXTI5_PD: u32 = 0x00000030;
pub const SYSCFG_EXTICR2_EXTI5_PE: u32 = 0x00000040;
pub const SYSCFG_EXTICR2_EXTI5_PF: u32 = 0x00000050;
pub const SYSCFG_EXTICR2_EXTI5_PG: u32 = 0x00000060;
pub const SYSCFG_EXTICR2_EXTI5_PH: u32 = 0x00000070;
pub const SYSCFG_EXTICR2_EXTI5_PI: u32 = 0x00000080;
pub const SYSCFG_EXTICR2_EXTI5_PJ: u32 = 0x00000090;
pub const SYSCFG_EXTICR2_EXTI5_PK: u32 = 0x000000A0;
pub const SYSCFG_EXTICR2_EXTI6_PA: u32 = 0;
pub const SYSCFG_EXTICR2_EXTI6_PB: u32 = 0x00000100;
pub const SYSCFG_EXTICR2_EXTI6_PC: u32 = 0x00000200;
pub const SYSCFG_EXTICR2_EXTI6_PD: u32 = 0x00000300;
pub const SYSCFG_EXTICR2_EXTI6_PE: u32 = 0x00000400;
pub const SYSCFG_EXTICR2_EXTI6_PF: u32 = 0x00000500;
pub const SYSCFG_EXTICR2_EXTI6_PG: u32 = 0x00000600;
pub const SYSCFG_EXTICR2_EXTI6_PH: u32 = 0x00000700;
pub const SYSCFG_EXTICR2_EXTI6_PI: u32 = 0x00000800;
pub const SYSCFG_EXTICR2_EXTI6_PJ: u32 = 0x00000900;
pub const SYSCFG_EXTICR2_EXTI6_PK: u32 = 0x00000A00;
pub const SYSCFG_EXTICR2_EXTI7_PA: u32 = 0;
pub const SYSCFG_EXTICR2_EXTI7_PB: u32 = 0x00001000;
pub const SYSCFG_EXTICR2_EXTI7_PC: u32 = 0x00002000;
pub const SYSCFG_EXTICR2_EXTI7_PD: u32 = 0x00003000;
pub const SYSCFG_EXTICR2_EXTI7_PE: u32 = 0x00004000;
pub const SYSCFG_EXTICR2_EXTI7_PF: u32 = 0x00005000;
pub const SYSCFG_EXTICR2_EXTI7_PG: u32 = 0x00006000;
pub const SYSCFG_EXTICR2_EXTI7_PH: u32 = 0x00007000;
pub const SYSCFG_EXTICR2_EXTI7_PI: u32 = 0x00008000;
pub const SYSCFG_EXTICR2_EXTI7_PJ: u32 = 0x00009000;
pub const SYSCFG_EXTICR2_EXTI7_PK: u32 = 0x0000A000;
pub const SYSCFG_EXTICR3_EXTI8_Pos: u32 = 0;
pub const SYSCFG_EXTICR3_EXTI8_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI8_Pos;
pub const SYSCFG_EXTICR3_EXTI8: u32 = SYSCFG_EXTICR3_EXTI8_Msk;
pub const SYSCFG_EXTICR3_EXTI9_Pos: u32 = 4;
pub const SYSCFG_EXTICR3_EXTI9_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI9_Pos;
pub const SYSCFG_EXTICR3_EXTI9: u32 = SYSCFG_EXTICR3_EXTI9_Msk;
pub const SYSCFG_EXTICR3_EXTI10_Pos: u32 = 8;
pub const SYSCFG_EXTICR3_EXTI10_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI10_Pos;
pub const SYSCFG_EXTICR3_EXTI10: u32 = SYSCFG_EXTICR3_EXTI10_Msk;
pub const SYSCFG_EXTICR3_EXTI11_Pos: u32 = 12;
pub const SYSCFG_EXTICR3_EXTI11_Msk: u32 = 0xF << SYSCFG_EXTICR3_EXTI11_Pos;
pub const SYSCFG_EXTICR3_EXTI11: u32 = SYSCFG_EXTICR3_EXTI11_Msk;
pub const SYSCFG_EXTICR3_EXTI8_PA: u32 = 0;
pub const SYSCFG_EXTICR3_EXTI8_PB: u32 = 0x00000001;
pub const SYSCFG_EXTICR3_EXTI8_PC: u32 = 0x00000002;
pub const SYSCFG_EXTICR3_EXTI8_PD: u32 = 0x00000003;
pub const SYSCFG_EXTICR3_EXTI8_PE: u32 = 0x00000004;
pub const SYSCFG_EXTICR3_EXTI8_PF: u32 = 0x00000005;
pub const SYSCFG_EXTICR3_EXTI8_PG: u32 = 0x00000006;
pub const SYSCFG_EXTICR3_EXTI8_PH: u32 = 0x00000007;
pub const SYSCFG_EXTICR3_EXTI8_PI: u32 = 0x00000008;
pub const SYSCFG_EXTICR3_EXTI8_PJ: u32 = 0x00000009;
pub const SYSCFG_EXTICR3_EXTI8_PK: u32 = 0x0000000A;
pub const SYSCFG_EXTICR3_EXTI9_PA: u32 = 0;
pub const SYSCFG_EXTICR3_EXTI9_PB: u32 = 0x00000010;
pub const SYSCFG_EXTICR3_EXTI9_PC: u32 = 0x00000020;
pub const SYSCFG_EXTICR3_EXTI9_PD: u32 = 0x00000030;
pub const SYSCFG_EXTICR3_EXTI9_PE: u32 = 0x00000040;
pub const SYSCFG_EXTICR3_EXTI9_PF: u32 = 0x00000050;
pub const SYSCFG_EXTICR3_EXTI9_PG: u32 = 0x00000060;
pub const SYSCFG_EXTICR3_EXTI9_PH: u32 = 0x00000070;
pub const SYSCFG_EXTICR3_EXTI9_PI: u32 = 0x00000080;
pub const SYSCFG_EXTICR3_EXTI9_PJ: u32 = 0x00000090;
pub const SYSCFG_EXTICR3_EXTI9_PK: u32 = 0x000000A0;
pub const SYSCFG_EXTICR3_EXTI10_PA: u32 = 0;
pub const SYSCFG_EXTICR3_EXTI10_PB: u32 = 0x00000100;
pub const SYSCFG_EXTICR3_EXTI10_PC: u32 = 0x00000200;
pub const SYSCFG_EXTICR3_EXTI10_PD: u32 = 0x00000300;
pub const SYSCFG_EXTICR3_EXTI10_PE: u32 = 0x00000400;
pub const SYSCFG_EXTICR3_EXTI10_PF: u32 = 0x00000500;
pub const SYSCFG_EXTICR3_EXTI10_PG: u32 = 0x00000600;
pub const SYSCFG_EXTICR3_EXTI10_PH: u32 = 0x00000700;
pub const SYSCFG_EXTICR3_EXTI10_PI: u32 = 0x00000800;
pub const SYSCFG_EXTICR3_EXTI10_PJ: u32 = 0x00000900;
pub const SYSCFG_EXTICR3_EXTI10_PK: u32 = 0x00000A00;
pub const SYSCFG_EXTICR3_EXTI11_PA: u32 = 0;
pub const SYSCFG_EXTICR3_EXTI11_PB: u32 = 0x00001000;
pub const SYSCFG_EXTICR3_EXTI11_PC: u32 = 0x00002000;
pub const SYSCFG_EXTICR3_EXTI11_PD: u32 = 0x00003000;
pub const SYSCFG_EXTICR3_EXTI11_PE: u32 = 0x00004000;
pub const SYSCFG_EXTICR3_EXTI11_PF: u32 = 0x00005000;
pub const SYSCFG_EXTICR3_EXTI11_PG: u32 = 0x00006000;
pub const SYSCFG_EXTICR3_EXTI11_PH: u32 = 0x00007000;
pub const SYSCFG_EXTICR3_EXTI11_PI: u32 = 0x00008000;
pub const SYSCFG_EXTICR3_EXTI11_PJ: u32 = 0x00009000;
pub const SYSCFG_EXTICR3_EXTI11_PK: u32 = 0x0000A000;
pub const SYSCFG_EXTICR4_EXTI12_Pos: u32 = 0;
pub const SYSCFG_EXTICR4_EXTI12_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI12_Pos;
pub const SYSCFG_EXTICR4_EXTI12: u32 = SYSCFG_EXTICR4_EXTI12_Msk;
pub const SYSCFG_EXTICR4_EXTI13_Pos: u32 = 4;
pub const SYSCFG_EXTICR4_EXTI13_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI13_Pos;
pub const SYSCFG_EXTICR4_EXTI13: u32 = SYSCFG_EXTICR4_EXTI13_Msk;
pub const SYSCFG_EXTICR4_EXTI14_Pos: u32 = 8;
pub const SYSCFG_EXTICR4_EXTI14_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI14_Pos;
pub const SYSCFG_EXTICR4_EXTI14: u32 = SYSCFG_EXTICR4_EXTI14_Msk;
pub const SYSCFG_EXTICR4_EXTI15_Pos: u32 = 12;
pub const SYSCFG_EXTICR4_EXTI15_Msk: u32 = 0xF << SYSCFG_EXTICR4_EXTI15_Pos;
pub const SYSCFG_EXTICR4_EXTI15: u32 = SYSCFG_EXTICR4_EXTI15_Msk;
pub const SYSCFG_EXTICR4_EXTI12_PA: u32 = 0;
pub const SYSCFG_EXTICR4_EXTI12_PB: u32 = 0x00000001;
pub const SYSCFG_EXTICR4_EXTI12_PC: u32 = 0x00000002;
pub const SYSCFG_EXTICR4_EXTI12_PD: u32 = 0x00000003;
pub const SYSCFG_EXTICR4_EXTI12_PE: u32 = 0x00000004;
pub const SYSCFG_EXTICR4_EXTI12_PF: u32 = 0x00000005;
pub const SYSCFG_EXTICR4_EXTI12_PG: u32 = 0x00000006;
pub const SYSCFG_EXTICR4_EXTI12_PH: u32 = 0x00000007;
pub const SYSCFG_EXTICR4_EXTI12_PI: u32 = 0x00000008;
pub const SYSCFG_EXTICR4_EXTI12_PJ: u32 = 0x00000009;
pub const SYSCFG_EXTICR4_EXTI12_PK: u32 = 0x0000000A;
pub const SYSCFG_EXTICR4_EXTI13_PA: u32 = 0;
pub const SYSCFG_EXTICR4_EXTI13_PB: u32 = 0x00000010;
pub const SYSCFG_EXTICR4_EXTI13_PC: u32 = 0x00000020;
pub const SYSCFG_EXTICR4_EXTI13_PD: u32 = 0x00000030;
pub const SYSCFG_EXTICR4_EXTI13_PE: u32 = 0x00000040;
pub const SYSCFG_EXTICR4_EXTI13_PF: u32 = 0x00000050;
pub const SYSCFG_EXTICR4_EXTI13_PG: u32 = 0x00000060;
pub const SYSCFG_EXTICR4_EXTI13_PH: u32 = 0x00000070;
pub const SYSCFG_EXTICR4_EXTI13_PI: u32 = 0x00000080;
pub const SYSCFG_EXTICR4_EXTI13_PJ: u32 = 0x00000090;
pub const SYSCFG_EXTICR4_EXTI13_PK: u32 = 0x000000A0;
pub const SYSCFG_EXTICR4_EXTI14_PA: u32 = 0;
pub const SYSCFG_EXTICR4_EXTI14_PB: u32 = 0x00000100;
pub const SYSCFG_EXTICR4_EXTI14_PC: u32 = 0x00000200;
pub const SYSCFG_EXTICR4_EXTI14_PD: u32 = 0x00000300;
pub const SYSCFG_EXTICR4_EXTI14_PE: u32 = 0x00000400;
pub const SYSCFG_EXTICR4_EXTI14_PF: u32 = 0x00000500;
pub const SYSCFG_EXTICR4_EXTI14_PG: u32 = 0x00000600;
pub const SYSCFG_EXTICR4_EXTI14_PH: u32 = 0x00000700;
pub const SYSCFG_EXTICR4_EXTI14_PI: u32 = 0x00000800;
pub const SYSCFG_EXTICR4_EXTI14_PJ: u32 = 0x00000900;
pub const SYSCFG_EXTICR4_EXTI14_PK: u32 = 0x00000A00;
pub const SYSCFG_EXTICR4_EXTI15_PA: u32 = 0;
pub const SYSCFG_EXTICR4_EXTI15_PB: u32 = 0x00001000;
pub const SYSCFG_EXTICR4_EXTI15_PC: u32 = 0x00002000;
pub const SYSCFG_EXTICR4_EXTI15_PD: u32 = 0x00003000;
pub const SYSCFG_EXTICR4_EXTI15_PE: u32 = 0x00004000;
pub const SYSCFG_EXTICR4_EXTI15_PF: u32 = 0x00005000;
pub const SYSCFG_EXTICR4_EXTI15_PG: u32 = 0x00006000;
pub const SYSCFG_EXTICR4_EXTI15_PH: u32 = 0x00007000;
pub const SYSCFG_EXTICR4_EXTI15_PI: u32 = 0x00008000;
pub const SYSCFG_EXTICR4_EXTI15_PJ: u32 = 0x00009000;
pub const SYSCFG_EXTICR4_EXTI15_PK: u32 = 0x0000A000;
pub const SYSCFG_CFGR_PVDL_Pos: u32 = 2;
pub const SYSCFG_CFGR_PVDL_Msk: u32 = 0x1 << SYSCFG_CFGR_PVDL_Pos;
pub const SYSCFG_CFGR_PVDL: u32 = SYSCFG_CFGR_PVDL_Msk;
pub const SYSCFG_CFGR_FLASHL_Pos: u32 = 3;
pub const SYSCFG_CFGR_FLASHL_Msk: u32 = 0x1 << SYSCFG_CFGR_FLASHL_Pos;
pub const SYSCFG_CFGR_FLASHL: u32 = SYSCFG_CFGR_FLASHL_Msk;
pub const SYSCFG_CFGR_CM7L_Pos: u32 = 6;
pub const SYSCFG_CFGR_CM7L_Msk: u32 = 0x1 << SYSCFG_CFGR_CM7L_Pos;
pub const SYSCFG_CFGR_CM7L: u32 = SYSCFG_CFGR_CM7L_Msk;
pub const SYSCFG_CFGR_DTCML_Pos: u32 = 13;
pub const SYSCFG_CFGR_DTCML_Msk: u32 = 0x1 << SYSCFG_CFGR_DTCML_Pos;
pub const SYSCFG_CFGR_DTCML: u32 = SYSCFG_CFGR_DTCML_Msk;
pub const SYSCFG_CFGR_ITCML_Pos: u32 = 14;
pub const SYSCFG_CFGR_ITCML_Msk: u32 = 0x1 << SYSCFG_CFGR_ITCML_Pos;
pub const SYSCFG_CFGR_ITCML: u32 = SYSCFG_CFGR_ITCML_Msk;
pub const SYSCFG_CCCSR_EN_Pos: u32 = 0;
pub const SYSCFG_CCCSR_EN_Msk: u32 = 0x1 << SYSCFG_CCCSR_EN_Pos;
pub const SYSCFG_CCCSR_EN: u32 = SYSCFG_CCCSR_EN_Msk;
pub const SYSCFG_CCCSR_CS_Pos: u32 = 1;
pub const SYSCFG_CCCSR_CS_Msk: u32 = 0x1 << SYSCFG_CCCSR_CS_Pos;
pub const SYSCFG_CCCSR_CS: u32 = SYSCFG_CCCSR_CS_Msk;
pub const SYSCFG_CCCSR_CS_MMC_Pos: u32 = 3;
pub const SYSCFG_CCCSR_CS_MMC_Msk: u32 = 0x1 << SYSCFG_CCCSR_CS_MMC_Pos;
pub const SYSCFG_CCCSR_CS_MMC: u32 = SYSCFG_CCCSR_CS_MMC_Msk;
pub const SYSCFG_CCCSR_READY_Pos: u32 = 8;
pub const SYSCFG_CCCSR_READY_Msk: u32 = 0x1 << SYSCFG_CCCSR_READY_Pos;
pub const SYSCFG_CCCSR_READY: u32 = SYSCFG_CCCSR_READY_Msk;
pub const SYSCFG_CCCSR_HSLV0_Pos: u32 = 16;
pub const SYSCFG_CCCSR_HSLV0_Msk: u32 = 0x1 << SYSCFG_CCCSR_HSLV0_Pos;
pub const SYSCFG_CCCSR_HSLV0: u32 = SYSCFG_CCCSR_HSLV0_Msk;
pub const SYSCFG_CCCSR_HSLV1_Pos: u32 = 17;
pub const SYSCFG_CCCSR_HSLV1_Msk: u32 = 0x1 << SYSCFG_CCCSR_HSLV1_Pos;
pub const SYSCFG_CCCSR_HSLV1: u32 = SYSCFG_CCCSR_HSLV1_Msk;
pub const SYSCFG_CCCSR_HSLV2_Pos: u32 = 18;
pub const SYSCFG_CCCSR_HSLV2_Msk: u32 = 0x1 << SYSCFG_CCCSR_HSLV2_Pos;
pub const SYSCFG_CCCSR_HSLV2: u32 = SYSCFG_CCCSR_HSLV2_Msk;
pub const SYSCFG_CCCSR_HSLV3_Pos: u32 = 19;
pub const SYSCFG_CCCSR_HSLV3_Msk: u32 = 0x1 << SYSCFG_CCCSR_HSLV3_Pos;
pub const SYSCFG_CCCSR_HSLV3: u32 = SYSCFG_CCCSR_HSLV3_Msk;
pub const SYSCFG_CCVR_NCV_Pos: u32 = 0;
pub const SYSCFG_CCVR_NCV_Msk: u32 = 0xF << SYSCFG_CCVR_NCV_Pos;
pub const SYSCFG_CCVR_NCV: u32 = SYSCFG_CCVR_NCV_Msk;
pub const SYSCFG_CCVR_PCV_Pos: u32 = 4;
pub const SYSCFG_CCVR_PCV_Msk: u32 = 0xF << SYSCFG_CCVR_PCV_Pos;
pub const SYSCFG_CCVR_PCV: u32 = SYSCFG_CCVR_PCV_Msk;
pub const SYSCFG_CCCR_NCC_Pos: u32 = 0;
pub const SYSCFG_CCCR_NCC_Msk: u32 = 0xF << SYSCFG_CCCR_NCC_Pos;
pub const SYSCFG_CCCR_NCC: u32 = SYSCFG_CCCR_NCC_Msk;
pub const SYSCFG_CCCR_PCC_Pos: u32 = 4;
pub const SYSCFG_CCCR_PCC_Msk: u32 = 0xF << SYSCFG_CCCR_PCC_Pos;
pub const SYSCFG_CCCR_PCC: u32 = SYSCFG_CCCR_PCC_Msk;
pub const SYSCFG_CCCR_NCC_MMC_Pos: u32 = 8;
pub const SYSCFG_CCCR_NCC_MMC_Msk: u32 = 0xF << SYSCFG_CCCR_NCC_MMC_Pos;
pub const SYSCFG_CCCR_NCC_MMC: u32 = SYSCFG_CCCR_NCC_MMC_Msk;
pub const SYSCFG_CCCR_PCC_MMC_Pos: u32 = 12;
pub const SYSCFG_CCCR_PCC_MMC_Msk: u32 = 0xF << SYSCFG_CCCR_PCC_MMC_Pos;
pub const SYSCFG_CCCR_PCC_MMC: u32 = SYSCFG_CCCR_PCC_MMC_Msk;
pub const DTS_CFGR1_TS1_EN_Pos: u32 = 0;
pub const DTS_CFGR1_TS1_EN_Msk: u32 = 0x1 << DTS_CFGR1_TS1_EN_Pos;
pub const DTS_CFGR1_TS1_EN: u32 = DTS_CFGR1_TS1_EN_Msk;
pub const DTS_CFGR1_TS1_START_Pos: u32 = 4;
pub const DTS_CFGR1_TS1_START_Msk: u32 = 0x1 << DTS_CFGR1_TS1_START_Pos;
pub const DTS_CFGR1_TS1_START: u32 = DTS_CFGR1_TS1_START_Msk;
pub const DTS_CFGR1_TS1_INTRIG_SEL_Pos: u32 = 8;
pub const DTS_CFGR1_TS1_INTRIG_SEL_Msk: u32 = 0xF << DTS_CFGR1_TS1_INTRIG_SEL_Pos;
pub const DTS_CFGR1_TS1_INTRIG_SEL: u32 = DTS_CFGR1_TS1_INTRIG_SEL_Msk;
pub const DTS_CFGR1_TS1_INTRIG_SEL_0: u32 = 0x1 << DTS_CFGR1_TS1_INTRIG_SEL_Pos;
pub const DTS_CFGR1_TS1_INTRIG_SEL_1: u32 = 0x2 << DTS_CFGR1_TS1_INTRIG_SEL_Pos;
pub const DTS_CFGR1_TS1_INTRIG_SEL_2: u32 = 0x4 << DTS_CFGR1_TS1_INTRIG_SEL_Pos;
pub const DTS_CFGR1_TS1_INTRIG_SEL_3: u32 = 0x8 << DTS_CFGR1_TS1_INTRIG_SEL_Pos;
pub const DTS_CFGR1_TS1_SMP_TIME_Pos: u32 = 16;
pub const DTS_CFGR1_TS1_SMP_TIME_Msk: u32 = 0xF << DTS_CFGR1_TS1_SMP_TIME_Pos;
pub const DTS_CFGR1_TS1_SMP_TIME: u32 = DTS_CFGR1_TS1_SMP_TIME_Msk;
pub const DTS_CFGR1_TS1_SMP_TIME_0: u32 = 0x1 << DTS_CFGR1_TS1_SMP_TIME_Pos;
pub const DTS_CFGR1_TS1_SMP_TIME_1: u32 = 0x2 << DTS_CFGR1_TS1_SMP_TIME_Pos;
pub const DTS_CFGR1_TS1_SMP_TIME_2: u32 = 0x4 << DTS_CFGR1_TS1_SMP_TIME_Pos;
pub const DTS_CFGR1_TS1_SMP_TIME_3: u32 = 0x8 << DTS_CFGR1_TS1_SMP_TIME_Pos;
pub const DTS_CFGR1_REFCLK_SEL_Pos: u32 = 20;
pub const DTS_CFGR1_REFCLK_SEL_Msk: u32 = 0x1 << DTS_CFGR1_REFCLK_SEL_Pos;
pub const DTS_CFGR1_REFCLK_SEL: u32 = DTS_CFGR1_REFCLK_SEL_Msk;
pub const DTS_CFGR1_Q_MEAS_OPT_Pos: u32 = 21;
pub const DTS_CFGR1_Q_MEAS_OPT_Msk: u32 = 0x1 << DTS_CFGR1_Q_MEAS_OPT_Pos;
pub const DTS_CFGR1_Q_MEAS_OPT: u32 = DTS_CFGR1_Q_MEAS_OPT_Msk;
pub const DTS_CFGR1_HSREF_CLK_DIV_Pos: u32 = 24;
pub const DTS_CFGR1_HSREF_CLK_DIV_Msk: u32 = 0x7F << DTS_CFGR1_HSREF_CLK_DIV_Pos;
pub const DTS_CFGR1_HSREF_CLK_DIV: u32 = DTS_CFGR1_HSREF_CLK_DIV_Msk;
pub const DTS_T0VALR1_TS1_FMT0_Pos: u32 = 0;
pub const DTS_T0VALR1_TS1_FMT0_Msk: u32 = 0xFFFF << DTS_T0VALR1_TS1_FMT0_Pos;
pub const DTS_T0VALR1_TS1_FMT0: u32 = DTS_T0VALR1_TS1_FMT0_Msk;
pub const DTS_T0VALR1_TS1_T0_Pos: u32 = 16;
pub const DTS_T0VALR1_TS1_T0_Msk: u32 = 0x3 << DTS_T0VALR1_TS1_T0_Pos;
pub const DTS_T0VALR1_TS1_T0: u32 = DTS_T0VALR1_TS1_T0_Msk;
pub const DTS_RAMPVALR_TS1_RAMP_COEFF_Pos: u32 = 0;
pub const DTS_RAMPVALR_TS1_RAMP_COEFF_Msk: u32 = 0xFFFF << DTS_RAMPVALR_TS1_RAMP_COEFF_Pos;
pub const DTS_RAMPVALR_TS1_RAMP_COEFF: u32 = DTS_RAMPVALR_TS1_RAMP_COEFF_Msk;
pub const DTS_ITR1_TS1_LITTHD_Pos: u32 = 0;
pub const DTS_ITR1_TS1_LITTHD_Msk: u32 = 0xFFFF << DTS_ITR1_TS1_LITTHD_Pos;
pub const DTS_ITR1_TS1_LITTHD: u32 = DTS_ITR1_TS1_LITTHD_Msk;
pub const DTS_ITR1_TS1_HITTHD_Pos: u32 = 16;
pub const DTS_ITR1_TS1_HITTHD_Msk: u32 = 0xFFFF << DTS_ITR1_TS1_HITTHD_Pos;
pub const DTS_ITR1_TS1_HITTHD: u32 = DTS_ITR1_TS1_HITTHD_Msk;
pub const DTS_DR_TS1_MFREQ_Pos: u32 = 0;
pub const DTS_DR_TS1_MFREQ_Msk: u32 = 0xFFFF << DTS_DR_TS1_MFREQ_Pos;
pub const DTS_DR_TS1_MFREQ: u32 = DTS_DR_TS1_MFREQ_Msk;
pub const DTS_SR_TS1_ITEF_Pos: u32 = 0;
pub const DTS_SR_TS1_ITEF_Msk: u32 = 0x1 << DTS_SR_TS1_ITEF_Pos;
pub const DTS_SR_TS1_ITEF: u32 = DTS_SR_TS1_ITEF_Msk;
pub const DTS_SR_TS1_ITLF_Pos: u32 = 1;
pub const DTS_SR_TS1_ITLF_Msk: u32 = 0x1 << DTS_SR_TS1_ITLF_Pos;
pub const DTS_SR_TS1_ITLF: u32 = DTS_SR_TS1_ITLF_Msk;
pub const DTS_SR_TS1_ITHF_Pos: u32 = 2;
pub const DTS_SR_TS1_ITHF_Msk: u32 = 0x1 << DTS_SR_TS1_ITHF_Pos;
pub const DTS_SR_TS1_ITHF: u32 = DTS_SR_TS1_ITHF_Msk;
pub const DTS_SR_TS1_AITEF_Pos: u32 = 4;
pub const DTS_SR_TS1_AITEF_Msk: u32 = 0x1 << DTS_SR_TS1_AITEF_Pos;
pub const DTS_SR_TS1_AITEF: u32 = DTS_SR_TS1_AITEF_Msk;
pub const DTS_SR_TS1_AITLF_Pos: u32 = 5;
pub const DTS_SR_TS1_AITLF_Msk: u32 = 0x1 << DTS_SR_TS1_AITLF_Pos;
pub const DTS_SR_TS1_AITLF: u32 = DTS_SR_TS1_AITLF_Msk;
pub const DTS_SR_TS1_AITHF_Pos: u32 = 6;
pub const DTS_SR_TS1_AITHF_Msk: u32 = 0x1 << DTS_SR_TS1_AITHF_Pos;
pub const DTS_SR_TS1_AITHF: u32 = DTS_SR_TS1_AITHF_Msk;
pub const DTS_SR_TS1_RDY_Pos: u32 = 15;
pub const DTS_SR_TS1_RDY_Msk: u32 = 0x1 << DTS_SR_TS1_RDY_Pos;
pub const DTS_SR_TS1_RDY: u32 = DTS_SR_TS1_RDY_Msk;
pub const DTS_ITENR_TS1_ITEEN_Pos: u32 = 0;
pub const DTS_ITENR_TS1_ITEEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_ITEEN_Pos;
pub const DTS_ITENR_TS1_ITEEN: u32 = DTS_ITENR_TS1_ITEEN_Msk;
pub const DTS_ITENR_TS1_ITLEN_Pos: u32 = 1;
pub const DTS_ITENR_TS1_ITLEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_ITLEN_Pos;
pub const DTS_ITENR_TS1_ITLEN: u32 = DTS_ITENR_TS1_ITLEN_Msk;
pub const DTS_ITENR_TS1_ITHEN_Pos: u32 = 2;
pub const DTS_ITENR_TS1_ITHEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_ITHEN_Pos;
pub const DTS_ITENR_TS1_ITHEN: u32 = DTS_ITENR_TS1_ITHEN_Msk;
pub const DTS_ITENR_TS1_AITEEN_Pos: u32 = 4;
pub const DTS_ITENR_TS1_AITEEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_AITEEN_Pos;
pub const DTS_ITENR_TS1_AITEEN: u32 = DTS_ITENR_TS1_AITEEN_Msk;
pub const DTS_ITENR_TS1_AITLEN_Pos: u32 = 5;
pub const DTS_ITENR_TS1_AITLEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_AITLEN_Pos;
pub const DTS_ITENR_TS1_AITLEN: u32 = DTS_ITENR_TS1_AITLEN_Msk;
pub const DTS_ITENR_TS1_AITHEN_Pos: u32 = 6;
pub const DTS_ITENR_TS1_AITHEN_Msk: u32 = 0x1 << DTS_ITENR_TS1_AITHEN_Pos;
pub const DTS_ITENR_TS1_AITHEN: u32 = DTS_ITENR_TS1_AITHEN_Msk;
pub const DTS_ICIFR_TS1_CITEF_Pos: u32 = 0;
pub const DTS_ICIFR_TS1_CITEF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CITEF_Pos;
pub const DTS_ICIFR_TS1_CITEF: u32 = DTS_ICIFR_TS1_CITEF_Msk;
pub const DTS_ICIFR_TS1_CITLF_Pos: u32 = 1;
pub const DTS_ICIFR_TS1_CITLF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CITLF_Pos;
pub const DTS_ICIFR_TS1_CITLF: u32 = DTS_ICIFR_TS1_CITLF_Msk;
pub const DTS_ICIFR_TS1_CITHF_Pos: u32 = 2;
pub const DTS_ICIFR_TS1_CITHF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CITHF_Pos;
pub const DTS_ICIFR_TS1_CITHF: u32 = DTS_ICIFR_TS1_CITHF_Msk;
pub const DTS_ICIFR_TS1_CAITEF_Pos: u32 = 4;
pub const DTS_ICIFR_TS1_CAITEF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CAITEF_Pos;
pub const DTS_ICIFR_TS1_CAITEF: u32 = DTS_ICIFR_TS1_CAITEF_Msk;
pub const DTS_ICIFR_TS1_CAITLF_Pos: u32 = 5;
pub const DTS_ICIFR_TS1_CAITLF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CAITLF_Pos;
pub const DTS_ICIFR_TS1_CAITLF: u32 = DTS_ICIFR_TS1_CAITLF_Msk;
pub const DTS_ICIFR_TS1_CAITHF_Pos: u32 = 6;
pub const DTS_ICIFR_TS1_CAITHF_Msk: u32 = 0x1 << DTS_ICIFR_TS1_CAITHF_Pos;
pub const DTS_ICIFR_TS1_CAITHF: u32 = DTS_ICIFR_TS1_CAITHF_Msk;
pub const TIM_CR1_CEN_Pos: u32 = 0;
pub const TIM_CR1_CEN_Msk: u32 = 0x1 << TIM_CR1_CEN_Pos;
pub const TIM_CR1_CEN: u32 = TIM_CR1_CEN_Msk;
pub const TIM_CR1_UDIS_Pos: u32 = 1;
pub const TIM_CR1_UDIS_Msk: u32 = 0x1 << TIM_CR1_UDIS_Pos;
pub const TIM_CR1_UDIS: u32 = TIM_CR1_UDIS_Msk;
pub const TIM_CR1_URS_Pos: u32 = 2;
pub const TIM_CR1_URS_Msk: u32 = 0x1 << TIM_CR1_URS_Pos;
pub const TIM_CR1_URS: u32 = TIM_CR1_URS_Msk;
pub const TIM_CR1_OPM_Pos: u32 = 3;
pub const TIM_CR1_OPM_Msk: u32 = 0x1 << TIM_CR1_OPM_Pos;
pub const TIM_CR1_OPM: u32 = TIM_CR1_OPM_Msk;
pub const TIM_CR1_DIR_Pos: u32 = 4;
pub const TIM_CR1_DIR_Msk: u32 = 0x1 << TIM_CR1_DIR_Pos;
pub const TIM_CR1_DIR: u32 = TIM_CR1_DIR_Msk;
pub const TIM_CR1_CMS_Pos: u32 = 5;
pub const TIM_CR1_CMS_Msk: u32 = 0x3 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS: u32 = TIM_CR1_CMS_Msk;
pub const TIM_CR1_CMS_0: u32 = 0x1 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS_1: u32 = 0x2 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_ARPE_Pos: u32 = 7;
pub const TIM_CR1_ARPE_Msk: u32 = 0x1 << TIM_CR1_ARPE_Pos;
pub const TIM_CR1_ARPE: u32 = TIM_CR1_ARPE_Msk;
pub const TIM_CR1_CKD_Pos: u32 = 8;
pub const TIM_CR1_CKD_Msk: u32 = 0x3 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD: u32 = TIM_CR1_CKD_Msk;
pub const TIM_CR1_CKD_0: u32 = 0x1 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD_1: u32 = 0x2 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_UIFREMAP_Pos: u32 = 11;
pub const TIM_CR1_UIFREMAP_Msk: u32 = 0x1 << TIM_CR1_UIFREMAP_Pos;
pub const TIM_CR1_UIFREMAP: u32 = TIM_CR1_UIFREMAP_Msk;
pub const TIM_CR2_CCPC_Pos: u32 = 0;
pub const TIM_CR2_CCPC_Msk: u32 = 0x1 << TIM_CR2_CCPC_Pos;
pub const TIM_CR2_CCPC: u32 = TIM_CR2_CCPC_Msk;
pub const TIM_CR2_CCUS_Pos: u32 = 2;
pub const TIM_CR2_CCUS_Msk: u32 = 0x1 << TIM_CR2_CCUS_Pos;
pub const TIM_CR2_CCUS: u32 = TIM_CR2_CCUS_Msk;
pub const TIM_CR2_CCDS_Pos: u32 = 3;
pub const TIM_CR2_CCDS_Msk: u32 = 0x1 << TIM_CR2_CCDS_Pos;
pub const TIM_CR2_CCDS: u32 = TIM_CR2_CCDS_Msk;
pub const TIM_CR2_MMS_Pos: u32 = 4;
pub const TIM_CR2_MMS_Msk: u32 = 0x7 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS: u32 = TIM_CR2_MMS_Msk;
pub const TIM_CR2_MMS_0: u32 = 0x1 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_1: u32 = 0x2 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_2: u32 = 0x4 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_TI1S_Pos: u32 = 7;
pub const TIM_CR2_TI1S_Msk: u32 = 0x1 << TIM_CR2_TI1S_Pos;
pub const TIM_CR2_TI1S: u32 = TIM_CR2_TI1S_Msk;
pub const TIM_CR2_OIS1_Pos: u32 = 8;
pub const TIM_CR2_OIS1_Msk: u32 = 0x1 << TIM_CR2_OIS1_Pos;
pub const TIM_CR2_OIS1: u32 = TIM_CR2_OIS1_Msk;
pub const TIM_CR2_OIS1N_Pos: u32 = 9;
pub const TIM_CR2_OIS1N_Msk: u32 = 0x1 << TIM_CR2_OIS1N_Pos;
pub const TIM_CR2_OIS1N: u32 = TIM_CR2_OIS1N_Msk;
pub const TIM_CR2_OIS2_Pos: u32 = 10;
pub const TIM_CR2_OIS2_Msk: u32 = 0x1 << TIM_CR2_OIS2_Pos;
pub const TIM_CR2_OIS2: u32 = TIM_CR2_OIS2_Msk;
pub const TIM_CR2_OIS2N_Pos: u32 = 11;
pub const TIM_CR2_OIS2N_Msk: u32 = 0x1 << TIM_CR2_OIS2N_Pos;
pub const TIM_CR2_OIS2N: u32 = TIM_CR2_OIS2N_Msk;
pub const TIM_CR2_OIS3_Pos: u32 = 12;
pub const TIM_CR2_OIS3_Msk: u32 = 0x1 << TIM_CR2_OIS3_Pos;
pub const TIM_CR2_OIS3: u32 = TIM_CR2_OIS3_Msk;
pub const TIM_CR2_OIS3N_Pos: u32 = 13;
pub const TIM_CR2_OIS3N_Msk: u32 = 0x1 << TIM_CR2_OIS3N_Pos;
pub const TIM_CR2_OIS3N: u32 = TIM_CR2_OIS3N_Msk;
pub const TIM_CR2_OIS4_Pos: u32 = 14;
pub const TIM_CR2_OIS4_Msk: u32 = 0x1 << TIM_CR2_OIS4_Pos;
pub const TIM_CR2_OIS4: u32 = TIM_CR2_OIS4_Msk;
pub const TIM_CR2_OIS5_Pos: u32 = 16;
pub const TIM_CR2_OIS5_Msk: u32 = 0x1 << TIM_CR2_OIS5_Pos;
pub const TIM_CR2_OIS5: u32 = TIM_CR2_OIS5_Msk;
pub const TIM_CR2_OIS6_Pos: u32 = 18;
pub const TIM_CR2_OIS6_Msk: u32 = 0x1 << TIM_CR2_OIS6_Pos;
pub const TIM_CR2_OIS6: u32 = TIM_CR2_OIS6_Msk;
pub const TIM_CR2_MMS2_Pos: u32 = 20;
pub const TIM_CR2_MMS2_Msk: u32 = 0xF << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2: u32 = TIM_CR2_MMS2_Msk;
pub const TIM_CR2_MMS2_0: u32 = 0x1 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_1: u32 = 0x2 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_2: u32 = 0x4 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_3: u32 = 0x8 << TIM_CR2_MMS2_Pos;
pub const TIM_SMCR_SMS_Pos: u32 = 0;
pub const TIM_SMCR_SMS_Msk: u32 = 0x10007 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS: u32 = TIM_SMCR_SMS_Msk;
pub const TIM_SMCR_SMS_0: u32 = 0x00001 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_1: u32 = 0x00002 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_2: u32 = 0x00004 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_3: u32 = 0x10000 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_TS_Pos: u32 = 4;
pub const TIM_SMCR_TS_Msk: u32 = 0x30007 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS: u32 = TIM_SMCR_TS_Msk;
pub const TIM_SMCR_TS_0: u32 = 0x00001 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_1: u32 = 0x00002 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_2: u32 = 0x00004 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_3: u32 = 0x10000 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_4: u32 = 0x20000 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_MSM_Pos: u32 = 7;
pub const TIM_SMCR_MSM_Msk: u32 = 0x1 << TIM_SMCR_MSM_Pos;
pub const TIM_SMCR_MSM: u32 = TIM_SMCR_MSM_Msk;
pub const TIM_SMCR_ETF_Pos: u32 = 8;
pub const TIM_SMCR_ETF_Msk: u32 = 0xF << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF: u32 = TIM_SMCR_ETF_Msk;
pub const TIM_SMCR_ETF_0: u32 = 0x1 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_1: u32 = 0x2 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_2: u32 = 0x4 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_3: u32 = 0x8 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETPS_Pos: u32 = 12;
pub const TIM_SMCR_ETPS_Msk: u32 = 0x3 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS: u32 = TIM_SMCR_ETPS_Msk;
pub const TIM_SMCR_ETPS_0: u32 = 0x1 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS_1: u32 = 0x2 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ECE_Pos: u32 = 14;
pub const TIM_SMCR_ECE_Msk: u32 = 0x1 << TIM_SMCR_ECE_Pos;
pub const TIM_SMCR_ECE: u32 = TIM_SMCR_ECE_Msk;
pub const TIM_SMCR_ETP_Pos: u32 = 15;
pub const TIM_SMCR_ETP_Msk: u32 = 0x1 << TIM_SMCR_ETP_Pos;
pub const TIM_SMCR_ETP: u32 = TIM_SMCR_ETP_Msk;
pub const TIM_DIER_UIE_Pos: u32 = 0;
pub const TIM_DIER_UIE_Msk: u32 = 0x1 << TIM_DIER_UIE_Pos;
pub const TIM_DIER_UIE: u32 = TIM_DIER_UIE_Msk;
pub const TIM_DIER_CC1IE_Pos: u32 = 1;
pub const TIM_DIER_CC1IE_Msk: u32 = 0x1 << TIM_DIER_CC1IE_Pos;
pub const TIM_DIER_CC1IE: u32 = TIM_DIER_CC1IE_Msk;
pub const TIM_DIER_CC2IE_Pos: u32 = 2;
pub const TIM_DIER_CC2IE_Msk: u32 = 0x1 << TIM_DIER_CC2IE_Pos;
pub const TIM_DIER_CC2IE: u32 = TIM_DIER_CC2IE_Msk;
pub const TIM_DIER_CC3IE_Pos: u32 = 3;
pub const TIM_DIER_CC3IE_Msk: u32 = 0x1 << TIM_DIER_CC3IE_Pos;
pub const TIM_DIER_CC3IE: u32 = TIM_DIER_CC3IE_Msk;
pub const TIM_DIER_CC4IE_Pos: u32 = 4;
pub const TIM_DIER_CC4IE_Msk: u32 = 0x1 << TIM_DIER_CC4IE_Pos;
pub const TIM_DIER_CC4IE: u32 = TIM_DIER_CC4IE_Msk;
pub const TIM_DIER_COMIE_Pos: u32 = 5;
pub const TIM_DIER_COMIE_Msk: u32 = 0x1 << TIM_DIER_COMIE_Pos;
pub const TIM_DIER_COMIE: u32 = TIM_DIER_COMIE_Msk;
pub const TIM_DIER_TIE_Pos: u32 = 6;
pub const TIM_DIER_TIE_Msk: u32 = 0x1 << TIM_DIER_TIE_Pos;
pub const TIM_DIER_TIE: u32 = TIM_DIER_TIE_Msk;
pub const TIM_DIER_BIE_Pos: u32 = 7;
pub const TIM_DIER_BIE_Msk: u32 = 0x1 << TIM_DIER_BIE_Pos;
pub const TIM_DIER_BIE: u32 = TIM_DIER_BIE_Msk;
pub const TIM_DIER_UDE_Pos: u32 = 8;
pub const TIM_DIER_UDE_Msk: u32 = 0x1 << TIM_DIER_UDE_Pos;
pub const TIM_DIER_UDE: u32 = TIM_DIER_UDE_Msk;
pub const TIM_DIER_CC1DE_Pos: u32 = 9;
pub const TIM_DIER_CC1DE_Msk: u32 = 0x1 << TIM_DIER_CC1DE_Pos;
pub const TIM_DIER_CC1DE: u32 = TIM_DIER_CC1DE_Msk;
pub const TIM_DIER_CC2DE_Pos: u32 = 10;
pub const TIM_DIER_CC2DE_Msk: u32 = 0x1 << TIM_DIER_CC2DE_Pos;
pub const TIM_DIER_CC2DE: u32 = TIM_DIER_CC2DE_Msk;
pub const TIM_DIER_CC3DE_Pos: u32 = 11;
pub const TIM_DIER_CC3DE_Msk: u32 = 0x1 << TIM_DIER_CC3DE_Pos;
pub const TIM_DIER_CC3DE: u32 = TIM_DIER_CC3DE_Msk;
pub const TIM_DIER_CC4DE_Pos: u32 = 12;
pub const TIM_DIER_CC4DE_Msk: u32 = 0x1 << TIM_DIER_CC4DE_Pos;
pub const TIM_DIER_CC4DE: u32 = TIM_DIER_CC4DE_Msk;
pub const TIM_DIER_COMDE_Pos: u32 = 13;
pub const TIM_DIER_COMDE_Msk: u32 = 0x1 << TIM_DIER_COMDE_Pos;
pub const TIM_DIER_COMDE: u32 = TIM_DIER_COMDE_Msk;
pub const TIM_DIER_TDE_Pos: u32 = 14;
pub const TIM_DIER_TDE_Msk: u32 = 0x1 << TIM_DIER_TDE_Pos;
pub const TIM_DIER_TDE: u32 = TIM_DIER_TDE_Msk;
pub const TIM_SR_UIF_Pos: u32 = 0;
pub const TIM_SR_UIF_Msk: u32 = 0x1 << TIM_SR_UIF_Pos;
pub const TIM_SR_UIF: u32 = TIM_SR_UIF_Msk;
pub const TIM_SR_CC1IF_Pos: u32 = 1;
pub const TIM_SR_CC1IF_Msk: u32 = 0x1 << TIM_SR_CC1IF_Pos;
pub const TIM_SR_CC1IF: u32 = TIM_SR_CC1IF_Msk;
pub const TIM_SR_CC2IF_Pos: u32 = 2;
pub const TIM_SR_CC2IF_Msk: u32 = 0x1 << TIM_SR_CC2IF_Pos;
pub const TIM_SR_CC2IF: u32 = TIM_SR_CC2IF_Msk;
pub const TIM_SR_CC3IF_Pos: u32 = 3;
pub const TIM_SR_CC3IF_Msk: u32 = 0x1 << TIM_SR_CC3IF_Pos;
pub const TIM_SR_CC3IF: u32 = TIM_SR_CC3IF_Msk;
pub const TIM_SR_CC4IF_Pos: u32 = 4;
pub const TIM_SR_CC4IF_Msk: u32 = 0x1 << TIM_SR_CC4IF_Pos;
pub const TIM_SR_CC4IF: u32 = TIM_SR_CC4IF_Msk;
pub const TIM_SR_COMIF_Pos: u32 = 5;
pub const TIM_SR_COMIF_Msk: u32 = 0x1 << TIM_SR_COMIF_Pos;
pub const TIM_SR_COMIF: u32 = TIM_SR_COMIF_Msk;
pub const TIM_SR_TIF_Pos: u32 = 6;
pub const TIM_SR_TIF_Msk: u32 = 0x1 << TIM_SR_TIF_Pos;
pub const TIM_SR_TIF: u32 = TIM_SR_TIF_Msk;
pub const TIM_SR_BIF_Pos: u32 = 7;
pub const TIM_SR_BIF_Msk: u32 = 0x1 << TIM_SR_BIF_Pos;
pub const TIM_SR_BIF: u32 = TIM_SR_BIF_Msk;
pub const TIM_SR_B2IF_Pos: u32 = 8;
pub const TIM_SR_B2IF_Msk: u32 = 0x1 << TIM_SR_B2IF_Pos;
pub const TIM_SR_B2IF: u32 = TIM_SR_B2IF_Msk;
pub const TIM_SR_CC1OF_Pos: u32 = 9;
pub const TIM_SR_CC1OF_Msk: u32 = 0x1 << TIM_SR_CC1OF_Pos;
pub const TIM_SR_CC1OF: u32 = TIM_SR_CC1OF_Msk;
pub const TIM_SR_CC2OF_Pos: u32 = 10;
pub const TIM_SR_CC2OF_Msk: u32 = 0x1 << TIM_SR_CC2OF_Pos;
pub const TIM_SR_CC2OF: u32 = TIM_SR_CC2OF_Msk;
pub const TIM_SR_CC3OF_Pos: u32 = 11;
pub const TIM_SR_CC3OF_Msk: u32 = 0x1 << TIM_SR_CC3OF_Pos;
pub const TIM_SR_CC3OF: u32 = TIM_SR_CC3OF_Msk;
pub const TIM_SR_CC4OF_Pos: u32 = 12;
pub const TIM_SR_CC4OF_Msk: u32 = 0x1 << TIM_SR_CC4OF_Pos;
pub const TIM_SR_CC4OF: u32 = TIM_SR_CC4OF_Msk;
pub const TIM_SR_CC5IF_Pos: u32 = 16;
pub const TIM_SR_CC5IF_Msk: u32 = 0x1 << TIM_SR_CC5IF_Pos;
pub const TIM_SR_CC5IF: u32 = TIM_SR_CC5IF_Msk;
pub const TIM_SR_CC6IF_Pos: u32 = 17;
pub const TIM_SR_CC6IF_Msk: u32 = 0x1 << TIM_SR_CC6IF_Pos;
pub const TIM_SR_CC6IF: u32 = TIM_SR_CC6IF_Msk;
pub const TIM_SR_SBIF_Pos: u32 = 13;
pub const TIM_SR_SBIF_Msk: u32 = 0x1 << TIM_SR_SBIF_Pos;
pub const TIM_SR_SBIF: u32 = TIM_SR_SBIF_Msk;
pub const TIM_EGR_UG_Pos: u32 = 0;
pub const TIM_EGR_UG_Msk: u32 = 0x1 << TIM_EGR_UG_Pos;
pub const TIM_EGR_UG: u32 = TIM_EGR_UG_Msk;
pub const TIM_EGR_CC1G_Pos: u32 = 1;
pub const TIM_EGR_CC1G_Msk: u32 = 0x1 << TIM_EGR_CC1G_Pos;
pub const TIM_EGR_CC1G: u32 = TIM_EGR_CC1G_Msk;
pub const TIM_EGR_CC2G_Pos: u32 = 2;
pub const TIM_EGR_CC2G_Msk: u32 = 0x1 << TIM_EGR_CC2G_Pos;
pub const TIM_EGR_CC2G: u32 = TIM_EGR_CC2G_Msk;
pub const TIM_EGR_CC3G_Pos: u32 = 3;
pub const TIM_EGR_CC3G_Msk: u32 = 0x1 << TIM_EGR_CC3G_Pos;
pub const TIM_EGR_CC3G: u32 = TIM_EGR_CC3G_Msk;
pub const TIM_EGR_CC4G_Pos: u32 = 4;
pub const TIM_EGR_CC4G_Msk: u32 = 0x1 << TIM_EGR_CC4G_Pos;
pub const TIM_EGR_CC4G: u32 = TIM_EGR_CC4G_Msk;
pub const TIM_EGR_COMG_Pos: u32 = 5;
pub const TIM_EGR_COMG_Msk: u32 = 0x1 << TIM_EGR_COMG_Pos;
pub const TIM_EGR_COMG: u32 = TIM_EGR_COMG_Msk;
pub const TIM_EGR_TG_Pos: u32 = 6;
pub const TIM_EGR_TG_Msk: u32 = 0x1 << TIM_EGR_TG_Pos;
pub const TIM_EGR_TG: u32 = TIM_EGR_TG_Msk;
pub const TIM_EGR_BG_Pos: u32 = 7;
pub const TIM_EGR_BG_Msk: u32 = 0x1 << TIM_EGR_BG_Pos;
pub const TIM_EGR_BG: u32 = TIM_EGR_BG_Msk;
pub const TIM_EGR_B2G_Pos: u32 = 8;
pub const TIM_EGR_B2G_Msk: u32 = 0x1 << TIM_EGR_B2G_Pos;
pub const TIM_EGR_B2G: u32 = TIM_EGR_B2G_Msk;
pub const TIM_CCMR1_CC1S_Pos: u32 = 0;
pub const TIM_CCMR1_CC1S_Msk: u32 = 0x3 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S: u32 = TIM_CCMR1_CC1S_Msk;
pub const TIM_CCMR1_CC1S_0: u32 = 0x1 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S_1: u32 = 0x2 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_OC1FE_Pos: u32 = 2;
pub const TIM_CCMR1_OC1FE_Msk: u32 = 0x1 << TIM_CCMR1_OC1FE_Pos;
pub const TIM_CCMR1_OC1FE: u32 = TIM_CCMR1_OC1FE_Msk;
pub const TIM_CCMR1_OC1PE_Pos: u32 = 3;
pub const TIM_CCMR1_OC1PE_Msk: u32 = 0x1 << TIM_CCMR1_OC1PE_Pos;
pub const TIM_CCMR1_OC1PE: u32 = TIM_CCMR1_OC1PE_Msk;
pub const TIM_CCMR1_OC1M_Pos: u32 = 4;
pub const TIM_CCMR1_OC1M_Msk: u32 = 0x1007 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M: u32 = TIM_CCMR1_OC1M_Msk;
pub const TIM_CCMR1_OC1M_0: u32 = 0x0001 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_1: u32 = 0x0002 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_2: u32 = 0x0004 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_3: u32 = 0x1000 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1CE_Pos: u32 = 7;
pub const TIM_CCMR1_OC1CE_Msk: u32 = 0x1 << TIM_CCMR1_OC1CE_Pos;
pub const TIM_CCMR1_OC1CE: u32 = TIM_CCMR1_OC1CE_Msk;
pub const TIM_CCMR1_CC2S_Pos: u32 = 8;
pub const TIM_CCMR1_CC2S_Msk: u32 = 0x3 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S: u32 = TIM_CCMR1_CC2S_Msk;
pub const TIM_CCMR1_CC2S_0: u32 = 0x1 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S_1: u32 = 0x2 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_OC2FE_Pos: u32 = 10;
pub const TIM_CCMR1_OC2FE_Msk: u32 = 0x1 << TIM_CCMR1_OC2FE_Pos;
pub const TIM_CCMR1_OC2FE: u32 = TIM_CCMR1_OC2FE_Msk;
pub const TIM_CCMR1_OC2PE_Pos: u32 = 11;
pub const TIM_CCMR1_OC2PE_Msk: u32 = 0x1 << TIM_CCMR1_OC2PE_Pos;
pub const TIM_CCMR1_OC2PE: u32 = TIM_CCMR1_OC2PE_Msk;
pub const TIM_CCMR1_OC2M_Pos: u32 = 12;
pub const TIM_CCMR1_OC2M_Msk: u32 = 0x1007 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M: u32 = TIM_CCMR1_OC2M_Msk;
pub const TIM_CCMR1_OC2M_0: u32 = 0x0001 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_1: u32 = 0x0002 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_2: u32 = 0x0004 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_3: u32 = 0x1000 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2CE_Pos: u32 = 15;
pub const TIM_CCMR1_OC2CE_Msk: u32 = 0x1 << TIM_CCMR1_OC2CE_Pos;
pub const TIM_CCMR1_OC2CE: u32 = TIM_CCMR1_OC2CE_Msk;
pub const TIM_CCMR1_IC1PSC_Pos: u32 = 2;
pub const TIM_CCMR1_IC1PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC: u32 = TIM_CCMR1_IC1PSC_Msk;
pub const TIM_CCMR1_IC1PSC_0: u32 = 0x1 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC_1: u32 = 0x2 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1F_Pos: u32 = 4;
pub const TIM_CCMR1_IC1F_Msk: u32 = 0xF << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F: u32 = TIM_CCMR1_IC1F_Msk;
pub const TIM_CCMR1_IC1F_0: u32 = 0x1 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_1: u32 = 0x2 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_2: u32 = 0x4 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_3: u32 = 0x8 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC2PSC_Pos: u32 = 10;
pub const TIM_CCMR1_IC2PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC: u32 = TIM_CCMR1_IC2PSC_Msk;
pub const TIM_CCMR1_IC2PSC_0: u32 = 0x1 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC_1: u32 = 0x2 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2F_Pos: u32 = 12;
pub const TIM_CCMR1_IC2F_Msk: u32 = 0xF << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F: u32 = TIM_CCMR1_IC2F_Msk;
pub const TIM_CCMR1_IC2F_0: u32 = 0x1 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_1: u32 = 0x2 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_2: u32 = 0x4 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_3: u32 = 0x8 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR2_CC3S_Pos: u32 = 0;
pub const TIM_CCMR2_CC3S_Msk: u32 = 0x3 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S: u32 = TIM_CCMR2_CC3S_Msk;
pub const TIM_CCMR2_CC3S_0: u32 = 0x1 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S_1: u32 = 0x2 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_OC3FE_Pos: u32 = 2;
pub const TIM_CCMR2_OC3FE_Msk: u32 = 0x1 << TIM_CCMR2_OC3FE_Pos;
pub const TIM_CCMR2_OC3FE: u32 = TIM_CCMR2_OC3FE_Msk;
pub const TIM_CCMR2_OC3PE_Pos: u32 = 3;
pub const TIM_CCMR2_OC3PE_Msk: u32 = 0x1 << TIM_CCMR2_OC3PE_Pos;
pub const TIM_CCMR2_OC3PE: u32 = TIM_CCMR2_OC3PE_Msk;
pub const TIM_CCMR2_OC3M_Pos: u32 = 4;
pub const TIM_CCMR2_OC3M_Msk: u32 = 0x1007 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M: u32 = TIM_CCMR2_OC3M_Msk;
pub const TIM_CCMR2_OC3M_0: u32 = 0x1 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_1: u32 = 0x2 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_2: u32 = 0x4 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_3: u32 = 0x1000 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3CE_Pos: u32 = 7;
pub const TIM_CCMR2_OC3CE_Msk: u32 = 0x1 << TIM_CCMR2_OC3CE_Pos;
pub const TIM_CCMR2_OC3CE: u32 = TIM_CCMR2_OC3CE_Msk;
pub const TIM_CCMR2_CC4S_Pos: u32 = 8;
pub const TIM_CCMR2_CC4S_Msk: u32 = 0x3 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S: u32 = TIM_CCMR2_CC4S_Msk;
pub const TIM_CCMR2_CC4S_0: u32 = 0x1 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S_1: u32 = 0x2 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_OC4FE_Pos: u32 = 10;
pub const TIM_CCMR2_OC4FE_Msk: u32 = 0x1 << TIM_CCMR2_OC4FE_Pos;
pub const TIM_CCMR2_OC4FE: u32 = TIM_CCMR2_OC4FE_Msk;
pub const TIM_CCMR2_OC4PE_Pos: u32 = 11;
pub const TIM_CCMR2_OC4PE_Msk: u32 = 0x1 << TIM_CCMR2_OC4PE_Pos;
pub const TIM_CCMR2_OC4PE: u32 = TIM_CCMR2_OC4PE_Msk;
pub const TIM_CCMR2_OC4M_Pos: u32 = 12;
pub const TIM_CCMR2_OC4M_Msk: u32 = 0x1007 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M: u32 = TIM_CCMR2_OC4M_Msk;
pub const TIM_CCMR2_OC4M_0: u32 = 0x1 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_1: u32 = 0x2 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_2: u32 = 0x4 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_3: u32 = 0x1000 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4CE_Pos: u32 = 15;
pub const TIM_CCMR2_OC4CE_Msk: u32 = 0x1 << TIM_CCMR2_OC4CE_Pos;
pub const TIM_CCMR2_OC4CE: u32 = TIM_CCMR2_OC4CE_Msk;
pub const TIM_CCMR2_IC3PSC_Pos: u32 = 2;
pub const TIM_CCMR2_IC3PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC: u32 = TIM_CCMR2_IC3PSC_Msk;
pub const TIM_CCMR2_IC3PSC_0: u32 = 0x1 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC_1: u32 = 0x2 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3F_Pos: u32 = 4;
pub const TIM_CCMR2_IC3F_Msk: u32 = 0xF << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F: u32 = TIM_CCMR2_IC3F_Msk;
pub const TIM_CCMR2_IC3F_0: u32 = 0x1 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_1: u32 = 0x2 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_2: u32 = 0x4 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_3: u32 = 0x8 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC4PSC_Pos: u32 = 10;
pub const TIM_CCMR2_IC4PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC: u32 = TIM_CCMR2_IC4PSC_Msk;
pub const TIM_CCMR2_IC4PSC_0: u32 = 0x1 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC_1: u32 = 0x2 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4F_Pos: u32 = 12;
pub const TIM_CCMR2_IC4F_Msk: u32 = 0xF << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F: u32 = TIM_CCMR2_IC4F_Msk;
pub const TIM_CCMR2_IC4F_0: u32 = 0x1 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_1: u32 = 0x2 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_2: u32 = 0x4 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_3: u32 = 0x8 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCER_CC1E_Pos: u32 = 0;
pub const TIM_CCER_CC1E_Msk: u32 = 0x1 << TIM_CCER_CC1E_Pos;
pub const TIM_CCER_CC1E: u32 = TIM_CCER_CC1E_Msk;
pub const TIM_CCER_CC1P_Pos: u32 = 1;
pub const TIM_CCER_CC1P_Msk: u32 = 0x1 << TIM_CCER_CC1P_Pos;
pub const TIM_CCER_CC1P: u32 = TIM_CCER_CC1P_Msk;
pub const TIM_CCER_CC1NE_Pos: u32 = 2;
pub const TIM_CCER_CC1NE_Msk: u32 = 0x1 << TIM_CCER_CC1NE_Pos;
pub const TIM_CCER_CC1NE: u32 = TIM_CCER_CC1NE_Msk;
pub const TIM_CCER_CC1NP_Pos: u32 = 3;
pub const TIM_CCER_CC1NP_Msk: u32 = 0x1 << TIM_CCER_CC1NP_Pos;
pub const TIM_CCER_CC1NP: u32 = TIM_CCER_CC1NP_Msk;
pub const TIM_CCER_CC2E_Pos: u32 = 4;
pub const TIM_CCER_CC2E_Msk: u32 = 0x1 << TIM_CCER_CC2E_Pos;
pub const TIM_CCER_CC2E: u32 = TIM_CCER_CC2E_Msk;
pub const TIM_CCER_CC2P_Pos: u32 = 5;
pub const TIM_CCER_CC2P_Msk: u32 = 0x1 << TIM_CCER_CC2P_Pos;
pub const TIM_CCER_CC2P: u32 = TIM_CCER_CC2P_Msk;
pub const TIM_CCER_CC2NE_Pos: u32 = 6;
pub const TIM_CCER_CC2NE_Msk: u32 = 0x1 << TIM_CCER_CC2NE_Pos;
pub const TIM_CCER_CC2NE: u32 = TIM_CCER_CC2NE_Msk;
pub const TIM_CCER_CC2NP_Pos: u32 = 7;
pub const TIM_CCER_CC2NP_Msk: u32 = 0x1 << TIM_CCER_CC2NP_Pos;
pub const TIM_CCER_CC2NP: u32 = TIM_CCER_CC2NP_Msk;
pub const TIM_CCER_CC3E_Pos: u32 = 8;
pub const TIM_CCER_CC3E_Msk: u32 = 0x1 << TIM_CCER_CC3E_Pos;
pub const TIM_CCER_CC3E: u32 = TIM_CCER_CC3E_Msk;
pub const TIM_CCER_CC3P_Pos: u32 = 9;
pub const TIM_CCER_CC3P_Msk: u32 = 0x1 << TIM_CCER_CC3P_Pos;
pub const TIM_CCER_CC3P: u32 = TIM_CCER_CC3P_Msk;
pub const TIM_CCER_CC3NE_Pos: u32 = 10;
pub const TIM_CCER_CC3NE_Msk: u32 = 0x1 << TIM_CCER_CC3NE_Pos;
pub const TIM_CCER_CC3NE: u32 = TIM_CCER_CC3NE_Msk;
pub const TIM_CCER_CC3NP_Pos: u32 = 11;
pub const TIM_CCER_CC3NP_Msk: u32 = 0x1 << TIM_CCER_CC3NP_Pos;
pub const TIM_CCER_CC3NP: u32 = TIM_CCER_CC3NP_Msk;
pub const TIM_CCER_CC4E_Pos: u32 = 12;
pub const TIM_CCER_CC4E_Msk: u32 = 0x1 << TIM_CCER_CC4E_Pos;
pub const TIM_CCER_CC4E: u32 = TIM_CCER_CC4E_Msk;
pub const TIM_CCER_CC4P_Pos: u32 = 13;
pub const TIM_CCER_CC4P_Msk: u32 = 0x1 << TIM_CCER_CC4P_Pos;
pub const TIM_CCER_CC4P: u32 = TIM_CCER_CC4P_Msk;
pub const TIM_CCER_CC4NP_Pos: u32 = 15;
pub const TIM_CCER_CC4NP_Msk: u32 = 0x1 << TIM_CCER_CC4NP_Pos;
pub const TIM_CCER_CC4NP: u32 = TIM_CCER_CC4NP_Msk;
pub const TIM_CCER_CC5E_Pos: u32 = 16;
pub const TIM_CCER_CC5E_Msk: u32 = 0x1 << TIM_CCER_CC5E_Pos;
pub const TIM_CCER_CC5E: u32 = TIM_CCER_CC5E_Msk;
pub const TIM_CCER_CC5P_Pos: u32 = 17;
pub const TIM_CCER_CC5P_Msk: u32 = 0x1 << TIM_CCER_CC5P_Pos;
pub const TIM_CCER_CC5P: u32 = TIM_CCER_CC5P_Msk;
pub const TIM_CCER_CC6E_Pos: u32 = 20;
pub const TIM_CCER_CC6E_Msk: u32 = 0x1 << TIM_CCER_CC6E_Pos;
pub const TIM_CCER_CC6E: u32 = TIM_CCER_CC6E_Msk;
pub const TIM_CCER_CC6P_Pos: u32 = 21;
pub const TIM_CCER_CC6P_Msk: u32 = 0x1 << TIM_CCER_CC6P_Pos;
pub const TIM_CCER_CC6P: u32 = TIM_CCER_CC6P_Msk;
pub const TIM_CNT_CNT_Pos: u32 = 0;
pub const TIM_CNT_CNT_Msk: u32 = 0xFFFFFFFF << TIM_CNT_CNT_Pos;
pub const TIM_CNT_CNT: u32 = TIM_CNT_CNT_Msk;
pub const TIM_CNT_UIFCPY_Pos: u32 = 31;
pub const TIM_CNT_UIFCPY_Msk: u32 = 0x1 << TIM_CNT_UIFCPY_Pos;
pub const TIM_CNT_UIFCPY: u32 = TIM_CNT_UIFCPY_Msk;
pub const TIM_PSC_PSC_Pos: u32 = 0;
pub const TIM_PSC_PSC_Msk: u32 = 0xFFFF << TIM_PSC_PSC_Pos;
pub const TIM_PSC_PSC: u32 = TIM_PSC_PSC_Msk;
pub const TIM_ARR_ARR_Pos: u32 = 0;
pub const TIM_ARR_ARR_Msk: u32 = 0xFFFFFFFF << TIM_ARR_ARR_Pos;
pub const TIM_ARR_ARR: u32 = TIM_ARR_ARR_Msk;
pub const TIM_RCR_REP_Pos: u32 = 0;
pub const TIM_RCR_REP_Msk: u32 = 0xFF << TIM_RCR_REP_Pos;
pub const TIM_RCR_REP: u32 = TIM_RCR_REP_Msk;
pub const TIM_CCR1_CCR1_Pos: u32 = 0;
pub const TIM_CCR1_CCR1_Msk: u32 = 0xFFFF << TIM_CCR1_CCR1_Pos;
pub const TIM_CCR1_CCR1: u32 = TIM_CCR1_CCR1_Msk;
pub const TIM_CCR2_CCR2_Pos: u32 = 0;
pub const TIM_CCR2_CCR2_Msk: u32 = 0xFFFF << TIM_CCR2_CCR2_Pos;
pub const TIM_CCR2_CCR2: u32 = TIM_CCR2_CCR2_Msk;
pub const TIM_CCR3_CCR3_Pos: u32 = 0;
pub const TIM_CCR3_CCR3_Msk: u32 = 0xFFFF << TIM_CCR3_CCR3_Pos;
pub const TIM_CCR3_CCR3: u32 = TIM_CCR3_CCR3_Msk;
pub const TIM_CCR4_CCR4_Pos: u32 = 0;
pub const TIM_CCR4_CCR4_Msk: u32 = 0xFFFF << TIM_CCR4_CCR4_Pos;
pub const TIM_CCR4_CCR4: u32 = TIM_CCR4_CCR4_Msk;
pub const TIM_CCR5_CCR5_Pos: u32 = 0;
pub const TIM_CCR5_CCR5_Msk: u32 = 0xFFFFFFFF << TIM_CCR5_CCR5_Pos;
pub const TIM_CCR5_CCR5: u32 = TIM_CCR5_CCR5_Msk;
pub const TIM_CCR5_GC5C1_Pos: u32 = 29;
pub const TIM_CCR5_GC5C1_Msk: u32 = 0x1 << TIM_CCR5_GC5C1_Pos;
pub const TIM_CCR5_GC5C1: u32 = TIM_CCR5_GC5C1_Msk;
pub const TIM_CCR5_GC5C2_Pos: u32 = 30;
pub const TIM_CCR5_GC5C2_Msk: u32 = 0x1 << TIM_CCR5_GC5C2_Pos;
pub const TIM_CCR5_GC5C2: u32 = TIM_CCR5_GC5C2_Msk;
pub const TIM_CCR5_GC5C3_Pos: u32 = 31;
pub const TIM_CCR5_GC5C3_Msk: u32 = 0x1 << TIM_CCR5_GC5C3_Pos;
pub const TIM_CCR5_GC5C3: u32 = TIM_CCR5_GC5C3_Msk;
pub const TIM_CCR6_CCR6_Pos: u32 = 0;
pub const TIM_CCR6_CCR6_Msk: u32 = 0xFFFF << TIM_CCR6_CCR6_Pos;
pub const TIM_CCR6_CCR6: u32 = TIM_CCR6_CCR6_Msk;
pub const TIM_BDTR_DTG_Pos: u32 = 0;
pub const TIM_BDTR_DTG_Msk: u32 = 0xFF << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG: u32 = TIM_BDTR_DTG_Msk;
pub const TIM_BDTR_DTG_0: u32 = 0x01 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_1: u32 = 0x02 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_2: u32 = 0x04 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_3: u32 = 0x08 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_4: u32 = 0x10 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_5: u32 = 0x20 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_6: u32 = 0x40 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_7: u32 = 0x80 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_LOCK_Pos: u32 = 8;
pub const TIM_BDTR_LOCK_Msk: u32 = 0x3 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK: u32 = TIM_BDTR_LOCK_Msk;
pub const TIM_BDTR_LOCK_0: u32 = 0x1 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK_1: u32 = 0x2 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_OSSI_Pos: u32 = 10;
pub const TIM_BDTR_OSSI_Msk: u32 = 0x1 << TIM_BDTR_OSSI_Pos;
pub const TIM_BDTR_OSSI: u32 = TIM_BDTR_OSSI_Msk;
pub const TIM_BDTR_OSSR_Pos: u32 = 11;
pub const TIM_BDTR_OSSR_Msk: u32 = 0x1 << TIM_BDTR_OSSR_Pos;
pub const TIM_BDTR_OSSR: u32 = TIM_BDTR_OSSR_Msk;
pub const TIM_BDTR_BKE_Pos: u32 = 12;
pub const TIM_BDTR_BKE_Msk: u32 = 0x1 << TIM_BDTR_BKE_Pos;
pub const TIM_BDTR_BKE: u32 = TIM_BDTR_BKE_Msk;
pub const TIM_BDTR_BKP_Pos: u32 = 13;
pub const TIM_BDTR_BKP_Msk: u32 = 0x1 << TIM_BDTR_BKP_Pos;
pub const TIM_BDTR_BKP: u32 = TIM_BDTR_BKP_Msk;
pub const TIM_BDTR_AOE_Pos: u32 = 14;
pub const TIM_BDTR_AOE_Msk: u32 = 0x1 << TIM_BDTR_AOE_Pos;
pub const TIM_BDTR_AOE: u32 = TIM_BDTR_AOE_Msk;
pub const TIM_BDTR_MOE_Pos: u32 = 15;
pub const TIM_BDTR_MOE_Msk: u32 = 0x1 << TIM_BDTR_MOE_Pos;
pub const TIM_BDTR_MOE: u32 = TIM_BDTR_MOE_Msk;
pub const TIM_BDTR_BKF_Pos: u32 = 16;
pub const TIM_BDTR_BKF_Msk: u32 = 0xF << TIM_BDTR_BKF_Pos;
pub const TIM_BDTR_BKF: u32 = TIM_BDTR_BKF_Msk;
pub const TIM_BDTR_BK2F_Pos: u32 = 20;
pub const TIM_BDTR_BK2F_Msk: u32 = 0xF << TIM_BDTR_BK2F_Pos;
pub const TIM_BDTR_BK2F: u32 = TIM_BDTR_BK2F_Msk;
pub const TIM_BDTR_BK2E_Pos: u32 = 24;
pub const TIM_BDTR_BK2E_Msk: u32 = 0x1 << TIM_BDTR_BK2E_Pos;
pub const TIM_BDTR_BK2E: u32 = TIM_BDTR_BK2E_Msk;
pub const TIM_BDTR_BK2P_Pos: u32 = 25;
pub const TIM_BDTR_BK2P_Msk: u32 = 0x1 << TIM_BDTR_BK2P_Pos;
pub const TIM_BDTR_BK2P: u32 = TIM_BDTR_BK2P_Msk;
pub const TIM_BDTR_BKDSRM_Pos: u32 = 26;
pub const TIM_BDTR_BKDSRM_Msk: u32 = 0x1 << TIM_BDTR_BKDSRM_Pos;
pub const TIM_BDTR_BKDSRM: u32 = TIM_BDTR_BKDSRM_Msk;
pub const TIM_BDTR_BK2DSRM_Pos: u32 = 27;
pub const TIM_BDTR_BK2DSRM_Msk: u32 = 0x1 << TIM_BDTR_BK2DSRM_Pos;
pub const TIM_BDTR_BK2DSRM: u32 = TIM_BDTR_BK2DSRM_Msk;
pub const TIM_BDTR_BKBID_Pos: u32 = 28;
pub const TIM_BDTR_BKBID_Msk: u32 = 0x1 << TIM_BDTR_BKBID_Pos;
pub const TIM_BDTR_BKBID: u32 = TIM_BDTR_BKBID_Msk;
pub const TIM_BDTR_BK2BID_Pos: u32 = 29;
pub const TIM_BDTR_BK2BID_Msk: u32 = 0x1 << TIM_BDTR_BK2BID_Pos;
pub const TIM_BDTR_BK2BID: u32 = TIM_BDTR_BK2BID_Msk;
pub const TIM_DCR_DBA_Pos: u32 = 0;
pub const TIM_DCR_DBA_Msk: u32 = 0x1F << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA: u32 = TIM_DCR_DBA_Msk;
pub const TIM_DCR_DBA_0: u32 = 0x01 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_1: u32 = 0x02 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_2: u32 = 0x04 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_3: u32 = 0x08 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_4: u32 = 0x10 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBL_Pos: u32 = 8;
pub const TIM_DCR_DBL_Msk: u32 = 0x1F << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL: u32 = TIM_DCR_DBL_Msk;
pub const TIM_DCR_DBL_0: u32 = 0x01 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_1: u32 = 0x02 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_2: u32 = 0x04 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_3: u32 = 0x08 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_4: u32 = 0x10 << TIM_DCR_DBL_Pos;
pub const TIM_DMAR_DMAB_Pos: u32 = 0;
pub const TIM_DMAR_DMAB_Msk: u32 = 0xFFFF << TIM_DMAR_DMAB_Pos;
pub const TIM_DMAR_DMAB: u32 = TIM_DMAR_DMAB_Msk;
pub const TIM_CCMR3_OC5FE_Pos: u32 = 2;
pub const TIM_CCMR3_OC5FE_Msk: u32 = 0x1 << TIM_CCMR3_OC5FE_Pos;
pub const TIM_CCMR3_OC5FE: u32 = TIM_CCMR3_OC5FE_Msk;
pub const TIM_CCMR3_OC5PE_Pos: u32 = 3;
pub const TIM_CCMR3_OC5PE_Msk: u32 = 0x1 << TIM_CCMR3_OC5PE_Pos;
pub const TIM_CCMR3_OC5PE: u32 = TIM_CCMR3_OC5PE_Msk;
pub const TIM_CCMR3_OC5M_Pos: u32 = 4;
pub const TIM_CCMR3_OC5M_Msk: u32 = 0x1007 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M: u32 = TIM_CCMR3_OC5M_Msk;
pub const TIM_CCMR3_OC5M_0: u32 = 0x1 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_1: u32 = 0x2 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_2: u32 = 0x4 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_3: u32 = 0x1000 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5CE_Pos: u32 = 7;
pub const TIM_CCMR3_OC5CE_Msk: u32 = 0x1 << TIM_CCMR3_OC5CE_Pos;
pub const TIM_CCMR3_OC5CE: u32 = TIM_CCMR3_OC5CE_Msk;
pub const TIM_CCMR3_OC6FE_Pos: u32 = 10;
pub const TIM_CCMR3_OC6FE_Msk: u32 = 0x1 << TIM_CCMR3_OC6FE_Pos;
pub const TIM_CCMR3_OC6FE: u32 = TIM_CCMR3_OC6FE_Msk;
pub const TIM_CCMR3_OC6PE_Pos: u32 = 11;
pub const TIM_CCMR3_OC6PE_Msk: u32 = 0x1 << TIM_CCMR3_OC6PE_Pos;
pub const TIM_CCMR3_OC6PE: u32 = TIM_CCMR3_OC6PE_Msk;
pub const TIM_CCMR3_OC6M_Pos: u32 = 12;
pub const TIM_CCMR3_OC6M_Msk: u32 = 0x1007 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M: u32 = TIM_CCMR3_OC6M_Msk;
pub const TIM_CCMR3_OC6M_0: u32 = 0x1 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_1: u32 = 0x2 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_2: u32 = 0x4 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_3: u32 = 0x1000 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6CE_Pos: u32 = 15;
pub const TIM_CCMR3_OC6CE_Msk: u32 = 0x1 << TIM_CCMR3_OC6CE_Pos;
pub const TIM_CCMR3_OC6CE: u32 = TIM_CCMR3_OC6CE_Msk;
pub const TIM1_AF1_BKINE_Pos: u32 = 0;
pub const TIM1_AF1_BKINE_Msk: u32 = 0x1 << TIM1_AF1_BKINE_Pos;
pub const TIM1_AF1_BKINE: u32 = TIM1_AF1_BKINE_Msk;
pub const TIM1_AF1_BKCMP1E_Pos: u32 = 1;
pub const TIM1_AF1_BKCMP1E_Msk: u32 = 0x1 << TIM1_AF1_BKCMP1E_Pos;
pub const TIM1_AF1_BKCMP1E: u32 = TIM1_AF1_BKCMP1E_Msk;
pub const TIM1_AF1_BKCMP2E_Pos: u32 = 2;
pub const TIM1_AF1_BKCMP2E_Msk: u32 = 0x1 << TIM1_AF1_BKCMP2E_Pos;
pub const TIM1_AF1_BKCMP2E: u32 = TIM1_AF1_BKCMP2E_Msk;
pub const TIM1_AF1_BKDF1BK0E_Pos: u32 = 8;
pub const TIM1_AF1_BKDF1BK0E_Msk: u32 = 0x1 << TIM1_AF1_BKDF1BK0E_Pos;
pub const TIM1_AF1_BKDF1BK0E: u32 = TIM1_AF1_BKDF1BK0E_Msk;
pub const TIM1_AF1_BKINP_Pos: u32 = 9;
pub const TIM1_AF1_BKINP_Msk: u32 = 0x1 << TIM1_AF1_BKINP_Pos;
pub const TIM1_AF1_BKINP: u32 = TIM1_AF1_BKINP_Msk;
pub const TIM1_AF1_BKCMP1P_Pos: u32 = 10;
pub const TIM1_AF1_BKCMP1P_Msk: u32 = 0x1 << TIM1_AF1_BKCMP1P_Pos;
pub const TIM1_AF1_BKCMP1P: u32 = TIM1_AF1_BKCMP1P_Msk;
pub const TIM1_AF1_BKCMP2P_Pos: u32 = 11;
pub const TIM1_AF1_BKCMP2P_Msk: u32 = 0x1 << TIM1_AF1_BKCMP2P_Pos;
pub const TIM1_AF1_BKCMP2P: u32 = TIM1_AF1_BKCMP2P_Msk;
pub const TIM1_AF1_ETRSEL_Pos: u32 = 14;
pub const TIM1_AF1_ETRSEL_Msk: u32 = 0xF << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL: u32 = TIM1_AF1_ETRSEL_Msk;
pub const TIM1_AF1_ETRSEL_0: u32 = 0x1 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL_1: u32 = 0x2 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL_2: u32 = 0x4 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL_3: u32 = 0x8 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF2_BK2INE_Pos: u32 = 0;
pub const TIM1_AF2_BK2INE_Msk: u32 = 0x1 << TIM1_AF2_BK2INE_Pos;
pub const TIM1_AF2_BK2INE: u32 = TIM1_AF2_BK2INE_Msk;
pub const TIM1_AF2_BK2CMP1E_Pos: u32 = 1;
pub const TIM1_AF2_BK2CMP1E_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP1E_Pos;
pub const TIM1_AF2_BK2CMP1E: u32 = TIM1_AF2_BK2CMP1E_Msk;
pub const TIM1_AF2_BK2CMP2E_Pos: u32 = 2;
pub const TIM1_AF2_BK2CMP2E_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP2E_Pos;
pub const TIM1_AF2_BK2CMP2E: u32 = TIM1_AF2_BK2CMP2E_Msk;
pub const TIM1_AF2_BK2DFBK1E_Pos: u32 = 8;
pub const TIM1_AF2_BK2DFBK1E_Msk: u32 = 0x1 << TIM1_AF2_BK2DFBK1E_Pos;
pub const TIM1_AF2_BK2DFBK1E: u32 = TIM1_AF2_BK2DFBK1E_Msk;
pub const TIM1_AF2_BK2INP_Pos: u32 = 9;
pub const TIM1_AF2_BK2INP_Msk: u32 = 0x1 << TIM1_AF2_BK2INP_Pos;
pub const TIM1_AF2_BK2INP: u32 = TIM1_AF2_BK2INP_Msk;
pub const TIM1_AF2_BK2CMP1P_Pos: u32 = 10;
pub const TIM1_AF2_BK2CMP1P_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP1P_Pos;
pub const TIM1_AF2_BK2CMP1P: u32 = TIM1_AF2_BK2CMP1P_Msk;
pub const TIM1_AF2_BK2CMP2P_Pos: u32 = 11;
pub const TIM1_AF2_BK2CMP2P_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP2P_Pos;
pub const TIM1_AF2_BK2CMP2P: u32 = TIM1_AF2_BK2CMP2P_Msk;
pub const TIM_TISEL_TI1SEL_Pos: u32 = 0;
pub const TIM_TISEL_TI1SEL_Msk: u32 = 0xF << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL: u32 = TIM_TISEL_TI1SEL_Msk;
pub const TIM_TISEL_TI1SEL_0: u32 = 0x1 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL_1: u32 = 0x2 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL_2: u32 = 0x4 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL_3: u32 = 0x8 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI2SEL_Pos: u32 = 8;
pub const TIM_TISEL_TI2SEL_Msk: u32 = 0xF << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL: u32 = TIM_TISEL_TI2SEL_Msk;
pub const TIM_TISEL_TI2SEL_0: u32 = 0x1 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL_1: u32 = 0x2 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL_2: u32 = 0x4 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL_3: u32 = 0x8 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI3SEL_Pos: u32 = 16;
pub const TIM_TISEL_TI3SEL_Msk: u32 = 0xF << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL: u32 = TIM_TISEL_TI3SEL_Msk;
pub const TIM_TISEL_TI3SEL_0: u32 = 0x1 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL_1: u32 = 0x2 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL_2: u32 = 0x4 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL_3: u32 = 0x8 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI4SEL_Pos: u32 = 24;
pub const TIM_TISEL_TI4SEL_Msk: u32 = 0xF << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL: u32 = TIM_TISEL_TI4SEL_Msk;
pub const TIM_TISEL_TI4SEL_0: u32 = 0x1 << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL_1: u32 = 0x2 << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL_2: u32 = 0x4 << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL_3: u32 = 0x8 << TIM_TISEL_TI4SEL_Pos;
pub const TIM8_AF1_BKINE_Pos: u32 = 0;
pub const TIM8_AF1_BKINE_Msk: u32 = 0x1 << TIM8_AF1_BKINE_Pos;
pub const TIM8_AF1_BKINE: u32 = TIM8_AF1_BKINE_Msk;
pub const TIM8_AF1_BKCMP1E_Pos: u32 = 1;
pub const TIM8_AF1_BKCMP1E_Msk: u32 = 0x1 << TIM8_AF1_BKCMP1E_Pos;
pub const TIM8_AF1_BKCMP1E: u32 = TIM8_AF1_BKCMP1E_Msk;
pub const TIM8_AF1_BKCMP2E_Pos: u32 = 2;
pub const TIM8_AF1_BKCMP2E_Msk: u32 = 0x1 << TIM8_AF1_BKCMP2E_Pos;
pub const TIM8_AF1_BKCMP2E: u32 = TIM8_AF1_BKCMP2E_Msk;
pub const TIM8_AF1_BKDFBK2E_Pos: u32 = 8;
pub const TIM8_AF1_BKDFBK2E_Msk: u32 = 0x1 << TIM8_AF1_BKDFBK2E_Pos;
pub const TIM8_AF1_BKDFBK2E: u32 = TIM8_AF1_BKDFBK2E_Msk;
pub const TIM8_AF1_BKINP_Pos: u32 = 9;
pub const TIM8_AF1_BKINP_Msk: u32 = 0x1 << TIM8_AF1_BKINP_Pos;
pub const TIM8_AF1_BKINP: u32 = TIM8_AF1_BKINP_Msk;
pub const TIM8_AF1_BKCMP1P_Pos: u32 = 10;
pub const TIM8_AF1_BKCMP1P_Msk: u32 = 0x1 << TIM8_AF1_BKCMP1P_Pos;
pub const TIM8_AF1_BKCMP1P: u32 = TIM8_AF1_BKCMP1P_Msk;
pub const TIM8_AF1_BKCMP2P_Pos: u32 = 11;
pub const TIM8_AF1_BKCMP2P_Msk: u32 = 0x1 << TIM8_AF1_BKCMP2P_Pos;
pub const TIM8_AF1_BKCMP2P: u32 = TIM8_AF1_BKCMP2P_Msk;
pub const TIM8_AF1_ETRSEL_Pos: u32 = 14;
pub const TIM8_AF1_ETRSEL_Msk: u32 = 0xF << TIM8_AF1_ETRSEL_Pos;
pub const TIM8_AF1_ETRSEL: u32 = TIM8_AF1_ETRSEL_Msk;
pub const TIM8_AF1_ETRSEL_0: u32 = 0x1 << TIM8_AF1_ETRSEL_Pos;
pub const TIM8_AF1_ETRSEL_1: u32 = 0x2 << TIM8_AF1_ETRSEL_Pos;
pub const TIM8_AF1_ETRSEL_2: u32 = 0x4 << TIM8_AF1_ETRSEL_Pos;
pub const TIM8_AF1_ETRSEL_3: u32 = 0x8 << TIM8_AF1_ETRSEL_Pos;
pub const TIM8_AF2_BK2INE_Pos: u32 = 0;
pub const TIM8_AF2_BK2INE_Msk: u32 = 0x1 << TIM8_AF2_BK2INE_Pos;
pub const TIM8_AF2_BK2INE: u32 = TIM8_AF2_BK2INE_Msk;
pub const TIM8_AF2_BK2CMP1E_Pos: u32 = 1;
pub const TIM8_AF2_BK2CMP1E_Msk: u32 = 0x1 << TIM8_AF2_BK2CMP1E_Pos;
pub const TIM8_AF2_BK2CMP1E: u32 = TIM8_AF2_BK2CMP1E_Msk;
pub const TIM8_AF2_BK2CMP2E_Pos: u32 = 2;
pub const TIM8_AF2_BK2CMP2E_Msk: u32 = 0x1 << TIM8_AF2_BK2CMP2E_Pos;
pub const TIM8_AF2_BK2CMP2E: u32 = TIM8_AF2_BK2CMP2E_Msk;
pub const TIM8_AF2_BK2DFBK3E_Pos: u32 = 8;
pub const TIM8_AF2_BK2DFBK3E_Msk: u32 = 0x1 << TIM8_AF2_BK2DFBK3E_Pos;
pub const TIM8_AF2_BK2DFBK3E: u32 = TIM8_AF2_BK2DFBK3E_Msk;
pub const TIM8_AF2_BK2INP_Pos: u32 = 9;
pub const TIM8_AF2_BK2INP_Msk: u32 = 0x1 << TIM8_AF2_BK2INP_Pos;
pub const TIM8_AF2_BK2INP: u32 = TIM8_AF2_BK2INP_Msk;
pub const TIM8_AF2_BK2CMP1P_Pos: u32 = 10;
pub const TIM8_AF2_BK2CMP1P_Msk: u32 = 0x1 << TIM8_AF2_BK2CMP1P_Pos;
pub const TIM8_AF2_BK2CMP1P: u32 = TIM8_AF2_BK2CMP1P_Msk;
pub const TIM8_AF2_BK2CMP2P_Pos: u32 = 11;
pub const TIM8_AF2_BK2CMP2P_Msk: u32 = 0x1 << TIM8_AF2_BK2CMP2P_Pos;
pub const TIM8_AF2_BK2CMP2P: u32 = TIM8_AF2_BK2CMP2P_Msk;
pub const TIM2_AF1_ETRSEL_Pos: u32 = 14;
pub const TIM2_AF1_ETRSEL_Msk: u32 = 0xF << TIM2_AF1_ETRSEL_Pos;
pub const TIM2_AF1_ETRSEL: u32 = TIM2_AF1_ETRSEL_Msk;
pub const TIM2_AF1_ETRSEL_0: u32 = 0x1 << TIM2_AF1_ETRSEL_Pos;
pub const TIM2_AF1_ETRSEL_1: u32 = 0x2 << TIM2_AF1_ETRSEL_Pos;
pub const TIM2_AF1_ETRSEL_2: u32 = 0x4 << TIM2_AF1_ETRSEL_Pos;
pub const TIM2_AF1_ETRSEL_3: u32 = 0x8 << TIM2_AF1_ETRSEL_Pos;
pub const TIM3_AF1_ETRSEL_Pos: u32 = 14;
pub const TIM3_AF1_ETRSEL_Msk: u32 = 0xF << TIM3_AF1_ETRSEL_Pos;
pub const TIM3_AF1_ETRSEL: u32 = TIM3_AF1_ETRSEL_Msk;
pub const TIM3_AF1_ETRSEL_0: u32 = 0x1 << TIM3_AF1_ETRSEL_Pos;
pub const TIM3_AF1_ETRSEL_1: u32 = 0x2 << TIM3_AF1_ETRSEL_Pos;
pub const TIM3_AF1_ETRSEL_2: u32 = 0x4 << TIM3_AF1_ETRSEL_Pos;
pub const TIM3_AF1_ETRSEL_3: u32 = 0x8 << TIM3_AF1_ETRSEL_Pos;
pub const TIM5_AF1_ETRSEL_Pos: u32 = 14;
pub const TIM5_AF1_ETRSEL_Msk: u32 = 0xF << TIM5_AF1_ETRSEL_Pos;
pub const TIM5_AF1_ETRSEL: u32 = TIM5_AF1_ETRSEL_Msk;
pub const TIM5_AF1_ETRSEL_0: u32 = 0x1 << TIM5_AF1_ETRSEL_Pos;
pub const TIM5_AF1_ETRSEL_1: u32 = 0x2 << TIM5_AF1_ETRSEL_Pos;
pub const TIM5_AF1_ETRSEL_2: u32 = 0x4 << TIM5_AF1_ETRSEL_Pos;
pub const TIM5_AF1_ETRSEL_3: u32 = 0x8 << TIM5_AF1_ETRSEL_Pos;
pub const TIM15_AF1_BKINE_Pos: u32 = 0;
pub const TIM15_AF1_BKINE_Msk: u32 = 0x1 << TIM15_AF1_BKINE_Pos;
pub const TIM15_AF1_BKINE: u32 = TIM15_AF1_BKINE_Msk;
pub const TIM15_AF1_BKCMP1E_Pos: u32 = 1;
pub const TIM15_AF1_BKCMP1E_Msk: u32 = 0x1 << TIM15_AF1_BKCMP1E_Pos;
pub const TIM15_AF1_BKCMP1E: u32 = TIM15_AF1_BKCMP1E_Msk;
pub const TIM15_AF1_BKCMP2E_Pos: u32 = 2;
pub const TIM15_AF1_BKCMP2E_Msk: u32 = 0x1 << TIM15_AF1_BKCMP2E_Pos;
pub const TIM15_AF1_BKCMP2E: u32 = TIM15_AF1_BKCMP2E_Msk;
pub const TIM15_AF1_BKDF1BK2E_Pos: u32 = 8;
pub const TIM15_AF1_BKDF1BK2E_Msk: u32 = 0x1 << TIM15_AF1_BKDF1BK2E_Pos;
pub const TIM15_AF1_BKDF1BK2E: u32 = TIM15_AF1_BKDF1BK2E_Msk;
pub const TIM15_AF1_BKINP_Pos: u32 = 9;
pub const TIM15_AF1_BKINP_Msk: u32 = 0x1 << TIM15_AF1_BKINP_Pos;
pub const TIM15_AF1_BKINP: u32 = TIM15_AF1_BKINP_Msk;
pub const TIM15_AF1_BKCMP1P_Pos: u32 = 10;
pub const TIM15_AF1_BKCMP1P_Msk: u32 = 0x1 << TIM15_AF1_BKCMP1P_Pos;
pub const TIM15_AF1_BKCMP1P: u32 = TIM15_AF1_BKCMP1P_Msk;
pub const TIM15_AF1_BKCMP2P_Pos: u32 = 11;
pub const TIM15_AF1_BKCMP2P_Msk: u32 = 0x1 << TIM15_AF1_BKCMP2P_Pos;
pub const TIM15_AF1_BKCMP2P: u32 = TIM15_AF1_BKCMP2P_Msk;
pub const TIM16_AF1_BKINE_Pos: u32 = 0;
pub const TIM16_AF1_BKINE_Msk: u32 = 0x1 << TIM16_AF1_BKINE_Pos;
pub const TIM16_AF1_BKINE: u32 = TIM16_AF1_BKINE_Msk;
pub const TIM16_AF1_BKCMP1E_Pos: u32 = 1;
pub const TIM16_AF1_BKCMP1E_Msk: u32 = 0x1 << TIM16_AF1_BKCMP1E_Pos;
pub const TIM16_AF1_BKCMP1E: u32 = TIM16_AF1_BKCMP1E_Msk;
pub const TIM16_AF1_BKCMP2E_Pos: u32 = 2;
pub const TIM16_AF1_BKCMP2E_Msk: u32 = 0x1 << TIM16_AF1_BKCMP2E_Pos;
pub const TIM16_AF1_BKCMP2E: u32 = TIM16_AF1_BKCMP2E_Msk;
pub const TIM16_AF1_BKDF1BK2E_Pos: u32 = 8;
pub const TIM16_AF1_BKDF1BK2E_Msk: u32 = 0x1 << TIM16_AF1_BKDF1BK2E_Pos;
pub const TIM16_AF1_BKDF1BK2E: u32 = TIM16_AF1_BKDF1BK2E_Msk;
pub const TIM16_AF1_BKINP_Pos: u32 = 9;
pub const TIM16_AF1_BKINP_Msk: u32 = 0x1 << TIM16_AF1_BKINP_Pos;
pub const TIM16_AF1_BKINP: u32 = TIM16_AF1_BKINP_Msk;
pub const TIM16_AF1_BKCMP1P_Pos: u32 = 10;
pub const TIM16_AF1_BKCMP1P_Msk: u32 = 0x1 << TIM16_AF1_BKCMP1P_Pos;
pub const TIM16_AF1_BKCMP1P: u32 = TIM16_AF1_BKCMP1P_Msk;
pub const TIM16_AF1_BKCMP2P_Pos: u32 = 11;
pub const TIM16_AF1_BKCMP2P_Msk: u32 = 0x1 << TIM16_AF1_BKCMP2P_Pos;
pub const TIM16_AF1_BKCMP2P: u32 = TIM16_AF1_BKCMP2P_Msk;
pub const TIM17_AF1_BKINE_Pos: u32 = 0;
pub const TIM17_AF1_BKINE_Msk: u32 = 0x1 << TIM17_AF1_BKINE_Pos;
pub const TIM17_AF1_BKINE: u32 = TIM17_AF1_BKINE_Msk;
pub const TIM17_AF1_BKCMP1E_Pos: u32 = 1;
pub const TIM17_AF1_BKCMP1E_Msk: u32 = 0x1 << TIM17_AF1_BKCMP1E_Pos;
pub const TIM17_AF1_BKCMP1E: u32 = TIM17_AF1_BKCMP1E_Msk;
pub const TIM17_AF1_BKCMP2E_Pos: u32 = 2;
pub const TIM17_AF1_BKCMP2E_Msk: u32 = 0x1 << TIM17_AF1_BKCMP2E_Pos;
pub const TIM17_AF1_BKCMP2E: u32 = TIM17_AF1_BKCMP2E_Msk;
pub const TIM17_AF1_BKDF1BK2E_Pos: u32 = 8;
pub const TIM17_AF1_BKDF1BK2E_Msk: u32 = 0x1 << TIM17_AF1_BKDF1BK2E_Pos;
pub const TIM17_AF1_BKDF1BK2E: u32 = TIM17_AF1_BKDF1BK2E_Msk;
pub const TIM17_AF1_BKINP_Pos: u32 = 9;
pub const TIM17_AF1_BKINP_Msk: u32 = 0x1 << TIM17_AF1_BKINP_Pos;
pub const TIM17_AF1_BKINP: u32 = TIM17_AF1_BKINP_Msk;
pub const TIM17_AF1_BKCMP1P_Pos: u32 = 10;
pub const TIM17_AF1_BKCMP1P_Msk: u32 = 0x1 << TIM17_AF1_BKCMP1P_Pos;
pub const TIM17_AF1_BKCMP1P: u32 = TIM17_AF1_BKCMP1P_Msk;
pub const TIM17_AF1_BKCMP2P_Pos: u32 = 11;
pub const TIM17_AF1_BKCMP2P_Msk: u32 = 0x1 << TIM17_AF1_BKCMP2P_Pos;
pub const TIM17_AF1_BKCMP2P: u32 = TIM17_AF1_BKCMP2P_Msk;
pub const LPTIM_ISR_CMPM_Pos: u32 = 0;
pub const LPTIM_ISR_CMPM_Msk: u32 = 0x1 << LPTIM_ISR_CMPM_Pos;
pub const LPTIM_ISR_CMPM: u32 = LPTIM_ISR_CMPM_Msk;
pub const LPTIM_ISR_ARRM_Pos: u32 = 1;
pub const LPTIM_ISR_ARRM_Msk: u32 = 0x1 << LPTIM_ISR_ARRM_Pos;
pub const LPTIM_ISR_ARRM: u32 = LPTIM_ISR_ARRM_Msk;
pub const LPTIM_ISR_EXTTRIG_Pos: u32 = 2;
pub const LPTIM_ISR_EXTTRIG_Msk: u32 = 0x1 << LPTIM_ISR_EXTTRIG_Pos;
pub const LPTIM_ISR_EXTTRIG: u32 = LPTIM_ISR_EXTTRIG_Msk;
pub const LPTIM_ISR_CMPOK_Pos: u32 = 3;
pub const LPTIM_ISR_CMPOK_Msk: u32 = 0x1 << LPTIM_ISR_CMPOK_Pos;
pub const LPTIM_ISR_CMPOK: u32 = LPTIM_ISR_CMPOK_Msk;
pub const LPTIM_ISR_ARROK_Pos: u32 = 4;
pub const LPTIM_ISR_ARROK_Msk: u32 = 0x1 << LPTIM_ISR_ARROK_Pos;
pub const LPTIM_ISR_ARROK: u32 = LPTIM_ISR_ARROK_Msk;
pub const LPTIM_ISR_UP_Pos: u32 = 5;
pub const LPTIM_ISR_UP_Msk: u32 = 0x1 << LPTIM_ISR_UP_Pos;
pub const LPTIM_ISR_UP: u32 = LPTIM_ISR_UP_Msk;
pub const LPTIM_ISR_DOWN_Pos: u32 = 6;
pub const LPTIM_ISR_DOWN_Msk: u32 = 0x1 << LPTIM_ISR_DOWN_Pos;
pub const LPTIM_ISR_DOWN: u32 = LPTIM_ISR_DOWN_Msk;
pub const LPTIM_ICR_CMPMCF_Pos: u32 = 0;
pub const LPTIM_ICR_CMPMCF_Msk: u32 = 0x1 << LPTIM_ICR_CMPMCF_Pos;
pub const LPTIM_ICR_CMPMCF: u32 = LPTIM_ICR_CMPMCF_Msk;
pub const LPTIM_ICR_ARRMCF_Pos: u32 = 1;
pub const LPTIM_ICR_ARRMCF_Msk: u32 = 0x1 << LPTIM_ICR_ARRMCF_Pos;
pub const LPTIM_ICR_ARRMCF: u32 = LPTIM_ICR_ARRMCF_Msk;
pub const LPTIM_ICR_EXTTRIGCF_Pos: u32 = 2;
pub const LPTIM_ICR_EXTTRIGCF_Msk: u32 = 0x1 << LPTIM_ICR_EXTTRIGCF_Pos;
pub const LPTIM_ICR_EXTTRIGCF: u32 = LPTIM_ICR_EXTTRIGCF_Msk;
pub const LPTIM_ICR_CMPOKCF_Pos: u32 = 3;
pub const LPTIM_ICR_CMPOKCF_Msk: u32 = 0x1 << LPTIM_ICR_CMPOKCF_Pos;
pub const LPTIM_ICR_CMPOKCF: u32 = LPTIM_ICR_CMPOKCF_Msk;
pub const LPTIM_ICR_ARROKCF_Pos: u32 = 4;
pub const LPTIM_ICR_ARROKCF_Msk: u32 = 0x1 << LPTIM_ICR_ARROKCF_Pos;
pub const LPTIM_ICR_ARROKCF: u32 = LPTIM_ICR_ARROKCF_Msk;
pub const LPTIM_ICR_UPCF_Pos: u32 = 5;
pub const LPTIM_ICR_UPCF_Msk: u32 = 0x1 << LPTIM_ICR_UPCF_Pos;
pub const LPTIM_ICR_UPCF: u32 = LPTIM_ICR_UPCF_Msk;
pub const LPTIM_ICR_DOWNCF_Pos: u32 = 6;
pub const LPTIM_ICR_DOWNCF_Msk: u32 = 0x1 << LPTIM_ICR_DOWNCF_Pos;
pub const LPTIM_ICR_DOWNCF: u32 = LPTIM_ICR_DOWNCF_Msk;
pub const LPTIM_IER_CMPMIE_Pos: u32 = 0;
pub const LPTIM_IER_CMPMIE_Msk: u32 = 0x1 << LPTIM_IER_CMPMIE_Pos;
pub const LPTIM_IER_CMPMIE: u32 = LPTIM_IER_CMPMIE_Msk;
pub const LPTIM_IER_ARRMIE_Pos: u32 = 1;
pub const LPTIM_IER_ARRMIE_Msk: u32 = 0x1 << LPTIM_IER_ARRMIE_Pos;
pub const LPTIM_IER_ARRMIE: u32 = LPTIM_IER_ARRMIE_Msk;
pub const LPTIM_IER_EXTTRIGIE_Pos: u32 = 2;
pub const LPTIM_IER_EXTTRIGIE_Msk: u32 = 0x1 << LPTIM_IER_EXTTRIGIE_Pos;
pub const LPTIM_IER_EXTTRIGIE: u32 = LPTIM_IER_EXTTRIGIE_Msk;
pub const LPTIM_IER_CMPOKIE_Pos: u32 = 3;
pub const LPTIM_IER_CMPOKIE_Msk: u32 = 0x1 << LPTIM_IER_CMPOKIE_Pos;
pub const LPTIM_IER_CMPOKIE: u32 = LPTIM_IER_CMPOKIE_Msk;
pub const LPTIM_IER_ARROKIE_Pos: u32 = 4;
pub const LPTIM_IER_ARROKIE_Msk: u32 = 0x1 << LPTIM_IER_ARROKIE_Pos;
pub const LPTIM_IER_ARROKIE: u32 = LPTIM_IER_ARROKIE_Msk;
pub const LPTIM_IER_UPIE_Pos: u32 = 5;
pub const LPTIM_IER_UPIE_Msk: u32 = 0x1 << LPTIM_IER_UPIE_Pos;
pub const LPTIM_IER_UPIE: u32 = LPTIM_IER_UPIE_Msk;
pub const LPTIM_IER_DOWNIE_Pos: u32 = 6;
pub const LPTIM_IER_DOWNIE_Msk: u32 = 0x1 << LPTIM_IER_DOWNIE_Pos;
pub const LPTIM_IER_DOWNIE: u32 = LPTIM_IER_DOWNIE_Msk;
pub const LPTIM_CFGR_CKSEL_Pos: u32 = 0;
pub const LPTIM_CFGR_CKSEL_Msk: u32 = 0x1 << LPTIM_CFGR_CKSEL_Pos;
pub const LPTIM_CFGR_CKSEL: u32 = LPTIM_CFGR_CKSEL_Msk;
pub const LPTIM_CFGR_CKPOL_Pos: u32 = 1;
pub const LPTIM_CFGR_CKPOL_Msk: u32 = 0x3 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKPOL: u32 = LPTIM_CFGR_CKPOL_Msk;
pub const LPTIM_CFGR_CKPOL_0: u32 = 0x1 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKPOL_1: u32 = 0x2 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKFLT_Pos: u32 = 3;
pub const LPTIM_CFGR_CKFLT_Msk: u32 = 0x3 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_CKFLT: u32 = LPTIM_CFGR_CKFLT_Msk;
pub const LPTIM_CFGR_CKFLT_0: u32 = 0x1 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_CKFLT_1: u32 = 0x2 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_TRGFLT_Pos: u32 = 6;
pub const LPTIM_CFGR_TRGFLT_Msk: u32 = 0x3 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_TRGFLT: u32 = LPTIM_CFGR_TRGFLT_Msk;
pub const LPTIM_CFGR_TRGFLT_0: u32 = 0x1 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_TRGFLT_1: u32 = 0x2 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_PRESC_Pos: u32 = 9;
pub const LPTIM_CFGR_PRESC_Msk: u32 = 0x7 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC: u32 = LPTIM_CFGR_PRESC_Msk;
pub const LPTIM_CFGR_PRESC_0: u32 = 0x1 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC_1: u32 = 0x2 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC_2: u32 = 0x4 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_TRIGSEL_Pos: u32 = 13;
pub const LPTIM_CFGR_TRIGSEL_Msk: u32 = 0x7 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL: u32 = LPTIM_CFGR_TRIGSEL_Msk;
pub const LPTIM_CFGR_TRIGSEL_0: u32 = 0x1 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL_1: u32 = 0x2 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL_2: u32 = 0x4 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGEN_Pos: u32 = 17;
pub const LPTIM_CFGR_TRIGEN_Msk: u32 = 0x3 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TRIGEN: u32 = LPTIM_CFGR_TRIGEN_Msk;
pub const LPTIM_CFGR_TRIGEN_0: u32 = 0x1 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TRIGEN_1: u32 = 0x2 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TIMOUT_Pos: u32 = 19;
pub const LPTIM_CFGR_TIMOUT_Msk: u32 = 0x1 << LPTIM_CFGR_TIMOUT_Pos;
pub const LPTIM_CFGR_TIMOUT: u32 = LPTIM_CFGR_TIMOUT_Msk;
pub const LPTIM_CFGR_WAVE_Pos: u32 = 20;
pub const LPTIM_CFGR_WAVE_Msk: u32 = 0x1 << LPTIM_CFGR_WAVE_Pos;
pub const LPTIM_CFGR_WAVE: u32 = LPTIM_CFGR_WAVE_Msk;
pub const LPTIM_CFGR_WAVPOL_Pos: u32 = 21;
pub const LPTIM_CFGR_WAVPOL_Msk: u32 = 0x1 << LPTIM_CFGR_WAVPOL_Pos;
pub const LPTIM_CFGR_WAVPOL: u32 = LPTIM_CFGR_WAVPOL_Msk;
pub const LPTIM_CFGR_PRELOAD_Pos: u32 = 22;
pub const LPTIM_CFGR_PRELOAD_Msk: u32 = 0x1 << LPTIM_CFGR_PRELOAD_Pos;
pub const LPTIM_CFGR_PRELOAD: u32 = LPTIM_CFGR_PRELOAD_Msk;
pub const LPTIM_CFGR_COUNTMODE_Pos: u32 = 23;
pub const LPTIM_CFGR_COUNTMODE_Msk: u32 = 0x1 << LPTIM_CFGR_COUNTMODE_Pos;
pub const LPTIM_CFGR_COUNTMODE: u32 = LPTIM_CFGR_COUNTMODE_Msk;
pub const LPTIM_CFGR_ENC_Pos: u32 = 24;
pub const LPTIM_CFGR_ENC_Msk: u32 = 0x1 << LPTIM_CFGR_ENC_Pos;
pub const LPTIM_CFGR_ENC: u32 = LPTIM_CFGR_ENC_Msk;
pub const LPTIM_CR_ENABLE_Pos: u32 = 0;
pub const LPTIM_CR_ENABLE_Msk: u32 = 0x1 << LPTIM_CR_ENABLE_Pos;
pub const LPTIM_CR_ENABLE: u32 = LPTIM_CR_ENABLE_Msk;
pub const LPTIM_CR_SNGSTRT_Pos: u32 = 1;
pub const LPTIM_CR_SNGSTRT_Msk: u32 = 0x40001 << LPTIM_CR_SNGSTRT_Pos;
pub const LPTIM_CR_SNGSTRT: u32 = LPTIM_CR_SNGSTRT_Msk;
pub const LPTIM_CR_CNTSTRT_Pos: u32 = 2;
pub const LPTIM_CR_CNTSTRT_Msk: u32 = 0x1 << LPTIM_CR_CNTSTRT_Pos;
pub const LPTIM_CR_CNTSTRT: u32 = LPTIM_CR_CNTSTRT_Msk;
pub const LPTIM_CR_COUNTRST_Pos: u32 = 3;
pub const LPTIM_CR_COUNTRST_Msk: u32 = 0x1 << LPTIM_CR_COUNTRST_Pos;
pub const LPTIM_CR_COUNTRST: u32 = LPTIM_CR_COUNTRST_Msk;
pub const LPTIM_CR_RSTARE_Pos: u32 = 4;
pub const LPTIM_CR_RSTARE_Msk: u32 = 0x1 << LPTIM_CR_RSTARE_Pos;
pub const LPTIM_CR_RSTARE: u32 = LPTIM_CR_RSTARE_Msk;
pub const LPTIM_CMP_CMP_Pos: u32 = 0;
pub const LPTIM_CMP_CMP_Msk: u32 = 0xFFFF << LPTIM_CMP_CMP_Pos;
pub const LPTIM_CMP_CMP: u32 = LPTIM_CMP_CMP_Msk;
pub const LPTIM_ARR_ARR_Pos: u32 = 0;
pub const LPTIM_ARR_ARR_Msk: u32 = 0xFFFF << LPTIM_ARR_ARR_Pos;
pub const LPTIM_ARR_ARR: u32 = LPTIM_ARR_ARR_Msk;
pub const LPTIM_CNT_CNT_Pos: u32 = 0;
pub const LPTIM_CNT_CNT_Msk: u32 = 0xFFFF << LPTIM_CNT_CNT_Pos;
pub const LPTIM_CNT_CNT: u32 = LPTIM_CNT_CNT_Msk;
pub const LPTIM_CFGR2_IN1SEL_Pos: u32 = 0;
pub const LPTIM_CFGR2_IN1SEL_Msk: u32 = 0x3 << LPTIM_CFGR2_IN1SEL_Pos;
pub const LPTIM_CFGR2_IN1SEL: u32 = LPTIM_CFGR2_IN1SEL_Msk;
pub const LPTIM_CFGR2_IN1SEL_0: u32 = 0x1 << LPTIM_CFGR2_IN1SEL_Pos;
pub const LPTIM_CFGR2_IN1SEL_1: u32 = 0x2 << LPTIM_CFGR2_IN1SEL_Pos;
pub const LPTIM_CFGR2_IN2SEL_Pos: u32 = 4;
pub const LPTIM_CFGR2_IN2SEL_Msk: u32 = 0x3 << LPTIM_CFGR2_IN2SEL_Pos;
pub const LPTIM_CFGR2_IN2SEL: u32 = LPTIM_CFGR2_IN2SEL_Msk;
pub const LPTIM_CFGR2_IN2SEL_0: u32 = 0x1 << LPTIM_CFGR2_IN2SEL_Pos;
pub const LPTIM_CFGR2_IN2SEL_1: u32 = 0x2 << LPTIM_CFGR2_IN2SEL_Pos;
pub const OCTOSPI_CR_EN_Pos: u32 = 0;
pub const OCTOSPI_CR_EN_Msk: u32 = 0x1 << OCTOSPI_CR_EN_Pos;
pub const OCTOSPI_CR_EN: u32 = OCTOSPI_CR_EN_Msk;
pub const OCTOSPI_CR_ABORT_Pos: u32 = 1;
pub const OCTOSPI_CR_ABORT_Msk: u32 = 0x1 << OCTOSPI_CR_ABORT_Pos;
pub const OCTOSPI_CR_ABORT: u32 = OCTOSPI_CR_ABORT_Msk;
pub const OCTOSPI_CR_DMAEN_Pos: u32 = 2;
pub const OCTOSPI_CR_DMAEN_Msk: u32 = 0x1 << OCTOSPI_CR_DMAEN_Pos;
pub const OCTOSPI_CR_DMAEN: u32 = OCTOSPI_CR_DMAEN_Msk;
pub const OCTOSPI_CR_TCEN_Pos: u32 = 3;
pub const OCTOSPI_CR_TCEN_Msk: u32 = 0x1 << OCTOSPI_CR_TCEN_Pos;
pub const OCTOSPI_CR_TCEN: u32 = OCTOSPI_CR_TCEN_Msk;
pub const OCTOSPI_CR_DQM_Pos: u32 = 6;
pub const OCTOSPI_CR_DQM_Msk: u32 = 0x1 << OCTOSPI_CR_DQM_Pos;
pub const OCTOSPI_CR_DQM: u32 = OCTOSPI_CR_DQM_Msk;
pub const OCTOSPI_CR_FSEL_Pos: u32 = 7;
pub const OCTOSPI_CR_FSEL_Msk: u32 = 0x1 << OCTOSPI_CR_FSEL_Pos;
pub const OCTOSPI_CR_FSEL: u32 = OCTOSPI_CR_FSEL_Msk;
pub const OCTOSPI_CR_FTHRES_Pos: u32 = 8;
pub const OCTOSPI_CR_FTHRES_Msk: u32 = 0x1F << OCTOSPI_CR_FTHRES_Pos;
pub const OCTOSPI_CR_FTHRES: u32 = OCTOSPI_CR_FTHRES_Msk;
pub const OCTOSPI_CR_TEIE_Pos: u32 = 16;
pub const OCTOSPI_CR_TEIE_Msk: u32 = 0x1 << OCTOSPI_CR_TEIE_Pos;
pub const OCTOSPI_CR_TEIE: u32 = OCTOSPI_CR_TEIE_Msk;
pub const OCTOSPI_CR_TCIE_Pos: u32 = 17;
pub const OCTOSPI_CR_TCIE_Msk: u32 = 0x1 << OCTOSPI_CR_TCIE_Pos;
pub const OCTOSPI_CR_TCIE: u32 = OCTOSPI_CR_TCIE_Msk;
pub const OCTOSPI_CR_FTIE_Pos: u32 = 18;
pub const OCTOSPI_CR_FTIE_Msk: u32 = 0x1 << OCTOSPI_CR_FTIE_Pos;
pub const OCTOSPI_CR_FTIE: u32 = OCTOSPI_CR_FTIE_Msk;
pub const OCTOSPI_CR_SMIE_Pos: u32 = 19;
pub const OCTOSPI_CR_SMIE_Msk: u32 = 0x1 << OCTOSPI_CR_SMIE_Pos;
pub const OCTOSPI_CR_SMIE: u32 = OCTOSPI_CR_SMIE_Msk;
pub const OCTOSPI_CR_TOIE_Pos: u32 = 20;
pub const OCTOSPI_CR_TOIE_Msk: u32 = 0x1 << OCTOSPI_CR_TOIE_Pos;
pub const OCTOSPI_CR_TOIE: u32 = OCTOSPI_CR_TOIE_Msk;
pub const OCTOSPI_CR_APMS_Pos: u32 = 22;
pub const OCTOSPI_CR_APMS_Msk: u32 = 0x1 << OCTOSPI_CR_APMS_Pos;
pub const OCTOSPI_CR_APMS: u32 = OCTOSPI_CR_APMS_Msk;
pub const OCTOSPI_CR_PMM_Pos: u32 = 23;
pub const OCTOSPI_CR_PMM_Msk: u32 = 0x1 << OCTOSPI_CR_PMM_Pos;
pub const OCTOSPI_CR_PMM: u32 = OCTOSPI_CR_PMM_Msk;
pub const OCTOSPI_CR_FMODE_Pos: u32 = 28;
pub const OCTOSPI_CR_FMODE_Msk: u32 = 0x3 << OCTOSPI_CR_FMODE_Pos;
pub const OCTOSPI_CR_FMODE: u32 = OCTOSPI_CR_FMODE_Msk;
pub const OCTOSPI_CR_FMODE_0: u32 = 0x1 << OCTOSPI_CR_FMODE_Pos;
pub const OCTOSPI_CR_FMODE_1: u32 = 0x2 << OCTOSPI_CR_FMODE_Pos;
pub const OCTOSPI_DCR1_CKMODE_Pos: u32 = 0;
pub const OCTOSPI_DCR1_CKMODE_Msk: u32 = 0x1 << OCTOSPI_DCR1_CKMODE_Pos;
pub const OCTOSPI_DCR1_CKMODE: u32 = OCTOSPI_DCR1_CKMODE_Msk;
pub const OCTOSPI_DCR1_FRCK_Pos: u32 = 1;
pub const OCTOSPI_DCR1_FRCK_Msk: u32 = 0x1 << OCTOSPI_DCR1_FRCK_Pos;
pub const OCTOSPI_DCR1_FRCK: u32 = OCTOSPI_DCR1_FRCK_Msk;
pub const OCTOSPI_DCR1_DLYBYP_Pos: u32 = 3;
pub const OCTOSPI_DCR1_DLYBYP_Msk: u32 = 0x1 << OCTOSPI_DCR1_DLYBYP_Pos;
pub const OCTOSPI_DCR1_DLYBYP: u32 = OCTOSPI_DCR1_DLYBYP_Msk;
pub const OCTOSPI_DCR1_CSHT_Pos: u32 = 8;
pub const OCTOSPI_DCR1_CSHT_Msk: u32 = 0x7 << OCTOSPI_DCR1_CSHT_Pos;
pub const OCTOSPI_DCR1_CSHT: u32 = OCTOSPI_DCR1_CSHT_Msk;
pub const OCTOSPI_DCR1_DEVSIZE_Pos: u32 = 16;
pub const OCTOSPI_DCR1_DEVSIZE_Msk: u32 = 0x1F << OCTOSPI_DCR1_DEVSIZE_Pos;
pub const OCTOSPI_DCR1_DEVSIZE: u32 = OCTOSPI_DCR1_DEVSIZE_Msk;
pub const OCTOSPI_DCR1_MTYP_Pos: u32 = 24;
pub const OCTOSPI_DCR1_MTYP_Msk: u32 = 0x7 << OCTOSPI_DCR1_MTYP_Pos;
pub const OCTOSPI_DCR1_MTYP: u32 = OCTOSPI_DCR1_MTYP_Msk;
pub const OCTOSPI_DCR1_MTYP_0: u32 = 0x1 << OCTOSPI_DCR1_MTYP_Pos;
pub const OCTOSPI_DCR1_MTYP_1: u32 = 0x2 << OCTOSPI_DCR1_MTYP_Pos;
pub const OCTOSPI_DCR1_MTYP_2: u32 = 0x4 << OCTOSPI_DCR1_MTYP_Pos;
pub const OCTOSPI_DCR1_CKCSHT_Pos: u32 = 4;
pub const OCTOSPI_DCR1_CKCSHT_Msk: u32 = 0x7 << OCTOSPI_DCR1_CKCSHT_Pos;
pub const OCTOSPI_DCR1_CKCSHT: u32 = OCTOSPI_DCR1_CKCSHT_Msk;
pub const OCTOSPI_DCR2_PRESCALER_Pos: u32 = 0;
pub const OCTOSPI_DCR2_PRESCALER_Msk: u32 = 0xFF << OCTOSPI_DCR2_PRESCALER_Pos;
pub const OCTOSPI_DCR2_PRESCALER: u32 = OCTOSPI_DCR2_PRESCALER_Msk;
pub const OCTOSPI_DCR2_WRAPSIZE_Pos: u32 = 16;
pub const OCTOSPI_DCR2_WRAPSIZE_Msk: u32 = 0x7 << OCTOSPI_DCR2_WRAPSIZE_Pos;
pub const OCTOSPI_DCR2_WRAPSIZE: u32 = OCTOSPI_DCR2_WRAPSIZE_Msk;
pub const OCTOSPI_DCR2_WRAPSIZE_0: u32 = 0x1 << OCTOSPI_DCR2_WRAPSIZE_Pos;
pub const OCTOSPI_DCR2_WRAPSIZE_1: u32 = 0x2 << OCTOSPI_DCR2_WRAPSIZE_Pos;
pub const OCTOSPI_DCR2_WRAPSIZE_2: u32 = 0x4 << OCTOSPI_DCR2_WRAPSIZE_Pos;
pub const OCTOSPI_DCR3_MAXTRAN_Pos: u32 = 0;
pub const OCTOSPI_DCR3_MAXTRAN_Msk: u32 = 0xFF << OCTOSPI_DCR3_MAXTRAN_Pos;
pub const OCTOSPI_DCR3_MAXTRAN: u32 = OCTOSPI_DCR3_MAXTRAN_Msk;
pub const OCTOSPI_DCR3_CSBOUND_Pos: u32 = 16;
pub const OCTOSPI_DCR3_CSBOUND_Msk: u32 = 0x1F << OCTOSPI_DCR3_CSBOUND_Pos;
pub const OCTOSPI_DCR3_CSBOUND: u32 = OCTOSPI_DCR3_CSBOUND_Msk;
pub const OCTOSPI_DCR4_REFRESH_Pos: u32 = 0;
pub const OCTOSPI_DCR4_REFRESH_Msk: u32 = 0xFFFFFFFF << OCTOSPI_DCR4_REFRESH_Pos;
pub const OCTOSPI_DCR4_REFRESH: u32 = OCTOSPI_DCR4_REFRESH_Msk;
pub const OCTOSPI_SR_TEF_Pos: u32 = 0;
pub const OCTOSPI_SR_TEF_Msk: u32 = 0x1 << OCTOSPI_SR_TEF_Pos;
pub const OCTOSPI_SR_TEF: u32 = OCTOSPI_SR_TEF_Msk;
pub const OCTOSPI_SR_TCF_Pos: u32 = 1;
pub const OCTOSPI_SR_TCF_Msk: u32 = 0x1 << OCTOSPI_SR_TCF_Pos;
pub const OCTOSPI_SR_TCF: u32 = OCTOSPI_SR_TCF_Msk;
pub const OCTOSPI_SR_FTF_Pos: u32 = 2;
pub const OCTOSPI_SR_FTF_Msk: u32 = 0x1 << OCTOSPI_SR_FTF_Pos;
pub const OCTOSPI_SR_FTF: u32 = OCTOSPI_SR_FTF_Msk;
pub const OCTOSPI_SR_SMF_Pos: u32 = 3;
pub const OCTOSPI_SR_SMF_Msk: u32 = 0x1 << OCTOSPI_SR_SMF_Pos;
pub const OCTOSPI_SR_SMF: u32 = OCTOSPI_SR_SMF_Msk;
pub const OCTOSPI_SR_TOF_Pos: u32 = 4;
pub const OCTOSPI_SR_TOF_Msk: u32 = 0x1 << OCTOSPI_SR_TOF_Pos;
pub const OCTOSPI_SR_TOF: u32 = OCTOSPI_SR_TOF_Msk;
pub const OCTOSPI_SR_BUSY_Pos: u32 = 5;
pub const OCTOSPI_SR_BUSY_Msk: u32 = 0x1 << OCTOSPI_SR_BUSY_Pos;
pub const OCTOSPI_SR_BUSY: u32 = OCTOSPI_SR_BUSY_Msk;
pub const OCTOSPI_SR_FLEVEL_Pos: u32 = 8;
pub const OCTOSPI_SR_FLEVEL_Msk: u32 = 0x3F << OCTOSPI_SR_FLEVEL_Pos;
pub const OCTOSPI_SR_FLEVEL: u32 = OCTOSPI_SR_FLEVEL_Msk;
pub const OCTOSPI_FCR_CTEF_Pos: u32 = 0;
pub const OCTOSPI_FCR_CTEF_Msk: u32 = 0x1 << OCTOSPI_FCR_CTEF_Pos;
pub const OCTOSPI_FCR_CTEF: u32 = OCTOSPI_FCR_CTEF_Msk;
pub const OCTOSPI_FCR_CTCF_Pos: u32 = 1;
pub const OCTOSPI_FCR_CTCF_Msk: u32 = 0x1 << OCTOSPI_FCR_CTCF_Pos;
pub const OCTOSPI_FCR_CTCF: u32 = OCTOSPI_FCR_CTCF_Msk;
pub const OCTOSPI_FCR_CSMF_Pos: u32 = 3;
pub const OCTOSPI_FCR_CSMF_Msk: u32 = 0x1 << OCTOSPI_FCR_CSMF_Pos;
pub const OCTOSPI_FCR_CSMF: u32 = OCTOSPI_FCR_CSMF_Msk;
pub const OCTOSPI_FCR_CTOF_Pos: u32 = 4;
pub const OCTOSPI_FCR_CTOF_Msk: u32 = 0x1 << OCTOSPI_FCR_CTOF_Pos;
pub const OCTOSPI_FCR_CTOF: u32 = OCTOSPI_FCR_CTOF_Msk;
pub const OCTOSPI_DLR_DL_Pos: u32 = 0;
pub const OCTOSPI_DLR_DL_Msk: u32 = 0xFFFFFFFF << OCTOSPI_DLR_DL_Pos;
pub const OCTOSPI_DLR_DL: u32 = OCTOSPI_DLR_DL_Msk;
pub const OCTOSPI_AR_ADDRESS_Pos: u32 = 0;
pub const OCTOSPI_AR_ADDRESS_Msk: u32 = 0xFFFFFFFF << OCTOSPI_AR_ADDRESS_Pos;
pub const OCTOSPI_AR_ADDRESS: u32 = OCTOSPI_AR_ADDRESS_Msk;
pub const OCTOSPI_DR_DATA_Pos: u32 = 0;
pub const OCTOSPI_DR_DATA_Msk: u32 = 0xFFFFFFFF << OCTOSPI_DR_DATA_Pos;
pub const OCTOSPI_DR_DATA: u32 = OCTOSPI_DR_DATA_Msk;
pub const OCTOSPI_PSMKR_MASK_Pos: u32 = 0;
pub const OCTOSPI_PSMKR_MASK_Msk: u32 = 0xFFFFFFFF << OCTOSPI_PSMKR_MASK_Pos;
pub const OCTOSPI_PSMKR_MASK: u32 = OCTOSPI_PSMKR_MASK_Msk;
pub const OCTOSPI_PSMAR_MATCH_Pos: u32 = 0;
pub const OCTOSPI_PSMAR_MATCH_Msk: u32 = 0xFFFFFFFF << OCTOSPI_PSMAR_MATCH_Pos;
pub const OCTOSPI_PSMAR_MATCH: u32 = OCTOSPI_PSMAR_MATCH_Msk;
pub const OCTOSPI_PIR_INTERVAL_Pos: u32 = 0;
pub const OCTOSPI_PIR_INTERVAL_Msk: u32 = 0xFFFF << OCTOSPI_PIR_INTERVAL_Pos;
pub const OCTOSPI_PIR_INTERVAL: u32 = OCTOSPI_PIR_INTERVAL_Msk;
pub const OCTOSPI_CCR_IMODE_Pos: u32 = 0;
pub const OCTOSPI_CCR_IMODE_Msk: u32 = 0x7 << OCTOSPI_CCR_IMODE_Pos;
pub const OCTOSPI_CCR_IMODE: u32 = OCTOSPI_CCR_IMODE_Msk;
pub const OCTOSPI_CCR_IMODE_0: u32 = 0x1 << OCTOSPI_CCR_IMODE_Pos;
pub const OCTOSPI_CCR_IMODE_1: u32 = 0x2 << OCTOSPI_CCR_IMODE_Pos;
pub const OCTOSPI_CCR_IMODE_2: u32 = 0x4 << OCTOSPI_CCR_IMODE_Pos;
pub const OCTOSPI_CCR_IDTR_Pos: u32 = 3;
pub const OCTOSPI_CCR_IDTR_Msk: u32 = 0x1 << OCTOSPI_CCR_IDTR_Pos;
pub const OCTOSPI_CCR_IDTR: u32 = OCTOSPI_CCR_IDTR_Msk;
pub const OCTOSPI_CCR_ISIZE_Pos: u32 = 4;
pub const OCTOSPI_CCR_ISIZE_Msk: u32 = 0x3 << OCTOSPI_CCR_ISIZE_Pos;
pub const OCTOSPI_CCR_ISIZE: u32 = OCTOSPI_CCR_ISIZE_Msk;
pub const OCTOSPI_CCR_ISIZE_0: u32 = 0x1 << OCTOSPI_CCR_ISIZE_Pos;
pub const OCTOSPI_CCR_ISIZE_1: u32 = 0x2 << OCTOSPI_CCR_ISIZE_Pos;
pub const OCTOSPI_CCR_ADMODE_Pos: u32 = 8;
pub const OCTOSPI_CCR_ADMODE_Msk: u32 = 0x7 << OCTOSPI_CCR_ADMODE_Pos;
pub const OCTOSPI_CCR_ADMODE: u32 = OCTOSPI_CCR_ADMODE_Msk;
pub const OCTOSPI_CCR_ADMODE_0: u32 = 0x1 << OCTOSPI_CCR_ADMODE_Pos;
pub const OCTOSPI_CCR_ADMODE_1: u32 = 0x2 << OCTOSPI_CCR_ADMODE_Pos;
pub const OCTOSPI_CCR_ADMODE_2: u32 = 0x4 << OCTOSPI_CCR_ADMODE_Pos;
pub const OCTOSPI_CCR_ADDTR_Pos: u32 = 11;
pub const OCTOSPI_CCR_ADDTR_Msk: u32 = 0x1 << OCTOSPI_CCR_ADDTR_Pos;
pub const OCTOSPI_CCR_ADDTR: u32 = OCTOSPI_CCR_ADDTR_Msk;
pub const OCTOSPI_CCR_ADSIZE_Pos: u32 = 12;
pub const OCTOSPI_CCR_ADSIZE_Msk: u32 = 0x3 << OCTOSPI_CCR_ADSIZE_Pos;
pub const OCTOSPI_CCR_ADSIZE: u32 = OCTOSPI_CCR_ADSIZE_Msk;
pub const OCTOSPI_CCR_ADSIZE_0: u32 = 0x1 << OCTOSPI_CCR_ADSIZE_Pos;
pub const OCTOSPI_CCR_ADSIZE_1: u32 = 0x2 << OCTOSPI_CCR_ADSIZE_Pos;
pub const OCTOSPI_CCR_ABMODE_Pos: u32 = 16;
pub const OCTOSPI_CCR_ABMODE_Msk: u32 = 0x7 << OCTOSPI_CCR_ABMODE_Pos;
pub const OCTOSPI_CCR_ABMODE: u32 = OCTOSPI_CCR_ABMODE_Msk;
pub const OCTOSPI_CCR_ABMODE_0: u32 = 0x1 << OCTOSPI_CCR_ABMODE_Pos;
pub const OCTOSPI_CCR_ABMODE_1: u32 = 0x2 << OCTOSPI_CCR_ABMODE_Pos;
pub const OCTOSPI_CCR_ABMODE_2: u32 = 0x4 << OCTOSPI_CCR_ABMODE_Pos;
pub const OCTOSPI_CCR_ABDTR_Pos: u32 = 19;
pub const OCTOSPI_CCR_ABDTR_Msk: u32 = 0x1 << OCTOSPI_CCR_ABDTR_Pos;
pub const OCTOSPI_CCR_ABDTR: u32 = OCTOSPI_CCR_ABDTR_Msk;
pub const OCTOSPI_CCR_ABSIZE_Pos: u32 = 20;
pub const OCTOSPI_CCR_ABSIZE_Msk: u32 = 0x3 << OCTOSPI_CCR_ABSIZE_Pos;
pub const OCTOSPI_CCR_ABSIZE: u32 = OCTOSPI_CCR_ABSIZE_Msk;
pub const OCTOSPI_CCR_ABSIZE_0: u32 = 0x1 << OCTOSPI_CCR_ABSIZE_Pos;
pub const OCTOSPI_CCR_ABSIZE_1: u32 = 0x2 << OCTOSPI_CCR_ABSIZE_Pos;
pub const OCTOSPI_CCR_DMODE_Pos: u32 = 24;
pub const OCTOSPI_CCR_DMODE_Msk: u32 = 0x7 << OCTOSPI_CCR_DMODE_Pos;
pub const OCTOSPI_CCR_DMODE: u32 = OCTOSPI_CCR_DMODE_Msk;
pub const OCTOSPI_CCR_DMODE_0: u32 = 0x1 << OCTOSPI_CCR_DMODE_Pos;
pub const OCTOSPI_CCR_DMODE_1: u32 = 0x2 << OCTOSPI_CCR_DMODE_Pos;
pub const OCTOSPI_CCR_DMODE_2: u32 = 0x4 << OCTOSPI_CCR_DMODE_Pos;
pub const OCTOSPI_CCR_DDTR_Pos: u32 = 27;
pub const OCTOSPI_CCR_DDTR_Msk: u32 = 0x1 << OCTOSPI_CCR_DDTR_Pos;
pub const OCTOSPI_CCR_DDTR: u32 = OCTOSPI_CCR_DDTR_Msk;
pub const OCTOSPI_CCR_DQSE_Pos: u32 = 29;
pub const OCTOSPI_CCR_DQSE_Msk: u32 = 0x1 << OCTOSPI_CCR_DQSE_Pos;
pub const OCTOSPI_CCR_DQSE: u32 = OCTOSPI_CCR_DQSE_Msk;
pub const OCTOSPI_CCR_SIOO_Pos: u32 = 31;
pub const OCTOSPI_CCR_SIOO_Msk: u32 = 0x1 << OCTOSPI_CCR_SIOO_Pos;
pub const OCTOSPI_CCR_SIOO: u32 = OCTOSPI_CCR_SIOO_Msk;
pub const OCTOSPI_TCR_DCYC_Pos: u32 = 0;
pub const OCTOSPI_TCR_DCYC_Msk: u32 = 0x1F << OCTOSPI_TCR_DCYC_Pos;
pub const OCTOSPI_TCR_DCYC: u32 = OCTOSPI_TCR_DCYC_Msk;
pub const OCTOSPI_TCR_DHQC_Pos: u32 = 28;
pub const OCTOSPI_TCR_DHQC_Msk: u32 = 0x1 << OCTOSPI_TCR_DHQC_Pos;
pub const OCTOSPI_TCR_DHQC: u32 = OCTOSPI_TCR_DHQC_Msk;
pub const OCTOSPI_TCR_SSHIFT_Pos: u32 = 30;
pub const OCTOSPI_TCR_SSHIFT_Msk: u32 = 0x1 << OCTOSPI_TCR_SSHIFT_Pos;
pub const OCTOSPI_TCR_SSHIFT: u32 = OCTOSPI_TCR_SSHIFT_Msk;
pub const OCTOSPI_IR_INSTRUCTION_Pos: u32 = 0;
pub const OCTOSPI_IR_INSTRUCTION_Msk: u32 = 0xFFFFFFFF << OCTOSPI_IR_INSTRUCTION_Pos;
pub const OCTOSPI_IR_INSTRUCTION: u32 = OCTOSPI_IR_INSTRUCTION_Msk;
pub const OCTOSPI_ABR_ALTERNATE_Pos: u32 = 0;
pub const OCTOSPI_ABR_ALTERNATE_Msk: u32 = 0xFFFFFFFF << OCTOSPI_ABR_ALTERNATE_Pos;
pub const OCTOSPI_ABR_ALTERNATE: u32 = OCTOSPI_ABR_ALTERNATE_Msk;
pub const OCTOSPI_LPTR_TIMEOUT_Pos: u32 = 0;
pub const OCTOSPI_LPTR_TIMEOUT_Msk: u32 = 0xFFFF << OCTOSPI_LPTR_TIMEOUT_Pos;
pub const OCTOSPI_LPTR_TIMEOUT: u32 = OCTOSPI_LPTR_TIMEOUT_Msk;
pub const OCTOSPI_WPCCR_IMODE_Pos: u32 = 0;
pub const OCTOSPI_WPCCR_IMODE_Msk: u32 = 0x7 << OCTOSPI_WPCCR_IMODE_Pos;
pub const OCTOSPI_WPCCR_IMODE: u32 = OCTOSPI_WPCCR_IMODE_Msk;
pub const OCTOSPI_WPCCR_IMODE_0: u32 = 0x1 << OCTOSPI_WPCCR_IMODE_Pos;
pub const OCTOSPI_WPCCR_IMODE_1: u32 = 0x2 << OCTOSPI_WPCCR_IMODE_Pos;
pub const OCTOSPI_WPCCR_IMODE_2: u32 = 0x4 << OCTOSPI_WPCCR_IMODE_Pos;
pub const OCTOSPI_WPCCR_IDTR_Pos: u32 = 3;
pub const OCTOSPI_WPCCR_IDTR_Msk: u32 = 0x1 << OCTOSPI_WPCCR_IDTR_Pos;
pub const OCTOSPI_WPCCR_IDTR: u32 = OCTOSPI_WPCCR_IDTR_Msk;
pub const OCTOSPI_WPCCR_ISIZE_Pos: u32 = 4;
pub const OCTOSPI_WPCCR_ISIZE_Msk: u32 = 0x3 << OCTOSPI_WPCCR_ISIZE_Pos;
pub const OCTOSPI_WPCCR_ISIZE: u32 = OCTOSPI_WPCCR_ISIZE_Msk;
pub const OCTOSPI_WPCCR_ISIZE_0: u32 = 0x1 << OCTOSPI_WPCCR_ISIZE_Pos;
pub const OCTOSPI_WPCCR_ISIZE_1: u32 = 0x2 << OCTOSPI_WPCCR_ISIZE_Pos;
pub const OCTOSPI_WPCCR_ADMODE_Pos: u32 = 8;
pub const OCTOSPI_WPCCR_ADMODE_Msk: u32 = 0x7 << OCTOSPI_WPCCR_ADMODE_Pos;
pub const OCTOSPI_WPCCR_ADMODE: u32 = OCTOSPI_WPCCR_ADMODE_Msk;
pub const OCTOSPI_WPCCR_ADMODE_0: u32 = 0x1 << OCTOSPI_WPCCR_ADMODE_Pos;
pub const OCTOSPI_WPCCR_ADMODE_1: u32 = 0x2 << OCTOSPI_WPCCR_ADMODE_Pos;
pub const OCTOSPI_WPCCR_ADMODE_2: u32 = 0x4 << OCTOSPI_WPCCR_ADMODE_Pos;
pub const OCTOSPI_WPCCR_ADDTR_Pos: u32 = 11;
pub const OCTOSPI_WPCCR_ADDTR_Msk: u32 = 0x1 << OCTOSPI_WPCCR_ADDTR_Pos;
pub const OCTOSPI_WPCCR_ADDTR: u32 = OCTOSPI_WPCCR_ADDTR_Msk;
pub const OCTOSPI_WPCCR_ADSIZE_Pos: u32 = 12;
pub const OCTOSPI_WPCCR_ADSIZE_Msk: u32 = 0x3 << OCTOSPI_WPCCR_ADSIZE_Pos;
pub const OCTOSPI_WPCCR_ADSIZE: u32 = OCTOSPI_WPCCR_ADSIZE_Msk;
pub const OCTOSPI_WPCCR_ADSIZE_0: u32 = 0x1 << OCTOSPI_WPCCR_ADSIZE_Pos;
pub const OCTOSPI_WPCCR_ADSIZE_1: u32 = 0x2 << OCTOSPI_WPCCR_ADSIZE_Pos;
pub const OCTOSPI_WPCCR_ABMODE_Pos: u32 = 16;
pub const OCTOSPI_WPCCR_ABMODE_Msk: u32 = 0x7 << OCTOSPI_WPCCR_ABMODE_Pos;
pub const OCTOSPI_WPCCR_ABMODE: u32 = OCTOSPI_WPCCR_ABMODE_Msk;
pub const OCTOSPI_WPCCR_ABMODE_0: u32 = 0x1 << OCTOSPI_WPCCR_ABMODE_Pos;
pub const OCTOSPI_WPCCR_ABMODE_1: u32 = 0x2 << OCTOSPI_WPCCR_ABMODE_Pos;
pub const OCTOSPI_WPCCR_ABMODE_2: u32 = 0x4 << OCTOSPI_WPCCR_ABMODE_Pos;
pub const OCTOSPI_WPCCR_ABDTR_Pos: u32 = 19;
pub const OCTOSPI_WPCCR_ABDTR_Msk: u32 = 0x1 << OCTOSPI_WPCCR_ABDTR_Pos;
pub const OCTOSPI_WPCCR_ABDTR: u32 = OCTOSPI_WPCCR_ABDTR_Msk;
pub const OCTOSPI_WPCCR_ABSIZE_Pos: u32 = 20;
pub const OCTOSPI_WPCCR_ABSIZE_Msk: u32 = 0x3 << OCTOSPI_WPCCR_ABSIZE_Pos;
pub const OCTOSPI_WPCCR_ABSIZE: u32 = OCTOSPI_WPCCR_ABSIZE_Msk;
pub const OCTOSPI_WPCCR_ABSIZE_0: u32 = 0x1 << OCTOSPI_WPCCR_ABSIZE_Pos;
pub const OCTOSPI_WPCCR_ABSIZE_1: u32 = 0x2 << OCTOSPI_WPCCR_ABSIZE_Pos;
pub const OCTOSPI_WPCCR_DMODE_Pos: u32 = 24;
pub const OCTOSPI_WPCCR_DMODE_Msk: u32 = 0x7 << OCTOSPI_WPCCR_DMODE_Pos;
pub const OCTOSPI_WPCCR_DMODE: u32 = OCTOSPI_WPCCR_DMODE_Msk;
pub const OCTOSPI_WPCCR_DMODE_0: u32 = 0x1 << OCTOSPI_WPCCR_DMODE_Pos;
pub const OCTOSPI_WPCCR_DMODE_1: u32 = 0x2 << OCTOSPI_WPCCR_DMODE_Pos;
pub const OCTOSPI_WPCCR_DMODE_2: u32 = 0x4 << OCTOSPI_WPCCR_DMODE_Pos;
pub const OCTOSPI_WPCCR_DDTR_Pos: u32 = 27;
pub const OCTOSPI_WPCCR_DDTR_Msk: u32 = 0x1 << OCTOSPI_WPCCR_DDTR_Pos;
pub const OCTOSPI_WPCCR_DDTR: u32 = OCTOSPI_WPCCR_DDTR_Msk;
pub const OCTOSPI_WPCCR_DQSE_Pos: u32 = 29;
pub const OCTOSPI_WPCCR_DQSE_Msk: u32 = 0x1 << OCTOSPI_WPCCR_DQSE_Pos;
pub const OCTOSPI_WPCCR_DQSE: u32 = OCTOSPI_WPCCR_DQSE_Msk;
pub const OCTOSPI_WPCCR_SIOO_Pos: u32 = 31;
pub const OCTOSPI_WPCCR_SIOO_Msk: u32 = 0x1 << OCTOSPI_WPCCR_SIOO_Pos;
pub const OCTOSPI_WPCCR_SIOO: u32 = OCTOSPI_WPCCR_SIOO_Msk;
pub const OCTOSPI_WPTCR_DCYC_Pos: u32 = 0;
pub const OCTOSPI_WPTCR_DCYC_Msk: u32 = 0x1F << OCTOSPI_WPTCR_DCYC_Pos;
pub const OCTOSPI_WPTCR_DCYC: u32 = OCTOSPI_WPTCR_DCYC_Msk;
pub const OCTOSPI_WPTCR_DHQC_Pos: u32 = 28;
pub const OCTOSPI_WPTCR_DHQC_Msk: u32 = 0x1 << OCTOSPI_WPTCR_DHQC_Pos;
pub const OCTOSPI_WPTCR_DHQC: u32 = OCTOSPI_WPTCR_DHQC_Msk;
pub const OCTOSPI_WPTCR_SSHIFT_Pos: u32 = 30;
pub const OCTOSPI_WPTCR_SSHIFT_Msk: u32 = 0x1 << OCTOSPI_WPTCR_SSHIFT_Pos;
pub const OCTOSPI_WPTCR_SSHIFT: u32 = OCTOSPI_WPTCR_SSHIFT_Msk;
pub const OCTOSPI_WPIR_INSTRUCTION_Pos: u32 = 0;
pub const OCTOSPI_WPIR_INSTRUCTION_Msk: u32 = 0xFFFFFFFF << OCTOSPI_WPIR_INSTRUCTION_Pos;
pub const OCTOSPI_WPIR_INSTRUCTION: u32 = OCTOSPI_WPIR_INSTRUCTION_Msk;
pub const OCTOSPI_WPABR_ALTERNATE_Pos: u32 = 0;
pub const OCTOSPI_WPABR_ALTERNATE_Msk: u32 = 0xFFFFFFFF << OCTOSPI_WPABR_ALTERNATE_Pos;
pub const OCTOSPI_WPABR_ALTERNATE: u32 = OCTOSPI_WPABR_ALTERNATE_Msk;
pub const OCTOSPI_WCCR_IMODE_Pos: u32 = 0;
pub const OCTOSPI_WCCR_IMODE_Msk: u32 = 0x7 << OCTOSPI_WCCR_IMODE_Pos;
pub const OCTOSPI_WCCR_IMODE: u32 = OCTOSPI_WCCR_IMODE_Msk;
pub const OCTOSPI_WCCR_IMODE_0: u32 = 0x1 << OCTOSPI_WCCR_IMODE_Pos;
pub const OCTOSPI_WCCR_IMODE_1: u32 = 0x2 << OCTOSPI_WCCR_IMODE_Pos;
pub const OCTOSPI_WCCR_IMODE_2: u32 = 0x4 << OCTOSPI_WCCR_IMODE_Pos;
pub const OCTOSPI_WCCR_IDTR_Pos: u32 = 3;
pub const OCTOSPI_WCCR_IDTR_Msk: u32 = 0x1 << OCTOSPI_WCCR_IDTR_Pos;
pub const OCTOSPI_WCCR_IDTR: u32 = OCTOSPI_WCCR_IDTR_Msk;
pub const OCTOSPI_WCCR_ISIZE_Pos: u32 = 4;
pub const OCTOSPI_WCCR_ISIZE_Msk: u32 = 0x3 << OCTOSPI_WCCR_ISIZE_Pos;
pub const OCTOSPI_WCCR_ISIZE: u32 = OCTOSPI_WCCR_ISIZE_Msk;
pub const OCTOSPI_WCCR_ISIZE_0: u32 = 0x1 << OCTOSPI_WCCR_ISIZE_Pos;
pub const OCTOSPI_WCCR_ISIZE_1: u32 = 0x2 << OCTOSPI_WCCR_ISIZE_Pos;
pub const OCTOSPI_WCCR_ADMODE_Pos: u32 = 8;
pub const OCTOSPI_WCCR_ADMODE_Msk: u32 = 0x7 << OCTOSPI_WCCR_ADMODE_Pos;
pub const OCTOSPI_WCCR_ADMODE: u32 = OCTOSPI_WCCR_ADMODE_Msk;
pub const OCTOSPI_WCCR_ADMODE_0: u32 = 0x1 << OCTOSPI_WCCR_ADMODE_Pos;
pub const OCTOSPI_WCCR_ADMODE_1: u32 = 0x2 << OCTOSPI_WCCR_ADMODE_Pos;
pub const OCTOSPI_WCCR_ADMODE_2: u32 = 0x4 << OCTOSPI_WCCR_ADMODE_Pos;
pub const OCTOSPI_WCCR_ADDTR_Pos: u32 = 11;
pub const OCTOSPI_WCCR_ADDTR_Msk: u32 = 0x1 << OCTOSPI_WCCR_ADDTR_Pos;
pub const OCTOSPI_WCCR_ADDTR: u32 = OCTOSPI_WCCR_ADDTR_Msk;
pub const OCTOSPI_WCCR_ADSIZE_Pos: u32 = 12;
pub const OCTOSPI_WCCR_ADSIZE_Msk: u32 = 0x3 << OCTOSPI_WCCR_ADSIZE_Pos;
pub const OCTOSPI_WCCR_ADSIZE: u32 = OCTOSPI_WCCR_ADSIZE_Msk;
pub const OCTOSPI_WCCR_ADSIZE_0: u32 = 0x1 << OCTOSPI_WCCR_ADSIZE_Pos;
pub const OCTOSPI_WCCR_ADSIZE_1: u32 = 0x2 << OCTOSPI_WCCR_ADSIZE_Pos;
pub const OCTOSPI_WCCR_ABMODE_Pos: u32 = 16;
pub const OCTOSPI_WCCR_ABMODE_Msk: u32 = 0x7 << OCTOSPI_WCCR_ABMODE_Pos;
pub const OCTOSPI_WCCR_ABMODE: u32 = OCTOSPI_WCCR_ABMODE_Msk;
pub const OCTOSPI_WCCR_ABMODE_0: u32 = 0x1 << OCTOSPI_WCCR_ABMODE_Pos;
pub const OCTOSPI_WCCR_ABMODE_1: u32 = 0x2 << OCTOSPI_WCCR_ABMODE_Pos;
pub const OCTOSPI_WCCR_ABMODE_2: u32 = 0x4 << OCTOSPI_WCCR_ABMODE_Pos;
pub const OCTOSPI_WCCR_ABDTR_Pos: u32 = 19;
pub const OCTOSPI_WCCR_ABDTR_Msk: u32 = 0x1 << OCTOSPI_WCCR_ABDTR_Pos;
pub const OCTOSPI_WCCR_ABDTR: u32 = OCTOSPI_WCCR_ABDTR_Msk;
pub const OCTOSPI_WCCR_ABSIZE_Pos: u32 = 20;
pub const OCTOSPI_WCCR_ABSIZE_Msk: u32 = 0x3 << OCTOSPI_WCCR_ABSIZE_Pos;
pub const OCTOSPI_WCCR_ABSIZE: u32 = OCTOSPI_WCCR_ABSIZE_Msk;
pub const OCTOSPI_WCCR_ABSIZE_0: u32 = 0x1 << OCTOSPI_WCCR_ABSIZE_Pos;
pub const OCTOSPI_WCCR_ABSIZE_1: u32 = 0x2 << OCTOSPI_WCCR_ABSIZE_Pos;
pub const OCTOSPI_WCCR_DMODE_Pos: u32 = 24;
pub const OCTOSPI_WCCR_DMODE_Msk: u32 = 0x7 << OCTOSPI_WCCR_DMODE_Pos;
pub const OCTOSPI_WCCR_DMODE: u32 = OCTOSPI_WCCR_DMODE_Msk;
pub const OCTOSPI_WCCR_DMODE_0: u32 = 0x1 << OCTOSPI_WCCR_DMODE_Pos;
pub const OCTOSPI_WCCR_DMODE_1: u32 = 0x2 << OCTOSPI_WCCR_DMODE_Pos;
pub const OCTOSPI_WCCR_DMODE_2: u32 = 0x4 << OCTOSPI_WCCR_DMODE_Pos;
pub const OCTOSPI_WCCR_DDTR_Pos: u32 = 27;
pub const OCTOSPI_WCCR_DDTR_Msk: u32 = 0x1 << OCTOSPI_WCCR_DDTR_Pos;
pub const OCTOSPI_WCCR_DDTR: u32 = OCTOSPI_WCCR_DDTR_Msk;
pub const OCTOSPI_WCCR_DQSE_Pos: u32 = 29;
pub const OCTOSPI_WCCR_DQSE_Msk: u32 = 0x1 << OCTOSPI_WCCR_DQSE_Pos;
pub const OCTOSPI_WCCR_DQSE: u32 = OCTOSPI_WCCR_DQSE_Msk;
pub const OCTOSPI_WCCR_SIOO_Pos: u32 = 31;
pub const OCTOSPI_WCCR_SIOO_Msk: u32 = 0x1 << OCTOSPI_WCCR_SIOO_Pos;
pub const OCTOSPI_WCCR_SIOO: u32 = OCTOSPI_WCCR_SIOO_Msk;
pub const OCTOSPI_WTCR_DCYC_Pos: u32 = 0;
pub const OCTOSPI_WTCR_DCYC_Msk: u32 = 0x1F << OCTOSPI_WTCR_DCYC_Pos;
pub const OCTOSPI_WTCR_DCYC: u32 = OCTOSPI_WTCR_DCYC_Msk;
pub const OCTOSPI_WIR_INSTRUCTION_Pos: u32 = 0;
pub const OCTOSPI_WIR_INSTRUCTION_Msk: u32 = 0xFFFFFFFF << OCTOSPI_WIR_INSTRUCTION_Pos;
pub const OCTOSPI_WIR_INSTRUCTION: u32 = OCTOSPI_WIR_INSTRUCTION_Msk;
pub const OCTOSPI_WABR_ALTERNATE_Pos: u32 = 0;
pub const OCTOSPI_WABR_ALTERNATE_Msk: u32 = 0xFFFFFFFF << OCTOSPI_WABR_ALTERNATE_Pos;
pub const OCTOSPI_WABR_ALTERNATE: u32 = OCTOSPI_WABR_ALTERNATE_Msk;
pub const OCTOSPI_HLCR_LM_Pos: u32 = 0;
pub const OCTOSPI_HLCR_LM_Msk: u32 = 0x1 << OCTOSPI_HLCR_LM_Pos;
pub const OCTOSPI_HLCR_LM: u32 = OCTOSPI_HLCR_LM_Msk;
pub const OCTOSPI_HLCR_WZL_Pos: u32 = 1;
pub const OCTOSPI_HLCR_WZL_Msk: u32 = 0x1 << OCTOSPI_HLCR_WZL_Pos;
pub const OCTOSPI_HLCR_WZL: u32 = OCTOSPI_HLCR_WZL_Msk;
pub const OCTOSPI_HLCR_TACC_Pos: u32 = 8;
pub const OCTOSPI_HLCR_TACC_Msk: u32 = 0xFF << OCTOSPI_HLCR_TACC_Pos;
pub const OCTOSPI_HLCR_TACC: u32 = OCTOSPI_HLCR_TACC_Msk;
pub const OCTOSPI_HLCR_TRWR_Pos: u32 = 16;
pub const OCTOSPI_HLCR_TRWR_Msk: u32 = 0xFF << OCTOSPI_HLCR_TRWR_Pos;
pub const OCTOSPI_HLCR_TRWR: u32 = OCTOSPI_HLCR_TRWR_Msk;
pub const OCTOSPI_VER_VER_Pos: u32 = 0;
pub const OCTOSPI_VER_VER_Msk: u32 = 0xFF << OCTOSPI_VER_VER_Pos;
pub const OCTOSPI_VER_VER: u32 = OCTOSPI_VER_VER_Msk;
pub const OCTOSPI_ID_ID_Pos: u32 = 0;
pub const OCTOSPI_ID_ID_Msk: u32 = 0xFFFFFFFF << OCTOSPI_ID_ID_Pos;
pub const OCTOSPI_ID_ID: u32 = OCTOSPI_ID_ID_Msk;
pub const OCTOSPI_MID_MID_Pos: u32 = 0;
pub const OCTOSPI_MID_MID_Msk: u32 = 0xFFFFFFFF << OCTOSPI_MID_MID_Pos;
pub const OCTOSPI_MID_MID: u32 = OCTOSPI_MID_MID_Msk;
pub const OCTOSPIM_CR_MUXEN_Pos: u32 = 0;
pub const OCTOSPIM_CR_MUXEN_Msk: u32 = 0x1 << OCTOSPIM_CR_MUXEN_Pos;
pub const OCTOSPIM_CR_MUXEN: u32 = OCTOSPIM_CR_MUXEN_Msk;
pub const OCTOSPIM_CR_REQ2ACK_TIME_Pos: u32 = 16;
pub const OCTOSPIM_CR_REQ2ACK_TIME_Msk: u32 = 0xFF << OCTOSPIM_CR_REQ2ACK_TIME_Pos;
pub const OCTOSPIM_CR_REQ2ACK_TIME: u32 = OCTOSPIM_CR_REQ2ACK_TIME_Msk;
pub const OCTOSPIM_PCR_CLKEN_Pos: u32 = 0;
pub const OCTOSPIM_PCR_CLKEN_Msk: u32 = 0x1 << OCTOSPIM_PCR_CLKEN_Pos;
pub const OCTOSPIM_PCR_CLKEN: u32 = OCTOSPIM_PCR_CLKEN_Msk;
pub const OCTOSPIM_PCR_CLKSRC_Pos: u32 = 1;
pub const OCTOSPIM_PCR_CLKSRC_Msk: u32 = 0x1 << OCTOSPIM_PCR_CLKSRC_Pos;
pub const OCTOSPIM_PCR_CLKSRC: u32 = OCTOSPIM_PCR_CLKSRC_Msk;
pub const OCTOSPIM_PCR_DQSEN_Pos: u32 = 4;
pub const OCTOSPIM_PCR_DQSEN_Msk: u32 = 0x1 << OCTOSPIM_PCR_DQSEN_Pos;
pub const OCTOSPIM_PCR_DQSEN: u32 = OCTOSPIM_PCR_DQSEN_Msk;
pub const OCTOSPIM_PCR_DQSSRC_Pos: u32 = 5;
pub const OCTOSPIM_PCR_DQSSRC_Msk: u32 = 0x1 << OCTOSPIM_PCR_DQSSRC_Pos;
pub const OCTOSPIM_PCR_DQSSRC: u32 = OCTOSPIM_PCR_DQSSRC_Msk;
pub const OCTOSPIM_PCR_NCSEN_Pos: u32 = 8;
pub const OCTOSPIM_PCR_NCSEN_Msk: u32 = 0x1 << OCTOSPIM_PCR_NCSEN_Pos;
pub const OCTOSPIM_PCR_NCSEN: u32 = OCTOSPIM_PCR_NCSEN_Msk;
pub const OCTOSPIM_PCR_NCSSRC_Pos: u32 = 9;
pub const OCTOSPIM_PCR_NCSSRC_Msk: u32 = 0x1 << OCTOSPIM_PCR_NCSSRC_Pos;
pub const OCTOSPIM_PCR_NCSSRC: u32 = OCTOSPIM_PCR_NCSSRC_Msk;
pub const OCTOSPIM_PCR_IOLEN_Pos: u32 = 16;
pub const OCTOSPIM_PCR_IOLEN_Msk: u32 = 0x1 << OCTOSPIM_PCR_IOLEN_Pos;
pub const OCTOSPIM_PCR_IOLEN: u32 = OCTOSPIM_PCR_IOLEN_Msk;
pub const OCTOSPIM_PCR_IOLSRC_Pos: u32 = 17;
pub const OCTOSPIM_PCR_IOLSRC_Msk: u32 = 0x3 << OCTOSPIM_PCR_IOLSRC_Pos;
pub const OCTOSPIM_PCR_IOLSRC: u32 = OCTOSPIM_PCR_IOLSRC_Msk;
pub const OCTOSPIM_PCR_IOLSRC_0: u32 = 0x1 << OCTOSPIM_PCR_IOLSRC_Pos;
pub const OCTOSPIM_PCR_IOLSRC_1: u32 = 0x2 << OCTOSPIM_PCR_IOLSRC_Pos;
pub const OCTOSPIM_PCR_IOHEN_Pos: u32 = 24;
pub const OCTOSPIM_PCR_IOHEN_Msk: u32 = 0x1 << OCTOSPIM_PCR_IOHEN_Pos;
pub const OCTOSPIM_PCR_IOHEN: u32 = OCTOSPIM_PCR_IOHEN_Msk;
pub const OCTOSPIM_PCR_IOHSRC_Pos: u32 = 25;
pub const OCTOSPIM_PCR_IOHSRC_Msk: u32 = 0x3 << OCTOSPIM_PCR_IOHSRC_Pos;
pub const OCTOSPIM_PCR_IOHSRC: u32 = OCTOSPIM_PCR_IOHSRC_Msk;
pub const OCTOSPIM_PCR_IOHSRC_0: u32 = 0x1 << OCTOSPIM_PCR_IOHSRC_Pos;
pub const OCTOSPIM_PCR_IOHSRC_1: u32 = 0x2 << OCTOSPIM_PCR_IOHSRC_Pos;
pub const COMP_SR_C1VAL_Pos: u32 = 0;
pub const COMP_SR_C1VAL_Msk: u32 = 0x1 << COMP_SR_C1VAL_Pos;
pub const COMP_SR_C1VAL: u32 = COMP_SR_C1VAL_Msk;
pub const COMP_SR_C2VAL_Pos: u32 = 1;
pub const COMP_SR_C2VAL_Msk: u32 = 0x1 << COMP_SR_C2VAL_Pos;
pub const COMP_SR_C2VAL: u32 = COMP_SR_C2VAL_Msk;
pub const COMP_SR_C1IF_Pos: u32 = 16;
pub const COMP_SR_C1IF_Msk: u32 = 0x1 << COMP_SR_C1IF_Pos;
pub const COMP_SR_C1IF: u32 = COMP_SR_C1IF_Msk;
pub const COMP_SR_C2IF_Pos: u32 = 17;
pub const COMP_SR_C2IF_Msk: u32 = 0x1 << COMP_SR_C2IF_Pos;
pub const COMP_SR_C2IF: u32 = COMP_SR_C2IF_Msk;
pub const COMP_ICFR_C1IF_Pos: u32 = 16;
pub const COMP_ICFR_C1IF_Msk: u32 = 0x1 << COMP_ICFR_C1IF_Pos;
pub const COMP_ICFR_C1IF: u32 = COMP_ICFR_C1IF_Msk;
pub const COMP_ICFR_C2IF_Pos: u32 = 17;
pub const COMP_ICFR_C2IF_Msk: u32 = 0x1 << COMP_ICFR_C2IF_Pos;
pub const COMP_ICFR_C2IF: u32 = COMP_ICFR_C2IF_Msk;
pub const COMP_OR_AFOPA6_Pos: u32 = 0;
pub const COMP_OR_AFOPA6_Msk: u32 = 0x1 << COMP_OR_AFOPA6_Pos;
pub const COMP_OR_AFOPA6: u32 = COMP_OR_AFOPA6_Msk;
pub const COMP_OR_AFOPA8_Pos: u32 = 1;
pub const COMP_OR_AFOPA8_Msk: u32 = 0x1 << COMP_OR_AFOPA8_Pos;
pub const COMP_OR_AFOPA8: u32 = COMP_OR_AFOPA8_Msk;
pub const COMP_OR_AFOPB12_Pos: u32 = 2;
pub const COMP_OR_AFOPB12_Msk: u32 = 0x1 << COMP_OR_AFOPB12_Pos;
pub const COMP_OR_AFOPB12: u32 = COMP_OR_AFOPB12_Msk;
pub const COMP_OR_AFOPE6_Pos: u32 = 3;
pub const COMP_OR_AFOPE6_Msk: u32 = 0x1 << COMP_OR_AFOPE6_Pos;
pub const COMP_OR_AFOPE6: u32 = COMP_OR_AFOPE6_Msk;
pub const COMP_OR_AFOPE15_Pos: u32 = 4;
pub const COMP_OR_AFOPE15_Msk: u32 = 0x1 << COMP_OR_AFOPE15_Pos;
pub const COMP_OR_AFOPE15: u32 = COMP_OR_AFOPE15_Msk;
pub const COMP_OR_AFOPG2_Pos: u32 = 5;
pub const COMP_OR_AFOPG2_Msk: u32 = 0x1 << COMP_OR_AFOPG2_Pos;
pub const COMP_OR_AFOPG2: u32 = COMP_OR_AFOPG2_Msk;
pub const COMP_OR_AFOPG3_Pos: u32 = 6;
pub const COMP_OR_AFOPG3_Msk: u32 = 0x1 << COMP_OR_AFOPG3_Pos;
pub const COMP_OR_AFOPG3: u32 = COMP_OR_AFOPG3_Msk;
pub const COMP_OR_AFOPG4_Pos: u32 = 7;
pub const COMP_OR_AFOPG4_Msk: u32 = 0x1 << COMP_OR_AFOPG4_Pos;
pub const COMP_OR_AFOPG4: u32 = COMP_OR_AFOPG4_Msk;
pub const COMP_OR_AFOPI1_Pos: u32 = 8;
pub const COMP_OR_AFOPI1_Msk: u32 = 0x1 << COMP_OR_AFOPI1_Pos;
pub const COMP_OR_AFOPI1: u32 = COMP_OR_AFOPI1_Msk;
pub const COMP_OR_AFOPI4_Pos: u32 = 9;
pub const COMP_OR_AFOPI4_Msk: u32 = 0x1 << COMP_OR_AFOPI4_Pos;
pub const COMP_OR_AFOPI4: u32 = COMP_OR_AFOPI4_Msk;
pub const COMP_OR_AFOPK2_Pos: u32 = 10;
pub const COMP_OR_AFOPK2_Msk: u32 = 0x1 << COMP_OR_AFOPK2_Pos;
pub const COMP_OR_AFOPK2: u32 = COMP_OR_AFOPK2_Msk;
pub const COMP_CFGRx_EN_Pos: u32 = 0;
pub const COMP_CFGRx_EN_Msk: u32 = 0x1 << COMP_CFGRx_EN_Pos;
pub const COMP_CFGRx_EN: u32 = COMP_CFGRx_EN_Msk;
pub const COMP_CFGRx_BRGEN_Pos: u32 = 1;
pub const COMP_CFGRx_BRGEN_Msk: u32 = 0x1 << COMP_CFGRx_BRGEN_Pos;
pub const COMP_CFGRx_BRGEN: u32 = COMP_CFGRx_BRGEN_Msk;
pub const COMP_CFGRx_SCALEN_Pos: u32 = 2;
pub const COMP_CFGRx_SCALEN_Msk: u32 = 0x1 << COMP_CFGRx_SCALEN_Pos;
pub const COMP_CFGRx_SCALEN: u32 = COMP_CFGRx_SCALEN_Msk;
pub const COMP_CFGRx_POLARITY_Pos: u32 = 3;
pub const COMP_CFGRx_POLARITY_Msk: u32 = 0x1 << COMP_CFGRx_POLARITY_Pos;
pub const COMP_CFGRx_POLARITY: u32 = COMP_CFGRx_POLARITY_Msk;
pub const COMP_CFGRx_WINMODE_Pos: u32 = 4;
pub const COMP_CFGRx_WINMODE_Msk: u32 = 0x1 << COMP_CFGRx_WINMODE_Pos;
pub const COMP_CFGRx_WINMODE: u32 = COMP_CFGRx_WINMODE_Msk;
pub const COMP_CFGRx_ITEN_Pos: u32 = 6;
pub const COMP_CFGRx_ITEN_Msk: u32 = 0x1 << COMP_CFGRx_ITEN_Pos;
pub const COMP_CFGRx_ITEN: u32 = COMP_CFGRx_ITEN_Msk;
pub const COMP_CFGRx_HYST_Pos: u32 = 8;
pub const COMP_CFGRx_HYST_Msk: u32 = 0x3 << COMP_CFGRx_HYST_Pos;
pub const COMP_CFGRx_HYST: u32 = COMP_CFGRx_HYST_Msk;
pub const COMP_CFGRx_HYST_0: u32 = 0x1 << COMP_CFGRx_HYST_Pos;
pub const COMP_CFGRx_HYST_1: u32 = 0x2 << COMP_CFGRx_HYST_Pos;
pub const COMP_CFGRx_PWRMODE_Pos: u32 = 12;
pub const COMP_CFGRx_PWRMODE_Msk: u32 = 0x3 << COMP_CFGRx_PWRMODE_Pos;
pub const COMP_CFGRx_PWRMODE: u32 = COMP_CFGRx_PWRMODE_Msk;
pub const COMP_CFGRx_PWRMODE_0: u32 = 0x1 << COMP_CFGRx_PWRMODE_Pos;
pub const COMP_CFGRx_PWRMODE_1: u32 = 0x2 << COMP_CFGRx_PWRMODE_Pos;
pub const COMP_CFGRx_INMSEL_Pos: u32 = 16;
pub const COMP_CFGRx_INMSEL_Msk: u32 = 0xF << COMP_CFGRx_INMSEL_Pos;
pub const COMP_CFGRx_INMSEL: u32 = COMP_CFGRx_INMSEL_Msk;
pub const COMP_CFGRx_INMSEL_0: u32 = 0x1 << COMP_CFGRx_INMSEL_Pos;
pub const COMP_CFGRx_INMSEL_1: u32 = 0x2 << COMP_CFGRx_INMSEL_Pos;
pub const COMP_CFGRx_INMSEL_2: u32 = 0x4 << COMP_CFGRx_INMSEL_Pos;
pub const COMP_CFGRx_INMSEL_3: u32 = 0x8 << COMP_CFGRx_INMSEL_Pos;
pub const COMP_CFGRx_INPSEL_Pos: u32 = 20;
pub const COMP_CFGRx_INPSEL_Msk: u32 = 0x1 << COMP_CFGRx_INPSEL_Pos;
pub const COMP_CFGRx_INPSEL: u32 = COMP_CFGRx_INPSEL_Msk;
pub const COMP_CFGRx_INP2SEL_Pos: u32 = 22;
pub const COMP_CFGRx_INP2SEL_Msk: u32 = 0x1 << COMP_CFGRx_INP2SEL_Pos;
pub const COMP_CFGRx_INP2SEL: u32 = COMP_CFGRx_INP2SEL_Msk;
pub const COMP_CFGRx_BLANKING_Pos: u32 = 24;
pub const COMP_CFGRx_BLANKING_Msk: u32 = 0xF << COMP_CFGRx_BLANKING_Pos;
pub const COMP_CFGRx_BLANKING: u32 = COMP_CFGRx_BLANKING_Msk;
pub const COMP_CFGRx_BLANKING_0: u32 = 0x1 << COMP_CFGRx_BLANKING_Pos;
pub const COMP_CFGRx_BLANKING_1: u32 = 0x2 << COMP_CFGRx_BLANKING_Pos;
pub const COMP_CFGRx_BLANKING_2: u32 = 0x4 << COMP_CFGRx_BLANKING_Pos;
pub const COMP_CFGRx_LOCK_Pos: u32 = 31;
pub const COMP_CFGRx_LOCK_Msk: u32 = 0x1 << COMP_CFGRx_LOCK_Pos;
pub const COMP_CFGRx_LOCK: u32 = COMP_CFGRx_LOCK_Msk;
pub const USART_CR1_UE_Pos: u32 = 0;
pub const USART_CR1_UE_Msk: u32 = 0x1 << USART_CR1_UE_Pos;
pub const USART_CR1_UE: u32 = USART_CR1_UE_Msk;
pub const USART_CR1_UESM_Pos: u32 = 1;
pub const USART_CR1_UESM_Msk: u32 = 0x1 << USART_CR1_UESM_Pos;
pub const USART_CR1_UESM: u32 = USART_CR1_UESM_Msk;
pub const USART_CR1_RE_Pos: u32 = 2;
pub const USART_CR1_RE_Msk: u32 = 0x1 << USART_CR1_RE_Pos;
pub const USART_CR1_RE: u32 = USART_CR1_RE_Msk;
pub const USART_CR1_TE_Pos: u32 = 3;
pub const USART_CR1_TE_Msk: u32 = 0x1 << USART_CR1_TE_Pos;
pub const USART_CR1_TE: u32 = USART_CR1_TE_Msk;
pub const USART_CR1_IDLEIE_Pos: u32 = 4;
pub const USART_CR1_IDLEIE_Msk: u32 = 0x1 << USART_CR1_IDLEIE_Pos;
pub const USART_CR1_IDLEIE: u32 = USART_CR1_IDLEIE_Msk;
pub const USART_CR1_RXNEIE_RXFNEIE_Pos: u32 = 5;
pub const USART_CR1_RXNEIE_RXFNEIE_Msk: u32 = 0x1 << USART_CR1_RXNEIE_RXFNEIE_Pos;
pub const USART_CR1_RXNEIE_RXFNEIE: u32 = USART_CR1_RXNEIE_RXFNEIE_Msk;
pub const USART_CR1_TCIE_Pos: u32 = 6;
pub const USART_CR1_TCIE_Msk: u32 = 0x1 << USART_CR1_TCIE_Pos;
pub const USART_CR1_TCIE: u32 = USART_CR1_TCIE_Msk;
pub const USART_CR1_TXEIE_TXFNFIE_Pos: u32 = 7;
pub const USART_CR1_TXEIE_TXFNFIE_Msk: u32 = 0x1 << USART_CR1_TXEIE_TXFNFIE_Pos;
pub const USART_CR1_TXEIE_TXFNFIE: u32 = USART_CR1_TXEIE_TXFNFIE_Msk;
pub const USART_CR1_PEIE_Pos: u32 = 8;
pub const USART_CR1_PEIE_Msk: u32 = 0x1 << USART_CR1_PEIE_Pos;
pub const USART_CR1_PEIE: u32 = USART_CR1_PEIE_Msk;
pub const USART_CR1_PS_Pos: u32 = 9;
pub const USART_CR1_PS_Msk: u32 = 0x1 << USART_CR1_PS_Pos;
pub const USART_CR1_PS: u32 = USART_CR1_PS_Msk;
pub const USART_CR1_PCE_Pos: u32 = 10;
pub const USART_CR1_PCE_Msk: u32 = 0x1 << USART_CR1_PCE_Pos;
pub const USART_CR1_PCE: u32 = USART_CR1_PCE_Msk;
pub const USART_CR1_WAKE_Pos: u32 = 11;
pub const USART_CR1_WAKE_Msk: u32 = 0x1 << USART_CR1_WAKE_Pos;
pub const USART_CR1_WAKE: u32 = USART_CR1_WAKE_Msk;
pub const USART_CR1_M_Pos: u32 = 12;
pub const USART_CR1_M_Msk: u32 = 0x10001 << USART_CR1_M_Pos;
pub const USART_CR1_M: u32 = USART_CR1_M_Msk;
pub const USART_CR1_M0_Pos: u32 = 12;
pub const USART_CR1_M0_Msk: u32 = 0x1 << USART_CR1_M0_Pos;
pub const USART_CR1_M0: u32 = USART_CR1_M0_Msk;
pub const USART_CR1_MME_Pos: u32 = 13;
pub const USART_CR1_MME_Msk: u32 = 0x1 << USART_CR1_MME_Pos;
pub const USART_CR1_MME: u32 = USART_CR1_MME_Msk;
pub const USART_CR1_CMIE_Pos: u32 = 14;
pub const USART_CR1_CMIE_Msk: u32 = 0x1 << USART_CR1_CMIE_Pos;
pub const USART_CR1_CMIE: u32 = USART_CR1_CMIE_Msk;
pub const USART_CR1_OVER8_Pos: u32 = 15;
pub const USART_CR1_OVER8_Msk: u32 = 0x1 << USART_CR1_OVER8_Pos;
pub const USART_CR1_OVER8: u32 = USART_CR1_OVER8_Msk;
pub const USART_CR1_DEDT_Pos: u32 = 16;
pub const USART_CR1_DEDT_Msk: u32 = 0x1F << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT: u32 = USART_CR1_DEDT_Msk;
pub const USART_CR1_DEDT_0: u32 = 0x01 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_1: u32 = 0x02 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_2: u32 = 0x04 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_3: u32 = 0x08 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_4: u32 = 0x10 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEAT_Pos: u32 = 21;
pub const USART_CR1_DEAT_Msk: u32 = 0x1F << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT: u32 = USART_CR1_DEAT_Msk;
pub const USART_CR1_DEAT_0: u32 = 0x01 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_1: u32 = 0x02 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_2: u32 = 0x04 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_3: u32 = 0x08 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_4: u32 = 0x10 << USART_CR1_DEAT_Pos;
pub const USART_CR1_RTOIE_Pos: u32 = 26;
pub const USART_CR1_RTOIE_Msk: u32 = 0x1 << USART_CR1_RTOIE_Pos;
pub const USART_CR1_RTOIE: u32 = USART_CR1_RTOIE_Msk;
pub const USART_CR1_EOBIE_Pos: u32 = 27;
pub const USART_CR1_EOBIE_Msk: u32 = 0x1 << USART_CR1_EOBIE_Pos;
pub const USART_CR1_EOBIE: u32 = USART_CR1_EOBIE_Msk;
pub const USART_CR1_M1_Pos: u32 = 28;
pub const USART_CR1_M1_Msk: u32 = 0x1 << USART_CR1_M1_Pos;
pub const USART_CR1_M1: u32 = USART_CR1_M1_Msk;
pub const USART_CR1_FIFOEN_Pos: u32 = 29;
pub const USART_CR1_FIFOEN_Msk: u32 = 0x1 << USART_CR1_FIFOEN_Pos;
pub const USART_CR1_FIFOEN: u32 = USART_CR1_FIFOEN_Msk;
pub const USART_CR1_TXFEIE_Pos: u32 = 30;
pub const USART_CR1_TXFEIE_Msk: u32 = 0x1 << USART_CR1_TXFEIE_Pos;
pub const USART_CR1_TXFEIE: u32 = USART_CR1_TXFEIE_Msk;
pub const USART_CR1_RXFFIE_Pos: u32 = 31;
pub const USART_CR1_RXFFIE_Msk: u32 = 0x1 << USART_CR1_RXFFIE_Pos;
pub const USART_CR1_RXFFIE: u32 = USART_CR1_RXFFIE_Msk;
pub const USART_CR1_RXNEIE: u32 = USART_CR1_RXNEIE_RXFNEIE;
pub const USART_CR1_TXEIE: u32 = USART_CR1_TXEIE_TXFNFIE;
pub const USART_CR2_SLVEN_Pos: u32 = 0;
pub const USART_CR2_SLVEN_Msk: u32 = 0x1 << USART_CR2_SLVEN_Pos;
pub const USART_CR2_SLVEN: u32 = USART_CR2_SLVEN_Msk;
pub const USART_CR2_DIS_NSS_Pos: u32 = 3;
pub const USART_CR2_DIS_NSS_Msk: u32 = 0x1 << USART_CR2_DIS_NSS_Pos;
pub const USART_CR2_DIS_NSS: u32 = USART_CR2_DIS_NSS_Msk;
pub const USART_CR2_ADDM7_Pos: u32 = 4;
pub const USART_CR2_ADDM7_Msk: u32 = 0x1 << USART_CR2_ADDM7_Pos;
pub const USART_CR2_ADDM7: u32 = USART_CR2_ADDM7_Msk;
pub const USART_CR2_LBDL_Pos: u32 = 5;
pub const USART_CR2_LBDL_Msk: u32 = 0x1 << USART_CR2_LBDL_Pos;
pub const USART_CR2_LBDL: u32 = USART_CR2_LBDL_Msk;
pub const USART_CR2_LBDIE_Pos: u32 = 6;
pub const USART_CR2_LBDIE_Msk: u32 = 0x1 << USART_CR2_LBDIE_Pos;
pub const USART_CR2_LBDIE: u32 = USART_CR2_LBDIE_Msk;
pub const USART_CR2_LBCL_Pos: u32 = 8;
pub const USART_CR2_LBCL_Msk: u32 = 0x1 << USART_CR2_LBCL_Pos;
pub const USART_CR2_LBCL: u32 = USART_CR2_LBCL_Msk;
pub const USART_CR2_CPHA_Pos: u32 = 9;
pub const USART_CR2_CPHA_Msk: u32 = 0x1 << USART_CR2_CPHA_Pos;
pub const USART_CR2_CPHA: u32 = USART_CR2_CPHA_Msk;
pub const USART_CR2_CPOL_Pos: u32 = 10;
pub const USART_CR2_CPOL_Msk: u32 = 0x1 << USART_CR2_CPOL_Pos;
pub const USART_CR2_CPOL: u32 = USART_CR2_CPOL_Msk;
pub const USART_CR2_CLKEN_Pos: u32 = 11;
pub const USART_CR2_CLKEN_Msk: u32 = 0x1 << USART_CR2_CLKEN_Pos;
pub const USART_CR2_CLKEN: u32 = USART_CR2_CLKEN_Msk;
pub const USART_CR2_STOP_Pos: u32 = 12;
pub const USART_CR2_STOP_Msk: u32 = 0x3 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP: u32 = USART_CR2_STOP_Msk;
pub const USART_CR2_STOP_0: u32 = 0x1 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP_1: u32 = 0x2 << USART_CR2_STOP_Pos;
pub const USART_CR2_LINEN_Pos: u32 = 14;
pub const USART_CR2_LINEN_Msk: u32 = 0x1 << USART_CR2_LINEN_Pos;
pub const USART_CR2_LINEN: u32 = USART_CR2_LINEN_Msk;
pub const USART_CR2_SWAP_Pos: u32 = 15;
pub const USART_CR2_SWAP_Msk: u32 = 0x1 << USART_CR2_SWAP_Pos;
pub const USART_CR2_SWAP: u32 = USART_CR2_SWAP_Msk;
pub const USART_CR2_RXINV_Pos: u32 = 16;
pub const USART_CR2_RXINV_Msk: u32 = 0x1 << USART_CR2_RXINV_Pos;
pub const USART_CR2_RXINV: u32 = USART_CR2_RXINV_Msk;
pub const USART_CR2_TXINV_Pos: u32 = 17;
pub const USART_CR2_TXINV_Msk: u32 = 0x1 << USART_CR2_TXINV_Pos;
pub const USART_CR2_TXINV: u32 = USART_CR2_TXINV_Msk;
pub const USART_CR2_DATAINV_Pos: u32 = 18;
pub const USART_CR2_DATAINV_Msk: u32 = 0x1 << USART_CR2_DATAINV_Pos;
pub const USART_CR2_DATAINV: u32 = USART_CR2_DATAINV_Msk;
pub const USART_CR2_MSBFIRST_Pos: u32 = 19;
pub const USART_CR2_MSBFIRST_Msk: u32 = 0x1 << USART_CR2_MSBFIRST_Pos;
pub const USART_CR2_MSBFIRST: u32 = USART_CR2_MSBFIRST_Msk;
pub const USART_CR2_ABREN_Pos: u32 = 20;
pub const USART_CR2_ABREN_Msk: u32 = 0x1 << USART_CR2_ABREN_Pos;
pub const USART_CR2_ABREN: u32 = USART_CR2_ABREN_Msk;
pub const USART_CR2_ABRMODE_Pos: u32 = 21;
pub const USART_CR2_ABRMODE_Msk: u32 = 0x3 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_ABRMODE: u32 = USART_CR2_ABRMODE_Msk;
pub const USART_CR2_ABRMODE_0: u32 = 0x1 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_ABRMODE_1: u32 = 0x2 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_RTOEN_Pos: u32 = 23;
pub const USART_CR2_RTOEN_Msk: u32 = 0x1 << USART_CR2_RTOEN_Pos;
pub const USART_CR2_RTOEN: u32 = USART_CR2_RTOEN_Msk;
pub const USART_CR2_ADD_Pos: u32 = 24;
pub const USART_CR2_ADD_Msk: u32 = 0xFF << USART_CR2_ADD_Pos;
pub const USART_CR2_ADD: u32 = USART_CR2_ADD_Msk;
pub const USART_CR3_EIE_Pos: u32 = 0;
pub const USART_CR3_EIE_Msk: u32 = 0x1 << USART_CR3_EIE_Pos;
pub const USART_CR3_EIE: u32 = USART_CR3_EIE_Msk;
pub const USART_CR3_IREN_Pos: u32 = 1;
pub const USART_CR3_IREN_Msk: u32 = 0x1 << USART_CR3_IREN_Pos;
pub const USART_CR3_IREN: u32 = USART_CR3_IREN_Msk;
pub const USART_CR3_IRLP_Pos: u32 = 2;
pub const USART_CR3_IRLP_Msk: u32 = 0x1 << USART_CR3_IRLP_Pos;
pub const USART_CR3_IRLP: u32 = USART_CR3_IRLP_Msk;
pub const USART_CR3_HDSEL_Pos: u32 = 3;
pub const USART_CR3_HDSEL_Msk: u32 = 0x1 << USART_CR3_HDSEL_Pos;
pub const USART_CR3_HDSEL: u32 = USART_CR3_HDSEL_Msk;
pub const USART_CR3_NACK_Pos: u32 = 4;
pub const USART_CR3_NACK_Msk: u32 = 0x1 << USART_CR3_NACK_Pos;
pub const USART_CR3_NACK: u32 = USART_CR3_NACK_Msk;
pub const USART_CR3_SCEN_Pos: u32 = 5;
pub const USART_CR3_SCEN_Msk: u32 = 0x1 << USART_CR3_SCEN_Pos;
pub const USART_CR3_SCEN: u32 = USART_CR3_SCEN_Msk;
pub const USART_CR3_DMAR_Pos: u32 = 6;
pub const USART_CR3_DMAR_Msk: u32 = 0x1 << USART_CR3_DMAR_Pos;
pub const USART_CR3_DMAR: u32 = USART_CR3_DMAR_Msk;
pub const USART_CR3_DMAT_Pos: u32 = 7;
pub const USART_CR3_DMAT_Msk: u32 = 0x1 << USART_CR3_DMAT_Pos;
pub const USART_CR3_DMAT: u32 = USART_CR3_DMAT_Msk;
pub const USART_CR3_RTSE_Pos: u32 = 8;
pub const USART_CR3_RTSE_Msk: u32 = 0x1 << USART_CR3_RTSE_Pos;
pub const USART_CR3_RTSE: u32 = USART_CR3_RTSE_Msk;
pub const USART_CR3_CTSE_Pos: u32 = 9;
pub const USART_CR3_CTSE_Msk: u32 = 0x1 << USART_CR3_CTSE_Pos;
pub const USART_CR3_CTSE: u32 = USART_CR3_CTSE_Msk;
pub const USART_CR3_CTSIE_Pos: u32 = 10;
pub const USART_CR3_CTSIE_Msk: u32 = 0x1 << USART_CR3_CTSIE_Pos;
pub const USART_CR3_CTSIE: u32 = USART_CR3_CTSIE_Msk;
pub const USART_CR3_ONEBIT_Pos: u32 = 11;
pub const USART_CR3_ONEBIT_Msk: u32 = 0x1 << USART_CR3_ONEBIT_Pos;
pub const USART_CR3_ONEBIT: u32 = USART_CR3_ONEBIT_Msk;
pub const USART_CR3_OVRDIS_Pos: u32 = 12;
pub const USART_CR3_OVRDIS_Msk: u32 = 0x1 << USART_CR3_OVRDIS_Pos;
pub const USART_CR3_OVRDIS: u32 = USART_CR3_OVRDIS_Msk;
pub const USART_CR3_DDRE_Pos: u32 = 13;
pub const USART_CR3_DDRE_Msk: u32 = 0x1 << USART_CR3_DDRE_Pos;
pub const USART_CR3_DDRE: u32 = USART_CR3_DDRE_Msk;
pub const USART_CR3_DEM_Pos: u32 = 14;
pub const USART_CR3_DEM_Msk: u32 = 0x1 << USART_CR3_DEM_Pos;
pub const USART_CR3_DEM: u32 = USART_CR3_DEM_Msk;
pub const USART_CR3_DEP_Pos: u32 = 15;
pub const USART_CR3_DEP_Msk: u32 = 0x1 << USART_CR3_DEP_Pos;
pub const USART_CR3_DEP: u32 = USART_CR3_DEP_Msk;
pub const USART_CR3_SCARCNT_Pos: u32 = 17;
pub const USART_CR3_SCARCNT_Msk: u32 = 0x7 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT: u32 = USART_CR3_SCARCNT_Msk;
pub const USART_CR3_SCARCNT_0: u32 = 0x1 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT_1: u32 = 0x2 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT_2: u32 = 0x4 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_WUS_Pos: u32 = 20;
pub const USART_CR3_WUS_Msk: u32 = 0x3 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUS: u32 = USART_CR3_WUS_Msk;
pub const USART_CR3_WUS_0: u32 = 0x1 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUS_1: u32 = 0x2 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUFIE_Pos: u32 = 22;
pub const USART_CR3_WUFIE_Msk: u32 = 0x1 << USART_CR3_WUFIE_Pos;
pub const USART_CR3_WUFIE: u32 = USART_CR3_WUFIE_Msk;
pub const USART_CR3_TXFTIE_Pos: u32 = 23;
pub const USART_CR3_TXFTIE_Msk: u32 = 0x1 << USART_CR3_TXFTIE_Pos;
pub const USART_CR3_TXFTIE: u32 = USART_CR3_TXFTIE_Msk;
pub const USART_CR3_TCBGTIE_Pos: u32 = 24;
pub const USART_CR3_TCBGTIE_Msk: u32 = 0x1 << USART_CR3_TCBGTIE_Pos;
pub const USART_CR3_TCBGTIE: u32 = USART_CR3_TCBGTIE_Msk;
pub const USART_CR3_RXFTCFG_Pos: u32 = 25;
pub const USART_CR3_RXFTCFG_Msk: u32 = 0x7 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG: u32 = USART_CR3_RXFTCFG_Msk;
pub const USART_CR3_RXFTCFG_0: u32 = 0x1 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG_1: u32 = 0x2 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG_2: u32 = 0x4 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTIE_Pos: u32 = 28;
pub const USART_CR3_RXFTIE_Msk: u32 = 0x1 << USART_CR3_RXFTIE_Pos;
pub const USART_CR3_RXFTIE: u32 = USART_CR3_RXFTIE_Msk;
pub const USART_CR3_TXFTCFG_Pos: u32 = 29;
pub const USART_CR3_TXFTCFG_Msk: u32 = 0x7 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG: u32 = USART_CR3_TXFTCFG_Msk;
pub const USART_CR3_TXFTCFG_0: u32 = 0x1 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG_1: u32 = 0x2 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG_2: u32 = 0x4 << USART_CR3_TXFTCFG_Pos;
pub const USART_BRR_DIV_FRACTION_Pos: u32 = 0;
pub const USART_BRR_DIV_FRACTION_Msk: u32 = 0xF << USART_BRR_DIV_FRACTION_Pos;
pub const USART_BRR_DIV_FRACTION: u32 = USART_BRR_DIV_FRACTION_Msk;
pub const USART_BRR_DIV_MANTISSA_Pos: u32 = 4;
pub const USART_BRR_DIV_MANTISSA_Msk: u32 = 0xFFF << USART_BRR_DIV_MANTISSA_Pos;
pub const USART_BRR_DIV_MANTISSA: u32 = USART_BRR_DIV_MANTISSA_Msk;
pub const USART_GTPR_PSC_Pos: u32 = 0;
pub const USART_GTPR_PSC_Msk: u32 = 0xFF << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC: u32 = USART_GTPR_PSC_Msk;
pub const USART_GTPR_GT_Pos: u32 = 8;
pub const USART_GTPR_GT_Msk: u32 = 0xFF << USART_GTPR_GT_Pos;
pub const USART_GTPR_GT: u32 = USART_GTPR_GT_Msk;
pub const USART_RTOR_RTO_Pos: u32 = 0;
pub const USART_RTOR_RTO_Msk: u32 = 0xFFFFFF << USART_RTOR_RTO_Pos;
pub const USART_RTOR_RTO: u32 = USART_RTOR_RTO_Msk;
pub const USART_RTOR_BLEN_Pos: u32 = 24;
pub const USART_RTOR_BLEN_Msk: u32 = 0xFF << USART_RTOR_BLEN_Pos;
pub const USART_RTOR_BLEN: u32 = USART_RTOR_BLEN_Msk;
pub const USART_RQR_ABRRQ_Pos: u32 = 0;
pub const USART_RQR_ABRRQ_Msk: u32 = 0x1 << USART_RQR_ABRRQ_Pos;
pub const USART_RQR_ABRRQ: u32 = USART_RQR_ABRRQ_Msk;
pub const USART_RQR_SBKRQ_Pos: u32 = 1;
pub const USART_RQR_SBKRQ_Msk: u32 = 0x1 << USART_RQR_SBKRQ_Pos;
pub const USART_RQR_SBKRQ: u32 = USART_RQR_SBKRQ_Msk;
pub const USART_RQR_MMRQ_Pos: u32 = 2;
pub const USART_RQR_MMRQ_Msk: u32 = 0x1 << USART_RQR_MMRQ_Pos;
pub const USART_RQR_MMRQ: u32 = USART_RQR_MMRQ_Msk;
pub const USART_RQR_RXFRQ_Pos: u32 = 3;
pub const USART_RQR_RXFRQ_Msk: u32 = 0x1 << USART_RQR_RXFRQ_Pos;
pub const USART_RQR_RXFRQ: u32 = USART_RQR_RXFRQ_Msk;
pub const USART_RQR_TXFRQ_Pos: u32 = 4;
pub const USART_RQR_TXFRQ_Msk: u32 = 0x1 << USART_RQR_TXFRQ_Pos;
pub const USART_RQR_TXFRQ: u32 = USART_RQR_TXFRQ_Msk;
pub const USART_ISR_PE_Pos: u32 = 0;
pub const USART_ISR_PE_Msk: u32 = 0x1 << USART_ISR_PE_Pos;
pub const USART_ISR_PE: u32 = USART_ISR_PE_Msk;
pub const USART_ISR_FE_Pos: u32 = 1;
pub const USART_ISR_FE_Msk: u32 = 0x1 << USART_ISR_FE_Pos;
pub const USART_ISR_FE: u32 = USART_ISR_FE_Msk;
pub const USART_ISR_NE_Pos: u32 = 2;
pub const USART_ISR_NE_Msk: u32 = 0x1 << USART_ISR_NE_Pos;
pub const USART_ISR_NE: u32 = USART_ISR_NE_Msk;
pub const USART_ISR_ORE_Pos: u32 = 3;
pub const USART_ISR_ORE_Msk: u32 = 0x1 << USART_ISR_ORE_Pos;
pub const USART_ISR_ORE: u32 = USART_ISR_ORE_Msk;
pub const USART_ISR_IDLE_Pos: u32 = 4;
pub const USART_ISR_IDLE_Msk: u32 = 0x1 << USART_ISR_IDLE_Pos;
pub const USART_ISR_IDLE: u32 = USART_ISR_IDLE_Msk;
pub const USART_ISR_RXNE_RXFNE_Pos: u32 = 5;
pub const USART_ISR_RXNE_RXFNE_Msk: u32 = 0x1 << USART_ISR_RXNE_RXFNE_Pos;
pub const USART_ISR_RXNE_RXFNE: u32 = USART_ISR_RXNE_RXFNE_Msk;
pub const USART_ISR_TC_Pos: u32 = 6;
pub const USART_ISR_TC_Msk: u32 = 0x1 << USART_ISR_TC_Pos;
pub const USART_ISR_TC: u32 = USART_ISR_TC_Msk;
pub const USART_ISR_TXE_TXFNF_Pos: u32 = 7;
pub const USART_ISR_TXE_TXFNF_Msk: u32 = 0x1 << USART_ISR_TXE_TXFNF_Pos;
pub const USART_ISR_TXE_TXFNF: u32 = USART_ISR_TXE_TXFNF_Msk;
pub const USART_ISR_LBDF_Pos: u32 = 8;
pub const USART_ISR_LBDF_Msk: u32 = 0x1 << USART_ISR_LBDF_Pos;
pub const USART_ISR_LBDF: u32 = USART_ISR_LBDF_Msk;
pub const USART_ISR_CTSIF_Pos: u32 = 9;
pub const USART_ISR_CTSIF_Msk: u32 = 0x1 << USART_ISR_CTSIF_Pos;
pub const USART_ISR_CTSIF: u32 = USART_ISR_CTSIF_Msk;
pub const USART_ISR_CTS_Pos: u32 = 10;
pub const USART_ISR_CTS_Msk: u32 = 0x1 << USART_ISR_CTS_Pos;
pub const USART_ISR_CTS: u32 = USART_ISR_CTS_Msk;
pub const USART_ISR_RTOF_Pos: u32 = 11;
pub const USART_ISR_RTOF_Msk: u32 = 0x1 << USART_ISR_RTOF_Pos;
pub const USART_ISR_RTOF: u32 = USART_ISR_RTOF_Msk;
pub const USART_ISR_EOBF_Pos: u32 = 12;
pub const USART_ISR_EOBF_Msk: u32 = 0x1 << USART_ISR_EOBF_Pos;
pub const USART_ISR_EOBF: u32 = USART_ISR_EOBF_Msk;
pub const USART_ISR_UDR_Pos: u32 = 13;
pub const USART_ISR_UDR_Msk: u32 = 0x1 << USART_ISR_UDR_Pos;
pub const USART_ISR_UDR: u32 = USART_ISR_UDR_Msk;
pub const USART_ISR_ABRE_Pos: u32 = 14;
pub const USART_ISR_ABRE_Msk: u32 = 0x1 << USART_ISR_ABRE_Pos;
pub const USART_ISR_ABRE: u32 = USART_ISR_ABRE_Msk;
pub const USART_ISR_ABRF_Pos: u32 = 15;
pub const USART_ISR_ABRF_Msk: u32 = 0x1 << USART_ISR_ABRF_Pos;
pub const USART_ISR_ABRF: u32 = USART_ISR_ABRF_Msk;
pub const USART_ISR_BUSY_Pos: u32 = 16;
pub const USART_ISR_BUSY_Msk: u32 = 0x1 << USART_ISR_BUSY_Pos;
pub const USART_ISR_BUSY: u32 = USART_ISR_BUSY_Msk;
pub const USART_ISR_CMF_Pos: u32 = 17;
pub const USART_ISR_CMF_Msk: u32 = 0x1 << USART_ISR_CMF_Pos;
pub const USART_ISR_CMF: u32 = USART_ISR_CMF_Msk;
pub const USART_ISR_SBKF_Pos: u32 = 18;
pub const USART_ISR_SBKF_Msk: u32 = 0x1 << USART_ISR_SBKF_Pos;
pub const USART_ISR_SBKF: u32 = USART_ISR_SBKF_Msk;
pub const USART_ISR_RWU_Pos: u32 = 19;
pub const USART_ISR_RWU_Msk: u32 = 0x1 << USART_ISR_RWU_Pos;
pub const USART_ISR_RWU: u32 = USART_ISR_RWU_Msk;
pub const USART_ISR_WUF_Pos: u32 = 20;
pub const USART_ISR_WUF_Msk: u32 = 0x1 << USART_ISR_WUF_Pos;
pub const USART_ISR_WUF: u32 = USART_ISR_WUF_Msk;
pub const USART_ISR_TEACK_Pos: u32 = 21;
pub const USART_ISR_TEACK_Msk: u32 = 0x1 << USART_ISR_TEACK_Pos;
pub const USART_ISR_TEACK: u32 = USART_ISR_TEACK_Msk;
pub const USART_ISR_REACK_Pos: u32 = 22;
pub const USART_ISR_REACK_Msk: u32 = 0x1 << USART_ISR_REACK_Pos;
pub const USART_ISR_REACK: u32 = USART_ISR_REACK_Msk;
pub const USART_ISR_TXFE_Pos: u32 = 23;
pub const USART_ISR_TXFE_Msk: u32 = 0x1 << USART_ISR_TXFE_Pos;
pub const USART_ISR_TXFE: u32 = USART_ISR_TXFE_Msk;
pub const USART_ISR_RXFF_Pos: u32 = 24;
pub const USART_ISR_RXFF_Msk: u32 = 0x1 << USART_ISR_RXFF_Pos;
pub const USART_ISR_RXFF: u32 = USART_ISR_RXFF_Msk;
pub const USART_ISR_TCBGT_Pos: u32 = 25;
pub const USART_ISR_TCBGT_Msk: u32 = 0x1 << USART_ISR_TCBGT_Pos;
pub const USART_ISR_TCBGT: u32 = USART_ISR_TCBGT_Msk;
pub const USART_ISR_RXFT_Pos: u32 = 26;
pub const USART_ISR_RXFT_Msk: u32 = 0x1 << USART_ISR_RXFT_Pos;
pub const USART_ISR_RXFT: u32 = USART_ISR_RXFT_Msk;
pub const USART_ISR_TXFT_Pos: u32 = 27;
pub const USART_ISR_TXFT_Msk: u32 = 0x1 << USART_ISR_TXFT_Pos;
pub const USART_ISR_TXFT: u32 = USART_ISR_TXFT_Msk;
pub const USART_ICR_PECF_Pos: u32 = 0;
pub const USART_ICR_PECF_Msk: u32 = 0x1 << USART_ICR_PECF_Pos;
pub const USART_ICR_PECF: u32 = USART_ICR_PECF_Msk;
pub const USART_ICR_FECF_Pos: u32 = 1;
pub const USART_ICR_FECF_Msk: u32 = 0x1 << USART_ICR_FECF_Pos;
pub const USART_ICR_FECF: u32 = USART_ICR_FECF_Msk;
pub const USART_ICR_NECF_Pos: u32 = 2;
pub const USART_ICR_NECF_Msk: u32 = 0x1 << USART_ICR_NECF_Pos;
pub const USART_ICR_NECF: u32 = USART_ICR_NECF_Msk;
pub const USART_ICR_ORECF_Pos: u32 = 3;
pub const USART_ICR_ORECF_Msk: u32 = 0x1 << USART_ICR_ORECF_Pos;
pub const USART_ICR_ORECF: u32 = USART_ICR_ORECF_Msk;
pub const USART_ICR_IDLECF_Pos: u32 = 4;
pub const USART_ICR_IDLECF_Msk: u32 = 0x1 << USART_ICR_IDLECF_Pos;
pub const USART_ICR_IDLECF: u32 = USART_ICR_IDLECF_Msk;
pub const USART_ICR_TXFECF_Pos: u32 = 5;
pub const USART_ICR_TXFECF_Msk: u32 = 0x1 << USART_ICR_TXFECF_Pos;
pub const USART_ICR_TXFECF: u32 = USART_ICR_TXFECF_Msk;
pub const USART_ICR_TCCF_Pos: u32 = 6;
pub const USART_ICR_TCCF_Msk: u32 = 0x1 << USART_ICR_TCCF_Pos;
pub const USART_ICR_TCCF: u32 = USART_ICR_TCCF_Msk;
pub const USART_ICR_TCBGTCF_Pos: u32 = 7;
pub const USART_ICR_TCBGTCF_Msk: u32 = 0x1 << USART_ICR_TCBGTCF_Pos;
pub const USART_ICR_TCBGTCF: u32 = USART_ICR_TCBGTCF_Msk;
pub const USART_ICR_LBDCF_Pos: u32 = 8;
pub const USART_ICR_LBDCF_Msk: u32 = 0x1 << USART_ICR_LBDCF_Pos;
pub const USART_ICR_LBDCF: u32 = USART_ICR_LBDCF_Msk;
pub const USART_ICR_CTSCF_Pos: u32 = 9;
pub const USART_ICR_CTSCF_Msk: u32 = 0x1 << USART_ICR_CTSCF_Pos;
pub const USART_ICR_CTSCF: u32 = USART_ICR_CTSCF_Msk;
pub const USART_ICR_RTOCF_Pos: u32 = 11;
pub const USART_ICR_RTOCF_Msk: u32 = 0x1 << USART_ICR_RTOCF_Pos;
pub const USART_ICR_RTOCF: u32 = USART_ICR_RTOCF_Msk;
pub const USART_ICR_EOBCF_Pos: u32 = 12;
pub const USART_ICR_EOBCF_Msk: u32 = 0x1 << USART_ICR_EOBCF_Pos;
pub const USART_ICR_EOBCF: u32 = USART_ICR_EOBCF_Msk;
pub const USART_ICR_UDRCF_Pos: u32 = 13;
pub const USART_ICR_UDRCF_Msk: u32 = 0x1 << USART_ICR_UDRCF_Pos;
pub const USART_ICR_UDRCF: u32 = USART_ICR_UDRCF_Msk;
pub const USART_ICR_CMCF_Pos: u32 = 17;
pub const USART_ICR_CMCF_Msk: u32 = 0x1 << USART_ICR_CMCF_Pos;
pub const USART_ICR_CMCF: u32 = USART_ICR_CMCF_Msk;
pub const USART_ICR_WUCF_Pos: u32 = 20;
pub const USART_ICR_WUCF_Msk: u32 = 0x1 << USART_ICR_WUCF_Pos;
pub const USART_ICR_WUCF: u32 = USART_ICR_WUCF_Msk;
pub const USART_RDR_RDR_Pos: u32 = 0;
pub const USART_RDR_RDR_Msk: u32 = 0x1FF << USART_RDR_RDR_Pos;
pub const USART_RDR_RDR: u32 = USART_RDR_RDR_Msk;
pub const USART_TDR_TDR_Pos: u32 = 0;
pub const USART_TDR_TDR_Msk: u32 = 0x1FF << USART_TDR_TDR_Pos;
pub const USART_TDR_TDR: u32 = USART_TDR_TDR_Msk;
pub const USART_PRESC_PRESCALER_Pos: u32 = 0;
pub const USART_PRESC_PRESCALER_Msk: u32 = 0xF << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER: u32 = USART_PRESC_PRESCALER_Msk;
pub const USART_PRESC_PRESCALER_0: u32 = 0x1 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_1: u32 = 0x2 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_2: u32 = 0x4 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_3: u32 = 0x8 << USART_PRESC_PRESCALER_Pos;
pub const SWPMI_CR_RXDMA_Pos: u32 = 0;
pub const SWPMI_CR_RXDMA_Msk: u32 = 0x1 << SWPMI_CR_RXDMA_Pos;
pub const SWPMI_CR_RXDMA: u32 = SWPMI_CR_RXDMA_Msk;
pub const SWPMI_CR_TXDMA_Pos: u32 = 1;
pub const SWPMI_CR_TXDMA_Msk: u32 = 0x1 << SWPMI_CR_TXDMA_Pos;
pub const SWPMI_CR_TXDMA: u32 = SWPMI_CR_TXDMA_Msk;
pub const SWPMI_CR_RXMODE_Pos: u32 = 2;
pub const SWPMI_CR_RXMODE_Msk: u32 = 0x1 << SWPMI_CR_RXMODE_Pos;
pub const SWPMI_CR_RXMODE: u32 = SWPMI_CR_RXMODE_Msk;
pub const SWPMI_CR_TXMODE_Pos: u32 = 3;
pub const SWPMI_CR_TXMODE_Msk: u32 = 0x1 << SWPMI_CR_TXMODE_Pos;
pub const SWPMI_CR_TXMODE: u32 = SWPMI_CR_TXMODE_Msk;
pub const SWPMI_CR_LPBK_Pos: u32 = 4;
pub const SWPMI_CR_LPBK_Msk: u32 = 0x1 << SWPMI_CR_LPBK_Pos;
pub const SWPMI_CR_LPBK: u32 = SWPMI_CR_LPBK_Msk;
pub const SWPMI_CR_SWPACT_Pos: u32 = 5;
pub const SWPMI_CR_SWPACT_Msk: u32 = 0x1 << SWPMI_CR_SWPACT_Pos;
pub const SWPMI_CR_SWPACT: u32 = SWPMI_CR_SWPACT_Msk;
pub const SWPMI_CR_DEACT_Pos: u32 = 10;
pub const SWPMI_CR_DEACT_Msk: u32 = 0x1 << SWPMI_CR_DEACT_Pos;
pub const SWPMI_CR_DEACT: u32 = SWPMI_CR_DEACT_Msk;
pub const SWPMI_CR_SWPEN_Pos: u32 = 11;
pub const SWPMI_CR_SWPEN_Msk: u32 = 0x1 << SWPMI_CR_SWPEN_Pos;
pub const SWPMI_CR_SWPEN: u32 = SWPMI_CR_SWPEN_Msk;
pub const SWPMI_BRR_BR_Pos: u32 = 0;
pub const SWPMI_BRR_BR_Msk: u32 = 0xFF << SWPMI_BRR_BR_Pos;
pub const SWPMI_BRR_BR: u32 = SWPMI_BRR_BR_Msk;
pub const SWPMI_ISR_RXBFF_Pos: u32 = 0;
pub const SWPMI_ISR_RXBFF_Msk: u32 = 0x1 << SWPMI_ISR_RXBFF_Pos;
pub const SWPMI_ISR_RXBFF: u32 = SWPMI_ISR_RXBFF_Msk;
pub const SWPMI_ISR_TXBEF_Pos: u32 = 1;
pub const SWPMI_ISR_TXBEF_Msk: u32 = 0x1 << SWPMI_ISR_TXBEF_Pos;
pub const SWPMI_ISR_TXBEF: u32 = SWPMI_ISR_TXBEF_Msk;
pub const SWPMI_ISR_RXBERF_Pos: u32 = 2;
pub const SWPMI_ISR_RXBERF_Msk: u32 = 0x1 << SWPMI_ISR_RXBERF_Pos;
pub const SWPMI_ISR_RXBERF: u32 = SWPMI_ISR_RXBERF_Msk;
pub const SWPMI_ISR_RXOVRF_Pos: u32 = 3;
pub const SWPMI_ISR_RXOVRF_Msk: u32 = 0x1 << SWPMI_ISR_RXOVRF_Pos;
pub const SWPMI_ISR_RXOVRF: u32 = SWPMI_ISR_RXOVRF_Msk;
pub const SWPMI_ISR_TXUNRF_Pos: u32 = 4;
pub const SWPMI_ISR_TXUNRF_Msk: u32 = 0x1 << SWPMI_ISR_TXUNRF_Pos;
pub const SWPMI_ISR_TXUNRF: u32 = SWPMI_ISR_TXUNRF_Msk;
pub const SWPMI_ISR_RXNE_Pos: u32 = 5;
pub const SWPMI_ISR_RXNE_Msk: u32 = 0x1 << SWPMI_ISR_RXNE_Pos;
pub const SWPMI_ISR_RXNE: u32 = SWPMI_ISR_RXNE_Msk;
pub const SWPMI_ISR_TXE_Pos: u32 = 6;
pub const SWPMI_ISR_TXE_Msk: u32 = 0x1 << SWPMI_ISR_TXE_Pos;
pub const SWPMI_ISR_TXE: u32 = SWPMI_ISR_TXE_Msk;
pub const SWPMI_ISR_TCF_Pos: u32 = 7;
pub const SWPMI_ISR_TCF_Msk: u32 = 0x1 << SWPMI_ISR_TCF_Pos;
pub const SWPMI_ISR_TCF: u32 = SWPMI_ISR_TCF_Msk;
pub const SWPMI_ISR_SRF_Pos: u32 = 8;
pub const SWPMI_ISR_SRF_Msk: u32 = 0x1 << SWPMI_ISR_SRF_Pos;
pub const SWPMI_ISR_SRF: u32 = SWPMI_ISR_SRF_Msk;
pub const SWPMI_ISR_SUSP_Pos: u32 = 9;
pub const SWPMI_ISR_SUSP_Msk: u32 = 0x1 << SWPMI_ISR_SUSP_Pos;
pub const SWPMI_ISR_SUSP: u32 = SWPMI_ISR_SUSP_Msk;
pub const SWPMI_ISR_DEACTF_Pos: u32 = 10;
pub const SWPMI_ISR_DEACTF_Msk: u32 = 0x1 << SWPMI_ISR_DEACTF_Pos;
pub const SWPMI_ISR_DEACTF: u32 = SWPMI_ISR_DEACTF_Msk;
pub const SWPMI_ISR_RDYF_Pos: u32 = 11;
pub const SWPMI_ISR_RDYF_Msk: u32 = 0x1 << SWPMI_ISR_RDYF_Pos;
pub const SWPMI_ISR_RDYF: u32 = SWPMI_ISR_RDYF_Msk;
pub const SWPMI_ICR_CRXBFF_Pos: u32 = 0;
pub const SWPMI_ICR_CRXBFF_Msk: u32 = 0x1 << SWPMI_ICR_CRXBFF_Pos;
pub const SWPMI_ICR_CRXBFF: u32 = SWPMI_ICR_CRXBFF_Msk;
pub const SWPMI_ICR_CTXBEF_Pos: u32 = 1;
pub const SWPMI_ICR_CTXBEF_Msk: u32 = 0x1 << SWPMI_ICR_CTXBEF_Pos;
pub const SWPMI_ICR_CTXBEF: u32 = SWPMI_ICR_CTXBEF_Msk;
pub const SWPMI_ICR_CRXBERF_Pos: u32 = 2;
pub const SWPMI_ICR_CRXBERF_Msk: u32 = 0x1 << SWPMI_ICR_CRXBERF_Pos;
pub const SWPMI_ICR_CRXBERF: u32 = SWPMI_ICR_CRXBERF_Msk;
pub const SWPMI_ICR_CRXOVRF_Pos: u32 = 3;
pub const SWPMI_ICR_CRXOVRF_Msk: u32 = 0x1 << SWPMI_ICR_CRXOVRF_Pos;
pub const SWPMI_ICR_CRXOVRF: u32 = SWPMI_ICR_CRXOVRF_Msk;
pub const SWPMI_ICR_CTXUNRF_Pos: u32 = 4;
pub const SWPMI_ICR_CTXUNRF_Msk: u32 = 0x1 << SWPMI_ICR_CTXUNRF_Pos;
pub const SWPMI_ICR_CTXUNRF: u32 = SWPMI_ICR_CTXUNRF_Msk;
pub const SWPMI_ICR_CTCF_Pos: u32 = 7;
pub const SWPMI_ICR_CTCF_Msk: u32 = 0x1 << SWPMI_ICR_CTCF_Pos;
pub const SWPMI_ICR_CTCF: u32 = SWPMI_ICR_CTCF_Msk;
pub const SWPMI_ICR_CSRF_Pos: u32 = 8;
pub const SWPMI_ICR_CSRF_Msk: u32 = 0x1 << SWPMI_ICR_CSRF_Pos;
pub const SWPMI_ICR_CSRF: u32 = SWPMI_ICR_CSRF_Msk;
pub const SWPMI_ICR_CRDYF_Pos: u32 = 11;
pub const SWPMI_ICR_CRDYF_Msk: u32 = 0x1 << SWPMI_ICR_CRDYF_Pos;
pub const SWPMI_ICR_CRDYF: u32 = SWPMI_ICR_CRDYF_Msk;
pub const SWPMI_IER_RXBFIE_Pos: u32 = 0;
pub const SWPMI_IER_RXBFIE_Msk: u32 = 0x1 << SWPMI_IER_RXBFIE_Pos;
pub const SWPMI_IER_RXBFIE: u32 = SWPMI_IER_RXBFIE_Msk;
pub const SWPMI_IER_TXBEIE_Pos: u32 = 1;
pub const SWPMI_IER_TXBEIE_Msk: u32 = 0x1 << SWPMI_IER_TXBEIE_Pos;
pub const SWPMI_IER_TXBEIE: u32 = SWPMI_IER_TXBEIE_Msk;
pub const SWPMI_IER_RXBERIE_Pos: u32 = 2;
pub const SWPMI_IER_RXBERIE_Msk: u32 = 0x1 << SWPMI_IER_RXBERIE_Pos;
pub const SWPMI_IER_RXBERIE: u32 = SWPMI_IER_RXBERIE_Msk;
pub const SWPMI_IER_RXOVRIE_Pos: u32 = 3;
pub const SWPMI_IER_RXOVRIE_Msk: u32 = 0x1 << SWPMI_IER_RXOVRIE_Pos;
pub const SWPMI_IER_RXOVRIE: u32 = SWPMI_IER_RXOVRIE_Msk;
pub const SWPMI_IER_TXUNRIE_Pos: u32 = 4;
pub const SWPMI_IER_TXUNRIE_Msk: u32 = 0x1 << SWPMI_IER_TXUNRIE_Pos;
pub const SWPMI_IER_TXUNRIE: u32 = SWPMI_IER_TXUNRIE_Msk;
pub const SWPMI_IER_RIE_Pos: u32 = 5;
pub const SWPMI_IER_RIE_Msk: u32 = 0x1 << SWPMI_IER_RIE_Pos;
pub const SWPMI_IER_RIE: u32 = SWPMI_IER_RIE_Msk;
pub const SWPMI_IER_TIE_Pos: u32 = 6;
pub const SWPMI_IER_TIE_Msk: u32 = 0x1 << SWPMI_IER_TIE_Pos;
pub const SWPMI_IER_TIE: u32 = SWPMI_IER_TIE_Msk;
pub const SWPMI_IER_TCIE_Pos: u32 = 7;
pub const SWPMI_IER_TCIE_Msk: u32 = 0x1 << SWPMI_IER_TCIE_Pos;
pub const SWPMI_IER_TCIE: u32 = SWPMI_IER_TCIE_Msk;
pub const SWPMI_IER_SRIE_Pos: u32 = 8;
pub const SWPMI_IER_SRIE_Msk: u32 = 0x1 << SWPMI_IER_SRIE_Pos;
pub const SWPMI_IER_SRIE: u32 = SWPMI_IER_SRIE_Msk;
pub const SWPMI_IER_RDYIE_Pos: u32 = 11;
pub const SWPMI_IER_RDYIE_Msk: u32 = 0x1 << SWPMI_IER_RDYIE_Pos;
pub const SWPMI_IER_RDYIE: u32 = SWPMI_IER_RDYIE_Msk;
pub const SWPMI_RFL_RFL_Pos: u32 = 0;
pub const SWPMI_RFL_RFL_Msk: u32 = 0x1F << SWPMI_RFL_RFL_Pos;
pub const SWPMI_RFL_RFL: u32 = SWPMI_RFL_RFL_Msk;
pub const SWPMI_RFL_RFL_0_1: u32 = 0x00000003;
pub const SWPMI_TDR_TD_Pos: u32 = 0;
pub const SWPMI_TDR_TD_Msk: u32 = 0xFFFFFFFF << SWPMI_TDR_TD_Pos;
pub const SWPMI_TDR_TD: u32 = SWPMI_TDR_TD_Msk;
pub const SWPMI_RDR_RD_Pos: u32 = 0;
pub const SWPMI_RDR_RD_Msk: u32 = 0xFFFFFFFF << SWPMI_RDR_RD_Pos;
pub const SWPMI_RDR_RD: u32 = SWPMI_RDR_RD_Msk;
pub const SWPMI_OR_TBYP_Pos: u32 = 0;
pub const SWPMI_OR_TBYP_Msk: u32 = 0x1 << SWPMI_OR_TBYP_Pos;
pub const SWPMI_OR_TBYP: u32 = SWPMI_OR_TBYP_Msk;
pub const SWPMI_OR_CLASS_Pos: u32 = 1;
pub const SWPMI_OR_CLASS_Msk: u32 = 0x1 << SWPMI_OR_CLASS_Pos;
pub const SWPMI_OR_CLASS: u32 = SWPMI_OR_CLASS_Msk;
pub const WWDG_CR_T_Pos: u32 = 0;
pub const WWDG_CR_T_Msk: u32 = 0x7F << WWDG_CR_T_Pos;
pub const WWDG_CR_T: u32 = WWDG_CR_T_Msk;
pub const WWDG_CR_T_0: u32 = 0x01 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_1: u32 = 0x02 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_2: u32 = 0x04 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_3: u32 = 0x08 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_4: u32 = 0x10 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_5: u32 = 0x20 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_6: u32 = 0x40 << WWDG_CR_T_Pos;
pub const WWDG_CR_WDGA_Pos: u32 = 7;
pub const WWDG_CR_WDGA_Msk: u32 = 0x1 << WWDG_CR_WDGA_Pos;
pub const WWDG_CR_WDGA: u32 = WWDG_CR_WDGA_Msk;
pub const WWDG_CFR_W_Pos: u32 = 0;
pub const WWDG_CFR_W_Msk: u32 = 0x7F << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W: u32 = WWDG_CFR_W_Msk;
pub const WWDG_CFR_W_0: u32 = 0x01 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_1: u32 = 0x02 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_2: u32 = 0x04 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_3: u32 = 0x08 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_4: u32 = 0x10 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_5: u32 = 0x20 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_6: u32 = 0x40 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_EWI_Pos: u32 = 9;
pub const WWDG_CFR_EWI_Msk: u32 = 0x1 << WWDG_CFR_EWI_Pos;
pub const WWDG_CFR_EWI: u32 = WWDG_CFR_EWI_Msk;
pub const WWDG_CFR_WDGTB_Pos: u32 = 11;
pub const WWDG_CFR_WDGTB_Msk: u32 = 0x7 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB: u32 = WWDG_CFR_WDGTB_Msk;
pub const WWDG_CFR_WDGTB_0: u32 = 0x1 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB_1: u32 = 0x2 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB_2: u32 = 0x4 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_SR_EWIF_Pos: u32 = 0;
pub const WWDG_SR_EWIF_Msk: u32 = 0x1 << WWDG_SR_EWIF_Pos;
pub const WWDG_SR_EWIF: u32 = WWDG_SR_EWIF_Msk;
pub const STM32H7_DEV_ID: u32 = 0x480;
pub const DBGMCU_IDCODE_DEV_ID_Pos: u32 = 0;
pub const DBGMCU_IDCODE_DEV_ID_Msk: u32 = 0xFFF << DBGMCU_IDCODE_DEV_ID_Pos;
pub const DBGMCU_IDCODE_DEV_ID: u32 = DBGMCU_IDCODE_DEV_ID_Msk;
pub const DBGMCU_IDCODE_REV_ID_Pos: u32 = 16;
pub const DBGMCU_IDCODE_REV_ID_Msk: u32 = 0xFFFF << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID: u32 = DBGMCU_IDCODE_REV_ID_Msk;
pub const DBGMCU_CR_DBG_SLEEPCD_Pos: u32 = 0;
pub const DBGMCU_CR_DBG_SLEEPCD_Msk: u32 = 0x1 << DBGMCU_CR_DBG_SLEEPCD_Pos;
pub const DBGMCU_CR_DBG_SLEEPCD: u32 = DBGMCU_CR_DBG_SLEEPCD_Msk;
pub const DBGMCU_CR_DBG_STOPCD_Pos: u32 = 1;
pub const DBGMCU_CR_DBG_STOPCD_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STOPCD_Pos;
pub const DBGMCU_CR_DBG_STOPCD: u32 = DBGMCU_CR_DBG_STOPCD_Msk;
pub const DBGMCU_CR_DBG_STANDBYCD_Pos: u32 = 2;
pub const DBGMCU_CR_DBG_STANDBYCD_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STANDBYCD_Pos;
pub const DBGMCU_CR_DBG_STANDBYCD: u32 = DBGMCU_CR_DBG_STANDBYCD_Msk;
pub const DBGMCU_CR_DBG_SLEEPD1_Pos: u32 = DBGMCU_CR_DBG_SLEEPCD_Pos;
pub const DBGMCU_CR_DBG_SLEEPD1_Msk: u32 = DBGMCU_CR_DBG_SLEEPCD_Msk;
pub const DBGMCU_CR_DBG_SLEEPD1: u32 = DBGMCU_CR_DBG_SLEEPCD;
pub const DBGMCU_CR_DBG_STOPD1_Pos: u32 = DBGMCU_CR_DBG_STOPCD_Pos;
pub const DBGMCU_CR_DBG_STOPD1_Msk: u32 = DBGMCU_CR_DBG_STOPCD_Msk;
pub const DBGMCU_CR_DBG_STOPD1: u32 = DBGMCU_CR_DBG_STOPCD;
pub const DBGMCU_CR_DBG_STANDBYD1_Pos: u32 = DBGMCU_CR_DBG_STANDBYCD_Pos;
pub const DBGMCU_CR_DBG_STANDBYD1_Msk: u32 = DBGMCU_CR_DBG_STANDBYCD_Msk;
pub const DBGMCU_CR_DBG_STANDBYD1: u32 = DBGMCU_CR_DBG_STANDBYCD;
pub const DBGMCU_CR_DBG_STOPSRD_Pos: u32 = 7;
pub const DBGMCU_CR_DBG_STOPSRD_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STOPSRD_Pos;
pub const DBGMCU_CR_DBG_STOPSRD: u32 = DBGMCU_CR_DBG_STOPSRD_Msk;
pub const DBGMCU_CR_DBG_STANDBYSRD_Pos: u32 = 8;
pub const DBGMCU_CR_DBG_STANDBYSRD_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STANDBYSRD_Pos;
pub const DBGMCU_CR_DBG_STANDBYSRD: u32 = DBGMCU_CR_DBG_STANDBYSRD_Msk;
pub const DBGMCU_CR_DBG_STOPD3_Pos: u32 = DBGMCU_CR_DBG_STOPSRD_Pos;
pub const DBGMCU_CR_DBG_STOPD3_Msk: u32 = DBGMCU_CR_DBG_STOPSRD_Msk;
pub const DBGMCU_CR_DBG_STOPD3: u32 = DBGMCU_CR_DBG_STOPSRD;
pub const DBGMCU_CR_DBG_STANDBYD3_Pos: u32 = DBGMCU_CR_DBG_STANDBYSRD_Pos;
pub const DBGMCU_CR_DBG_STANDBYD3_Msk: u32 = DBGMCU_CR_DBG_STANDBYSRD_Msk;
pub const DBGMCU_CR_DBG_STANDBYD3: u32 = DBGMCU_CR_DBG_STANDBYSRD;
pub const DBGMCU_CR_DBG_TRACECKEN_Pos: u32 = 20;
pub const DBGMCU_CR_DBG_TRACECKEN_Msk: u32 = 0x1 << DBGMCU_CR_DBG_TRACECKEN_Pos;
pub const DBGMCU_CR_DBG_TRACECKEN: u32 = DBGMCU_CR_DBG_TRACECKEN_Msk;
pub const DBGMCU_CR_DBG_CKCDEN_Pos: u32 = 21;
pub const DBGMCU_CR_DBG_CKCDEN_Msk: u32 = 0x1 << DBGMCU_CR_DBG_CKCDEN_Pos;
pub const DBGMCU_CR_DBG_CKCDEN: u32 = DBGMCU_CR_DBG_CKCDEN_Msk;
pub const DBGMCU_CR_DBG_CKSRDEN_Pos: u32 = 22;
pub const DBGMCU_CR_DBG_CKSRDEN_Msk: u32 = 0x1 << DBGMCU_CR_DBG_CKSRDEN_Pos;
pub const DBGMCU_CR_DBG_CKSRDEN: u32 = DBGMCU_CR_DBG_CKSRDEN_Msk;
pub const DBGMCU_CR_DBG_CKD1EN_Pos: u32 = DBGMCU_CR_DBG_CKCDEN_Pos;
pub const DBGMCU_CR_DBG_CKD1EN_Msk: u32 = DBGMCU_CR_DBG_CKCDEN_Msk;
pub const DBGMCU_CR_DBG_CKD1EN: u32 = DBGMCU_CR_DBG_CKCDEN;
pub const DBGMCU_CR_DBG_CKD3EN_Pos: u32 = DBGMCU_CR_DBG_CKSRDEN_Pos;
pub const DBGMCU_CR_DBG_CKD3EN_Msk: u32 = DBGMCU_CR_DBG_CKSRDEN_Msk;
pub const DBGMCU_CR_DBG_CKD3EN: u32 = DBGMCU_CR_DBG_CKSRDEN;
pub const DBGMCU_CR_DBG_TRGOEN_Pos: u32 = 28;
pub const DBGMCU_CR_DBG_TRGOEN_Msk: u32 = 0x1 << DBGMCU_CR_DBG_TRGOEN_Pos;
pub const DBGMCU_CR_DBG_TRGOEN: u32 = DBGMCU_CR_DBG_TRGOEN_Msk;
pub const DBGMCU_APB3FZ1_DBG_WWDG1_Pos: u32 = 6;
pub const DBGMCU_APB3FZ1_DBG_WWDG1_Msk: u32 = 0x1 << DBGMCU_APB3FZ1_DBG_WWDG1_Pos;
pub const DBGMCU_APB3FZ1_DBG_WWDG1: u32 = DBGMCU_APB3FZ1_DBG_WWDG1_Msk;
pub const DBGMCU_APB1LFZ1_DBG_TIM2_Pos: u32 = 0;
pub const DBGMCU_APB1LFZ1_DBG_TIM2_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_TIM2_Pos;
pub const DBGMCU_APB1LFZ1_DBG_TIM2: u32 = DBGMCU_APB1LFZ1_DBG_TIM2_Msk;
pub const DBGMCU_APB1LFZ1_DBG_TIM3_Pos: u32 = 1;
pub const DBGMCU_APB1LFZ1_DBG_TIM3_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_TIM3_Pos;
pub const DBGMCU_APB1LFZ1_DBG_TIM3: u32 = DBGMCU_APB1LFZ1_DBG_TIM3_Msk;
pub const DBGMCU_APB1LFZ1_DBG_TIM4_Pos: u32 = 2;
pub const DBGMCU_APB1LFZ1_DBG_TIM4_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_TIM4_Pos;
pub const DBGMCU_APB1LFZ1_DBG_TIM4: u32 = DBGMCU_APB1LFZ1_DBG_TIM4_Msk;
pub const DBGMCU_APB1LFZ1_DBG_TIM5_Pos: u32 = 3;
pub const DBGMCU_APB1LFZ1_DBG_TIM5_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_TIM5_Pos;
pub const DBGMCU_APB1LFZ1_DBG_TIM5: u32 = DBGMCU_APB1LFZ1_DBG_TIM5_Msk;
pub const DBGMCU_APB1LFZ1_DBG_TIM6_Pos: u32 = 4;
pub const DBGMCU_APB1LFZ1_DBG_TIM6_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_TIM6_Pos;
pub const DBGMCU_APB1LFZ1_DBG_TIM6: u32 = DBGMCU_APB1LFZ1_DBG_TIM6_Msk;
pub const DBGMCU_APB1LFZ1_DBG_TIM7_Pos: u32 = 5;
pub const DBGMCU_APB1LFZ1_DBG_TIM7_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_TIM7_Pos;
pub const DBGMCU_APB1LFZ1_DBG_TIM7: u32 = DBGMCU_APB1LFZ1_DBG_TIM7_Msk;
pub const DBGMCU_APB1LFZ1_DBG_TIM12_Pos: u32 = 6;
pub const DBGMCU_APB1LFZ1_DBG_TIM12_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_TIM12_Pos;
pub const DBGMCU_APB1LFZ1_DBG_TIM12: u32 = DBGMCU_APB1LFZ1_DBG_TIM12_Msk;
pub const DBGMCU_APB1LFZ1_DBG_TIM13_Pos: u32 = 7;
pub const DBGMCU_APB1LFZ1_DBG_TIM13_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_TIM13_Pos;
pub const DBGMCU_APB1LFZ1_DBG_TIM13: u32 = DBGMCU_APB1LFZ1_DBG_TIM13_Msk;
pub const DBGMCU_APB1LFZ1_DBG_TIM14_Pos: u32 = 8;
pub const DBGMCU_APB1LFZ1_DBG_TIM14_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_TIM14_Pos;
pub const DBGMCU_APB1LFZ1_DBG_TIM14: u32 = DBGMCU_APB1LFZ1_DBG_TIM14_Msk;
pub const DBGMCU_APB1LFZ1_DBG_LPTIM1_Pos: u32 = 9;
pub const DBGMCU_APB1LFZ1_DBG_LPTIM1_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_LPTIM1_Pos;
pub const DBGMCU_APB1LFZ1_DBG_LPTIM1: u32 = DBGMCU_APB1LFZ1_DBG_LPTIM1_Msk;
pub const DBGMCU_APB1LFZ1_DBG_I2C1_Pos: u32 = 21;
pub const DBGMCU_APB1LFZ1_DBG_I2C1_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_I2C1_Pos;
pub const DBGMCU_APB1LFZ1_DBG_I2C1: u32 = DBGMCU_APB1LFZ1_DBG_I2C1_Msk;
pub const DBGMCU_APB1LFZ1_DBG_I2C2_Pos: u32 = 22;
pub const DBGMCU_APB1LFZ1_DBG_I2C2_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_I2C2_Pos;
pub const DBGMCU_APB1LFZ1_DBG_I2C2: u32 = DBGMCU_APB1LFZ1_DBG_I2C2_Msk;
pub const DBGMCU_APB1LFZ1_DBG_I2C3_Pos: u32 = 23;
pub const DBGMCU_APB1LFZ1_DBG_I2C3_Msk: u32 = 0x1 << DBGMCU_APB1LFZ1_DBG_I2C3_Pos;
pub const DBGMCU_APB1LFZ1_DBG_I2C3: u32 = DBGMCU_APB1LFZ1_DBG_I2C3_Msk;
pub const DBGMCU_APB2FZ1_DBG_TIM1_Pos: u32 = 0;
pub const DBGMCU_APB2FZ1_DBG_TIM1_Msk: u32 = 0x1 << DBGMCU_APB2FZ1_DBG_TIM1_Pos;
pub const DBGMCU_APB2FZ1_DBG_TIM1: u32 = DBGMCU_APB2FZ1_DBG_TIM1_Msk;
pub const DBGMCU_APB2FZ1_DBG_TIM8_Pos: u32 = 1;
pub const DBGMCU_APB2FZ1_DBG_TIM8_Msk: u32 = 0x1 << DBGMCU_APB2FZ1_DBG_TIM8_Pos;
pub const DBGMCU_APB2FZ1_DBG_TIM8: u32 = DBGMCU_APB2FZ1_DBG_TIM8_Msk;
pub const DBGMCU_APB2FZ1_DBG_TIM15_Pos: u32 = 16;
pub const DBGMCU_APB2FZ1_DBG_TIM15_Msk: u32 = 0x1 << DBGMCU_APB2FZ1_DBG_TIM15_Pos;
pub const DBGMCU_APB2FZ1_DBG_TIM15: u32 = DBGMCU_APB2FZ1_DBG_TIM15_Msk;
pub const DBGMCU_APB2FZ1_DBG_TIM16_Pos: u32 = 17;
pub const DBGMCU_APB2FZ1_DBG_TIM16_Msk: u32 = 0x1 << DBGMCU_APB2FZ1_DBG_TIM16_Pos;
pub const DBGMCU_APB2FZ1_DBG_TIM16: u32 = DBGMCU_APB2FZ1_DBG_TIM16_Msk;
pub const DBGMCU_APB2FZ1_DBG_TIM17_Pos: u32 = 18;
pub const DBGMCU_APB2FZ1_DBG_TIM17_Msk: u32 = 0x1 << DBGMCU_APB2FZ1_DBG_TIM17_Pos;
pub const DBGMCU_APB2FZ1_DBG_TIM17: u32 = DBGMCU_APB2FZ1_DBG_TIM17_Msk;
pub const DBGMCU_APB4FZ1_DBG_I2C4_Pos: u32 = 7;
pub const DBGMCU_APB4FZ1_DBG_I2C4_Msk: u32 = 0x1 << DBGMCU_APB4FZ1_DBG_I2C4_Pos;
pub const DBGMCU_APB4FZ1_DBG_I2C4: u32 = DBGMCU_APB4FZ1_DBG_I2C4_Msk;
pub const DBGMCU_APB4FZ1_DBG_LPTIM2_Pos: u32 = 9;
pub const DBGMCU_APB4FZ1_DBG_LPTIM2_Msk: u32 = 0x1 << DBGMCU_APB4FZ1_DBG_LPTIM2_Pos;
pub const DBGMCU_APB4FZ1_DBG_LPTIM2: u32 = DBGMCU_APB4FZ1_DBG_LPTIM2_Msk;
pub const DBGMCU_APB4FZ1_DBG_LPTIM3_Pos: u32 = 10;
pub const DBGMCU_APB4FZ1_DBG_LPTIM3_Msk: u32 = 0x1 << DBGMCU_APB4FZ1_DBG_LPTIM3_Pos;
pub const DBGMCU_APB4FZ1_DBG_LPTIM3: u32 = DBGMCU_APB4FZ1_DBG_LPTIM3_Msk;
pub const DBGMCU_APB4FZ1_DBG_RTC_Pos: u32 = 16;
pub const DBGMCU_APB4FZ1_DBG_RTC_Msk: u32 = 0x1 << DBGMCU_APB4FZ1_DBG_RTC_Pos;
pub const DBGMCU_APB4FZ1_DBG_RTC: u32 = DBGMCU_APB4FZ1_DBG_RTC_Msk;
pub const DBGMCU_APB4FZ1_DBG_IWDG1_Pos: u32 = 18;
pub const DBGMCU_APB4FZ1_DBG_IWDG1_Msk: u32 = 0x1 << DBGMCU_APB4FZ1_DBG_IWDG1_Pos;
pub const DBGMCU_APB4FZ1_DBG_IWDG1: u32 = DBGMCU_APB4FZ1_DBG_IWDG1_Msk;
pub const RAMECC_IER_GECCDEBWIE_Pos: u32 = 3;
pub const RAMECC_IER_GECCDEBWIE_Msk: u32 = 0x1 << RAMECC_IER_GECCDEBWIE_Pos;
pub const RAMECC_IER_GECCDEBWIE: u32 = RAMECC_IER_GECCDEBWIE_Msk;
pub const RAMECC_IER_GECCDEIE_Pos: u32 = 2;
pub const RAMECC_IER_GECCDEIE_Msk: u32 = 0x1 << RAMECC_IER_GECCDEIE_Pos;
pub const RAMECC_IER_GECCDEIE: u32 = RAMECC_IER_GECCDEIE_Msk;
pub const RAMECC_IER_GECCSEIE_Pos: u32 = 1;
pub const RAMECC_IER_GECCSEIE_Msk: u32 = 0x1 << RAMECC_IER_GECCSEIE_Pos;
pub const RAMECC_IER_GECCSEIE: u32 = RAMECC_IER_GECCSEIE_Msk;
pub const RAMECC_IER_GIE_Pos: u32 = 0;
pub const RAMECC_IER_GIE_Msk: u32 = 0x1 << RAMECC_IER_GIE_Pos;
pub const RAMECC_IER_GIE: u32 = RAMECC_IER_GIE_Msk;
pub const RAMECC_CR_ECCELEN_Pos: u32 = 5;
pub const RAMECC_CR_ECCELEN_Msk: u32 = 0x1 << RAMECC_CR_ECCELEN_Pos;
pub const RAMECC_CR_ECCELEN: u32 = RAMECC_CR_ECCELEN_Msk;
pub const RAMECC_CR_ECCDEBWIE_Pos: u32 = 4;
pub const RAMECC_CR_ECCDEBWIE_Msk: u32 = 0x1 << RAMECC_CR_ECCDEBWIE_Pos;
pub const RAMECC_CR_ECCDEBWIE: u32 = RAMECC_CR_ECCDEBWIE_Msk;
pub const RAMECC_CR_ECCDEIE_Pos: u32 = 3;
pub const RAMECC_CR_ECCDEIE_Msk: u32 = 0x1 << RAMECC_CR_ECCDEIE_Pos;
pub const RAMECC_CR_ECCDEIE: u32 = RAMECC_CR_ECCDEIE_Msk;
pub const RAMECC_CR_ECCSEIE_Pos: u32 = 2;
pub const RAMECC_CR_ECCSEIE_Msk: u32 = 0x1 << RAMECC_CR_ECCSEIE_Pos;
pub const RAMECC_CR_ECCSEIE: u32 = RAMECC_CR_ECCSEIE_Msk;
pub const RAMECC_SR_DEBWDF_Pos: u32 = 2;
pub const RAMECC_SR_DEBWDF_Msk: u32 = 0x1 << RAMECC_SR_DEBWDF_Pos;
pub const RAMECC_SR_DEBWDF: u32 = RAMECC_SR_DEBWDF_Msk;
pub const RAMECC_SR_DEDF_Pos: u32 = 1;
pub const RAMECC_SR_DEDF_Msk: u32 = 0x1 << RAMECC_SR_DEDF_Pos;
pub const RAMECC_SR_DEDF: u32 = RAMECC_SR_DEDF_Msk;
pub const RAMECC_SR_SEDCF_Pos: u32 = 0;
pub const RAMECC_SR_SEDCF_Msk: u32 = 0x1 << RAMECC_SR_SEDCF_Pos;
pub const RAMECC_SR_SEDCF: u32 = RAMECC_SR_SEDCF_Msk;
pub const RAMECC_FAR_FADD_Pos: u32 = 0;
pub const RAMECC_FAR_FADD_Msk: u32 = 0xFFFFFFFF << RAMECC_FAR_FADD_Pos;
pub const RAMECC_FAR_FADD: u32 = RAMECC_FAR_FADD_Msk;
pub const RAMECC_FAR_FDATAL_Pos: u32 = 0;
pub const RAMECC_FAR_FDATAL_Msk: u32 = 0xFFFFFFFF << RAMECC_FAR_FDATAL_Pos;
pub const RAMECC_FAR_FDATAL: u32 = RAMECC_FAR_FDATAL_Msk;
pub const RAMECC_FAR_FDATAH_Pos: u32 = 0;
pub const RAMECC_FAR_FDATAH_Msk: u32 = 0xFFFFFFFF << RAMECC_FAR_FDATAH_Pos;
pub const RAMECC_FAR_FDATAH: u32 = RAMECC_FAR_FDATAH_Msk;
pub const RAMECC_FECR_FEC_Pos: u32 = 0;
pub const RAMECC_FECR_FEC_Msk: u32 = 0xFFFFFFFF << RAMECC_FECR_FEC_Pos;
pub const RAMECC_FECR_FEC: u32 = RAMECC_FECR_FEC_Msk;
pub const MDIOS_CR_EN_Pos: u32 = 0;
pub const MDIOS_CR_EN_Msk: u32 = 0x1 << MDIOS_CR_EN_Pos;
pub const MDIOS_CR_EN: u32 = MDIOS_CR_EN_Msk;
pub const MDIOS_CR_WRIE_Pos: u32 = 1;
pub const MDIOS_CR_WRIE_Msk: u32 = 0x1 << MDIOS_CR_WRIE_Pos;
pub const MDIOS_CR_WRIE: u32 = MDIOS_CR_WRIE_Msk;
pub const MDIOS_CR_RDIE_Pos: u32 = 2;
pub const MDIOS_CR_RDIE_Msk: u32 = 0x1 << MDIOS_CR_RDIE_Pos;
pub const MDIOS_CR_RDIE: u32 = MDIOS_CR_RDIE_Msk;
pub const MDIOS_CR_EIE_Pos: u32 = 3;
pub const MDIOS_CR_EIE_Msk: u32 = 0x1 << MDIOS_CR_EIE_Pos;
pub const MDIOS_CR_EIE: u32 = MDIOS_CR_EIE_Msk;
pub const MDIOS_CR_DPC_Pos: u32 = 7;
pub const MDIOS_CR_DPC_Msk: u32 = 0x1 << MDIOS_CR_DPC_Pos;
pub const MDIOS_CR_DPC: u32 = MDIOS_CR_DPC_Msk;
pub const MDIOS_CR_PORT_ADDRESS_Pos: u32 = 8;
pub const MDIOS_CR_PORT_ADDRESS_Msk: u32 = 0x1F << MDIOS_CR_PORT_ADDRESS_Pos;
pub const MDIOS_CR_PORT_ADDRESS: u32 = MDIOS_CR_PORT_ADDRESS_Msk;
pub const MDIOS_CR_PORT_ADDRESS_0: u32 = 0x01 << MDIOS_CR_PORT_ADDRESS_Pos;
pub const MDIOS_CR_PORT_ADDRESS_1: u32 = 0x02 << MDIOS_CR_PORT_ADDRESS_Pos;
pub const MDIOS_CR_PORT_ADDRESS_2: u32 = 0x04 << MDIOS_CR_PORT_ADDRESS_Pos;
pub const MDIOS_CR_PORT_ADDRESS_3: u32 = 0x08 << MDIOS_CR_PORT_ADDRESS_Pos;
pub const MDIOS_CR_PORT_ADDRESS_4: u32 = 0x10 << MDIOS_CR_PORT_ADDRESS_Pos;
pub const MDIOS_SR_PERF_Pos: u32 = 0;
pub const MDIOS_SR_PERF_Msk: u32 = 0x1 << MDIOS_SR_PERF_Pos;
pub const MDIOS_SR_PERF: u32 = MDIOS_SR_PERF_Msk;
pub const MDIOS_SR_SERF_Pos: u32 = 1;
pub const MDIOS_SR_SERF_Msk: u32 = 0x1 << MDIOS_SR_SERF_Pos;
pub const MDIOS_SR_SERF: u32 = MDIOS_SR_SERF_Msk;
pub const MDIOS_SR_TERF_Pos: u32 = 2;
pub const MDIOS_SR_TERF_Msk: u32 = 0x1 << MDIOS_SR_TERF_Pos;
pub const MDIOS_SR_TERF: u32 = MDIOS_SR_TERF_Msk;
pub const MDIOS_SR_CPERF_Pos: u32 = 0;
pub const MDIOS_SR_CPERF_Msk: u32 = 0x1 << MDIOS_SR_CPERF_Pos;
pub const MDIOS_SR_CPERF: u32 = MDIOS_SR_CPERF_Msk;
pub const MDIOS_SR_CSERF_Pos: u32 = 1;
pub const MDIOS_SR_CSERF_Msk: u32 = 0x1 << MDIOS_SR_CSERF_Pos;
pub const MDIOS_SR_CSERF: u32 = MDIOS_SR_CSERF_Msk;
pub const MDIOS_SR_CTERF_Pos: u32 = 2;
pub const MDIOS_SR_CTERF_Msk: u32 = 0x1 << MDIOS_SR_CTERF_Pos;
pub const MDIOS_SR_CTERF: u32 = MDIOS_SR_CTERF_Msk;
pub const USB_OTG_GOTGCTL_SRQSCS_Pos: u32 = 0;
pub const USB_OTG_GOTGCTL_SRQSCS_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_SRQSCS_Pos;
pub const USB_OTG_GOTGCTL_SRQSCS: u32 = USB_OTG_GOTGCTL_SRQSCS_Msk;
pub const USB_OTG_GOTGCTL_SRQ_Pos: u32 = 1;
pub const USB_OTG_GOTGCTL_SRQ_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_SRQ_Pos;
pub const USB_OTG_GOTGCTL_SRQ: u32 = USB_OTG_GOTGCTL_SRQ_Msk;
pub const USB_OTG_GOTGCTL_VBVALOEN_Pos: u32 = 2;
pub const USB_OTG_GOTGCTL_VBVALOEN_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_VBVALOEN_Pos;
pub const USB_OTG_GOTGCTL_VBVALOEN: u32 = USB_OTG_GOTGCTL_VBVALOEN_Msk;
pub const USB_OTG_GOTGCTL_VBVALOVAL_Pos: u32 = 3;
pub const USB_OTG_GOTGCTL_VBVALOVAL_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_VBVALOVAL_Pos;
pub const USB_OTG_GOTGCTL_VBVALOVAL: u32 = USB_OTG_GOTGCTL_VBVALOVAL_Msk;
pub const USB_OTG_GOTGCTL_AVALOEN_Pos: u32 = 4;
pub const USB_OTG_GOTGCTL_AVALOEN_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_AVALOEN_Pos;
pub const USB_OTG_GOTGCTL_AVALOEN: u32 = USB_OTG_GOTGCTL_AVALOEN_Msk;
pub const USB_OTG_GOTGCTL_AVALOVAL_Pos: u32 = 5;
pub const USB_OTG_GOTGCTL_AVALOVAL_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_AVALOVAL_Pos;
pub const USB_OTG_GOTGCTL_AVALOVAL: u32 = USB_OTG_GOTGCTL_AVALOVAL_Msk;
pub const USB_OTG_GOTGCTL_BVALOEN_Pos: u32 = 6;
pub const USB_OTG_GOTGCTL_BVALOEN_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_BVALOEN_Pos;
pub const USB_OTG_GOTGCTL_BVALOEN: u32 = USB_OTG_GOTGCTL_BVALOEN_Msk;
pub const USB_OTG_GOTGCTL_BVALOVAL_Pos: u32 = 7;
pub const USB_OTG_GOTGCTL_BVALOVAL_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_BVALOVAL_Pos;
pub const USB_OTG_GOTGCTL_BVALOVAL: u32 = USB_OTG_GOTGCTL_BVALOVAL_Msk;
pub const USB_OTG_GOTGCTL_HNGSCS_Pos: u32 = 8;
pub const USB_OTG_GOTGCTL_HNGSCS_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_HNGSCS_Pos;
pub const USB_OTG_GOTGCTL_HNGSCS: u32 = USB_OTG_GOTGCTL_HNGSCS_Msk;
pub const USB_OTG_GOTGCTL_HNPRQ_Pos: u32 = 9;
pub const USB_OTG_GOTGCTL_HNPRQ_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_HNPRQ_Pos;
pub const USB_OTG_GOTGCTL_HNPRQ: u32 = USB_OTG_GOTGCTL_HNPRQ_Msk;
pub const USB_OTG_GOTGCTL_HSHNPEN_Pos: u32 = 10;
pub const USB_OTG_GOTGCTL_HSHNPEN_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_HSHNPEN_Pos;
pub const USB_OTG_GOTGCTL_HSHNPEN: u32 = USB_OTG_GOTGCTL_HSHNPEN_Msk;
pub const USB_OTG_GOTGCTL_DHNPEN_Pos: u32 = 11;
pub const USB_OTG_GOTGCTL_DHNPEN_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_DHNPEN_Pos;
pub const USB_OTG_GOTGCTL_DHNPEN: u32 = USB_OTG_GOTGCTL_DHNPEN_Msk;
pub const USB_OTG_GOTGCTL_EHEN_Pos: u32 = 12;
pub const USB_OTG_GOTGCTL_EHEN_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_EHEN_Pos;
pub const USB_OTG_GOTGCTL_EHEN: u32 = USB_OTG_GOTGCTL_EHEN_Msk;
pub const USB_OTG_GOTGCTL_CIDSTS_Pos: u32 = 16;
pub const USB_OTG_GOTGCTL_CIDSTS_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_CIDSTS_Pos;
pub const USB_OTG_GOTGCTL_CIDSTS: u32 = USB_OTG_GOTGCTL_CIDSTS_Msk;
pub const USB_OTG_GOTGCTL_DBCT_Pos: u32 = 17;
pub const USB_OTG_GOTGCTL_DBCT_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_DBCT_Pos;
pub const USB_OTG_GOTGCTL_DBCT: u32 = USB_OTG_GOTGCTL_DBCT_Msk;
pub const USB_OTG_GOTGCTL_ASVLD_Pos: u32 = 18;
pub const USB_OTG_GOTGCTL_ASVLD_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_ASVLD_Pos;
pub const USB_OTG_GOTGCTL_ASVLD: u32 = USB_OTG_GOTGCTL_ASVLD_Msk;
pub const USB_OTG_GOTGCTL_BSESVLD_Pos: u32 = 19;
pub const USB_OTG_GOTGCTL_BSESVLD_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_BSESVLD_Pos;
pub const USB_OTG_GOTGCTL_BSESVLD: u32 = USB_OTG_GOTGCTL_BSESVLD_Msk;
pub const USB_OTG_GOTGCTL_OTGVER_Pos: u32 = 20;
pub const USB_OTG_GOTGCTL_OTGVER_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_OTGVER_Pos;
pub const USB_OTG_GOTGCTL_OTGVER: u32 = USB_OTG_GOTGCTL_OTGVER_Msk;
pub const USB_OTG_GOTGCTL_CURMOD_Pos: u32 = 21;
pub const USB_OTG_GOTGCTL_CURMOD_Msk: u32 = 0x1 << USB_OTG_GOTGCTL_CURMOD_Pos;
pub const USB_OTG_GOTGCTL_CURMOD: u32 = USB_OTG_GOTGCTL_CURMOD_Msk;
pub const USB_OTG_HCFG_FSLSPCS_Pos: u32 = 0;
pub const USB_OTG_HCFG_FSLSPCS_Msk: u32 = 0x3 << USB_OTG_HCFG_FSLSPCS_Pos;
pub const USB_OTG_HCFG_FSLSPCS: u32 = USB_OTG_HCFG_FSLSPCS_Msk;
pub const USB_OTG_HCFG_FSLSPCS_0: u32 = 0x1 << USB_OTG_HCFG_FSLSPCS_Pos;
pub const USB_OTG_HCFG_FSLSPCS_1: u32 = 0x2 << USB_OTG_HCFG_FSLSPCS_Pos;
pub const USB_OTG_HCFG_FSLSS_Pos: u32 = 2;
pub const USB_OTG_HCFG_FSLSS_Msk: u32 = 0x1 << USB_OTG_HCFG_FSLSS_Pos;
pub const USB_OTG_HCFG_FSLSS: u32 = USB_OTG_HCFG_FSLSS_Msk;
pub const USB_OTG_DCFG_DSPD_Pos: u32 = 0;
pub const USB_OTG_DCFG_DSPD_Msk: u32 = 0x3 << USB_OTG_DCFG_DSPD_Pos;
pub const USB_OTG_DCFG_DSPD: u32 = USB_OTG_DCFG_DSPD_Msk;
pub const USB_OTG_DCFG_DSPD_0: u32 = 0x1 << USB_OTG_DCFG_DSPD_Pos;
pub const USB_OTG_DCFG_DSPD_1: u32 = 0x2 << USB_OTG_DCFG_DSPD_Pos;
pub const USB_OTG_DCFG_NZLSOHSK_Pos: u32 = 2;
pub const USB_OTG_DCFG_NZLSOHSK_Msk: u32 = 0x1 << USB_OTG_DCFG_NZLSOHSK_Pos;
pub const USB_OTG_DCFG_NZLSOHSK: u32 = USB_OTG_DCFG_NZLSOHSK_Msk;
pub const USB_OTG_DCFG_DAD_Pos: u32 = 4;
pub const USB_OTG_DCFG_DAD_Msk: u32 = 0x7F << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD: u32 = USB_OTG_DCFG_DAD_Msk;
pub const USB_OTG_DCFG_DAD_0: u32 = 0x01 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_1: u32 = 0x02 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_2: u32 = 0x04 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_3: u32 = 0x08 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_4: u32 = 0x10 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_5: u32 = 0x20 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_DAD_6: u32 = 0x40 << USB_OTG_DCFG_DAD_Pos;
pub const USB_OTG_DCFG_PFIVL_Pos: u32 = 11;
pub const USB_OTG_DCFG_PFIVL_Msk: u32 = 0x3 << USB_OTG_DCFG_PFIVL_Pos;
pub const USB_OTG_DCFG_PFIVL: u32 = USB_OTG_DCFG_PFIVL_Msk;
pub const USB_OTG_DCFG_PFIVL_0: u32 = 0x1 << USB_OTG_DCFG_PFIVL_Pos;
pub const USB_OTG_DCFG_PFIVL_1: u32 = 0x2 << USB_OTG_DCFG_PFIVL_Pos;
pub const USB_OTG_DCFG_XCVRDLY_Pos: u32 = 14;
pub const USB_OTG_DCFG_XCVRDLY_Msk: u32 = 0x1 << USB_OTG_DCFG_XCVRDLY_Pos;
pub const USB_OTG_DCFG_XCVRDLY: u32 = USB_OTG_DCFG_XCVRDLY_Msk;
pub const USB_OTG_DCFG_ERRATIM_Pos: u32 = 15;
pub const USB_OTG_DCFG_ERRATIM_Msk: u32 = 0x1 << USB_OTG_DCFG_ERRATIM_Pos;
pub const USB_OTG_DCFG_ERRATIM: u32 = USB_OTG_DCFG_ERRATIM_Msk;
pub const USB_OTG_DCFG_PERSCHIVL_Pos: u32 = 24;
pub const USB_OTG_DCFG_PERSCHIVL_Msk: u32 = 0x3 << USB_OTG_DCFG_PERSCHIVL_Pos;
pub const USB_OTG_DCFG_PERSCHIVL: u32 = USB_OTG_DCFG_PERSCHIVL_Msk;
pub const USB_OTG_DCFG_PERSCHIVL_0: u32 = 0x1 << USB_OTG_DCFG_PERSCHIVL_Pos;
pub const USB_OTG_DCFG_PERSCHIVL_1: u32 = 0x2 << USB_OTG_DCFG_PERSCHIVL_Pos;
pub const USB_OTG_PCGCR_STPPCLK_Pos: u32 = 0;
pub const USB_OTG_PCGCR_STPPCLK_Msk: u32 = 0x1 << USB_OTG_PCGCR_STPPCLK_Pos;
pub const USB_OTG_PCGCR_STPPCLK: u32 = USB_OTG_PCGCR_STPPCLK_Msk;
pub const USB_OTG_PCGCR_GATEHCLK_Pos: u32 = 1;
pub const USB_OTG_PCGCR_GATEHCLK_Msk: u32 = 0x1 << USB_OTG_PCGCR_GATEHCLK_Pos;
pub const USB_OTG_PCGCR_GATEHCLK: u32 = USB_OTG_PCGCR_GATEHCLK_Msk;
pub const USB_OTG_PCGCR_PHYSUSP_Pos: u32 = 4;
pub const USB_OTG_PCGCR_PHYSUSP_Msk: u32 = 0x1 << USB_OTG_PCGCR_PHYSUSP_Pos;
pub const USB_OTG_PCGCR_PHYSUSP: u32 = USB_OTG_PCGCR_PHYSUSP_Msk;
pub const USB_OTG_GOTGINT_SEDET_Pos: u32 = 2;
pub const USB_OTG_GOTGINT_SEDET_Msk: u32 = 0x1 << USB_OTG_GOTGINT_SEDET_Pos;
pub const USB_OTG_GOTGINT_SEDET: u32 = USB_OTG_GOTGINT_SEDET_Msk;
pub const USB_OTG_GOTGINT_SRSSCHG_Pos: u32 = 8;
pub const USB_OTG_GOTGINT_SRSSCHG_Msk: u32 = 0x1 << USB_OTG_GOTGINT_SRSSCHG_Pos;
pub const USB_OTG_GOTGINT_SRSSCHG: u32 = USB_OTG_GOTGINT_SRSSCHG_Msk;
pub const USB_OTG_GOTGINT_HNSSCHG_Pos: u32 = 9;
pub const USB_OTG_GOTGINT_HNSSCHG_Msk: u32 = 0x1 << USB_OTG_GOTGINT_HNSSCHG_Pos;
pub const USB_OTG_GOTGINT_HNSSCHG: u32 = USB_OTG_GOTGINT_HNSSCHG_Msk;
pub const USB_OTG_GOTGINT_HNGDET_Pos: u32 = 17;
pub const USB_OTG_GOTGINT_HNGDET_Msk: u32 = 0x1 << USB_OTG_GOTGINT_HNGDET_Pos;
pub const USB_OTG_GOTGINT_HNGDET: u32 = USB_OTG_GOTGINT_HNGDET_Msk;
pub const USB_OTG_GOTGINT_ADTOCHG_Pos: u32 = 18;
pub const USB_OTG_GOTGINT_ADTOCHG_Msk: u32 = 0x1 << USB_OTG_GOTGINT_ADTOCHG_Pos;
pub const USB_OTG_GOTGINT_ADTOCHG: u32 = USB_OTG_GOTGINT_ADTOCHG_Msk;
pub const USB_OTG_GOTGINT_DBCDNE_Pos: u32 = 19;
pub const USB_OTG_GOTGINT_DBCDNE_Msk: u32 = 0x1 << USB_OTG_GOTGINT_DBCDNE_Pos;
pub const USB_OTG_GOTGINT_DBCDNE: u32 = USB_OTG_GOTGINT_DBCDNE_Msk;
pub const USB_OTG_DCTL_RWUSIG_Pos: u32 = 0;
pub const USB_OTG_DCTL_RWUSIG_Msk: u32 = 0x1 << USB_OTG_DCTL_RWUSIG_Pos;
pub const USB_OTG_DCTL_RWUSIG: u32 = USB_OTG_DCTL_RWUSIG_Msk;
pub const USB_OTG_DCTL_SDIS_Pos: u32 = 1;
pub const USB_OTG_DCTL_SDIS_Msk: u32 = 0x1 << USB_OTG_DCTL_SDIS_Pos;
pub const USB_OTG_DCTL_SDIS: u32 = USB_OTG_DCTL_SDIS_Msk;
pub const USB_OTG_DCTL_GINSTS_Pos: u32 = 2;
pub const USB_OTG_DCTL_GINSTS_Msk: u32 = 0x1 << USB_OTG_DCTL_GINSTS_Pos;
pub const USB_OTG_DCTL_GINSTS: u32 = USB_OTG_DCTL_GINSTS_Msk;
pub const USB_OTG_DCTL_GONSTS_Pos: u32 = 3;
pub const USB_OTG_DCTL_GONSTS_Msk: u32 = 0x1 << USB_OTG_DCTL_GONSTS_Pos;
pub const USB_OTG_DCTL_GONSTS: u32 = USB_OTG_DCTL_GONSTS_Msk;
pub const USB_OTG_DCTL_TCTL_Pos: u32 = 4;
pub const USB_OTG_DCTL_TCTL_Msk: u32 = 0x7 << USB_OTG_DCTL_TCTL_Pos;
pub const USB_OTG_DCTL_TCTL: u32 = USB_OTG_DCTL_TCTL_Msk;
pub const USB_OTG_DCTL_TCTL_0: u32 = 0x1 << USB_OTG_DCTL_TCTL_Pos;
pub const USB_OTG_DCTL_TCTL_1: u32 = 0x2 << USB_OTG_DCTL_TCTL_Pos;
pub const USB_OTG_DCTL_TCTL_2: u32 = 0x4 << USB_OTG_DCTL_TCTL_Pos;
pub const USB_OTG_DCTL_SGINAK_Pos: u32 = 7;
pub const USB_OTG_DCTL_SGINAK_Msk: u32 = 0x1 << USB_OTG_DCTL_SGINAK_Pos;
pub const USB_OTG_DCTL_SGINAK: u32 = USB_OTG_DCTL_SGINAK_Msk;
pub const USB_OTG_DCTL_CGINAK_Pos: u32 = 8;
pub const USB_OTG_DCTL_CGINAK_Msk: u32 = 0x1 << USB_OTG_DCTL_CGINAK_Pos;
pub const USB_OTG_DCTL_CGINAK: u32 = USB_OTG_DCTL_CGINAK_Msk;
pub const USB_OTG_DCTL_SGONAK_Pos: u32 = 9;
pub const USB_OTG_DCTL_SGONAK_Msk: u32 = 0x1 << USB_OTG_DCTL_SGONAK_Pos;
pub const USB_OTG_DCTL_SGONAK: u32 = USB_OTG_DCTL_SGONAK_Msk;
pub const USB_OTG_DCTL_CGONAK_Pos: u32 = 10;
pub const USB_OTG_DCTL_CGONAK_Msk: u32 = 0x1 << USB_OTG_DCTL_CGONAK_Pos;
pub const USB_OTG_DCTL_CGONAK: u32 = USB_OTG_DCTL_CGONAK_Msk;
pub const USB_OTG_DCTL_POPRGDNE_Pos: u32 = 11;
pub const USB_OTG_DCTL_POPRGDNE_Msk: u32 = 0x1 << USB_OTG_DCTL_POPRGDNE_Pos;
pub const USB_OTG_DCTL_POPRGDNE: u32 = USB_OTG_DCTL_POPRGDNE_Msk;
pub const USB_OTG_DCTL_ENCONTONBNA_Pos: u32 = 17;
pub const USB_OTG_DCTL_ENCONTONBNA_Msk: u32 = 0x1 << USB_OTG_DCTL_ENCONTONBNA_Pos;
pub const USB_OTG_DCTL_ENCONTONBNA: u32 = USB_OTG_DCTL_ENCONTONBNA_Msk;
pub const USB_OTG_DCTL_DSBESLRJCT_Pos: u32 = 18;
pub const USB_OTG_DCTL_DSBESLRJCT_Msk: u32 = 0x1 << USB_OTG_DCTL_DSBESLRJCT_Pos;
pub const USB_OTG_DCTL_DSBESLRJCT: u32 = USB_OTG_DCTL_DSBESLRJCT_Msk;
pub const USB_OTG_HFIR_FRIVL_Pos: u32 = 0;
pub const USB_OTG_HFIR_FRIVL_Msk: u32 = 0xFFFF << USB_OTG_HFIR_FRIVL_Pos;
pub const USB_OTG_HFIR_FRIVL: u32 = USB_OTG_HFIR_FRIVL_Msk;
pub const USB_OTG_HFNUM_FRNUM_Pos: u32 = 0;
pub const USB_OTG_HFNUM_FRNUM_Msk: u32 = 0xFFFF << USB_OTG_HFNUM_FRNUM_Pos;
pub const USB_OTG_HFNUM_FRNUM: u32 = USB_OTG_HFNUM_FRNUM_Msk;
pub const USB_OTG_HFNUM_FTREM_Pos: u32 = 16;
pub const USB_OTG_HFNUM_FTREM_Msk: u32 = 0xFFFF << USB_OTG_HFNUM_FTREM_Pos;
pub const USB_OTG_HFNUM_FTREM: u32 = USB_OTG_HFNUM_FTREM_Msk;
pub const USB_OTG_DSTS_SUSPSTS_Pos: u32 = 0;
pub const USB_OTG_DSTS_SUSPSTS_Msk: u32 = 0x1 << USB_OTG_DSTS_SUSPSTS_Pos;
pub const USB_OTG_DSTS_SUSPSTS: u32 = USB_OTG_DSTS_SUSPSTS_Msk;
pub const USB_OTG_DSTS_ENUMSPD_Pos: u32 = 1;
pub const USB_OTG_DSTS_ENUMSPD_Msk: u32 = 0x3 << USB_OTG_DSTS_ENUMSPD_Pos;
pub const USB_OTG_DSTS_ENUMSPD: u32 = USB_OTG_DSTS_ENUMSPD_Msk;
pub const USB_OTG_DSTS_ENUMSPD_0: u32 = 0x1 << USB_OTG_DSTS_ENUMSPD_Pos;
pub const USB_OTG_DSTS_ENUMSPD_1: u32 = 0x2 << USB_OTG_DSTS_ENUMSPD_Pos;
pub const USB_OTG_DSTS_EERR_Pos: u32 = 3;
pub const USB_OTG_DSTS_EERR_Msk: u32 = 0x1 << USB_OTG_DSTS_EERR_Pos;
pub const USB_OTG_DSTS_EERR: u32 = USB_OTG_DSTS_EERR_Msk;
pub const USB_OTG_DSTS_FNSOF_Pos: u32 = 8;
pub const USB_OTG_DSTS_FNSOF_Msk: u32 = 0x3FFF << USB_OTG_DSTS_FNSOF_Pos;
pub const USB_OTG_DSTS_FNSOF: u32 = USB_OTG_DSTS_FNSOF_Msk;
pub const USB_OTG_GAHBCFG_GINT_Pos: u32 = 0;
pub const USB_OTG_GAHBCFG_GINT_Msk: u32 = 0x1 << USB_OTG_GAHBCFG_GINT_Pos;
pub const USB_OTG_GAHBCFG_GINT: u32 = USB_OTG_GAHBCFG_GINT_Msk;
pub const USB_OTG_GAHBCFG_HBSTLEN_Pos: u32 = 1;
pub const USB_OTG_GAHBCFG_HBSTLEN_Msk: u32 = 0xF << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_HBSTLEN: u32 = USB_OTG_GAHBCFG_HBSTLEN_Msk;
pub const USB_OTG_GAHBCFG_HBSTLEN_0: u32 = 0x0 << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_HBSTLEN_1: u32 = 0x1 << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_HBSTLEN_2: u32 = 0x3 << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_HBSTLEN_3: u32 = 0x5 << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_HBSTLEN_4: u32 = 0x7 << USB_OTG_GAHBCFG_HBSTLEN_Pos;
pub const USB_OTG_GAHBCFG_DMAEN_Pos: u32 = 5;
pub const USB_OTG_GAHBCFG_DMAEN_Msk: u32 = 0x1 << USB_OTG_GAHBCFG_DMAEN_Pos;
pub const USB_OTG_GAHBCFG_DMAEN: u32 = USB_OTG_GAHBCFG_DMAEN_Msk;
pub const USB_OTG_GAHBCFG_TXFELVL_Pos: u32 = 7;
pub const USB_OTG_GAHBCFG_TXFELVL_Msk: u32 = 0x1 << USB_OTG_GAHBCFG_TXFELVL_Pos;
pub const USB_OTG_GAHBCFG_TXFELVL: u32 = USB_OTG_GAHBCFG_TXFELVL_Msk;
pub const USB_OTG_GAHBCFG_PTXFELVL_Pos: u32 = 8;
pub const USB_OTG_GAHBCFG_PTXFELVL_Msk: u32 = 0x1 << USB_OTG_GAHBCFG_PTXFELVL_Pos;
pub const USB_OTG_GAHBCFG_PTXFELVL: u32 = USB_OTG_GAHBCFG_PTXFELVL_Msk;
pub const USB_OTG_GUSBCFG_TOCAL_Pos: u32 = 0;
pub const USB_OTG_GUSBCFG_TOCAL_Msk: u32 = 0x7 << USB_OTG_GUSBCFG_TOCAL_Pos;
pub const USB_OTG_GUSBCFG_TOCAL: u32 = USB_OTG_GUSBCFG_TOCAL_Msk;
pub const USB_OTG_GUSBCFG_TOCAL_0: u32 = 0x1 << USB_OTG_GUSBCFG_TOCAL_Pos;
pub const USB_OTG_GUSBCFG_TOCAL_1: u32 = 0x2 << USB_OTG_GUSBCFG_TOCAL_Pos;
pub const USB_OTG_GUSBCFG_TOCAL_2: u32 = 0x4 << USB_OTG_GUSBCFG_TOCAL_Pos;
pub const USB_OTG_GUSBCFG_PHYSEL_Pos: u32 = 6;
pub const USB_OTG_GUSBCFG_PHYSEL_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_PHYSEL_Pos;
pub const USB_OTG_GUSBCFG_PHYSEL: u32 = USB_OTG_GUSBCFG_PHYSEL_Msk;
pub const USB_OTG_GUSBCFG_SRPCAP_Pos: u32 = 8;
pub const USB_OTG_GUSBCFG_SRPCAP_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_SRPCAP_Pos;
pub const USB_OTG_GUSBCFG_SRPCAP: u32 = USB_OTG_GUSBCFG_SRPCAP_Msk;
pub const USB_OTG_GUSBCFG_HNPCAP_Pos: u32 = 9;
pub const USB_OTG_GUSBCFG_HNPCAP_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_HNPCAP_Pos;
pub const USB_OTG_GUSBCFG_HNPCAP: u32 = USB_OTG_GUSBCFG_HNPCAP_Msk;
pub const USB_OTG_GUSBCFG_TRDT_Pos: u32 = 10;
pub const USB_OTG_GUSBCFG_TRDT_Msk: u32 = 0xF << USB_OTG_GUSBCFG_TRDT_Pos;
pub const USB_OTG_GUSBCFG_TRDT: u32 = USB_OTG_GUSBCFG_TRDT_Msk;
pub const USB_OTG_GUSBCFG_TRDT_0: u32 = 0x1 << USB_OTG_GUSBCFG_TRDT_Pos;
pub const USB_OTG_GUSBCFG_TRDT_1: u32 = 0x2 << USB_OTG_GUSBCFG_TRDT_Pos;
pub const USB_OTG_GUSBCFG_TRDT_2: u32 = 0x4 << USB_OTG_GUSBCFG_TRDT_Pos;
pub const USB_OTG_GUSBCFG_TRDT_3: u32 = 0x8 << USB_OTG_GUSBCFG_TRDT_Pos;
pub const USB_OTG_GUSBCFG_PHYLPCS_Pos: u32 = 15;
pub const USB_OTG_GUSBCFG_PHYLPCS_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_PHYLPCS_Pos;
pub const USB_OTG_GUSBCFG_PHYLPCS: u32 = USB_OTG_GUSBCFG_PHYLPCS_Msk;
pub const USB_OTG_GUSBCFG_ULPIFSLS_Pos: u32 = 17;
pub const USB_OTG_GUSBCFG_ULPIFSLS_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPIFSLS_Pos;
pub const USB_OTG_GUSBCFG_ULPIFSLS: u32 = USB_OTG_GUSBCFG_ULPIFSLS_Msk;
pub const USB_OTG_GUSBCFG_ULPIAR_Pos: u32 = 18;
pub const USB_OTG_GUSBCFG_ULPIAR_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPIAR_Pos;
pub const USB_OTG_GUSBCFG_ULPIAR: u32 = USB_OTG_GUSBCFG_ULPIAR_Msk;
pub const USB_OTG_GUSBCFG_ULPICSM_Pos: u32 = 19;
pub const USB_OTG_GUSBCFG_ULPICSM_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPICSM_Pos;
pub const USB_OTG_GUSBCFG_ULPICSM: u32 = USB_OTG_GUSBCFG_ULPICSM_Msk;
pub const USB_OTG_GUSBCFG_ULPIEVBUSD_Pos: u32 = 20;
pub const USB_OTG_GUSBCFG_ULPIEVBUSD_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos;
pub const USB_OTG_GUSBCFG_ULPIEVBUSD: u32 = USB_OTG_GUSBCFG_ULPIEVBUSD_Msk;
pub const USB_OTG_GUSBCFG_ULPIEVBUSI_Pos: u32 = 21;
pub const USB_OTG_GUSBCFG_ULPIEVBUSI_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos;
pub const USB_OTG_GUSBCFG_ULPIEVBUSI: u32 = USB_OTG_GUSBCFG_ULPIEVBUSI_Msk;
pub const USB_OTG_GUSBCFG_TSDPS_Pos: u32 = 22;
pub const USB_OTG_GUSBCFG_TSDPS_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_TSDPS_Pos;
pub const USB_OTG_GUSBCFG_TSDPS: u32 = USB_OTG_GUSBCFG_TSDPS_Msk;
pub const USB_OTG_GUSBCFG_PCCI_Pos: u32 = 23;
pub const USB_OTG_GUSBCFG_PCCI_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_PCCI_Pos;
pub const USB_OTG_GUSBCFG_PCCI: u32 = USB_OTG_GUSBCFG_PCCI_Msk;
pub const USB_OTG_GUSBCFG_PTCI_Pos: u32 = 24;
pub const USB_OTG_GUSBCFG_PTCI_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_PTCI_Pos;
pub const USB_OTG_GUSBCFG_PTCI: u32 = USB_OTG_GUSBCFG_PTCI_Msk;
pub const USB_OTG_GUSBCFG_ULPIIPD_Pos: u32 = 25;
pub const USB_OTG_GUSBCFG_ULPIIPD_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_ULPIIPD_Pos;
pub const USB_OTG_GUSBCFG_ULPIIPD: u32 = USB_OTG_GUSBCFG_ULPIIPD_Msk;
pub const USB_OTG_GUSBCFG_FHMOD_Pos: u32 = 29;
pub const USB_OTG_GUSBCFG_FHMOD_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_FHMOD_Pos;
pub const USB_OTG_GUSBCFG_FHMOD: u32 = USB_OTG_GUSBCFG_FHMOD_Msk;
pub const USB_OTG_GUSBCFG_FDMOD_Pos: u32 = 30;
pub const USB_OTG_GUSBCFG_FDMOD_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_FDMOD_Pos;
pub const USB_OTG_GUSBCFG_FDMOD: u32 = USB_OTG_GUSBCFG_FDMOD_Msk;
pub const USB_OTG_GUSBCFG_CTXPKT_Pos: u32 = 31;
pub const USB_OTG_GUSBCFG_CTXPKT_Msk: u32 = 0x1 << USB_OTG_GUSBCFG_CTXPKT_Pos;
pub const USB_OTG_GUSBCFG_CTXPKT: u32 = USB_OTG_GUSBCFG_CTXPKT_Msk;
pub const USB_OTG_GRSTCTL_CSRST_Pos: u32 = 0;
pub const USB_OTG_GRSTCTL_CSRST_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_CSRST_Pos;
pub const USB_OTG_GRSTCTL_CSRST: u32 = USB_OTG_GRSTCTL_CSRST_Msk;
pub const USB_OTG_GRSTCTL_HSRST_Pos: u32 = 1;
pub const USB_OTG_GRSTCTL_HSRST_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_HSRST_Pos;
pub const USB_OTG_GRSTCTL_HSRST: u32 = USB_OTG_GRSTCTL_HSRST_Msk;
pub const USB_OTG_GRSTCTL_FCRST_Pos: u32 = 2;
pub const USB_OTG_GRSTCTL_FCRST_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_FCRST_Pos;
pub const USB_OTG_GRSTCTL_FCRST: u32 = USB_OTG_GRSTCTL_FCRST_Msk;
pub const USB_OTG_GRSTCTL_RXFFLSH_Pos: u32 = 4;
pub const USB_OTG_GRSTCTL_RXFFLSH_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_RXFFLSH_Pos;
pub const USB_OTG_GRSTCTL_RXFFLSH: u32 = USB_OTG_GRSTCTL_RXFFLSH_Msk;
pub const USB_OTG_GRSTCTL_TXFFLSH_Pos: u32 = 5;
pub const USB_OTG_GRSTCTL_TXFFLSH_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_TXFFLSH_Pos;
pub const USB_OTG_GRSTCTL_TXFFLSH: u32 = USB_OTG_GRSTCTL_TXFFLSH_Msk;
pub const USB_OTG_GRSTCTL_TXFNUM_Pos: u32 = 6;
pub const USB_OTG_GRSTCTL_TXFNUM_Msk: u32 = 0x1F << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_TXFNUM: u32 = USB_OTG_GRSTCTL_TXFNUM_Msk;
pub const USB_OTG_GRSTCTL_TXFNUM_0: u32 = 0x01 << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_TXFNUM_1: u32 = 0x02 << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_TXFNUM_2: u32 = 0x04 << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_TXFNUM_3: u32 = 0x08 << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_TXFNUM_4: u32 = 0x10 << USB_OTG_GRSTCTL_TXFNUM_Pos;
pub const USB_OTG_GRSTCTL_DMAREQ_Pos: u32 = 30;
pub const USB_OTG_GRSTCTL_DMAREQ_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_DMAREQ_Pos;
pub const USB_OTG_GRSTCTL_DMAREQ: u32 = USB_OTG_GRSTCTL_DMAREQ_Msk;
pub const USB_OTG_GRSTCTL_AHBIDL_Pos: u32 = 31;
pub const USB_OTG_GRSTCTL_AHBIDL_Msk: u32 = 0x1 << USB_OTG_GRSTCTL_AHBIDL_Pos;
pub const USB_OTG_GRSTCTL_AHBIDL: u32 = USB_OTG_GRSTCTL_AHBIDL_Msk;
pub const USB_OTG_DIEPMSK_XFRCM_Pos: u32 = 0;
pub const USB_OTG_DIEPMSK_XFRCM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_XFRCM_Pos;
pub const USB_OTG_DIEPMSK_XFRCM: u32 = USB_OTG_DIEPMSK_XFRCM_Msk;
pub const USB_OTG_DIEPMSK_EPDM_Pos: u32 = 1;
pub const USB_OTG_DIEPMSK_EPDM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_EPDM_Pos;
pub const USB_OTG_DIEPMSK_EPDM: u32 = USB_OTG_DIEPMSK_EPDM_Msk;
pub const USB_OTG_DIEPMSK_TOM_Pos: u32 = 3;
pub const USB_OTG_DIEPMSK_TOM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_TOM_Pos;
pub const USB_OTG_DIEPMSK_TOM: u32 = USB_OTG_DIEPMSK_TOM_Msk;
pub const USB_OTG_DIEPMSK_ITTXFEMSK_Pos: u32 = 4;
pub const USB_OTG_DIEPMSK_ITTXFEMSK_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_ITTXFEMSK_Pos;
pub const USB_OTG_DIEPMSK_ITTXFEMSK: u32 = USB_OTG_DIEPMSK_ITTXFEMSK_Msk;
pub const USB_OTG_DIEPMSK_INEPNMM_Pos: u32 = 5;
pub const USB_OTG_DIEPMSK_INEPNMM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_INEPNMM_Pos;
pub const USB_OTG_DIEPMSK_INEPNMM: u32 = USB_OTG_DIEPMSK_INEPNMM_Msk;
pub const USB_OTG_DIEPMSK_INEPNEM_Pos: u32 = 6;
pub const USB_OTG_DIEPMSK_INEPNEM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_INEPNEM_Pos;
pub const USB_OTG_DIEPMSK_INEPNEM: u32 = USB_OTG_DIEPMSK_INEPNEM_Msk;
pub const USB_OTG_DIEPMSK_TXFURM_Pos: u32 = 8;
pub const USB_OTG_DIEPMSK_TXFURM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_TXFURM_Pos;
pub const USB_OTG_DIEPMSK_TXFURM: u32 = USB_OTG_DIEPMSK_TXFURM_Msk;
pub const USB_OTG_DIEPMSK_BIM_Pos: u32 = 9;
pub const USB_OTG_DIEPMSK_BIM_Msk: u32 = 0x1 << USB_OTG_DIEPMSK_BIM_Pos;
pub const USB_OTG_DIEPMSK_BIM: u32 = USB_OTG_DIEPMSK_BIM_Msk;
pub const USB_OTG_HPTXSTS_PTXFSAVL_Pos: u32 = 0;
pub const USB_OTG_HPTXSTS_PTXFSAVL_Msk: u32 = 0xFFFF << USB_OTG_HPTXSTS_PTXFSAVL_Pos;
pub const USB_OTG_HPTXSTS_PTXFSAVL: u32 = USB_OTG_HPTXSTS_PTXFSAVL_Msk;
pub const USB_OTG_HPTXSTS_PTXQSAV_Pos: u32 = 16;
pub const USB_OTG_HPTXSTS_PTXQSAV_Msk: u32 = 0xFF << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV: u32 = USB_OTG_HPTXSTS_PTXQSAV_Msk;
pub const USB_OTG_HPTXSTS_PTXQSAV_0: u32 = 0x01 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_1: u32 = 0x02 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_2: u32 = 0x04 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_3: u32 = 0x08 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_4: u32 = 0x10 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_5: u32 = 0x20 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_6: u32 = 0x40 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQSAV_7: u32 = 0x80 << USB_OTG_HPTXSTS_PTXQSAV_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_Pos: u32 = 24;
pub const USB_OTG_HPTXSTS_PTXQTOP_Msk: u32 = 0xFF << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP: u32 = USB_OTG_HPTXSTS_PTXQTOP_Msk;
pub const USB_OTG_HPTXSTS_PTXQTOP_0: u32 = 0x01 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_1: u32 = 0x02 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_2: u32 = 0x04 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_3: u32 = 0x08 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_4: u32 = 0x10 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_5: u32 = 0x20 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_6: u32 = 0x40 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HPTXSTS_PTXQTOP_7: u32 = 0x80 << USB_OTG_HPTXSTS_PTXQTOP_Pos;
pub const USB_OTG_HAINT_HAINT_Pos: u32 = 0;
pub const USB_OTG_HAINT_HAINT_Msk: u32 = 0xFFFF << USB_OTG_HAINT_HAINT_Pos;
pub const USB_OTG_HAINT_HAINT: u32 = USB_OTG_HAINT_HAINT_Msk;
pub const USB_OTG_DOEPMSK_XFRCM_Pos: u32 = 0;
pub const USB_OTG_DOEPMSK_XFRCM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_XFRCM_Pos;
pub const USB_OTG_DOEPMSK_XFRCM: u32 = USB_OTG_DOEPMSK_XFRCM_Msk;
pub const USB_OTG_DOEPMSK_EPDM_Pos: u32 = 1;
pub const USB_OTG_DOEPMSK_EPDM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_EPDM_Pos;
pub const USB_OTG_DOEPMSK_EPDM: u32 = USB_OTG_DOEPMSK_EPDM_Msk;
pub const USB_OTG_DOEPMSK_AHBERRM_Pos: u32 = 2;
pub const USB_OTG_DOEPMSK_AHBERRM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_AHBERRM_Pos;
pub const USB_OTG_DOEPMSK_AHBERRM: u32 = USB_OTG_DOEPMSK_AHBERRM_Msk;
pub const USB_OTG_DOEPMSK_STUPM_Pos: u32 = 3;
pub const USB_OTG_DOEPMSK_STUPM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_STUPM_Pos;
pub const USB_OTG_DOEPMSK_STUPM: u32 = USB_OTG_DOEPMSK_STUPM_Msk;
pub const USB_OTG_DOEPMSK_OTEPDM_Pos: u32 = 4;
pub const USB_OTG_DOEPMSK_OTEPDM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_OTEPDM_Pos;
pub const USB_OTG_DOEPMSK_OTEPDM: u32 = USB_OTG_DOEPMSK_OTEPDM_Msk;
pub const USB_OTG_DOEPMSK_OTEPSPRM_Pos: u32 = 5;
pub const USB_OTG_DOEPMSK_OTEPSPRM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_OTEPSPRM_Pos;
pub const USB_OTG_DOEPMSK_OTEPSPRM: u32 = USB_OTG_DOEPMSK_OTEPSPRM_Msk;
pub const USB_OTG_DOEPMSK_B2BSTUP_Pos: u32 = 6;
pub const USB_OTG_DOEPMSK_B2BSTUP_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_B2BSTUP_Pos;
pub const USB_OTG_DOEPMSK_B2BSTUP: u32 = USB_OTG_DOEPMSK_B2BSTUP_Msk;
pub const USB_OTG_DOEPMSK_OPEM_Pos: u32 = 8;
pub const USB_OTG_DOEPMSK_OPEM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_OPEM_Pos;
pub const USB_OTG_DOEPMSK_OPEM: u32 = USB_OTG_DOEPMSK_OPEM_Msk;
pub const USB_OTG_DOEPMSK_BOIM_Pos: u32 = 9;
pub const USB_OTG_DOEPMSK_BOIM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_BOIM_Pos;
pub const USB_OTG_DOEPMSK_BOIM: u32 = USB_OTG_DOEPMSK_BOIM_Msk;
pub const USB_OTG_DOEPMSK_BERRM_Pos: u32 = 12;
pub const USB_OTG_DOEPMSK_BERRM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_BERRM_Pos;
pub const USB_OTG_DOEPMSK_BERRM: u32 = USB_OTG_DOEPMSK_BERRM_Msk;
pub const USB_OTG_DOEPMSK_NAKM_Pos: u32 = 13;
pub const USB_OTG_DOEPMSK_NAKM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_NAKM_Pos;
pub const USB_OTG_DOEPMSK_NAKM: u32 = USB_OTG_DOEPMSK_NAKM_Msk;
pub const USB_OTG_DOEPMSK_NYETM_Pos: u32 = 14;
pub const USB_OTG_DOEPMSK_NYETM_Msk: u32 = 0x1 << USB_OTG_DOEPMSK_NYETM_Pos;
pub const USB_OTG_DOEPMSK_NYETM: u32 = USB_OTG_DOEPMSK_NYETM_Msk;
pub const USB_OTG_GINTSTS_CMOD_Pos: u32 = 0;
pub const USB_OTG_GINTSTS_CMOD_Msk: u32 = 0x1 << USB_OTG_GINTSTS_CMOD_Pos;
pub const USB_OTG_GINTSTS_CMOD: u32 = USB_OTG_GINTSTS_CMOD_Msk;
pub const USB_OTG_GINTSTS_MMIS_Pos: u32 = 1;
pub const USB_OTG_GINTSTS_MMIS_Msk: u32 = 0x1 << USB_OTG_GINTSTS_MMIS_Pos;
pub const USB_OTG_GINTSTS_MMIS: u32 = USB_OTG_GINTSTS_MMIS_Msk;
pub const USB_OTG_GINTSTS_OTGINT_Pos: u32 = 2;
pub const USB_OTG_GINTSTS_OTGINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_OTGINT_Pos;
pub const USB_OTG_GINTSTS_OTGINT: u32 = USB_OTG_GINTSTS_OTGINT_Msk;
pub const USB_OTG_GINTSTS_SOF_Pos: u32 = 3;
pub const USB_OTG_GINTSTS_SOF_Msk: u32 = 0x1 << USB_OTG_GINTSTS_SOF_Pos;
pub const USB_OTG_GINTSTS_SOF: u32 = USB_OTG_GINTSTS_SOF_Msk;
pub const USB_OTG_GINTSTS_RXFLVL_Pos: u32 = 4;
pub const USB_OTG_GINTSTS_RXFLVL_Msk: u32 = 0x1 << USB_OTG_GINTSTS_RXFLVL_Pos;
pub const USB_OTG_GINTSTS_RXFLVL: u32 = USB_OTG_GINTSTS_RXFLVL_Msk;
pub const USB_OTG_GINTSTS_NPTXFE_Pos: u32 = 5;
pub const USB_OTG_GINTSTS_NPTXFE_Msk: u32 = 0x1 << USB_OTG_GINTSTS_NPTXFE_Pos;
pub const USB_OTG_GINTSTS_NPTXFE: u32 = USB_OTG_GINTSTS_NPTXFE_Msk;
pub const USB_OTG_GINTSTS_GINAKEFF_Pos: u32 = 6;
pub const USB_OTG_GINTSTS_GINAKEFF_Msk: u32 = 0x1 << USB_OTG_GINTSTS_GINAKEFF_Pos;
pub const USB_OTG_GINTSTS_GINAKEFF: u32 = USB_OTG_GINTSTS_GINAKEFF_Msk;
pub const USB_OTG_GINTSTS_BOUTNAKEFF_Pos: u32 = 7;
pub const USB_OTG_GINTSTS_BOUTNAKEFF_Msk: u32 = 0x1 << USB_OTG_GINTSTS_BOUTNAKEFF_Pos;
pub const USB_OTG_GINTSTS_BOUTNAKEFF: u32 = USB_OTG_GINTSTS_BOUTNAKEFF_Msk;
pub const USB_OTG_GINTSTS_ESUSP_Pos: u32 = 10;
pub const USB_OTG_GINTSTS_ESUSP_Msk: u32 = 0x1 << USB_OTG_GINTSTS_ESUSP_Pos;
pub const USB_OTG_GINTSTS_ESUSP: u32 = USB_OTG_GINTSTS_ESUSP_Msk;
pub const USB_OTG_GINTSTS_USBSUSP_Pos: u32 = 11;
pub const USB_OTG_GINTSTS_USBSUSP_Msk: u32 = 0x1 << USB_OTG_GINTSTS_USBSUSP_Pos;
pub const USB_OTG_GINTSTS_USBSUSP: u32 = USB_OTG_GINTSTS_USBSUSP_Msk;
pub const USB_OTG_GINTSTS_USBRST_Pos: u32 = 12;
pub const USB_OTG_GINTSTS_USBRST_Msk: u32 = 0x1 << USB_OTG_GINTSTS_USBRST_Pos;
pub const USB_OTG_GINTSTS_USBRST: u32 = USB_OTG_GINTSTS_USBRST_Msk;
pub const USB_OTG_GINTSTS_ENUMDNE_Pos: u32 = 13;
pub const USB_OTG_GINTSTS_ENUMDNE_Msk: u32 = 0x1 << USB_OTG_GINTSTS_ENUMDNE_Pos;
pub const USB_OTG_GINTSTS_ENUMDNE: u32 = USB_OTG_GINTSTS_ENUMDNE_Msk;
pub const USB_OTG_GINTSTS_ISOODRP_Pos: u32 = 14;
pub const USB_OTG_GINTSTS_ISOODRP_Msk: u32 = 0x1 << USB_OTG_GINTSTS_ISOODRP_Pos;
pub const USB_OTG_GINTSTS_ISOODRP: u32 = USB_OTG_GINTSTS_ISOODRP_Msk;
pub const USB_OTG_GINTSTS_EOPF_Pos: u32 = 15;
pub const USB_OTG_GINTSTS_EOPF_Msk: u32 = 0x1 << USB_OTG_GINTSTS_EOPF_Pos;
pub const USB_OTG_GINTSTS_EOPF: u32 = USB_OTG_GINTSTS_EOPF_Msk;
pub const USB_OTG_GINTSTS_IEPINT_Pos: u32 = 18;
pub const USB_OTG_GINTSTS_IEPINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_IEPINT_Pos;
pub const USB_OTG_GINTSTS_IEPINT: u32 = USB_OTG_GINTSTS_IEPINT_Msk;
pub const USB_OTG_GINTSTS_OEPINT_Pos: u32 = 19;
pub const USB_OTG_GINTSTS_OEPINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_OEPINT_Pos;
pub const USB_OTG_GINTSTS_OEPINT: u32 = USB_OTG_GINTSTS_OEPINT_Msk;
pub const USB_OTG_GINTSTS_IISOIXFR_Pos: u32 = 20;
pub const USB_OTG_GINTSTS_IISOIXFR_Msk: u32 = 0x1 << USB_OTG_GINTSTS_IISOIXFR_Pos;
pub const USB_OTG_GINTSTS_IISOIXFR: u32 = USB_OTG_GINTSTS_IISOIXFR_Msk;
pub const USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos: u32 = 21;
pub const USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos;
pub const USB_OTG_GINTSTS_PXFR_INCOMPISOOUT: u32 = USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk;
pub const USB_OTG_GINTSTS_DATAFSUSP_Pos: u32 = 22;
pub const USB_OTG_GINTSTS_DATAFSUSP_Msk: u32 = 0x1 << USB_OTG_GINTSTS_DATAFSUSP_Pos;
pub const USB_OTG_GINTSTS_DATAFSUSP: u32 = USB_OTG_GINTSTS_DATAFSUSP_Msk;
pub const USB_OTG_GINTSTS_RSTDET_Pos: u32 = 23;
pub const USB_OTG_GINTSTS_RSTDET_Msk: u32 = 0x1 << USB_OTG_GINTSTS_RSTDET_Pos;
pub const USB_OTG_GINTSTS_RSTDET: u32 = USB_OTG_GINTSTS_RSTDET_Msk;
pub const USB_OTG_GINTSTS_HPRTINT_Pos: u32 = 24;
pub const USB_OTG_GINTSTS_HPRTINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_HPRTINT_Pos;
pub const USB_OTG_GINTSTS_HPRTINT: u32 = USB_OTG_GINTSTS_HPRTINT_Msk;
pub const USB_OTG_GINTSTS_HCINT_Pos: u32 = 25;
pub const USB_OTG_GINTSTS_HCINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_HCINT_Pos;
pub const USB_OTG_GINTSTS_HCINT: u32 = USB_OTG_GINTSTS_HCINT_Msk;
pub const USB_OTG_GINTSTS_PTXFE_Pos: u32 = 26;
pub const USB_OTG_GINTSTS_PTXFE_Msk: u32 = 0x1 << USB_OTG_GINTSTS_PTXFE_Pos;
pub const USB_OTG_GINTSTS_PTXFE: u32 = USB_OTG_GINTSTS_PTXFE_Msk;
pub const USB_OTG_GINTSTS_LPMINT_Pos: u32 = 27;
pub const USB_OTG_GINTSTS_LPMINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_LPMINT_Pos;
pub const USB_OTG_GINTSTS_LPMINT: u32 = USB_OTG_GINTSTS_LPMINT_Msk;
pub const USB_OTG_GINTSTS_CIDSCHG_Pos: u32 = 28;
pub const USB_OTG_GINTSTS_CIDSCHG_Msk: u32 = 0x1 << USB_OTG_GINTSTS_CIDSCHG_Pos;
pub const USB_OTG_GINTSTS_CIDSCHG: u32 = USB_OTG_GINTSTS_CIDSCHG_Msk;
pub const USB_OTG_GINTSTS_DISCINT_Pos: u32 = 29;
pub const USB_OTG_GINTSTS_DISCINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_DISCINT_Pos;
pub const USB_OTG_GINTSTS_DISCINT: u32 = USB_OTG_GINTSTS_DISCINT_Msk;
pub const USB_OTG_GINTSTS_SRQINT_Pos: u32 = 30;
pub const USB_OTG_GINTSTS_SRQINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_SRQINT_Pos;
pub const USB_OTG_GINTSTS_SRQINT: u32 = USB_OTG_GINTSTS_SRQINT_Msk;
pub const USB_OTG_GINTSTS_WKUINT_Pos: u32 = 31;
pub const USB_OTG_GINTSTS_WKUINT_Msk: u32 = 0x1 << USB_OTG_GINTSTS_WKUINT_Pos;
pub const USB_OTG_GINTSTS_WKUINT: u32 = USB_OTG_GINTSTS_WKUINT_Msk;
pub const USB_OTG_GINTMSK_MMISM_Pos: u32 = 1;
pub const USB_OTG_GINTMSK_MMISM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_MMISM_Pos;
pub const USB_OTG_GINTMSK_MMISM: u32 = USB_OTG_GINTMSK_MMISM_Msk;
pub const USB_OTG_GINTMSK_OTGINT_Pos: u32 = 2;
pub const USB_OTG_GINTMSK_OTGINT_Msk: u32 = 0x1 << USB_OTG_GINTMSK_OTGINT_Pos;
pub const USB_OTG_GINTMSK_OTGINT: u32 = USB_OTG_GINTMSK_OTGINT_Msk;
pub const USB_OTG_GINTMSK_SOFM_Pos: u32 = 3;
pub const USB_OTG_GINTMSK_SOFM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_SOFM_Pos;
pub const USB_OTG_GINTMSK_SOFM: u32 = USB_OTG_GINTMSK_SOFM_Msk;
pub const USB_OTG_GINTMSK_RXFLVLM_Pos: u32 = 4;
pub const USB_OTG_GINTMSK_RXFLVLM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_RXFLVLM_Pos;
pub const USB_OTG_GINTMSK_RXFLVLM: u32 = USB_OTG_GINTMSK_RXFLVLM_Msk;
pub const USB_OTG_GINTMSK_NPTXFEM_Pos: u32 = 5;
pub const USB_OTG_GINTMSK_NPTXFEM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_NPTXFEM_Pos;
pub const USB_OTG_GINTMSK_NPTXFEM: u32 = USB_OTG_GINTMSK_NPTXFEM_Msk;
pub const USB_OTG_GINTMSK_GINAKEFFM_Pos: u32 = 6;
pub const USB_OTG_GINTMSK_GINAKEFFM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_GINAKEFFM_Pos;
pub const USB_OTG_GINTMSK_GINAKEFFM: u32 = USB_OTG_GINTMSK_GINAKEFFM_Msk;
pub const USB_OTG_GINTMSK_GONAKEFFM_Pos: u32 = 7;
pub const USB_OTG_GINTMSK_GONAKEFFM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_GONAKEFFM_Pos;
pub const USB_OTG_GINTMSK_GONAKEFFM: u32 = USB_OTG_GINTMSK_GONAKEFFM_Msk;
pub const USB_OTG_GINTMSK_ESUSPM_Pos: u32 = 10;
pub const USB_OTG_GINTMSK_ESUSPM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_ESUSPM_Pos;
pub const USB_OTG_GINTMSK_ESUSPM: u32 = USB_OTG_GINTMSK_ESUSPM_Msk;
pub const USB_OTG_GINTMSK_USBSUSPM_Pos: u32 = 11;
pub const USB_OTG_GINTMSK_USBSUSPM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_USBSUSPM_Pos;
pub const USB_OTG_GINTMSK_USBSUSPM: u32 = USB_OTG_GINTMSK_USBSUSPM_Msk;
pub const USB_OTG_GINTMSK_USBRST_Pos: u32 = 12;
pub const USB_OTG_GINTMSK_USBRST_Msk: u32 = 0x1 << USB_OTG_GINTMSK_USBRST_Pos;
pub const USB_OTG_GINTMSK_USBRST: u32 = USB_OTG_GINTMSK_USBRST_Msk;
pub const USB_OTG_GINTMSK_ENUMDNEM_Pos: u32 = 13;
pub const USB_OTG_GINTMSK_ENUMDNEM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_ENUMDNEM_Pos;
pub const USB_OTG_GINTMSK_ENUMDNEM: u32 = USB_OTG_GINTMSK_ENUMDNEM_Msk;
pub const USB_OTG_GINTMSK_ISOODRPM_Pos: u32 = 14;
pub const USB_OTG_GINTMSK_ISOODRPM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_ISOODRPM_Pos;
pub const USB_OTG_GINTMSK_ISOODRPM: u32 = USB_OTG_GINTMSK_ISOODRPM_Msk;
pub const USB_OTG_GINTMSK_EOPFM_Pos: u32 = 15;
pub const USB_OTG_GINTMSK_EOPFM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_EOPFM_Pos;
pub const USB_OTG_GINTMSK_EOPFM: u32 = USB_OTG_GINTMSK_EOPFM_Msk;
pub const USB_OTG_GINTMSK_EPMISM_Pos: u32 = 17;
pub const USB_OTG_GINTMSK_EPMISM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_EPMISM_Pos;
pub const USB_OTG_GINTMSK_EPMISM: u32 = USB_OTG_GINTMSK_EPMISM_Msk;
pub const USB_OTG_GINTMSK_IEPINT_Pos: u32 = 18;
pub const USB_OTG_GINTMSK_IEPINT_Msk: u32 = 0x1 << USB_OTG_GINTMSK_IEPINT_Pos;
pub const USB_OTG_GINTMSK_IEPINT: u32 = USB_OTG_GINTMSK_IEPINT_Msk;
pub const USB_OTG_GINTMSK_OEPINT_Pos: u32 = 19;
pub const USB_OTG_GINTMSK_OEPINT_Msk: u32 = 0x1 << USB_OTG_GINTMSK_OEPINT_Pos;
pub const USB_OTG_GINTMSK_OEPINT: u32 = USB_OTG_GINTMSK_OEPINT_Msk;
pub const USB_OTG_GINTMSK_IISOIXFRM_Pos: u32 = 20;
pub const USB_OTG_GINTMSK_IISOIXFRM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_IISOIXFRM_Pos;
pub const USB_OTG_GINTMSK_IISOIXFRM: u32 = USB_OTG_GINTMSK_IISOIXFRM_Msk;
pub const USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos: u32 = 21;
pub const USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos;
pub const USB_OTG_GINTMSK_PXFRM_IISOOXFRM: u32 = USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk;
pub const USB_OTG_GINTMSK_FSUSPM_Pos: u32 = 22;
pub const USB_OTG_GINTMSK_FSUSPM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_FSUSPM_Pos;
pub const USB_OTG_GINTMSK_FSUSPM: u32 = USB_OTG_GINTMSK_FSUSPM_Msk;
pub const USB_OTG_GINTMSK_RSTDEM_Pos: u32 = 23;
pub const USB_OTG_GINTMSK_RSTDEM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_RSTDEM_Pos;
pub const USB_OTG_GINTMSK_RSTDEM: u32 = USB_OTG_GINTMSK_RSTDEM_Msk;
pub const USB_OTG_GINTMSK_PRTIM_Pos: u32 = 24;
pub const USB_OTG_GINTMSK_PRTIM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_PRTIM_Pos;
pub const USB_OTG_GINTMSK_PRTIM: u32 = USB_OTG_GINTMSK_PRTIM_Msk;
pub const USB_OTG_GINTMSK_HCIM_Pos: u32 = 25;
pub const USB_OTG_GINTMSK_HCIM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_HCIM_Pos;
pub const USB_OTG_GINTMSK_HCIM: u32 = USB_OTG_GINTMSK_HCIM_Msk;
pub const USB_OTG_GINTMSK_PTXFEM_Pos: u32 = 26;
pub const USB_OTG_GINTMSK_PTXFEM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_PTXFEM_Pos;
pub const USB_OTG_GINTMSK_PTXFEM: u32 = USB_OTG_GINTMSK_PTXFEM_Msk;
pub const USB_OTG_GINTMSK_LPMINTM_Pos: u32 = 27;
pub const USB_OTG_GINTMSK_LPMINTM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_LPMINTM_Pos;
pub const USB_OTG_GINTMSK_LPMINTM: u32 = USB_OTG_GINTMSK_LPMINTM_Msk;
pub const USB_OTG_GINTMSK_CIDSCHGM_Pos: u32 = 28;
pub const USB_OTG_GINTMSK_CIDSCHGM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_CIDSCHGM_Pos;
pub const USB_OTG_GINTMSK_CIDSCHGM: u32 = USB_OTG_GINTMSK_CIDSCHGM_Msk;
pub const USB_OTG_GINTMSK_DISCINT_Pos: u32 = 29;
pub const USB_OTG_GINTMSK_DISCINT_Msk: u32 = 0x1 << USB_OTG_GINTMSK_DISCINT_Pos;
pub const USB_OTG_GINTMSK_DISCINT: u32 = USB_OTG_GINTMSK_DISCINT_Msk;
pub const USB_OTG_GINTMSK_SRQIM_Pos: u32 = 30;
pub const USB_OTG_GINTMSK_SRQIM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_SRQIM_Pos;
pub const USB_OTG_GINTMSK_SRQIM: u32 = USB_OTG_GINTMSK_SRQIM_Msk;
pub const USB_OTG_GINTMSK_WUIM_Pos: u32 = 31;
pub const USB_OTG_GINTMSK_WUIM_Msk: u32 = 0x1 << USB_OTG_GINTMSK_WUIM_Pos;
pub const USB_OTG_GINTMSK_WUIM: u32 = USB_OTG_GINTMSK_WUIM_Msk;
pub const USB_OTG_DAINT_IEPINT_Pos: u32 = 0;
pub const USB_OTG_DAINT_IEPINT_Msk: u32 = 0xFFFF << USB_OTG_DAINT_IEPINT_Pos;
pub const USB_OTG_DAINT_IEPINT: u32 = USB_OTG_DAINT_IEPINT_Msk;
pub const USB_OTG_DAINT_OEPINT_Pos: u32 = 16;
pub const USB_OTG_DAINT_OEPINT_Msk: u32 = 0xFFFF << USB_OTG_DAINT_OEPINT_Pos;
pub const USB_OTG_DAINT_OEPINT: u32 = USB_OTG_DAINT_OEPINT_Msk;
pub const USB_OTG_HAINTMSK_HAINTM_Pos: u32 = 0;
pub const USB_OTG_HAINTMSK_HAINTM_Msk: u32 = 0xFFFF << USB_OTG_HAINTMSK_HAINTM_Pos;
pub const USB_OTG_HAINTMSK_HAINTM: u32 = USB_OTG_HAINTMSK_HAINTM_Msk;
pub const USB_OTG_GRXSTSP_EPNUM_Pos: u32 = 0;
pub const USB_OTG_GRXSTSP_EPNUM_Msk: u32 = 0xF << USB_OTG_GRXSTSP_EPNUM_Pos;
pub const USB_OTG_GRXSTSP_EPNUM: u32 = USB_OTG_GRXSTSP_EPNUM_Msk;
pub const USB_OTG_GRXSTSP_BCNT_Pos: u32 = 4;
pub const USB_OTG_GRXSTSP_BCNT_Msk: u32 = 0x7FF << USB_OTG_GRXSTSP_BCNT_Pos;
pub const USB_OTG_GRXSTSP_BCNT: u32 = USB_OTG_GRXSTSP_BCNT_Msk;
pub const USB_OTG_GRXSTSP_DPID_Pos: u32 = 15;
pub const USB_OTG_GRXSTSP_DPID_Msk: u32 = 0x3 << USB_OTG_GRXSTSP_DPID_Pos;
pub const USB_OTG_GRXSTSP_DPID: u32 = USB_OTG_GRXSTSP_DPID_Msk;
pub const USB_OTG_GRXSTSP_PKTSTS_Pos: u32 = 17;
pub const USB_OTG_GRXSTSP_PKTSTS_Msk: u32 = 0xF << USB_OTG_GRXSTSP_PKTSTS_Pos;
pub const USB_OTG_GRXSTSP_PKTSTS: u32 = USB_OTG_GRXSTSP_PKTSTS_Msk;
pub const USB_OTG_DAINTMSK_IEPM_Pos: u32 = 0;
pub const USB_OTG_DAINTMSK_IEPM_Msk: u32 = 0xFFFF << USB_OTG_DAINTMSK_IEPM_Pos;
pub const USB_OTG_DAINTMSK_IEPM: u32 = USB_OTG_DAINTMSK_IEPM_Msk;
pub const USB_OTG_DAINTMSK_OEPM_Pos: u32 = 16;
pub const USB_OTG_DAINTMSK_OEPM_Msk: u32 = 0xFFFF << USB_OTG_DAINTMSK_OEPM_Pos;
pub const USB_OTG_DAINTMSK_OEPM: u32 = USB_OTG_DAINTMSK_OEPM_Msk;
pub const USB_OTG_CHNUM_Pos: u32 = 0;
pub const USB_OTG_CHNUM_Msk: u32 = 0xF << USB_OTG_CHNUM_Pos;
pub const USB_OTG_CHNUM: u32 = USB_OTG_CHNUM_Msk;
pub const USB_OTG_CHNUM_0: u32 = 0x1 << USB_OTG_CHNUM_Pos;
pub const USB_OTG_CHNUM_1: u32 = 0x2 << USB_OTG_CHNUM_Pos;
pub const USB_OTG_CHNUM_2: u32 = 0x4 << USB_OTG_CHNUM_Pos;
pub const USB_OTG_CHNUM_3: u32 = 0x8 << USB_OTG_CHNUM_Pos;
pub const USB_OTG_BCNT_Pos: u32 = 4;
pub const USB_OTG_BCNT_Msk: u32 = 0x7FF << USB_OTG_BCNT_Pos;
pub const USB_OTG_BCNT: u32 = USB_OTG_BCNT_Msk;
pub const USB_OTG_DPID_Pos: u32 = 15;
pub const USB_OTG_DPID_Msk: u32 = 0x3 << USB_OTG_DPID_Pos;
pub const USB_OTG_DPID: u32 = USB_OTG_DPID_Msk;
pub const USB_OTG_DPID_0: u32 = 0x1 << USB_OTG_DPID_Pos;
pub const USB_OTG_DPID_1: u32 = 0x2 << USB_OTG_DPID_Pos;
pub const USB_OTG_PKTSTS_Pos: u32 = 17;
pub const USB_OTG_PKTSTS_Msk: u32 = 0xF << USB_OTG_PKTSTS_Pos;
pub const USB_OTG_PKTSTS: u32 = USB_OTG_PKTSTS_Msk;
pub const USB_OTG_PKTSTS_0: u32 = 0x1 << USB_OTG_PKTSTS_Pos;
pub const USB_OTG_PKTSTS_1: u32 = 0x2 << USB_OTG_PKTSTS_Pos;
pub const USB_OTG_PKTSTS_2: u32 = 0x4 << USB_OTG_PKTSTS_Pos;
pub const USB_OTG_PKTSTS_3: u32 = 0x8 << USB_OTG_PKTSTS_Pos;
pub const USB_OTG_EPNUM_Pos: u32 = 0;
pub const USB_OTG_EPNUM_Msk: u32 = 0xF << USB_OTG_EPNUM_Pos;
pub const USB_OTG_EPNUM: u32 = USB_OTG_EPNUM_Msk;
pub const USB_OTG_EPNUM_0: u32 = 0x1 << USB_OTG_EPNUM_Pos;
pub const USB_OTG_EPNUM_1: u32 = 0x2 << USB_OTG_EPNUM_Pos;
pub const USB_OTG_EPNUM_2: u32 = 0x4 << USB_OTG_EPNUM_Pos;
pub const USB_OTG_EPNUM_3: u32 = 0x8 << USB_OTG_EPNUM_Pos;
pub const USB_OTG_FRMNUM_Pos: u32 = 21;
pub const USB_OTG_FRMNUM_Msk: u32 = 0xF << USB_OTG_FRMNUM_Pos;
pub const USB_OTG_FRMNUM: u32 = USB_OTG_FRMNUM_Msk;
pub const USB_OTG_FRMNUM_0: u32 = 0x1 << USB_OTG_FRMNUM_Pos;
pub const USB_OTG_FRMNUM_1: u32 = 0x2 << USB_OTG_FRMNUM_Pos;
pub const USB_OTG_FRMNUM_2: u32 = 0x4 << USB_OTG_FRMNUM_Pos;
pub const USB_OTG_FRMNUM_3: u32 = 0x8 << USB_OTG_FRMNUM_Pos;
pub const USB_OTG_GRXFSIZ_RXFD_Pos: u32 = 0;
pub const USB_OTG_GRXFSIZ_RXFD_Msk: u32 = 0xFFFF << USB_OTG_GRXFSIZ_RXFD_Pos;
pub const USB_OTG_GRXFSIZ_RXFD: u32 = USB_OTG_GRXFSIZ_RXFD_Msk;
pub const USB_OTG_DVBUSDIS_VBUSDT_Pos: u32 = 0;
pub const USB_OTG_DVBUSDIS_VBUSDT_Msk: u32 = 0xFFFF << USB_OTG_DVBUSDIS_VBUSDT_Pos;
pub const USB_OTG_DVBUSDIS_VBUSDT: u32 = USB_OTG_DVBUSDIS_VBUSDT_Msk;
pub const USB_OTG_NPTXFSA_Pos: u32 = 0;
pub const USB_OTG_NPTXFSA_Msk: u32 = 0xFFFF << USB_OTG_NPTXFSA_Pos;
pub const USB_OTG_NPTXFSA: u32 = USB_OTG_NPTXFSA_Msk;
pub const USB_OTG_NPTXFD_Pos: u32 = 16;
pub const USB_OTG_NPTXFD_Msk: u32 = 0xFFFF << USB_OTG_NPTXFD_Pos;
pub const USB_OTG_NPTXFD: u32 = USB_OTG_NPTXFD_Msk;
pub const USB_OTG_TX0FSA_Pos: u32 = 0;
pub const USB_OTG_TX0FSA_Msk: u32 = 0xFFFF << USB_OTG_TX0FSA_Pos;
pub const USB_OTG_TX0FSA: u32 = USB_OTG_TX0FSA_Msk;
pub const USB_OTG_TX0FD_Pos: u32 = 16;
pub const USB_OTG_TX0FD_Msk: u32 = 0xFFFF << USB_OTG_TX0FD_Pos;
pub const USB_OTG_TX0FD: u32 = USB_OTG_TX0FD_Msk;
pub const USB_OTG_DVBUSPULSE_DVBUSP_Pos: u32 = 0;
pub const USB_OTG_DVBUSPULSE_DVBUSP_Msk: u32 = 0xFFF << USB_OTG_DVBUSPULSE_DVBUSP_Pos;
pub const USB_OTG_DVBUSPULSE_DVBUSP: u32 = USB_OTG_DVBUSPULSE_DVBUSP_Msk;
pub const USB_OTG_GNPTXSTS_NPTXFSAV_Pos: u32 = 0;
pub const USB_OTG_GNPTXSTS_NPTXFSAV_Msk: u32 = 0xFFFF << USB_OTG_GNPTXSTS_NPTXFSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTXFSAV: u32 = USB_OTG_GNPTXSTS_NPTXFSAV_Msk;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_Pos: u32 = 16;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_Msk: u32 = 0xFF << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV: u32 = USB_OTG_GNPTXSTS_NPTQXSAV_Msk;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_0: u32 = 0x01 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_1: u32 = 0x02 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_2: u32 = 0x04 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_3: u32 = 0x08 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_4: u32 = 0x10 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_5: u32 = 0x20 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_6: u32 = 0x40 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTQXSAV_7: u32 = 0x80 << USB_OTG_GNPTXSTS_NPTQXSAV_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_Pos: u32 = 24;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_Msk: u32 = 0x7F << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP: u32 = USB_OTG_GNPTXSTS_NPTXQTOP_Msk;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_0: u32 = 0x01 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_1: u32 = 0x02 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_2: u32 = 0x04 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_3: u32 = 0x08 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_4: u32 = 0x10 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_5: u32 = 0x20 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_GNPTXSTS_NPTXQTOP_6: u32 = 0x40 << USB_OTG_GNPTXSTS_NPTXQTOP_Pos;
pub const USB_OTG_DTHRCTL_NONISOTHREN_Pos: u32 = 0;
pub const USB_OTG_DTHRCTL_NONISOTHREN_Msk: u32 = 0x1 << USB_OTG_DTHRCTL_NONISOTHREN_Pos;
pub const USB_OTG_DTHRCTL_NONISOTHREN: u32 = USB_OTG_DTHRCTL_NONISOTHREN_Msk;
pub const USB_OTG_DTHRCTL_ISOTHREN_Pos: u32 = 1;
pub const USB_OTG_DTHRCTL_ISOTHREN_Msk: u32 = 0x1 << USB_OTG_DTHRCTL_ISOTHREN_Pos;
pub const USB_OTG_DTHRCTL_ISOTHREN: u32 = USB_OTG_DTHRCTL_ISOTHREN_Msk;
pub const USB_OTG_DTHRCTL_TXTHRLEN_Pos: u32 = 2;
pub const USB_OTG_DTHRCTL_TXTHRLEN_Msk: u32 = 0x1FF << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN: u32 = USB_OTG_DTHRCTL_TXTHRLEN_Msk;
pub const USB_OTG_DTHRCTL_TXTHRLEN_0: u32 = 0x001 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_1: u32 = 0x002 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_2: u32 = 0x004 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_3: u32 = 0x008 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_4: u32 = 0x010 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_5: u32 = 0x020 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_6: u32 = 0x040 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_7: u32 = 0x080 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_TXTHRLEN_8: u32 = 0x100 << USB_OTG_DTHRCTL_TXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHREN_Pos: u32 = 16;
pub const USB_OTG_DTHRCTL_RXTHREN_Msk: u32 = 0x1 << USB_OTG_DTHRCTL_RXTHREN_Pos;
pub const USB_OTG_DTHRCTL_RXTHREN: u32 = USB_OTG_DTHRCTL_RXTHREN_Msk;
pub const USB_OTG_DTHRCTL_RXTHRLEN_Pos: u32 = 17;
pub const USB_OTG_DTHRCTL_RXTHRLEN_Msk: u32 = 0x1FF << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN: u32 = USB_OTG_DTHRCTL_RXTHRLEN_Msk;
pub const USB_OTG_DTHRCTL_RXTHRLEN_0: u32 = 0x001 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_1: u32 = 0x002 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_2: u32 = 0x004 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_3: u32 = 0x008 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_4: u32 = 0x010 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_5: u32 = 0x020 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_6: u32 = 0x040 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_7: u32 = 0x080 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_RXTHRLEN_8: u32 = 0x100 << USB_OTG_DTHRCTL_RXTHRLEN_Pos;
pub const USB_OTG_DTHRCTL_ARPEN_Pos: u32 = 27;
pub const USB_OTG_DTHRCTL_ARPEN_Msk: u32 = 0x1 << USB_OTG_DTHRCTL_ARPEN_Pos;
pub const USB_OTG_DTHRCTL_ARPEN: u32 = USB_OTG_DTHRCTL_ARPEN_Msk;
pub const USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos: u32 = 0;
pub const USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk: u32 = 0xFFFF << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos;
pub const USB_OTG_DIEPEMPMSK_INEPTXFEM: u32 = USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk;
pub const USB_OTG_DEACHINT_IEP1INT_Pos: u32 = 1;
pub const USB_OTG_DEACHINT_IEP1INT_Msk: u32 = 0x1 << USB_OTG_DEACHINT_IEP1INT_Pos;
pub const USB_OTG_DEACHINT_IEP1INT: u32 = USB_OTG_DEACHINT_IEP1INT_Msk;
pub const USB_OTG_DEACHINT_OEP1INT_Pos: u32 = 17;
pub const USB_OTG_DEACHINT_OEP1INT_Msk: u32 = 0x1 << USB_OTG_DEACHINT_OEP1INT_Pos;
pub const USB_OTG_DEACHINT_OEP1INT: u32 = USB_OTG_DEACHINT_OEP1INT_Msk;
pub const USB_OTG_GCCFG_DCDET_Pos: u32 = 0;
pub const USB_OTG_GCCFG_DCDET_Msk: u32 = 0x1 << USB_OTG_GCCFG_DCDET_Pos;
pub const USB_OTG_GCCFG_DCDET: u32 = USB_OTG_GCCFG_DCDET_Msk;
pub const USB_OTG_GCCFG_PDET_Pos: u32 = 1;
pub const USB_OTG_GCCFG_PDET_Msk: u32 = 0x1 << USB_OTG_GCCFG_PDET_Pos;
pub const USB_OTG_GCCFG_PDET: u32 = USB_OTG_GCCFG_PDET_Msk;
pub const USB_OTG_GCCFG_SDET_Pos: u32 = 2;
pub const USB_OTG_GCCFG_SDET_Msk: u32 = 0x1 << USB_OTG_GCCFG_SDET_Pos;
pub const USB_OTG_GCCFG_SDET: u32 = USB_OTG_GCCFG_SDET_Msk;
pub const USB_OTG_GCCFG_PS2DET_Pos: u32 = 3;
pub const USB_OTG_GCCFG_PS2DET_Msk: u32 = 0x1 << USB_OTG_GCCFG_PS2DET_Pos;
pub const USB_OTG_GCCFG_PS2DET: u32 = USB_OTG_GCCFG_PS2DET_Msk;
pub const USB_OTG_GCCFG_PWRDWN_Pos: u32 = 16;
pub const USB_OTG_GCCFG_PWRDWN_Msk: u32 = 0x1 << USB_OTG_GCCFG_PWRDWN_Pos;
pub const USB_OTG_GCCFG_PWRDWN: u32 = USB_OTG_GCCFG_PWRDWN_Msk;
pub const USB_OTG_GCCFG_BCDEN_Pos: u32 = 17;
pub const USB_OTG_GCCFG_BCDEN_Msk: u32 = 0x1 << USB_OTG_GCCFG_BCDEN_Pos;
pub const USB_OTG_GCCFG_BCDEN: u32 = USB_OTG_GCCFG_BCDEN_Msk;
pub const USB_OTG_GCCFG_DCDEN_Pos: u32 = 18;
pub const USB_OTG_GCCFG_DCDEN_Msk: u32 = 0x1 << USB_OTG_GCCFG_DCDEN_Pos;
pub const USB_OTG_GCCFG_DCDEN: u32 = USB_OTG_GCCFG_DCDEN_Msk;
pub const USB_OTG_GCCFG_PDEN_Pos: u32 = 19;
pub const USB_OTG_GCCFG_PDEN_Msk: u32 = 0x1 << USB_OTG_GCCFG_PDEN_Pos;
pub const USB_OTG_GCCFG_PDEN: u32 = USB_OTG_GCCFG_PDEN_Msk;
pub const USB_OTG_GCCFG_SDEN_Pos: u32 = 20;
pub const USB_OTG_GCCFG_SDEN_Msk: u32 = 0x1 << USB_OTG_GCCFG_SDEN_Pos;
pub const USB_OTG_GCCFG_SDEN: u32 = USB_OTG_GCCFG_SDEN_Msk;
pub const USB_OTG_GCCFG_VBDEN_Pos: u32 = 21;
pub const USB_OTG_GCCFG_VBDEN_Msk: u32 = 0x1 << USB_OTG_GCCFG_VBDEN_Pos;
pub const USB_OTG_GCCFG_VBDEN: u32 = USB_OTG_GCCFG_VBDEN_Msk;
pub const USB_OTG_GPWRDN_ADPMEN_Pos: u32 = 0;
pub const USB_OTG_GPWRDN_ADPMEN_Msk: u32 = 0x1 << USB_OTG_GPWRDN_ADPMEN_Pos;
pub const USB_OTG_GPWRDN_ADPMEN: u32 = USB_OTG_GPWRDN_ADPMEN_Msk;
pub const USB_OTG_GPWRDN_ADPIF_Pos: u32 = 23;
pub const USB_OTG_GPWRDN_ADPIF_Msk: u32 = 0x1 << USB_OTG_GPWRDN_ADPIF_Pos;
pub const USB_OTG_GPWRDN_ADPIF: u32 = USB_OTG_GPWRDN_ADPIF_Msk;
pub const USB_OTG_DEACHINTMSK_IEP1INTM_Pos: u32 = 1;
pub const USB_OTG_DEACHINTMSK_IEP1INTM_Msk: u32 = 0x1 << USB_OTG_DEACHINTMSK_IEP1INTM_Pos;
pub const USB_OTG_DEACHINTMSK_IEP1INTM: u32 = USB_OTG_DEACHINTMSK_IEP1INTM_Msk;
pub const USB_OTG_DEACHINTMSK_OEP1INTM_Pos: u32 = 17;
pub const USB_OTG_DEACHINTMSK_OEP1INTM_Msk: u32 = 0x1 << USB_OTG_DEACHINTMSK_OEP1INTM_Pos;
pub const USB_OTG_DEACHINTMSK_OEP1INTM: u32 = USB_OTG_DEACHINTMSK_OEP1INTM_Msk;
pub const USB_OTG_CID_PRODUCT_ID_Pos: u32 = 0;
pub const USB_OTG_CID_PRODUCT_ID_Msk: u32 = 0xFFFFFFFF << USB_OTG_CID_PRODUCT_ID_Pos;
pub const USB_OTG_CID_PRODUCT_ID: u32 = USB_OTG_CID_PRODUCT_ID_Msk;
pub const USB_OTG_GLPMCFG_LPMEN_Pos: u32 = 0;
pub const USB_OTG_GLPMCFG_LPMEN_Msk: u32 = 0x1 << USB_OTG_GLPMCFG_LPMEN_Pos;
pub const USB_OTG_GLPMCFG_LPMEN: u32 = USB_OTG_GLPMCFG_LPMEN_Msk;
pub const USB_OTG_GLPMCFG_LPMACK_Pos: u32 = 1;
pub const USB_OTG_GLPMCFG_LPMACK_Msk: u32 = 0x1 << USB_OTG_GLPMCFG_LPMACK_Pos;
pub const USB_OTG_GLPMCFG_LPMACK: u32 = USB_OTG_GLPMCFG_LPMACK_Msk;
pub const USB_OTG_GLPMCFG_BESL_Pos: u32 = 2;
pub const USB_OTG_GLPMCFG_BESL_Msk: u32 = 0xF << USB_OTG_GLPMCFG_BESL_Pos;
pub const USB_OTG_GLPMCFG_BESL: u32 = USB_OTG_GLPMCFG_BESL_Msk;
pub const USB_OTG_GLPMCFG_REMWAKE_Pos: u32 = 6;
pub const USB_OTG_GLPMCFG_REMWAKE_Msk: u32 = 0x1 << USB_OTG_GLPMCFG_REMWAKE_Pos;
pub const USB_OTG_GLPMCFG_REMWAKE: u32 = USB_OTG_GLPMCFG_REMWAKE_Msk;
pub const USB_OTG_GLPMCFG_L1SSEN_Pos: u32 = 7;
pub const USB_OTG_GLPMCFG_L1SSEN_Msk: u32 = 0x1 << USB_OTG_GLPMCFG_L1SSEN_Pos;
pub const USB_OTG_GLPMCFG_L1SSEN: u32 = USB_OTG_GLPMCFG_L1SSEN_Msk;
pub const USB_OTG_GLPMCFG_BESLTHRS_Pos: u32 = 8;
pub const USB_OTG_GLPMCFG_BESLTHRS_Msk: u32 = 0xF << USB_OTG_GLPMCFG_BESLTHRS_Pos;
pub const USB_OTG_GLPMCFG_BESLTHRS: u32 = USB_OTG_GLPMCFG_BESLTHRS_Msk;
pub const USB_OTG_GLPMCFG_L1DSEN_Pos: u32 = 12;
pub const USB_OTG_GLPMCFG_L1DSEN_Msk: u32 = 0x1 << USB_OTG_GLPMCFG_L1DSEN_Pos;
pub const USB_OTG_GLPMCFG_L1DSEN: u32 = USB_OTG_GLPMCFG_L1DSEN_Msk;
pub const USB_OTG_GLPMCFG_LPMRSP_Pos: u32 = 13;
pub const USB_OTG_GLPMCFG_LPMRSP_Msk: u32 = 0x3 << USB_OTG_GLPMCFG_LPMRSP_Pos;
pub const USB_OTG_GLPMCFG_LPMRSP: u32 = USB_OTG_GLPMCFG_LPMRSP_Msk;
pub const USB_OTG_GLPMCFG_SLPSTS_Pos: u32 = 15;
pub const USB_OTG_GLPMCFG_SLPSTS_Msk: u32 = 0x1 << USB_OTG_GLPMCFG_SLPSTS_Pos;
pub const USB_OTG_GLPMCFG_SLPSTS: u32 = USB_OTG_GLPMCFG_SLPSTS_Msk;
pub const USB_OTG_GLPMCFG_L1RSMOK_Pos: u32 = 16;
pub const USB_OTG_GLPMCFG_L1RSMOK_Msk: u32 = 0x1 << USB_OTG_GLPMCFG_L1RSMOK_Pos;
pub const USB_OTG_GLPMCFG_L1RSMOK: u32 = USB_OTG_GLPMCFG_L1RSMOK_Msk;
pub const USB_OTG_GLPMCFG_LPMCHIDX_Pos: u32 = 17;
pub const USB_OTG_GLPMCFG_LPMCHIDX_Msk: u32 = 0xF << USB_OTG_GLPMCFG_LPMCHIDX_Pos;
pub const USB_OTG_GLPMCFG_LPMCHIDX: u32 = USB_OTG_GLPMCFG_LPMCHIDX_Msk;
pub const USB_OTG_GLPMCFG_LPMRCNT_Pos: u32 = 21;
pub const USB_OTG_GLPMCFG_LPMRCNT_Msk: u32 = 0x7 << USB_OTG_GLPMCFG_LPMRCNT_Pos;
pub const USB_OTG_GLPMCFG_LPMRCNT: u32 = USB_OTG_GLPMCFG_LPMRCNT_Msk;
pub const USB_OTG_GLPMCFG_SNDLPM_Pos: u32 = 24;
pub const USB_OTG_GLPMCFG_SNDLPM_Msk: u32 = 0x1 << USB_OTG_GLPMCFG_SNDLPM_Pos;
pub const USB_OTG_GLPMCFG_SNDLPM: u32 = USB_OTG_GLPMCFG_SNDLPM_Msk;
pub const USB_OTG_GLPMCFG_LPMRCNTSTS_Pos: u32 = 25;
pub const USB_OTG_GLPMCFG_LPMRCNTSTS_Msk: u32 = 0x7 << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos;
pub const USB_OTG_GLPMCFG_LPMRCNTSTS: u32 = USB_OTG_GLPMCFG_LPMRCNTSTS_Msk;
pub const USB_OTG_GLPMCFG_ENBESL_Pos: u32 = 28;
pub const USB_OTG_GLPMCFG_ENBESL_Msk: u32 = 0x1 << USB_OTG_GLPMCFG_ENBESL_Pos;
pub const USB_OTG_GLPMCFG_ENBESL: u32 = USB_OTG_GLPMCFG_ENBESL_Msk;
pub const USB_OTG_DIEPEACHMSK1_XFRCM_Pos: u32 = 0;
pub const USB_OTG_DIEPEACHMSK1_XFRCM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_XFRCM_Pos;
pub const USB_OTG_DIEPEACHMSK1_XFRCM: u32 = USB_OTG_DIEPEACHMSK1_XFRCM_Msk;
pub const USB_OTG_DIEPEACHMSK1_EPDM_Pos: u32 = 1;
pub const USB_OTG_DIEPEACHMSK1_EPDM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_EPDM_Pos;
pub const USB_OTG_DIEPEACHMSK1_EPDM: u32 = USB_OTG_DIEPEACHMSK1_EPDM_Msk;
pub const USB_OTG_DIEPEACHMSK1_TOM_Pos: u32 = 3;
pub const USB_OTG_DIEPEACHMSK1_TOM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_TOM_Pos;
pub const USB_OTG_DIEPEACHMSK1_TOM: u32 = USB_OTG_DIEPEACHMSK1_TOM_Msk;
pub const USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos: u32 = 4;
pub const USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos;
pub const USB_OTG_DIEPEACHMSK1_ITTXFEMSK: u32 = USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk;
pub const USB_OTG_DIEPEACHMSK1_INEPNMM_Pos: u32 = 5;
pub const USB_OTG_DIEPEACHMSK1_INEPNMM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos;
pub const USB_OTG_DIEPEACHMSK1_INEPNMM: u32 = USB_OTG_DIEPEACHMSK1_INEPNMM_Msk;
pub const USB_OTG_DIEPEACHMSK1_INEPNEM_Pos: u32 = 6;
pub const USB_OTG_DIEPEACHMSK1_INEPNEM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos;
pub const USB_OTG_DIEPEACHMSK1_INEPNEM: u32 = USB_OTG_DIEPEACHMSK1_INEPNEM_Msk;
pub const USB_OTG_DIEPEACHMSK1_TXFURM_Pos: u32 = 8;
pub const USB_OTG_DIEPEACHMSK1_TXFURM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_TXFURM_Pos;
pub const USB_OTG_DIEPEACHMSK1_TXFURM: u32 = USB_OTG_DIEPEACHMSK1_TXFURM_Msk;
pub const USB_OTG_DIEPEACHMSK1_BIM_Pos: u32 = 9;
pub const USB_OTG_DIEPEACHMSK1_BIM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_BIM_Pos;
pub const USB_OTG_DIEPEACHMSK1_BIM: u32 = USB_OTG_DIEPEACHMSK1_BIM_Msk;
pub const USB_OTG_DIEPEACHMSK1_NAKM_Pos: u32 = 13;
pub const USB_OTG_DIEPEACHMSK1_NAKM_Msk: u32 = 0x1 << USB_OTG_DIEPEACHMSK1_NAKM_Pos;
pub const USB_OTG_DIEPEACHMSK1_NAKM: u32 = USB_OTG_DIEPEACHMSK1_NAKM_Msk;
pub const USB_OTG_HPRT_PCSTS_Pos: u32 = 0;
pub const USB_OTG_HPRT_PCSTS_Msk: u32 = 0x1 << USB_OTG_HPRT_PCSTS_Pos;
pub const USB_OTG_HPRT_PCSTS: u32 = USB_OTG_HPRT_PCSTS_Msk;
pub const USB_OTG_HPRT_PCDET_Pos: u32 = 1;
pub const USB_OTG_HPRT_PCDET_Msk: u32 = 0x1 << USB_OTG_HPRT_PCDET_Pos;
pub const USB_OTG_HPRT_PCDET: u32 = USB_OTG_HPRT_PCDET_Msk;
pub const USB_OTG_HPRT_PENA_Pos: u32 = 2;
pub const USB_OTG_HPRT_PENA_Msk: u32 = 0x1 << USB_OTG_HPRT_PENA_Pos;
pub const USB_OTG_HPRT_PENA: u32 = USB_OTG_HPRT_PENA_Msk;
pub const USB_OTG_HPRT_PENCHNG_Pos: u32 = 3;
pub const USB_OTG_HPRT_PENCHNG_Msk: u32 = 0x1 << USB_OTG_HPRT_PENCHNG_Pos;
pub const USB_OTG_HPRT_PENCHNG: u32 = USB_OTG_HPRT_PENCHNG_Msk;
pub const USB_OTG_HPRT_POCA_Pos: u32 = 4;
pub const USB_OTG_HPRT_POCA_Msk: u32 = 0x1 << USB_OTG_HPRT_POCA_Pos;
pub const USB_OTG_HPRT_POCA: u32 = USB_OTG_HPRT_POCA_Msk;
pub const USB_OTG_HPRT_POCCHNG_Pos: u32 = 5;
pub const USB_OTG_HPRT_POCCHNG_Msk: u32 = 0x1 << USB_OTG_HPRT_POCCHNG_Pos;
pub const USB_OTG_HPRT_POCCHNG: u32 = USB_OTG_HPRT_POCCHNG_Msk;
pub const USB_OTG_HPRT_PRES_Pos: u32 = 6;
pub const USB_OTG_HPRT_PRES_Msk: u32 = 0x1 << USB_OTG_HPRT_PRES_Pos;
pub const USB_OTG_HPRT_PRES: u32 = USB_OTG_HPRT_PRES_Msk;
pub const USB_OTG_HPRT_PSUSP_Pos: u32 = 7;
pub const USB_OTG_HPRT_PSUSP_Msk: u32 = 0x1 << USB_OTG_HPRT_PSUSP_Pos;
pub const USB_OTG_HPRT_PSUSP: u32 = USB_OTG_HPRT_PSUSP_Msk;
pub const USB_OTG_HPRT_PRST_Pos: u32 = 8;
pub const USB_OTG_HPRT_PRST_Msk: u32 = 0x1 << USB_OTG_HPRT_PRST_Pos;
pub const USB_OTG_HPRT_PRST: u32 = USB_OTG_HPRT_PRST_Msk;
pub const USB_OTG_HPRT_PLSTS_Pos: u32 = 10;
pub const USB_OTG_HPRT_PLSTS_Msk: u32 = 0x3 << USB_OTG_HPRT_PLSTS_Pos;
pub const USB_OTG_HPRT_PLSTS: u32 = USB_OTG_HPRT_PLSTS_Msk;
pub const USB_OTG_HPRT_PLSTS_0: u32 = 0x1 << USB_OTG_HPRT_PLSTS_Pos;
pub const USB_OTG_HPRT_PLSTS_1: u32 = 0x2 << USB_OTG_HPRT_PLSTS_Pos;
pub const USB_OTG_HPRT_PPWR_Pos: u32 = 12;
pub const USB_OTG_HPRT_PPWR_Msk: u32 = 0x1 << USB_OTG_HPRT_PPWR_Pos;
pub const USB_OTG_HPRT_PPWR: u32 = USB_OTG_HPRT_PPWR_Msk;
pub const USB_OTG_HPRT_PTCTL_Pos: u32 = 13;
pub const USB_OTG_HPRT_PTCTL_Msk: u32 = 0xF << USB_OTG_HPRT_PTCTL_Pos;
pub const USB_OTG_HPRT_PTCTL: u32 = USB_OTG_HPRT_PTCTL_Msk;
pub const USB_OTG_HPRT_PTCTL_0: u32 = 0x1 << USB_OTG_HPRT_PTCTL_Pos;
pub const USB_OTG_HPRT_PTCTL_1: u32 = 0x2 << USB_OTG_HPRT_PTCTL_Pos;
pub const USB_OTG_HPRT_PTCTL_2: u32 = 0x4 << USB_OTG_HPRT_PTCTL_Pos;
pub const USB_OTG_HPRT_PTCTL_3: u32 = 0x8 << USB_OTG_HPRT_PTCTL_Pos;
pub const USB_OTG_HPRT_PSPD_Pos: u32 = 17;
pub const USB_OTG_HPRT_PSPD_Msk: u32 = 0x3 << USB_OTG_HPRT_PSPD_Pos;
pub const USB_OTG_HPRT_PSPD: u32 = USB_OTG_HPRT_PSPD_Msk;
pub const USB_OTG_HPRT_PSPD_0: u32 = 0x1 << USB_OTG_HPRT_PSPD_Pos;
pub const USB_OTG_HPRT_PSPD_1: u32 = 0x2 << USB_OTG_HPRT_PSPD_Pos;
pub const USB_OTG_DOEPEACHMSK1_XFRCM_Pos: u32 = 0;
pub const USB_OTG_DOEPEACHMSK1_XFRCM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_XFRCM_Pos;
pub const USB_OTG_DOEPEACHMSK1_XFRCM: u32 = USB_OTG_DOEPEACHMSK1_XFRCM_Msk;
pub const USB_OTG_DOEPEACHMSK1_EPDM_Pos: u32 = 1;
pub const USB_OTG_DOEPEACHMSK1_EPDM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_EPDM_Pos;
pub const USB_OTG_DOEPEACHMSK1_EPDM: u32 = USB_OTG_DOEPEACHMSK1_EPDM_Msk;
pub const USB_OTG_DOEPEACHMSK1_TOM_Pos: u32 = 3;
pub const USB_OTG_DOEPEACHMSK1_TOM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_TOM_Pos;
pub const USB_OTG_DOEPEACHMSK1_TOM: u32 = USB_OTG_DOEPEACHMSK1_TOM_Msk;
pub const USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos: u32 = 4;
pub const USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos;
pub const USB_OTG_DOEPEACHMSK1_ITTXFEMSK: u32 = USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk;
pub const USB_OTG_DOEPEACHMSK1_INEPNMM_Pos: u32 = 5;
pub const USB_OTG_DOEPEACHMSK1_INEPNMM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos;
pub const USB_OTG_DOEPEACHMSK1_INEPNMM: u32 = USB_OTG_DOEPEACHMSK1_INEPNMM_Msk;
pub const USB_OTG_DOEPEACHMSK1_INEPNEM_Pos: u32 = 6;
pub const USB_OTG_DOEPEACHMSK1_INEPNEM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos;
pub const USB_OTG_DOEPEACHMSK1_INEPNEM: u32 = USB_OTG_DOEPEACHMSK1_INEPNEM_Msk;
pub const USB_OTG_DOEPEACHMSK1_TXFURM_Pos: u32 = 8;
pub const USB_OTG_DOEPEACHMSK1_TXFURM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_TXFURM_Pos;
pub const USB_OTG_DOEPEACHMSK1_TXFURM: u32 = USB_OTG_DOEPEACHMSK1_TXFURM_Msk;
pub const USB_OTG_DOEPEACHMSK1_BIM_Pos: u32 = 9;
pub const USB_OTG_DOEPEACHMSK1_BIM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_BIM_Pos;
pub const USB_OTG_DOEPEACHMSK1_BIM: u32 = USB_OTG_DOEPEACHMSK1_BIM_Msk;
pub const USB_OTG_DOEPEACHMSK1_BERRM_Pos: u32 = 12;
pub const USB_OTG_DOEPEACHMSK1_BERRM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_BERRM_Pos;
pub const USB_OTG_DOEPEACHMSK1_BERRM: u32 = USB_OTG_DOEPEACHMSK1_BERRM_Msk;
pub const USB_OTG_DOEPEACHMSK1_NAKM_Pos: u32 = 13;
pub const USB_OTG_DOEPEACHMSK1_NAKM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_NAKM_Pos;
pub const USB_OTG_DOEPEACHMSK1_NAKM: u32 = USB_OTG_DOEPEACHMSK1_NAKM_Msk;
pub const USB_OTG_DOEPEACHMSK1_NYETM_Pos: u32 = 14;
pub const USB_OTG_DOEPEACHMSK1_NYETM_Msk: u32 = 0x1 << USB_OTG_DOEPEACHMSK1_NYETM_Pos;
pub const USB_OTG_DOEPEACHMSK1_NYETM: u32 = USB_OTG_DOEPEACHMSK1_NYETM_Msk;
pub const USB_OTG_HPTXFSIZ_PTXSA_Pos: u32 = 0;
pub const USB_OTG_HPTXFSIZ_PTXSA_Msk: u32 = 0xFFFF << USB_OTG_HPTXFSIZ_PTXSA_Pos;
pub const USB_OTG_HPTXFSIZ_PTXSA: u32 = USB_OTG_HPTXFSIZ_PTXSA_Msk;
pub const USB_OTG_HPTXFSIZ_PTXFD_Pos: u32 = 16;
pub const USB_OTG_HPTXFSIZ_PTXFD_Msk: u32 = 0xFFFF << USB_OTG_HPTXFSIZ_PTXFD_Pos;
pub const USB_OTG_HPTXFSIZ_PTXFD: u32 = USB_OTG_HPTXFSIZ_PTXFD_Msk;
pub const USB_OTG_DIEPCTL_MPSIZ_Pos: u32 = 0;
pub const USB_OTG_DIEPCTL_MPSIZ_Msk: u32 = 0x7FF << USB_OTG_DIEPCTL_MPSIZ_Pos;
pub const USB_OTG_DIEPCTL_MPSIZ: u32 = USB_OTG_DIEPCTL_MPSIZ_Msk;
pub const USB_OTG_DIEPCTL_USBAEP_Pos: u32 = 15;
pub const USB_OTG_DIEPCTL_USBAEP_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_USBAEP_Pos;
pub const USB_OTG_DIEPCTL_USBAEP: u32 = USB_OTG_DIEPCTL_USBAEP_Msk;
pub const USB_OTG_DIEPCTL_EONUM_DPID_Pos: u32 = 16;
pub const USB_OTG_DIEPCTL_EONUM_DPID_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_EONUM_DPID_Pos;
pub const USB_OTG_DIEPCTL_EONUM_DPID: u32 = USB_OTG_DIEPCTL_EONUM_DPID_Msk;
pub const USB_OTG_DIEPCTL_NAKSTS_Pos: u32 = 17;
pub const USB_OTG_DIEPCTL_NAKSTS_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_NAKSTS_Pos;
pub const USB_OTG_DIEPCTL_NAKSTS: u32 = USB_OTG_DIEPCTL_NAKSTS_Msk;
pub const USB_OTG_DIEPCTL_EPTYP_Pos: u32 = 18;
pub const USB_OTG_DIEPCTL_EPTYP_Msk: u32 = 0x3 << USB_OTG_DIEPCTL_EPTYP_Pos;
pub const USB_OTG_DIEPCTL_EPTYP: u32 = USB_OTG_DIEPCTL_EPTYP_Msk;
pub const USB_OTG_DIEPCTL_EPTYP_0: u32 = 0x1 << USB_OTG_DIEPCTL_EPTYP_Pos;
pub const USB_OTG_DIEPCTL_EPTYP_1: u32 = 0x2 << USB_OTG_DIEPCTL_EPTYP_Pos;
pub const USB_OTG_DIEPCTL_STALL_Pos: u32 = 21;
pub const USB_OTG_DIEPCTL_STALL_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_STALL_Pos;
pub const USB_OTG_DIEPCTL_STALL: u32 = USB_OTG_DIEPCTL_STALL_Msk;
pub const USB_OTG_DIEPCTL_TXFNUM_Pos: u32 = 22;
pub const USB_OTG_DIEPCTL_TXFNUM_Msk: u32 = 0xF << USB_OTG_DIEPCTL_TXFNUM_Pos;
pub const USB_OTG_DIEPCTL_TXFNUM: u32 = USB_OTG_DIEPCTL_TXFNUM_Msk;
pub const USB_OTG_DIEPCTL_TXFNUM_0: u32 = 0x1 << USB_OTG_DIEPCTL_TXFNUM_Pos;
pub const USB_OTG_DIEPCTL_TXFNUM_1: u32 = 0x2 << USB_OTG_DIEPCTL_TXFNUM_Pos;
pub const USB_OTG_DIEPCTL_TXFNUM_2: u32 = 0x4 << USB_OTG_DIEPCTL_TXFNUM_Pos;
pub const USB_OTG_DIEPCTL_TXFNUM_3: u32 = 0x8 << USB_OTG_DIEPCTL_TXFNUM_Pos;
pub const USB_OTG_DIEPCTL_CNAK_Pos: u32 = 26;
pub const USB_OTG_DIEPCTL_CNAK_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_CNAK_Pos;
pub const USB_OTG_DIEPCTL_CNAK: u32 = USB_OTG_DIEPCTL_CNAK_Msk;
pub const USB_OTG_DIEPCTL_SNAK_Pos: u32 = 27;
pub const USB_OTG_DIEPCTL_SNAK_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_SNAK_Pos;
pub const USB_OTG_DIEPCTL_SNAK: u32 = USB_OTG_DIEPCTL_SNAK_Msk;
pub const USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos: u32 = 28;
pub const USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos;
pub const USB_OTG_DIEPCTL_SD0PID_SEVNFRM: u32 = USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk;
pub const USB_OTG_DIEPCTL_SODDFRM_Pos: u32 = 29;
pub const USB_OTG_DIEPCTL_SODDFRM_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_SODDFRM_Pos;
pub const USB_OTG_DIEPCTL_SODDFRM: u32 = USB_OTG_DIEPCTL_SODDFRM_Msk;
pub const USB_OTG_DIEPCTL_EPDIS_Pos: u32 = 30;
pub const USB_OTG_DIEPCTL_EPDIS_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_EPDIS_Pos;
pub const USB_OTG_DIEPCTL_EPDIS: u32 = USB_OTG_DIEPCTL_EPDIS_Msk;
pub const USB_OTG_DIEPCTL_EPENA_Pos: u32 = 31;
pub const USB_OTG_DIEPCTL_EPENA_Msk: u32 = 0x1 << USB_OTG_DIEPCTL_EPENA_Pos;
pub const USB_OTG_DIEPCTL_EPENA: u32 = USB_OTG_DIEPCTL_EPENA_Msk;
pub const USB_OTG_HCCHAR_MPSIZ_Pos: u32 = 0;
pub const USB_OTG_HCCHAR_MPSIZ_Msk: u32 = 0x7FF << USB_OTG_HCCHAR_MPSIZ_Pos;
pub const USB_OTG_HCCHAR_MPSIZ: u32 = USB_OTG_HCCHAR_MPSIZ_Msk;
pub const USB_OTG_HCCHAR_EPNUM_Pos: u32 = 11;
pub const USB_OTG_HCCHAR_EPNUM_Msk: u32 = 0xF << USB_OTG_HCCHAR_EPNUM_Pos;
pub const USB_OTG_HCCHAR_EPNUM: u32 = USB_OTG_HCCHAR_EPNUM_Msk;
pub const USB_OTG_HCCHAR_EPNUM_0: u32 = 0x1 << USB_OTG_HCCHAR_EPNUM_Pos;
pub const USB_OTG_HCCHAR_EPNUM_1: u32 = 0x2 << USB_OTG_HCCHAR_EPNUM_Pos;
pub const USB_OTG_HCCHAR_EPNUM_2: u32 = 0x4 << USB_OTG_HCCHAR_EPNUM_Pos;
pub const USB_OTG_HCCHAR_EPNUM_3: u32 = 0x8 << USB_OTG_HCCHAR_EPNUM_Pos;
pub const USB_OTG_HCCHAR_EPDIR_Pos: u32 = 15;
pub const USB_OTG_HCCHAR_EPDIR_Msk: u32 = 0x1 << USB_OTG_HCCHAR_EPDIR_Pos;
pub const USB_OTG_HCCHAR_EPDIR: u32 = USB_OTG_HCCHAR_EPDIR_Msk;
pub const USB_OTG_HCCHAR_LSDEV_Pos: u32 = 17;
pub const USB_OTG_HCCHAR_LSDEV_Msk: u32 = 0x1 << USB_OTG_HCCHAR_LSDEV_Pos;
pub const USB_OTG_HCCHAR_LSDEV: u32 = USB_OTG_HCCHAR_LSDEV_Msk;
pub const USB_OTG_HCCHAR_EPTYP_Pos: u32 = 18;
pub const USB_OTG_HCCHAR_EPTYP_Msk: u32 = 0x3 << USB_OTG_HCCHAR_EPTYP_Pos;
pub const USB_OTG_HCCHAR_EPTYP: u32 = USB_OTG_HCCHAR_EPTYP_Msk;
pub const USB_OTG_HCCHAR_EPTYP_0: u32 = 0x1 << USB_OTG_HCCHAR_EPTYP_Pos;
pub const USB_OTG_HCCHAR_EPTYP_1: u32 = 0x2 << USB_OTG_HCCHAR_EPTYP_Pos;
pub const USB_OTG_HCCHAR_MC_Pos: u32 = 20;
pub const USB_OTG_HCCHAR_MC_Msk: u32 = 0x3 << USB_OTG_HCCHAR_MC_Pos;
pub const USB_OTG_HCCHAR_MC: u32 = USB_OTG_HCCHAR_MC_Msk;
pub const USB_OTG_HCCHAR_MC_0: u32 = 0x1 << USB_OTG_HCCHAR_MC_Pos;
pub const USB_OTG_HCCHAR_MC_1: u32 = 0x2 << USB_OTG_HCCHAR_MC_Pos;
pub const USB_OTG_HCCHAR_DAD_Pos: u32 = 22;
pub const USB_OTG_HCCHAR_DAD_Msk: u32 = 0x7F << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD: u32 = USB_OTG_HCCHAR_DAD_Msk;
pub const USB_OTG_HCCHAR_DAD_0: u32 = 0x01 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_1: u32 = 0x02 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_2: u32 = 0x04 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_3: u32 = 0x08 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_4: u32 = 0x10 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_5: u32 = 0x20 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_DAD_6: u32 = 0x40 << USB_OTG_HCCHAR_DAD_Pos;
pub const USB_OTG_HCCHAR_ODDFRM_Pos: u32 = 29;
pub const USB_OTG_HCCHAR_ODDFRM_Msk: u32 = 0x1 << USB_OTG_HCCHAR_ODDFRM_Pos;
pub const USB_OTG_HCCHAR_ODDFRM: u32 = USB_OTG_HCCHAR_ODDFRM_Msk;
pub const USB_OTG_HCCHAR_CHDIS_Pos: u32 = 30;
pub const USB_OTG_HCCHAR_CHDIS_Msk: u32 = 0x1 << USB_OTG_HCCHAR_CHDIS_Pos;
pub const USB_OTG_HCCHAR_CHDIS: u32 = USB_OTG_HCCHAR_CHDIS_Msk;
pub const USB_OTG_HCCHAR_CHENA_Pos: u32 = 31;
pub const USB_OTG_HCCHAR_CHENA_Msk: u32 = 0x1 << USB_OTG_HCCHAR_CHENA_Pos;
pub const USB_OTG_HCCHAR_CHENA: u32 = USB_OTG_HCCHAR_CHENA_Msk;
pub const USB_OTG_HCSPLT_PRTADDR_Pos: u32 = 0;
pub const USB_OTG_HCSPLT_PRTADDR_Msk: u32 = 0x7F << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR: u32 = USB_OTG_HCSPLT_PRTADDR_Msk;
pub const USB_OTG_HCSPLT_PRTADDR_0: u32 = 0x01 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_1: u32 = 0x02 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_2: u32 = 0x04 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_3: u32 = 0x08 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_4: u32 = 0x10 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_5: u32 = 0x20 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_PRTADDR_6: u32 = 0x40 << USB_OTG_HCSPLT_PRTADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_Pos: u32 = 7;
pub const USB_OTG_HCSPLT_HUBADDR_Msk: u32 = 0x7F << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR: u32 = USB_OTG_HCSPLT_HUBADDR_Msk;
pub const USB_OTG_HCSPLT_HUBADDR_0: u32 = 0x01 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_1: u32 = 0x02 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_2: u32 = 0x04 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_3: u32 = 0x08 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_4: u32 = 0x10 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_5: u32 = 0x20 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_HUBADDR_6: u32 = 0x40 << USB_OTG_HCSPLT_HUBADDR_Pos;
pub const USB_OTG_HCSPLT_XACTPOS_Pos: u32 = 14;
pub const USB_OTG_HCSPLT_XACTPOS_Msk: u32 = 0x3 << USB_OTG_HCSPLT_XACTPOS_Pos;
pub const USB_OTG_HCSPLT_XACTPOS: u32 = USB_OTG_HCSPLT_XACTPOS_Msk;
pub const USB_OTG_HCSPLT_XACTPOS_0: u32 = 0x1 << USB_OTG_HCSPLT_XACTPOS_Pos;
pub const USB_OTG_HCSPLT_XACTPOS_1: u32 = 0x2 << USB_OTG_HCSPLT_XACTPOS_Pos;
pub const USB_OTG_HCSPLT_COMPLSPLT_Pos: u32 = 16;
pub const USB_OTG_HCSPLT_COMPLSPLT_Msk: u32 = 0x1 << USB_OTG_HCSPLT_COMPLSPLT_Pos;
pub const USB_OTG_HCSPLT_COMPLSPLT: u32 = USB_OTG_HCSPLT_COMPLSPLT_Msk;
pub const USB_OTG_HCSPLT_SPLITEN_Pos: u32 = 31;
pub const USB_OTG_HCSPLT_SPLITEN_Msk: u32 = 0x1 << USB_OTG_HCSPLT_SPLITEN_Pos;
pub const USB_OTG_HCSPLT_SPLITEN: u32 = USB_OTG_HCSPLT_SPLITEN_Msk;
pub const USB_OTG_HCINT_XFRC_Pos: u32 = 0;
pub const USB_OTG_HCINT_XFRC_Msk: u32 = 0x1 << USB_OTG_HCINT_XFRC_Pos;
pub const USB_OTG_HCINT_XFRC: u32 = USB_OTG_HCINT_XFRC_Msk;
pub const USB_OTG_HCINT_CHH_Pos: u32 = 1;
pub const USB_OTG_HCINT_CHH_Msk: u32 = 0x1 << USB_OTG_HCINT_CHH_Pos;
pub const USB_OTG_HCINT_CHH: u32 = USB_OTG_HCINT_CHH_Msk;
pub const USB_OTG_HCINT_AHBERR_Pos: u32 = 2;
pub const USB_OTG_HCINT_AHBERR_Msk: u32 = 0x1 << USB_OTG_HCINT_AHBERR_Pos;
pub const USB_OTG_HCINT_AHBERR: u32 = USB_OTG_HCINT_AHBERR_Msk;
pub const USB_OTG_HCINT_STALL_Pos: u32 = 3;
pub const USB_OTG_HCINT_STALL_Msk: u32 = 0x1 << USB_OTG_HCINT_STALL_Pos;
pub const USB_OTG_HCINT_STALL: u32 = USB_OTG_HCINT_STALL_Msk;
pub const USB_OTG_HCINT_NAK_Pos: u32 = 4;
pub const USB_OTG_HCINT_NAK_Msk: u32 = 0x1 << USB_OTG_HCINT_NAK_Pos;
pub const USB_OTG_HCINT_NAK: u32 = USB_OTG_HCINT_NAK_Msk;
pub const USB_OTG_HCINT_ACK_Pos: u32 = 5;
pub const USB_OTG_HCINT_ACK_Msk: u32 = 0x1 << USB_OTG_HCINT_ACK_Pos;
pub const USB_OTG_HCINT_ACK: u32 = USB_OTG_HCINT_ACK_Msk;
pub const USB_OTG_HCINT_NYET_Pos: u32 = 6;
pub const USB_OTG_HCINT_NYET_Msk: u32 = 0x1 << USB_OTG_HCINT_NYET_Pos;
pub const USB_OTG_HCINT_NYET: u32 = USB_OTG_HCINT_NYET_Msk;
pub const USB_OTG_HCINT_TXERR_Pos: u32 = 7;
pub const USB_OTG_HCINT_TXERR_Msk: u32 = 0x1 << USB_OTG_HCINT_TXERR_Pos;
pub const USB_OTG_HCINT_TXERR: u32 = USB_OTG_HCINT_TXERR_Msk;
pub const USB_OTG_HCINT_BBERR_Pos: u32 = 8;
pub const USB_OTG_HCINT_BBERR_Msk: u32 = 0x1 << USB_OTG_HCINT_BBERR_Pos;
pub const USB_OTG_HCINT_BBERR: u32 = USB_OTG_HCINT_BBERR_Msk;
pub const USB_OTG_HCINT_FRMOR_Pos: u32 = 9;
pub const USB_OTG_HCINT_FRMOR_Msk: u32 = 0x1 << USB_OTG_HCINT_FRMOR_Pos;
pub const USB_OTG_HCINT_FRMOR: u32 = USB_OTG_HCINT_FRMOR_Msk;
pub const USB_OTG_HCINT_DTERR_Pos: u32 = 10;
pub const USB_OTG_HCINT_DTERR_Msk: u32 = 0x1 << USB_OTG_HCINT_DTERR_Pos;
pub const USB_OTG_HCINT_DTERR: u32 = USB_OTG_HCINT_DTERR_Msk;
pub const USB_OTG_DIEPINT_XFRC_Pos: u32 = 0;
pub const USB_OTG_DIEPINT_XFRC_Msk: u32 = 0x1 << USB_OTG_DIEPINT_XFRC_Pos;
pub const USB_OTG_DIEPINT_XFRC: u32 = USB_OTG_DIEPINT_XFRC_Msk;
pub const USB_OTG_DIEPINT_EPDISD_Pos: u32 = 1;
pub const USB_OTG_DIEPINT_EPDISD_Msk: u32 = 0x1 << USB_OTG_DIEPINT_EPDISD_Pos;
pub const USB_OTG_DIEPINT_EPDISD: u32 = USB_OTG_DIEPINT_EPDISD_Msk;
pub const USB_OTG_DIEPINT_AHBERR_Pos: u32 = 2;
pub const USB_OTG_DIEPINT_AHBERR_Msk: u32 = 0x1 << USB_OTG_DIEPINT_AHBERR_Pos;
pub const USB_OTG_DIEPINT_AHBERR: u32 = USB_OTG_DIEPINT_AHBERR_Msk;
pub const USB_OTG_DIEPINT_TOC_Pos: u32 = 3;
pub const USB_OTG_DIEPINT_TOC_Msk: u32 = 0x1 << USB_OTG_DIEPINT_TOC_Pos;
pub const USB_OTG_DIEPINT_TOC: u32 = USB_OTG_DIEPINT_TOC_Msk;
pub const USB_OTG_DIEPINT_ITTXFE_Pos: u32 = 4;
pub const USB_OTG_DIEPINT_ITTXFE_Msk: u32 = 0x1 << USB_OTG_DIEPINT_ITTXFE_Pos;
pub const USB_OTG_DIEPINT_ITTXFE: u32 = USB_OTG_DIEPINT_ITTXFE_Msk;
pub const USB_OTG_DIEPINT_INEPNM_Pos: u32 = 5;
pub const USB_OTG_DIEPINT_INEPNM_Msk: u32 = 0x1 << USB_OTG_DIEPINT_INEPNM_Pos;
pub const USB_OTG_DIEPINT_INEPNM: u32 = USB_OTG_DIEPINT_INEPNM_Msk;
pub const USB_OTG_DIEPINT_INEPNE_Pos: u32 = 6;
pub const USB_OTG_DIEPINT_INEPNE_Msk: u32 = 0x1 << USB_OTG_DIEPINT_INEPNE_Pos;
pub const USB_OTG_DIEPINT_INEPNE: u32 = USB_OTG_DIEPINT_INEPNE_Msk;
pub const USB_OTG_DIEPINT_TXFE_Pos: u32 = 7;
pub const USB_OTG_DIEPINT_TXFE_Msk: u32 = 0x1 << USB_OTG_DIEPINT_TXFE_Pos;
pub const USB_OTG_DIEPINT_TXFE: u32 = USB_OTG_DIEPINT_TXFE_Msk;
pub const USB_OTG_DIEPINT_TXFIFOUDRN_Pos: u32 = 8;
pub const USB_OTG_DIEPINT_TXFIFOUDRN_Msk: u32 = 0x1 << USB_OTG_DIEPINT_TXFIFOUDRN_Pos;
pub const USB_OTG_DIEPINT_TXFIFOUDRN: u32 = USB_OTG_DIEPINT_TXFIFOUDRN_Msk;
pub const USB_OTG_DIEPINT_BNA_Pos: u32 = 9;
pub const USB_OTG_DIEPINT_BNA_Msk: u32 = 0x1 << USB_OTG_DIEPINT_BNA_Pos;
pub const USB_OTG_DIEPINT_BNA: u32 = USB_OTG_DIEPINT_BNA_Msk;
pub const USB_OTG_DIEPINT_PKTDRPSTS_Pos: u32 = 11;
pub const USB_OTG_DIEPINT_PKTDRPSTS_Msk: u32 = 0x1 << USB_OTG_DIEPINT_PKTDRPSTS_Pos;
pub const USB_OTG_DIEPINT_PKTDRPSTS: u32 = USB_OTG_DIEPINT_PKTDRPSTS_Msk;
pub const USB_OTG_DIEPINT_BERR_Pos: u32 = 12;
pub const USB_OTG_DIEPINT_BERR_Msk: u32 = 0x1 << USB_OTG_DIEPINT_BERR_Pos;
pub const USB_OTG_DIEPINT_BERR: u32 = USB_OTG_DIEPINT_BERR_Msk;
pub const USB_OTG_DIEPINT_NAK_Pos: u32 = 13;
pub const USB_OTG_DIEPINT_NAK_Msk: u32 = 0x1 << USB_OTG_DIEPINT_NAK_Pos;
pub const USB_OTG_DIEPINT_NAK: u32 = USB_OTG_DIEPINT_NAK_Msk;
pub const USB_OTG_HCINTMSK_XFRCM_Pos: u32 = 0;
pub const USB_OTG_HCINTMSK_XFRCM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_XFRCM_Pos;
pub const USB_OTG_HCINTMSK_XFRCM: u32 = USB_OTG_HCINTMSK_XFRCM_Msk;
pub const USB_OTG_HCINTMSK_CHHM_Pos: u32 = 1;
pub const USB_OTG_HCINTMSK_CHHM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_CHHM_Pos;
pub const USB_OTG_HCINTMSK_CHHM: u32 = USB_OTG_HCINTMSK_CHHM_Msk;
pub const USB_OTG_HCINTMSK_AHBERR_Pos: u32 = 2;
pub const USB_OTG_HCINTMSK_AHBERR_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_AHBERR_Pos;
pub const USB_OTG_HCINTMSK_AHBERR: u32 = USB_OTG_HCINTMSK_AHBERR_Msk;
pub const USB_OTG_HCINTMSK_STALLM_Pos: u32 = 3;
pub const USB_OTG_HCINTMSK_STALLM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_STALLM_Pos;
pub const USB_OTG_HCINTMSK_STALLM: u32 = USB_OTG_HCINTMSK_STALLM_Msk;
pub const USB_OTG_HCINTMSK_NAKM_Pos: u32 = 4;
pub const USB_OTG_HCINTMSK_NAKM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_NAKM_Pos;
pub const USB_OTG_HCINTMSK_NAKM: u32 = USB_OTG_HCINTMSK_NAKM_Msk;
pub const USB_OTG_HCINTMSK_ACKM_Pos: u32 = 5;
pub const USB_OTG_HCINTMSK_ACKM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_ACKM_Pos;
pub const USB_OTG_HCINTMSK_ACKM: u32 = USB_OTG_HCINTMSK_ACKM_Msk;
pub const USB_OTG_HCINTMSK_NYET_Pos: u32 = 6;
pub const USB_OTG_HCINTMSK_NYET_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_NYET_Pos;
pub const USB_OTG_HCINTMSK_NYET: u32 = USB_OTG_HCINTMSK_NYET_Msk;
pub const USB_OTG_HCINTMSK_TXERRM_Pos: u32 = 7;
pub const USB_OTG_HCINTMSK_TXERRM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_TXERRM_Pos;
pub const USB_OTG_HCINTMSK_TXERRM: u32 = USB_OTG_HCINTMSK_TXERRM_Msk;
pub const USB_OTG_HCINTMSK_BBERRM_Pos: u32 = 8;
pub const USB_OTG_HCINTMSK_BBERRM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_BBERRM_Pos;
pub const USB_OTG_HCINTMSK_BBERRM: u32 = USB_OTG_HCINTMSK_BBERRM_Msk;
pub const USB_OTG_HCINTMSK_FRMORM_Pos: u32 = 9;
pub const USB_OTG_HCINTMSK_FRMORM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_FRMORM_Pos;
pub const USB_OTG_HCINTMSK_FRMORM: u32 = USB_OTG_HCINTMSK_FRMORM_Msk;
pub const USB_OTG_HCINTMSK_DTERRM_Pos: u32 = 10;
pub const USB_OTG_HCINTMSK_DTERRM_Msk: u32 = 0x1 << USB_OTG_HCINTMSK_DTERRM_Pos;
pub const USB_OTG_HCINTMSK_DTERRM: u32 = USB_OTG_HCINTMSK_DTERRM_Msk;
pub const USB_OTG_DIEPTSIZ_XFRSIZ_Pos: u32 = 0;
pub const USB_OTG_DIEPTSIZ_XFRSIZ_Msk: u32 = 0x7FFFF << USB_OTG_DIEPTSIZ_XFRSIZ_Pos;
pub const USB_OTG_DIEPTSIZ_XFRSIZ: u32 = USB_OTG_DIEPTSIZ_XFRSIZ_Msk;
pub const USB_OTG_DIEPTSIZ_PKTCNT_Pos: u32 = 19;
pub const USB_OTG_DIEPTSIZ_PKTCNT_Msk: u32 = 0x3FF << USB_OTG_DIEPTSIZ_PKTCNT_Pos;
pub const USB_OTG_DIEPTSIZ_PKTCNT: u32 = USB_OTG_DIEPTSIZ_PKTCNT_Msk;
pub const USB_OTG_DIEPTSIZ_MULCNT_Pos: u32 = 29;
pub const USB_OTG_DIEPTSIZ_MULCNT_Msk: u32 = 0x3 << USB_OTG_DIEPTSIZ_MULCNT_Pos;
pub const USB_OTG_DIEPTSIZ_MULCNT: u32 = USB_OTG_DIEPTSIZ_MULCNT_Msk;
pub const USB_OTG_HCTSIZ_XFRSIZ_Pos: u32 = 0;
pub const USB_OTG_HCTSIZ_XFRSIZ_Msk: u32 = 0x7FFFF << USB_OTG_HCTSIZ_XFRSIZ_Pos;
pub const USB_OTG_HCTSIZ_XFRSIZ: u32 = USB_OTG_HCTSIZ_XFRSIZ_Msk;
pub const USB_OTG_HCTSIZ_PKTCNT_Pos: u32 = 19;
pub const USB_OTG_HCTSIZ_PKTCNT_Msk: u32 = 0x3FF << USB_OTG_HCTSIZ_PKTCNT_Pos;
pub const USB_OTG_HCTSIZ_PKTCNT: u32 = USB_OTG_HCTSIZ_PKTCNT_Msk;
pub const USB_OTG_HCTSIZ_DOPING_Pos: u32 = 31;
pub const USB_OTG_HCTSIZ_DOPING_Msk: u32 = 0x1 << USB_OTG_HCTSIZ_DOPING_Pos;
pub const USB_OTG_HCTSIZ_DOPING: u32 = USB_OTG_HCTSIZ_DOPING_Msk;
pub const USB_OTG_HCTSIZ_DPID_Pos: u32 = 29;
pub const USB_OTG_HCTSIZ_DPID_Msk: u32 = 0x3 << USB_OTG_HCTSIZ_DPID_Pos;
pub const USB_OTG_HCTSIZ_DPID: u32 = USB_OTG_HCTSIZ_DPID_Msk;
pub const USB_OTG_HCTSIZ_DPID_0: u32 = 0x1 << USB_OTG_HCTSIZ_DPID_Pos;
pub const USB_OTG_HCTSIZ_DPID_1: u32 = 0x2 << USB_OTG_HCTSIZ_DPID_Pos;
pub const USB_OTG_DIEPDMA_DMAADDR_Pos: u32 = 0;
pub const USB_OTG_DIEPDMA_DMAADDR_Msk: u32 = 0xFFFFFFFF << USB_OTG_DIEPDMA_DMAADDR_Pos;
pub const USB_OTG_DIEPDMA_DMAADDR: u32 = USB_OTG_DIEPDMA_DMAADDR_Msk;
pub const USB_OTG_HCDMA_DMAADDR_Pos: u32 = 0;
pub const USB_OTG_HCDMA_DMAADDR_Msk: u32 = 0xFFFFFFFF << USB_OTG_HCDMA_DMAADDR_Pos;
pub const USB_OTG_HCDMA_DMAADDR: u32 = USB_OTG_HCDMA_DMAADDR_Msk;
pub const USB_OTG_DTXFSTS_INEPTFSAV_Pos: u32 = 0;
pub const USB_OTG_DTXFSTS_INEPTFSAV_Msk: u32 = 0xFFFF << USB_OTG_DTXFSTS_INEPTFSAV_Pos;
pub const USB_OTG_DTXFSTS_INEPTFSAV: u32 = USB_OTG_DTXFSTS_INEPTFSAV_Msk;
pub const USB_OTG_DIEPTXF_INEPTXSA_Pos: u32 = 0;
pub const USB_OTG_DIEPTXF_INEPTXSA_Msk: u32 = 0xFFFF << USB_OTG_DIEPTXF_INEPTXSA_Pos;
pub const USB_OTG_DIEPTXF_INEPTXSA: u32 = USB_OTG_DIEPTXF_INEPTXSA_Msk;
pub const USB_OTG_DIEPTXF_INEPTXFD_Pos: u32 = 16;
pub const USB_OTG_DIEPTXF_INEPTXFD_Msk: u32 = 0xFFFF << USB_OTG_DIEPTXF_INEPTXFD_Pos;
pub const USB_OTG_DIEPTXF_INEPTXFD: u32 = USB_OTG_DIEPTXF_INEPTXFD_Msk;
pub const USB_OTG_DOEPCTL_MPSIZ_Pos: u32 = 0;
pub const USB_OTG_DOEPCTL_MPSIZ_Msk: u32 = 0x7FF << USB_OTG_DOEPCTL_MPSIZ_Pos;
pub const USB_OTG_DOEPCTL_MPSIZ: u32 = USB_OTG_DOEPCTL_MPSIZ_Msk;
pub const USB_OTG_DOEPCTL_USBAEP_Pos: u32 = 15;
pub const USB_OTG_DOEPCTL_USBAEP_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_USBAEP_Pos;
pub const USB_OTG_DOEPCTL_USBAEP: u32 = USB_OTG_DOEPCTL_USBAEP_Msk;
pub const USB_OTG_DOEPCTL_NAKSTS_Pos: u32 = 17;
pub const USB_OTG_DOEPCTL_NAKSTS_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_NAKSTS_Pos;
pub const USB_OTG_DOEPCTL_NAKSTS: u32 = USB_OTG_DOEPCTL_NAKSTS_Msk;
pub const USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos: u32 = 28;
pub const USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos;
pub const USB_OTG_DOEPCTL_SD0PID_SEVNFRM: u32 = USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk;
pub const USB_OTG_DOEPCTL_SODDFRM_Pos: u32 = 29;
pub const USB_OTG_DOEPCTL_SODDFRM_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_SODDFRM_Pos;
pub const USB_OTG_DOEPCTL_SODDFRM: u32 = USB_OTG_DOEPCTL_SODDFRM_Msk;
pub const USB_OTG_DOEPCTL_EPTYP_Pos: u32 = 18;
pub const USB_OTG_DOEPCTL_EPTYP_Msk: u32 = 0x3 << USB_OTG_DOEPCTL_EPTYP_Pos;
pub const USB_OTG_DOEPCTL_EPTYP: u32 = USB_OTG_DOEPCTL_EPTYP_Msk;
pub const USB_OTG_DOEPCTL_EPTYP_0: u32 = 0x1 << USB_OTG_DOEPCTL_EPTYP_Pos;
pub const USB_OTG_DOEPCTL_EPTYP_1: u32 = 0x2 << USB_OTG_DOEPCTL_EPTYP_Pos;
pub const USB_OTG_DOEPCTL_SNPM_Pos: u32 = 20;
pub const USB_OTG_DOEPCTL_SNPM_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_SNPM_Pos;
pub const USB_OTG_DOEPCTL_SNPM: u32 = USB_OTG_DOEPCTL_SNPM_Msk;
pub const USB_OTG_DOEPCTL_STALL_Pos: u32 = 21;
pub const USB_OTG_DOEPCTL_STALL_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_STALL_Pos;
pub const USB_OTG_DOEPCTL_STALL: u32 = USB_OTG_DOEPCTL_STALL_Msk;
pub const USB_OTG_DOEPCTL_CNAK_Pos: u32 = 26;
pub const USB_OTG_DOEPCTL_CNAK_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_CNAK_Pos;
pub const USB_OTG_DOEPCTL_CNAK: u32 = USB_OTG_DOEPCTL_CNAK_Msk;
pub const USB_OTG_DOEPCTL_SNAK_Pos: u32 = 27;
pub const USB_OTG_DOEPCTL_SNAK_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_SNAK_Pos;
pub const USB_OTG_DOEPCTL_SNAK: u32 = USB_OTG_DOEPCTL_SNAK_Msk;
pub const USB_OTG_DOEPCTL_EPDIS_Pos: u32 = 30;
pub const USB_OTG_DOEPCTL_EPDIS_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_EPDIS_Pos;
pub const USB_OTG_DOEPCTL_EPDIS: u32 = USB_OTG_DOEPCTL_EPDIS_Msk;
pub const USB_OTG_DOEPCTL_EPENA_Pos: u32 = 31;
pub const USB_OTG_DOEPCTL_EPENA_Msk: u32 = 0x1 << USB_OTG_DOEPCTL_EPENA_Pos;
pub const USB_OTG_DOEPCTL_EPENA: u32 = USB_OTG_DOEPCTL_EPENA_Msk;
pub const USB_OTG_DOEPINT_XFRC_Pos: u32 = 0;
pub const USB_OTG_DOEPINT_XFRC_Msk: u32 = 0x1 << USB_OTG_DOEPINT_XFRC_Pos;
pub const USB_OTG_DOEPINT_XFRC: u32 = USB_OTG_DOEPINT_XFRC_Msk;
pub const USB_OTG_DOEPINT_EPDISD_Pos: u32 = 1;
pub const USB_OTG_DOEPINT_EPDISD_Msk: u32 = 0x1 << USB_OTG_DOEPINT_EPDISD_Pos;
pub const USB_OTG_DOEPINT_EPDISD: u32 = USB_OTG_DOEPINT_EPDISD_Msk;
pub const USB_OTG_DOEPINT_AHBERR_Pos: u32 = 2;
pub const USB_OTG_DOEPINT_AHBERR_Msk: u32 = 0x1 << USB_OTG_DOEPINT_AHBERR_Pos;
pub const USB_OTG_DOEPINT_AHBERR: u32 = USB_OTG_DOEPINT_AHBERR_Msk;
pub const USB_OTG_DOEPINT_STUP_Pos: u32 = 3;
pub const USB_OTG_DOEPINT_STUP_Msk: u32 = 0x1 << USB_OTG_DOEPINT_STUP_Pos;
pub const USB_OTG_DOEPINT_STUP: u32 = USB_OTG_DOEPINT_STUP_Msk;
pub const USB_OTG_DOEPINT_OTEPDIS_Pos: u32 = 4;
pub const USB_OTG_DOEPINT_OTEPDIS_Msk: u32 = 0x1 << USB_OTG_DOEPINT_OTEPDIS_Pos;
pub const USB_OTG_DOEPINT_OTEPDIS: u32 = USB_OTG_DOEPINT_OTEPDIS_Msk;
pub const USB_OTG_DOEPINT_OTEPSPR_Pos: u32 = 5;
pub const USB_OTG_DOEPINT_OTEPSPR_Msk: u32 = 0x1 << USB_OTG_DOEPINT_OTEPSPR_Pos;
pub const USB_OTG_DOEPINT_OTEPSPR: u32 = USB_OTG_DOEPINT_OTEPSPR_Msk;
pub const USB_OTG_DOEPINT_B2BSTUP_Pos: u32 = 6;
pub const USB_OTG_DOEPINT_B2BSTUP_Msk: u32 = 0x1 << USB_OTG_DOEPINT_B2BSTUP_Pos;
pub const USB_OTG_DOEPINT_B2BSTUP: u32 = USB_OTG_DOEPINT_B2BSTUP_Msk;
pub const USB_OTG_DOEPINT_OUTPKTERR_Pos: u32 = 8;
pub const USB_OTG_DOEPINT_OUTPKTERR_Msk: u32 = 0x1 << USB_OTG_DOEPINT_OUTPKTERR_Pos;
pub const USB_OTG_DOEPINT_OUTPKTERR: u32 = USB_OTG_DOEPINT_OUTPKTERR_Msk;
pub const USB_OTG_DOEPINT_BNA_Pos: u32 = 9;
pub const USB_OTG_DOEPINT_BNA_Msk: u32 = 0x1 << USB_OTG_DOEPINT_BNA_Pos;
pub const USB_OTG_DOEPINT_BNA: u32 = USB_OTG_DOEPINT_BNA_Msk;
pub const USB_OTG_DOEPINT_BERR_Pos: u32 = 12;
pub const USB_OTG_DOEPINT_BERR_Msk: u32 = 0x1 << USB_OTG_DOEPINT_BERR_Pos;
pub const USB_OTG_DOEPINT_BERR: u32 = USB_OTG_DOEPINT_BERR_Msk;
pub const USB_OTG_DOEPINT_NAK_Pos: u32 = 13;
pub const USB_OTG_DOEPINT_NAK_Msk: u32 = 0x1 << USB_OTG_DOEPINT_NAK_Pos;
pub const USB_OTG_DOEPINT_NAK: u32 = USB_OTG_DOEPINT_NAK_Msk;
pub const USB_OTG_DOEPINT_NYET_Pos: u32 = 14;
pub const USB_OTG_DOEPINT_NYET_Msk: u32 = 0x1 << USB_OTG_DOEPINT_NYET_Pos;
pub const USB_OTG_DOEPINT_NYET: u32 = USB_OTG_DOEPINT_NYET_Msk;
pub const USB_OTG_DOEPINT_STPKTRX_Pos: u32 = 15;
pub const USB_OTG_DOEPINT_STPKTRX_Msk: u32 = 0x1 << USB_OTG_DOEPINT_STPKTRX_Pos;
pub const USB_OTG_DOEPINT_STPKTRX: u32 = USB_OTG_DOEPINT_STPKTRX_Msk;
pub const USB_OTG_DOEPTSIZ_XFRSIZ_Pos: u32 = 0;
pub const USB_OTG_DOEPTSIZ_XFRSIZ_Msk: u32 = 0x7FFFF << USB_OTG_DOEPTSIZ_XFRSIZ_Pos;
pub const USB_OTG_DOEPTSIZ_XFRSIZ: u32 = USB_OTG_DOEPTSIZ_XFRSIZ_Msk;
pub const USB_OTG_DOEPTSIZ_PKTCNT_Pos: u32 = 19;
pub const USB_OTG_DOEPTSIZ_PKTCNT_Msk: u32 = 0x3FF << USB_OTG_DOEPTSIZ_PKTCNT_Pos;
pub const USB_OTG_DOEPTSIZ_PKTCNT: u32 = USB_OTG_DOEPTSIZ_PKTCNT_Msk;
pub const USB_OTG_DOEPTSIZ_STUPCNT_Pos: u32 = 29;
pub const USB_OTG_DOEPTSIZ_STUPCNT_Msk: u32 = 0x3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos;
pub const USB_OTG_DOEPTSIZ_STUPCNT: u32 = USB_OTG_DOEPTSIZ_STUPCNT_Msk;
pub const USB_OTG_DOEPTSIZ_STUPCNT_0: u32 = 0x1 << USB_OTG_DOEPTSIZ_STUPCNT_Pos;
pub const USB_OTG_DOEPTSIZ_STUPCNT_1: u32 = 0x2 << USB_OTG_DOEPTSIZ_STUPCNT_Pos;
pub const USB_OTG_PCGCCTL_STOPCLK_Pos: u32 = 0;
pub const USB_OTG_PCGCCTL_STOPCLK_Msk: u32 = 0x1 << USB_OTG_PCGCCTL_STOPCLK_Pos;
pub const USB_OTG_PCGCCTL_STOPCLK: u32 = USB_OTG_PCGCCTL_STOPCLK_Msk;
pub const USB_OTG_PCGCCTL_GATECLK_Pos: u32 = 1;
pub const USB_OTG_PCGCCTL_GATECLK_Msk: u32 = 0x1 << USB_OTG_PCGCCTL_GATECLK_Pos;
pub const USB_OTG_PCGCCTL_GATECLK: u32 = USB_OTG_PCGCCTL_GATECLK_Msk;
pub const USB_OTG_PCGCCTL_PHYSUSP_Pos: u32 = 4;
pub const USB_OTG_PCGCCTL_PHYSUSP_Msk: u32 = 0x1 << USB_OTG_PCGCCTL_PHYSUSP_Pos;
pub const USB_OTG_PCGCCTL_PHYSUSP: u32 = USB_OTG_PCGCCTL_PHYSUSP_Msk;
