{"vcs1":{"timestamp_begin":1739359084.741135776, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739359085.080913309, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739359085.398156809, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739359084.523546913}
{"VCS_COMP_START_TIME": 1739359084.523546913}
{"VCS_COMP_END_TIME": 1739359085.615370487}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265552}}
{"vcselab": {"peak_mem": 150352}}
