{"info": {"author": "Sameer Gauria", "author_email": "sgauria+python@gmail.com", "bugtrack_url": null, "classifiers": [], "description": "Verilog is a Hardware Description Language (HDL) used to model digital logic. While simulating logic circuits, the values of signals can be written out to a Value Change Dump (VCD) file. This module can be used to parse a VCD file so that further analysis can be performed on the simulation data. The entire VCD file can be stored in a Python data structure and manipulated using standard hash and array operations.\n\nMore details in the module file : Verilog_VCD.py .\n\nOriginally written in Perl by Gene Sullivan (gsullivan@cpan.org) .\nTranslated into Python by Sameer Gauria (sgauria+python@gmail.com) .\nPatches submitted by Scott Chin, Sylvain Guilley, Bogdan Tabacaru, Andrew Becker, and a substantial performance improvement by Matthew Clapp.", "description_content_type": null, "docs_url": null, "download_url": "", "downloads": {"last_day": -1, "last_month": -1, "last_week": -1}, "home_page": "https://pypi.python.org/pypi/Verilog_VCD/", "keywords": "", "license": "", "maintainer": "", "maintainer_email": "", "name": "Verilog_VCD", "package_url": "https://pypi.org/project/Verilog_VCD/", "platform": "", "project_url": "https://pypi.org/project/Verilog_VCD/", "project_urls": {"Homepage": "https://pypi.python.org/pypi/Verilog_VCD/"}, "release_url": "https://pypi.org/project/Verilog_VCD/1.11/", "requires_dist": null, "requires_python": "", "summary": "Module to Parse VCD (Value-Change-Dump) files", "version": "1.11", "yanked": false, "html_description": "<div class=\"project-description\">\n            <p>Verilog is a Hardware Description Language (HDL) used to model digital logic. While simulating logic circuits, the values of signals can be written out to a Value Change Dump (VCD) file. This module can be used to parse a VCD file so that further analysis can be performed on the simulation data. The entire VCD file can be stored in a Python data structure and manipulated using standard hash and array operations.</p>\n<p>More details in the module file : Verilog_VCD.py .</p>\n<p>Originally written in Perl by Gene Sullivan (<a href=\"mailto:gsullivan%40cpan.org\">gsullivan<span>@</span>cpan<span>.</span>org</a>) .\nTranslated into Python by Sameer Gauria (<a href=\"mailto:sgauria+python%40gmail.com\">sgauria+python<span>@</span>gmail<span>.</span>com</a>) .\nPatches submitted by Scott Chin, Sylvain Guilley, Bogdan Tabacaru, Andrew Becker, and a substantial performance improvement by Matthew Clapp.</p>\n\n          </div>"}, "last_serial": 2434025, "releases": {"1.0": [{"comment_text": "", "digests": {"md5": "b338ec1da05eeaac47e2977385afb913", "sha256": "5333ae249d787317d0013967644c9f856052cd47fad81eed2628df1a45c933a4"}, "downloads": -1, "filename": "Verilog_VCD-1.0.tar.gz", "has_sig": false, "md5_digest": "b338ec1da05eeaac47e2977385afb913", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 5590, "upload_time": "2012-11-19T15:16:51", "upload_time_iso_8601": "2012-11-19T15:16:51.935299Z", "url": "https://files.pythonhosted.org/packages/67/20/cab467f16b59f914f21a5e750220c8e3f0f0e81e412f8591958048ed560f/Verilog_VCD-1.0.tar.gz", "yanked": false}], "1.01": [{"comment_text": "", "digests": {"md5": "6e36ea9833486147b26e1458725607c4", "sha256": "0e9510cc029d7c258eabb046f15f232ea82ff33b42d2e3f34a47896be6be78e6"}, "downloads": -1, "filename": "Verilog_VCD-1.01.tar.gz", "has_sig": false, "md5_digest": "6e36ea9833486147b26e1458725607c4", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 5637, "upload_time": "2013-02-06T20:26:52", "upload_time_iso_8601": "2013-02-06T20:26:52.591218Z", "url": "https://files.pythonhosted.org/packages/c7/78/6d899e29dc0515dc8bc99304b3dcc92340b4b67a48f956ec6dc24fd80663/Verilog_VCD-1.01.tar.gz", "yanked": false}], "1.02": [{"comment_text": "", "digests": {"md5": "e8336ebb31fbd3ab83bc933e4ebd7ee6", "sha256": "8d666f03e714ccbd444071202d4bf1ba2bb43c9c87708f68713ae032c45add01"}, "downloads": -1, "filename": "Verilog_VCD-1.02.tar.gz", "has_sig": false, "md5_digest": "e8336ebb31fbd3ab83bc933e4ebd7ee6", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 5656, "upload_time": "2013-02-06T20:29:33", "upload_time_iso_8601": "2013-02-06T20:29:33.074212Z", "url": "https://files.pythonhosted.org/packages/15/9f/c01deb8f4c0066e9b16803fea59d8d859b82cc121109c544e147d4760592/Verilog_VCD-1.02.tar.gz", "yanked": false}], "1.03": [{"comment_text": "", "digests": {"md5": "ad8e73cbe063449c49955f2d22a67209", "sha256": "e2de2b87834d5f21ac1a490cb85298dfeec866f404a1296fe0d6edef9d27d24e"}, "downloads": -1, "filename": "Verilog_VCD-1.03.tar.gz", "has_sig": false, "md5_digest": "ad8e73cbe063449c49955f2d22a67209", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 5738, "upload_time": "2013-09-19T00:55:28", "upload_time_iso_8601": "2013-09-19T00:55:28.393289Z", "url": "https://files.pythonhosted.org/packages/18/33/cd34b71c7dd1aa8cdb0f4c260ae5733960936552f259cf9cfd20cc7e0b04/Verilog_VCD-1.03.tar.gz", "yanked": false}], "1.04": [{"comment_text": "", "digests": {"md5": "7f09e9d817aff05fe77236b2db3d2e1c", "sha256": "67d037648cd66642b6eea9228451c8733e5cc5170e89ba223ec14f89c95d2701"}, "downloads": -1, "filename": "Verilog_VCD-1.04.tar.gz", "has_sig": false, "md5_digest": "7f09e9d817aff05fe77236b2db3d2e1c", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 5817, "upload_time": "2014-02-28T20:48:01", "upload_time_iso_8601": "2014-02-28T20:48:01.767565Z", "url": "https://files.pythonhosted.org/packages/8a/8e/6a6eac5f83edd73832c6a0d374b4d2ae1eb0ec11e4d91930e988f1248e46/Verilog_VCD-1.04.tar.gz", "yanked": false}], "1.05": [{"comment_text": "", "digests": {"md5": "b5ed595bae948529560fb18266200aa1", "sha256": "e103b4399558aec923523a3e294d1415942202154211c622fa18c7bdbe03c09b"}, "downloads": -1, "filename": "Verilog_VCD-1.05.tar.gz", "has_sig": false, "md5_digest": "b5ed595bae948529560fb18266200aa1", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 5855, "upload_time": "2014-02-28T20:52:40", "upload_time_iso_8601": "2014-02-28T20:52:40.638381Z", "url": "https://files.pythonhosted.org/packages/d6/4a/c173f9ce74e8f8071acf64f4657a4e5207a16676b2925a71d007682bc13b/Verilog_VCD-1.05.tar.gz", "yanked": false}], "1.06": [{"comment_text": "", "digests": {"md5": "baca3431046db5b681b2a164e5feebfa", "sha256": "2dcb32c575218645c7b9149244a16e4ed6fe00055839c21c9aa3f0b9910adbe3"}, "downloads": -1, "filename": "Verilog_VCD-1.06.tar.gz", "has_sig": false, "md5_digest": "baca3431046db5b681b2a164e5feebfa", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 5924, "upload_time": "2015-07-14T16:24:37", "upload_time_iso_8601": "2015-07-14T16:24:37.077347Z", "url": "https://files.pythonhosted.org/packages/a4/c1/208892a2b287367610d9035e26dfacb15c2448e3fdc10509b4c56a88dacc/Verilog_VCD-1.06.tar.gz", "yanked": false}], "1.07": [{"comment_text": "", "digests": {"md5": "8f88169e20a7d60b17cd164fa0b5d255", "sha256": "507d1324d7e876fe71980a5ad9bb0191e2a0c4f4f06102d5e36e743d065fad10"}, "downloads": -1, "filename": "Verilog_VCD-1.07.tar.gz", "has_sig": false, "md5_digest": "8f88169e20a7d60b17cd164fa0b5d255", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 5953, "upload_time": "2016-02-24T01:27:05", "upload_time_iso_8601": "2016-02-24T01:27:05.256190Z", "url": "https://files.pythonhosted.org/packages/f7/83/1dc7fb34520619b27d66cde23437f7ab0df13cbb53a1b80a320eae737697/Verilog_VCD-1.07.tar.gz", "yanked": false}], "1.08": [{"comment_text": "", "digests": {"md5": "6b634e9ba7e9eb9734e43063e694f258", "sha256": "93f9fa6b0fefceee1ebff899bf5ba75d131dd97bc274f6dba2d3cc99996cbcc2"}, "downloads": -1, "filename": "Verilog_VCD-1.08.tar.gz", "has_sig": false, "md5_digest": "6b634e9ba7e9eb9734e43063e694f258", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 5967, "upload_time": "2016-08-29T14:40:31", "upload_time_iso_8601": "2016-08-29T14:40:31.554440Z", "url": "https://files.pythonhosted.org/packages/20/34/312445b6a09688675b68aefce814c04f45be77c5c67d8c07d3fb4f6140b5/Verilog_VCD-1.08.tar.gz", "yanked": false}], "1.09": [{"comment_text": "", "digests": {"md5": "c7342d015ca8f38b910cc2ea3ff23e7c", "sha256": "ff5041058889100c9c64fa65ac5aa6e75415ce60ae09a03ac387a08b6c7d6b0a"}, "downloads": -1, "filename": "Verilog_VCD-1.09.tar.gz", "has_sig": false, "md5_digest": "c7342d015ca8f38b910cc2ea3ff23e7c", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 5995, "upload_time": "2016-10-03T18:57:13", "upload_time_iso_8601": "2016-10-03T18:57:13.617426Z", "url": "https://files.pythonhosted.org/packages/f3/02/1903a6c15eb4c63c4b1eb22dad0ae1fd0d9ae0d1fab86937d26c1d87f44c/Verilog_VCD-1.09.tar.gz", "yanked": false}], "1.10": [{"comment_text": "", "digests": {"md5": "16e9a2413ae120be8f5b8ef29b36f048", "sha256": "2c9f22c825a2fb131031150ef319194016071a2935da13291a95c44457dd857c"}, "downloads": -1, "filename": "Verilog_VCD-1.10.tar.gz", "has_sig": false, "md5_digest": "16e9a2413ae120be8f5b8ef29b36f048", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 6102, "upload_time": "2016-10-28T20:22:03", "upload_time_iso_8601": "2016-10-28T20:22:03.815955Z", "url": "https://files.pythonhosted.org/packages/b8/c9/9ee0f96f7242cfe06549f84f9c13c60cd5ea34458262151f977731247050/Verilog_VCD-1.10.tar.gz", "yanked": false}], "1.11": [{"comment_text": "", "digests": {"md5": "024d1937894969608da5b35506fea9a3", "sha256": "2ffa5e3711c57d1312dc411a1918a1f8f171ff10f043c7749fb129ab7642683a"}, "downloads": -1, "filename": "Verilog_VCD-1.11.tar.gz", "has_sig": false, "md5_digest": "024d1937894969608da5b35506fea9a3", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 6120, "upload_time": "2016-10-31T22:54:03", "upload_time_iso_8601": "2016-10-31T22:54:03.968106Z", "url": "https://files.pythonhosted.org/packages/57/80/b810c0b2b172bcb0bc2181b3a5b7c7b58854f8ed2d0bff1dfeb0885b6cfe/Verilog_VCD-1.11.tar.gz", "yanked": false}]}, "urls": [{"comment_text": "", "digests": {"md5": "024d1937894969608da5b35506fea9a3", "sha256": "2ffa5e3711c57d1312dc411a1918a1f8f171ff10f043c7749fb129ab7642683a"}, "downloads": -1, "filename": "Verilog_VCD-1.11.tar.gz", "has_sig": false, "md5_digest": "024d1937894969608da5b35506fea9a3", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 6120, "upload_time": "2016-10-31T22:54:03", "upload_time_iso_8601": "2016-10-31T22:54:03.968106Z", "url": "https://files.pythonhosted.org/packages/57/80/b810c0b2b172bcb0bc2181b3a5b7c7b58854f8ed2d0bff1dfeb0885b6cfe/Verilog_VCD-1.11.tar.gz", "yanked": false}], "timestamp": "Fri May  8 03:36:49 2020"}