/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/vhdl_modulesTMR.v                                                             *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:57                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: vhdl_modules.v                                                                         *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-04-03 19:50:14.363668                                         *
 *           File Size         : 1117                                                               *
 *           MD5 hash          : 311f7c13683cca9b4b85eb3be351634d                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module enc_8b10b(
  input  rst ,
  input  clk ,
  input  ena ,
  input  KI ,
  input [7:0] datain ,
  output [9:0] dataout 
);
endmodule

module spi_master #(
  parameter  F_CLK  = 50000000,
  parameter  F_SCK  = 25000000
)(
  input  clk ,
  input  rst ,
  input  miso ,
  input [7:0] txdat ,
  input  transceive ,
  output  sck ,
  output  mosi ,
  output [7:0] rxdat ,
  output  busy 
);
endmodule

module dec_8b10b(
  input  rst ,
  input  clk ,
  input [9:0] datain ,
  input  datain_valid ,
  output  ko ,
  output [7:0] dataout ,
  output  code_err ,
  output  disp_err 
);
endmodule

