<profile>

<section name = "Vitis HLS Report for 'Crypto_Pipeline_WRITE_DATA_LOOP'" level="0">
<item name = "Date">Wed Feb  5 12:49:49 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.00 ns, 3.268 ns, 1.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4099, 4099, 28.693 us, 28.693 us, 4099, 4099, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WRITE_DATA_LOOP">4097, 4097, 3, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 33, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 74, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln50_fu_599_p2">+, 0, 0, 14, 13, 1</column>
<column name="icmp_ln50_fu_593_p2">icmp, 0, 0, 17, 13, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 13, 26</column>
<column name="i_fu_146">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DataIn_load_reg_693">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_reg_679">4, 0, 4, 0</column>
<column name="empty_reg_679_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="i_fu_146">13, 0, 13, 0</column>
<column name="lshr_ln_reg_683">8, 0, 8, 0</column>
<column name="lshr_ln_reg_683_pp0_iter1_reg">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto_Pipeline_WRITE_DATA_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Crypto_Pipeline_WRITE_DATA_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Crypto_Pipeline_WRITE_DATA_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Crypto_Pipeline_WRITE_DATA_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Crypto_Pipeline_WRITE_DATA_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Crypto_Pipeline_WRITE_DATA_LOOP, return value</column>
<column name="DataRAM_address0">out, 8, ap_memory, DataRAM, array</column>
<column name="DataRAM_ce0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_we0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_d0">out, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_1_address0">out, 8, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_ce0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_we0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_d0">out, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_2_address0">out, 8, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_ce0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_we0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_d0">out, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_3_address0">out, 8, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_ce0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_we0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_d0">out, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_4_address0">out, 8, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_ce0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_we0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_d0">out, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_5_address0">out, 8, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_ce0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_we0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_d0">out, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_6_address0">out, 8, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_ce0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_we0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_d0">out, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_7_address0">out, 8, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_ce0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_we0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_d0">out, 32, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_8_address0">out, 8, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_ce0">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_we0">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_d0">out, 32, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_9_address0">out, 8, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_ce0">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_we0">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_d0">out, 32, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_10_address0">out, 8, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_ce0">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_we0">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_d0">out, 32, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_11_address0">out, 8, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_ce0">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_we0">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_d0">out, 32, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_12_address0">out, 8, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_ce0">out, 1, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_we0">out, 1, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_d0">out, 32, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_13_address0">out, 8, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_ce0">out, 1, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_we0">out, 1, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_d0">out, 32, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_14_address0">out, 8, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_ce0">out, 1, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_we0">out, 1, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_d0">out, 32, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_15_address0">out, 8, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_ce0">out, 1, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_we0">out, 1, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_d0">out, 32, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_16_address0">out, 8, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_ce0">out, 1, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_we0">out, 1, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_d0">out, 32, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_17_address0">out, 8, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_ce0">out, 1, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_we0">out, 1, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_d0">out, 32, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_18_address0">out, 8, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_ce0">out, 1, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_we0">out, 1, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_d0">out, 32, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_19_address0">out, 8, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_ce0">out, 1, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_we0">out, 1, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_d0">out, 32, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_20_address0">out, 8, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_ce0">out, 1, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_we0">out, 1, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_d0">out, 32, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_21_address0">out, 8, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_ce0">out, 1, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_we0">out, 1, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_d0">out, 32, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_22_address0">out, 8, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_ce0">out, 1, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_we0">out, 1, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_d0">out, 32, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_23_address0">out, 8, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_ce0">out, 1, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_we0">out, 1, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_d0">out, 32, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_24_address0">out, 8, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_ce0">out, 1, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_we0">out, 1, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_d0">out, 32, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_25_address0">out, 8, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_ce0">out, 1, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_we0">out, 1, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_d0">out, 32, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_26_address0">out, 8, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_ce0">out, 1, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_we0">out, 1, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_d0">out, 32, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_27_address0">out, 8, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_ce0">out, 1, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_we0">out, 1, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_d0">out, 32, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_28_address0">out, 8, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_ce0">out, 1, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_we0">out, 1, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_d0">out, 32, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_29_address0">out, 8, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_ce0">out, 1, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_we0">out, 1, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_d0">out, 32, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_30_address0">out, 8, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_ce0">out, 1, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_we0">out, 1, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_d0">out, 32, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_31_address0">out, 8, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_ce0">out, 1, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_we0">out, 1, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_d0">out, 32, ap_memory, DataRAM_31, array</column>
<column name="DataIn_address0">out, 12, ap_memory, DataIn, array</column>
<column name="DataIn_ce0">out, 1, ap_memory, DataIn, array</column>
<column name="DataIn_q0">in, 32, ap_memory, DataIn, array</column>
<column name="RAMSel_cast">in, 1, ap_none, RAMSel_cast, scalar</column>
</table>
</item>
</section>
</profile>
