/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Oct 29 13:14:19 2015
 *                 Full Compile MD5 Checksum  e7a8666924d6f16d6c48f8d4180ae83b
 *                     (minus title and desc)
 *                 MD5 Checksum               60098f94fd56f39bea342d634b9c6b61
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     414
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_DS_A_MICRO_H__
#define BCHP_DS_A_MICRO_H__

/***************************************************************************
 *DS_A_MICRO - Downstream Micro clock domain Registers
 ***************************************************************************/
#define BCHP_DS_A_MICRO_README                   0x02200000 /* [RW] DS Top SPARE Register */
#define BCHP_DS_A_MICRO_REVID                    0x02200004 /* [RO] Revision ID Register */
#define BCHP_DS_A_MICRO_STATUS                   0x02200008 /* [RO] Status */
#define BCHP_DS_A_MICRO_SW_SPARE1                0x0220000c /* [CFG] Reserved for software use */
#define BCHP_DS_A_MICRO_SW_SPARE2                0x02200010 /* [CFG] Reserved for software use */
#define BCHP_DS_A_MICRO_SW_SPARE3                0x02200014 /* [CFG] Reserved for software use */
#define BCHP_DS_A_MICRO_SW_SPARE4                0x02200018 /* [CFG] Reserved for software use */
#define BCHP_DS_A_MICRO_ECO_SPARE1               0x0220001c /* [CFG] Reserved for hardware ECO */
#define BCHP_DS_A_MICRO_ISO_CTL                  0x02200020 /* [RW] Isolation cell control */

/***************************************************************************
 *README - DS Top SPARE Register
 ***************************************************************************/
/* DS_A_MICRO :: README :: ECO_SPARE_0 [31:00] */
#define BCHP_DS_A_MICRO_README_ECO_SPARE_0_MASK                    0xffffffff
#define BCHP_DS_A_MICRO_README_ECO_SPARE_0_SHIFT                   0
#define BCHP_DS_A_MICRO_README_ECO_SPARE_0_DEFAULT                 0x00000000

/***************************************************************************
 *REVID - Revision ID Register
 ***************************************************************************/
/* DS_A_MICRO :: REVID :: reserved0 [31:12] */
#define BCHP_DS_A_MICRO_REVID_reserved0_MASK                       0xfffff000
#define BCHP_DS_A_MICRO_REVID_reserved0_SHIFT                      12

/* DS_A_MICRO :: REVID :: REVID [11:00] */
#define BCHP_DS_A_MICRO_REVID_REVID_MASK                           0x00000fff
#define BCHP_DS_A_MICRO_REVID_REVID_SHIFT                          0
#define BCHP_DS_A_MICRO_REVID_REVID_DEFAULT                        0x00000b20

/***************************************************************************
 *STATUS - Status
 ***************************************************************************/
/* DS_A_MICRO :: STATUS :: reserved0 [31:04] */
#define BCHP_DS_A_MICRO_STATUS_reserved0_MASK                      0xfffffff0
#define BCHP_DS_A_MICRO_STATUS_reserved0_SHIFT                     4

/* DS_A_MICRO :: STATUS :: CLK_LEAP [03:03] */
#define BCHP_DS_A_MICRO_STATUS_CLK_LEAP_MASK                       0x00000008
#define BCHP_DS_A_MICRO_STATUS_CLK_LEAP_SHIFT                      3

/* DS_A_MICRO :: STATUS :: CLK_AIF [02:02] */
#define BCHP_DS_A_MICRO_STATUS_CLK_AIF_MASK                        0x00000004
#define BCHP_DS_A_MICRO_STATUS_CLK_AIF_SHIFT                       2

/* DS_A_MICRO :: STATUS :: CLK_270 [01:01] */
#define BCHP_DS_A_MICRO_STATUS_CLK_270_MASK                        0x00000002
#define BCHP_DS_A_MICRO_STATUS_CLK_270_SHIFT                       1

/* DS_A_MICRO :: STATUS :: CLK_540 [00:00] */
#define BCHP_DS_A_MICRO_STATUS_CLK_540_MASK                        0x00000001
#define BCHP_DS_A_MICRO_STATUS_CLK_540_SHIFT                       0

/***************************************************************************
 *SW_SPARE1 - Reserved for software use
 ***************************************************************************/
/* DS_A_MICRO :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_DS_A_MICRO_SW_SPARE1_SPARE_MASK                       0xffffffff
#define BCHP_DS_A_MICRO_SW_SPARE1_SPARE_SHIFT                      0
#define BCHP_DS_A_MICRO_SW_SPARE1_SPARE_DEFAULT                    0x00000000

/***************************************************************************
 *SW_SPARE2 - Reserved for software use
 ***************************************************************************/
/* DS_A_MICRO :: SW_SPARE2 :: SPARE [31:00] */
#define BCHP_DS_A_MICRO_SW_SPARE2_SPARE_MASK                       0xffffffff
#define BCHP_DS_A_MICRO_SW_SPARE2_SPARE_SHIFT                      0
#define BCHP_DS_A_MICRO_SW_SPARE2_SPARE_DEFAULT                    0x00000000

/***************************************************************************
 *SW_SPARE3 - Reserved for software use
 ***************************************************************************/
/* DS_A_MICRO :: SW_SPARE3 :: SPARE [31:00] */
#define BCHP_DS_A_MICRO_SW_SPARE3_SPARE_MASK                       0xffffffff
#define BCHP_DS_A_MICRO_SW_SPARE3_SPARE_SHIFT                      0
#define BCHP_DS_A_MICRO_SW_SPARE3_SPARE_DEFAULT                    0x00000000

/***************************************************************************
 *SW_SPARE4 - Reserved for software use
 ***************************************************************************/
/* DS_A_MICRO :: SW_SPARE4 :: SPARE [31:00] */
#define BCHP_DS_A_MICRO_SW_SPARE4_SPARE_MASK                       0xffffffff
#define BCHP_DS_A_MICRO_SW_SPARE4_SPARE_SHIFT                      0
#define BCHP_DS_A_MICRO_SW_SPARE4_SPARE_DEFAULT                    0x00000000

/***************************************************************************
 *ECO_SPARE1 - Reserved for hardware ECO
 ***************************************************************************/
/* DS_A_MICRO :: ECO_SPARE1 :: SPARE [31:00] */
#define BCHP_DS_A_MICRO_ECO_SPARE1_SPARE_MASK                      0xffffffff
#define BCHP_DS_A_MICRO_ECO_SPARE1_SPARE_SHIFT                     0
#define BCHP_DS_A_MICRO_ECO_SPARE1_SPARE_DEFAULT                   0x00000000

/***************************************************************************
 *ISO_CTL - Isolation cell control
 ***************************************************************************/
/* DS_A_MICRO :: ISO_CTL :: reserved0 [31:02] */
#define BCHP_DS_A_MICRO_ISO_CTL_reserved0_MASK                     0xfffffffc
#define BCHP_DS_A_MICRO_ISO_CTL_reserved0_SHIFT                    2

/* DS_A_MICRO :: ISO_CTL :: ISO_EN_DS2IFDAC [01:01] */
#define BCHP_DS_A_MICRO_ISO_CTL_ISO_EN_DS2IFDAC_MASK               0x00000002
#define BCHP_DS_A_MICRO_ISO_CTL_ISO_EN_DS2IFDAC_SHIFT              1
#define BCHP_DS_A_MICRO_ISO_CTL_ISO_EN_DS2IFDAC_DEFAULT            0x00000000

/* DS_A_MICRO :: ISO_CTL :: ISO_EN_IFDAC2DS [00:00] */
#define BCHP_DS_A_MICRO_ISO_CTL_ISO_EN_IFDAC2DS_MASK               0x00000001
#define BCHP_DS_A_MICRO_ISO_CTL_ISO_EN_IFDAC2DS_SHIFT              0
#define BCHP_DS_A_MICRO_ISO_CTL_ISO_EN_IFDAC2DS_DEFAULT            0x00000001

#endif /* #ifndef BCHP_DS_A_MICRO_H__ */

/* End of File */
