<stg><name>rasterization2_Pipeline_RAST2</name>


<trans_list>

<trans id="216" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %triangle_2d_same_z_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_z

]]></Node>
<StgValue><ssdm name="triangle_2d_same_z_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %rhs_V_4_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V_4

]]></Node>
<StgValue><ssdm name="rhs_V_4_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %triangle_2d_same_y2_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y2_cast

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y2_cast_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %rhs_V_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V_3

]]></Node>
<StgValue><ssdm name="rhs_V_3_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %triangle_2d_same_x2_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x2_cast

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x2_cast_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %rhs_V_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V_1

]]></Node>
<StgValue><ssdm name="rhs_V_1_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %triangle_2d_same_y1_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y1_cast

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y1_cast_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %rhs_V_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V

]]></Node>
<StgValue><ssdm name="rhs_V_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %triangle_2d_same_x1_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x1_cast

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x1_cast_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:11 %rhs_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_1

]]></Node>
<StgValue><ssdm name="rhs_1_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %triangle_2d_same_y0_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y0_cast

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y0_cast_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:13 %rhs_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs

]]></Node>
<StgValue><ssdm name="rhs_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %triangle_2d_same_x0_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x0_cast

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x0_cast_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3_cast

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="9">
<![CDATA[
newFuncRoot:19 %rhs_V_4_cast = sext i9 %rhs_V_4_read

]]></Node>
<StgValue><ssdm name="rhs_V_4_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:20 %triangle_2d_same_y2_cast_cast = zext i8 %triangle_2d_same_y2_cast_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y2_cast_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="9">
<![CDATA[
newFuncRoot:21 %rhs_V_3_cast = sext i9 %rhs_V_3_read

]]></Node>
<StgValue><ssdm name="rhs_V_3_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:22 %triangle_2d_same_x2_cast_cast = zext i8 %triangle_2d_same_x2_cast_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x2_cast_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="9">
<![CDATA[
newFuncRoot:23 %rhs_V_1_cast = sext i9 %rhs_V_1_read

]]></Node>
<StgValue><ssdm name="rhs_V_1_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:24 %triangle_2d_same_y1_cast_cast = zext i8 %triangle_2d_same_y1_cast_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y1_cast_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="9">
<![CDATA[
newFuncRoot:25 %rhs_V_cast = sext i9 %rhs_V_read

]]></Node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:26 %triangle_2d_same_x1_cast_cast = zext i8 %triangle_2d_same_x1_cast_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x1_cast_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="9">
<![CDATA[
newFuncRoot:27 %rhs_1_cast = sext i9 %rhs_1_read

]]></Node>
<StgValue><ssdm name="rhs_1_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:28 %triangle_2d_same_y0_cast_cast = zext i8 %triangle_2d_same_y0_cast_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y0_cast_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="9">
<![CDATA[
newFuncRoot:29 %rhs_cast = sext i9 %rhs_read

]]></Node>
<StgValue><ssdm name="rhs_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:30 %triangle_2d_same_x0_cast_cast = zext i8 %triangle_2d_same_x0_cast_read

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x0_cast_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:31 %p_read3_cast_cast = zext i8 %p_read_2

]]></Node>
<StgValue><ssdm name="p_read3_cast_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i16 0, i16 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i16 0, i16 %k_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:34 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body:0 %k_V_1 = load i16 %k_V

]]></Node>
<StgValue><ssdm name="k_V_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body:1 %icmp_ln1027 = icmp_eq  i16 %k_V_1, i16 %p_read_3

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body:3 %add_ln840 = add i16 %k_V_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln191 = br i1 %icmp_ln1027, void %for.body.split, void %return.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="20" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="20" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln191 = store i16 %add_ln840, i16 %k_V

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln191 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="70" st_id="2" stage="19" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="19" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="72" st_id="3" stage="18" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="18" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="74" st_id="4" stage="17" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="17" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="76" st_id="5" stage="16" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="16" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="78" st_id="6" stage="15" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="15" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="80" st_id="7" stage="14" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="14" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="82" st_id="8" stage="13" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="13" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="84" st_id="9" stage="12" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="12" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="86" st_id="10" stage="11" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="11" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="88" st_id="11" stage="10" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="10" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="90" st_id="12" stage="9" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="9" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="92" st_id="13" stage="8" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="8" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="94" st_id="14" stage="7" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="7" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="96" st_id="15" stage="6" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="6" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="98" st_id="16" stage="5" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="5" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="100" st_id="17" stage="4" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="4" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="102" st_id="18" stage="3" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="3" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="104" st_id="19" stage="2" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="105" st_id="19" stage="2" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="106" st_id="20" stage="1" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:2 %rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:3 %ret_V = trunc i8 %rem_i_urem

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:4 %x_V = add i8 %ret_V, i8 %p_read_1

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="20">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:5 %div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="div_i_udiv"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:6 %trunc_ln186 = trunc i8 %div_i_udiv

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:7 %y_V = add i8 %trunc_ln186, i8 %p_read

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:12 %zext_ln1496_1 = zext i8 %y_V

]]></Node>
<StgValue><ssdm name="zext_ln1496_1"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:13 %ret_V_19 = sub i9 %zext_ln1496_1, i9 %triangle_2d_same_y0_cast_cast

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="9">
<![CDATA[
for.body.split:14 %sext_ln186_3 = sext i9 %ret_V_19

]]></Node>
<StgValue><ssdm name="sext_ln186_3"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:15 %ret_V_20 = mul i18 %sext_ln186_3, i18 %rhs_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:20 %ret_V_23 = sub i9 %zext_ln1496_1, i9 %triangle_2d_same_y1_cast_cast

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="9">
<![CDATA[
for.body.split:21 %sext_ln186_5 = sext i9 %ret_V_23

]]></Node>
<StgValue><ssdm name="sext_ln186_5"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:22 %ret_V_24 = mul i18 %sext_ln186_5, i18 %rhs_V_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:27 %ret_V_27 = sub i9 %zext_ln1496_1, i9 %triangle_2d_same_y2_cast_cast

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="9">
<![CDATA[
for.body.split:28 %sext_ln186_7 = sext i9 %ret_V_27

]]></Node>
<StgValue><ssdm name="sext_ln186_7"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:29 %ret_V_28 = mul i18 %sext_ln186_7, i18 %rhs_V_4_cast

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="122" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:15 %ret_V_20 = mul i18 %sext_ln186_3, i18 %rhs_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:22 %ret_V_24 = mul i18 %sext_ln186_5, i18 %rhs_V_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:29 %ret_V_28 = mul i18 %sext_ln186_7, i18 %rhs_V_4_cast

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="125" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:8 %zext_ln1496 = zext i8 %x_V

]]></Node>
<StgValue><ssdm name="zext_ln1496"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:9 %ret_V_17 = sub i9 %zext_ln1496, i9 %triangle_2d_same_x0_cast_cast

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="127" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="9">
<![CDATA[
for.body.split:10 %sext_ln186 = sext i9 %ret_V_17

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="128" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:11 %ret_V_18 = mul i18 %sext_ln186, i18 %rhs_cast

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="129" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:15 %ret_V_20 = mul i18 %sext_ln186_3, i18 %rhs_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="130" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:16 %sub_ln61 = sub i18 %ret_V_18, i18 %ret_V_20

]]></Node>
<StgValue><ssdm name="sub_ln61"/></StgValue>
</operation>

<operation id="131" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:17 %ret_V_21 = sub i9 %zext_ln1496, i9 %triangle_2d_same_x1_cast_cast

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="9">
<![CDATA[
for.body.split:18 %sext_ln186_4 = sext i9 %ret_V_21

]]></Node>
<StgValue><ssdm name="sext_ln186_4"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:19 %ret_V_22 = mul i18 %sext_ln186_4, i18 %rhs_V_cast

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="134" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:22 %ret_V_24 = mul i18 %sext_ln186_5, i18 %rhs_V_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="135" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:23 %sub_ln61_1 = sub i18 %ret_V_22, i18 %ret_V_24

]]></Node>
<StgValue><ssdm name="sub_ln61_1"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:24 %ret_V_25 = sub i9 %zext_ln1496, i9 %triangle_2d_same_x2_cast_cast

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="137" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="9">
<![CDATA[
for.body.split:25 %sext_ln186_6 = sext i9 %ret_V_25

]]></Node>
<StgValue><ssdm name="sext_ln186_6"/></StgValue>
</operation>

<operation id="138" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:26 %ret_V_26 = mul i18 %sext_ln186_6, i18 %rhs_V_3_cast

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="139" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:29 %ret_V_28 = mul i18 %sext_ln186_7, i18 %rhs_V_4_cast

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="140" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:30 %ret_V_16 = sub i18 %ret_V_26, i18 %ret_V_28

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
return.loopexit.exitStub:0 %i_V_load_1 = load i16 %i_V

]]></Node>
<StgValue><ssdm name="i_V_load_1"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
return.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %i_V_out, i16 %i_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
return.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="141" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:0 %specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln193"/></StgValue>
</operation>

<operation id="142" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln189"/></StgValue>
</operation>

<operation id="143" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:16 %sub_ln61 = sub i18 %ret_V_18, i18 %ret_V_20

]]></Node>
<StgValue><ssdm name="sub_ln61"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:23 %sub_ln61_1 = sub i18 %ret_V_22, i18 %ret_V_24

]]></Node>
<StgValue><ssdm name="sub_ln61_1"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:30 %ret_V_16 = sub i18 %ret_V_26, i18 %ret_V_28

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:31 %or_ln61 = or i18 %sub_ln61_1, i18 %sub_ln61

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split:32 %or_ln61_1 = or i18 %or_ln61, i18 %ret_V_16

]]></Node>
<StgValue><ssdm name="or_ln61_1"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.body.split:33 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %or_ln61_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:34 %br_ln197 = br i1 %tmp, void %if.then13, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.then13:0 %i_V_load = load i16 %i_V

]]></Node>
<StgValue><ssdm name="i_V_load"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="16">
<![CDATA[
if.then13:1 %zext_ln541 = zext i16 %i_V_load

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then13:2 %fragment2_x_addr = getelementptr i8 %fragment2_x, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="fragment2_x_addr"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
if.then13:3 %store_ln199 = store i8 %x_V, i9 %fragment2_x_addr

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then13:4 %fragment2_y_addr = getelementptr i8 %fragment2_y, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="fragment2_y_addr"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
if.then13:5 %store_ln200 = store i8 %y_V, i9 %fragment2_y_addr

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then13:6 %fragment2_z_addr = getelementptr i8 %fragment2_z, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="fragment2_z_addr"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
if.then13:7 %store_ln201 = store i8 %triangle_2d_same_z_read, i9 %fragment2_z_addr

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then13:8 %fragment2_color_addr = getelementptr i6 %fragment2_color, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="fragment2_color_addr"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="6" op_1_bw="9">
<![CDATA[
if.then13:9 %store_ln202 = store i6 36, i9 %fragment2_color_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then13:10 %i_V_2 = add i16 %i_V_load, i16 1

]]></Node>
<StgValue><ssdm name="i_V_2"/></StgValue>
</operation>

<operation id="161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then13:11 %store_ln204 = store i16 %i_V_2, i16 %i_V

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
if.then13:12 %br_ln204 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
