m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/quartus_prj/simulation/questa
T_opt
Z2 !s110 1729686258
VQkNCOOg:`XfhRYYEi9UXn2
04 16 4 work tb_running_light fast 0
=1-f8fe5e5cddc5-6718eaf2-1e7-16cc
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vrunning_light
2D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/rtl/running_light.v
R2
!i10b 1
!s100 Ua1BWMMekeEc`67?gG>Fd3
I1B:LUaIdgU1VWB`WI6E7V3
R1
w1729684673
8D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/rtl/running_light.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/rtl/running_light.v
!i122 0
L0 1 40
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
!s108 1729686257.000000
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/rtl/running_light.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/rtl|D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/rtl/running_light.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vtb_running_light
2D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/quartus_prj/../sim/tb_running_light.v
R2
!i10b 1
!s100 LI6B7XOY<^JFZzCCHAiY=2
IZdi:bQ[afNc6la3NR`XWd0
R1
w1729686164
8D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/quartus_prj/../sim/tb_running_light.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/quartus_prj/../sim/tb_running_light.v
!i122 1
L0 3 41
R4
R5
r1
!s85 0
31
!s108 1729686258.000000
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/quartus_prj/../sim/tb_running_light.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/quartus_prj/../sim|D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/quartus_prj/../sim/tb_running_light.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/running_light/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
