// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright 2025 NXP
 */

/* Supported for chipsets:
 - 9177
 Chip support list end */

/dts-v1/;
#include "imx8mp-evk.dts"

/ {
	// Patch for IW61x:
	// v1: ffu_gpio_irq (make GPIO_SPI_INT interruptible), bluetooth at 3M
	// v2: gpio naming and options description in model
	// v3: IW612 RD hardware board only
	model = "NXP i.MX8M Plus EVK board for IW612-RD-v3: IW612 SPI INT enabled, BT at 3M";
};

&uart1 {
	/delete-node/ bluetooth;
};

&uart3 {
	bluetooth {
		compatible = "nxp,88w8987-bt";
		fw-init-baudrate = <3000000>;
	};
};

&i2c3 {
	pca6416: gpio@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&gpio1>;
		interrupts = <12 IRQ_TYPE_EDGE_FALLING>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pca6416_irq>;
		gpio-line-names = "", "", "", "", "", "", "", "", "", "", "", "", "IWxxx_NB_SPI_INT", "IWxxx_NB_IND_RST_15_4";
	};
};

&ecspi2 {
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_espi2>;
	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
	status = "okay";

	spidev0: spi@0 {
		reg = <0>;
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <500000>;
		label="IWxxx_SPIDEV";
	};

};

&iomuxc {
	pinctrl_pca6416_irq: pca6416irq {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12		0x141
		>;
	};

	pinctrl_espi2: espi2grp {
		fsl,pins = <
			MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK		0x082
			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI		0x082
			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO		0x082
			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13		0x000
		>;
	};
};
