# CPU-Simulation-Verilog
Basic CPU design with verilog. and observed with simulated machine gtkwave
