Below is a clean, synthesizable Verilog implementation that takes an 8â€‘bit vector `