EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:wbraun_ic_lib
LIBS:xilinx-artix7
LIBS:FMC_connector-cache
LIBS:artix7_pcie_pcb-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 10
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1200 900  1200 1000
U 56184072
F0 "PCIe Connector" 60
F1 "pcie_conn.sch" 60
$EndSheet
$Sheet
S 1200 2200 1200 1300
U 561840D3
F0 "Power Rails" 60
F1 "power_rails.sch" 60
$EndSheet
$Sheet
S 1200 3900 1200 1400
U 56184126
F0 "FPGA Power" 60
F1 "fpga_power.sch" 60
$EndSheet
$Sheet
S 1200 5600 1200 1200
U 5618414C
F0 "DDR3" 60
F1 "DDR3.sch" 60
$EndSheet
$Sheet
S 2900 5600 1300 1200
U 56186E8C
F0 "DDR3 Power" 60
F1 "DDR3_power.sch" 60
$EndSheet
$Sheet
S 3400 900  1000 1000
U 56186E8F
F0 "FPGA Transceivers" 60
F1 "FPGA_transceivers.sch" 60
$EndSheet
$Sheet
S 3450 2200 950  1300
U 562EA200
F0 "MyriadRF IO" 60
F1 "myriadRF_IO.sch" 60
F2 "RF_CLK" I R 4400 2400 50 
F3 "TX_CLK" I R 4400 2600 50 
F4 "RX_CLK" I R 4400 2800 50 
$EndSheet
$Sheet
S 5000 900  1000 1000
U 56341AF3
F0 "FPGA Config" 50
F1 "FPGA_Config.sch" 50
$EndSheet
$Sheet
S 5100 3600 900  1100
U 5634E8F5
F0 "Clocking" 50
F1 "clock_gen.sch" 50
$EndSheet
$EndSCHEMATC
