

================================================================
== Vivado HLS Report for 'combine'
================================================================
* Date:           Wed Dec 10 22:44:44 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+------+------+------+------+---------+
        |                          |               |   Latency   |   Interval  | Pipeline|
        |         Instance         |     Module    |  min |  max |  min |  max |   Type  |
        +--------------------------+---------------+------+------+------+------+---------+
        |grp_pitchshifting_fu_157  |pitchshifting  |     ?|     ?|     ?|     ?|   none  |
        |grp_cal_mag_phase_fu_171  |cal_mag_phase  |  1061|  1061|  1061|  1061|   none  |
        |grp_FFT_fu_179            |FFT            |     ?|     ?|     ?|     ?|   none  |
        +--------------------------+---------------+------+------+------+------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1024|  1024|         1|          -|          -|  1024|    no    |
        |- Loop 2  |  1024|  1024|         1|          -|          -|  1024|    no    |
        |- Loop 3  |  1029|  1029|         7|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     75|
|FIFO             |        -|      -|       -|      -|
|Instance         |       13|     72|   10245|  21082|
|Memory           |        8|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    137|
|Register         |        -|      -|      97|      -|
|ShiftMemory      |        -|      -|       0|     12|
+-----------------+---------+-------+--------+-------+
|Total            |       21|     72|   10342|  21306|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|     32|       9|     40|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |grp_FFT_fu_179            |FFT                   |        2|     20|  2779|  3091|
    |grp_cal_mag_phase_fu_171  |cal_mag_phase         |        0|      2|  2443|  7995|
    |grp_pitchshifting_fu_157  |pitchshifting         |       11|     46|  5023|  9996|
    |top_mul_38s_6ns_44_3_U52  |top_mul_38s_6ns_44_3  |        0|      2|     0|     0|
    |top_mul_6ns_32s_38_3_U51  |top_mul_6ns_32s_38_3  |        0|      2|     0|     0|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |       13|     72| 10245| 21082|
    +--------------------------+----------------------+---------+-------+------+------+

    * Memory: 
    +--------------------------+----------------------+---------+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+------+-----+------+-------------+
    |magFrame_V_U              |combine_magFrame_V    |        2|  1024|   32|     1|        32768|
    |phaseFrame_V_U            |combine_phaseFrame_V  |        1|  1024|   11|     1|        11264|
    |currentFrameWindowed_V_U  |pitchshifting_real_V  |        2|  1024|   32|     1|        32768|
    |imag_V_U                  |pitchshifting_real_V  |        2|  1024|   32|     1|        32768|
    |wn_V_1_U                  |pitchshifting_wn_V    |        1|  1024|    6|     1|         6144|
    +--------------------------+----------------------+---------+------+-----+------+-------------+
    |Total                     |                      |        8|  5120|  113|     5|       115712|
    +--------------------------+----------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |exitcond_reg_287  |  0|   1|    1|          0|
    |tmp_reg_296       |  0|  11|   64|         53|
    +------------------+---+----+-----+-----------+
    |Total             |  0|  12|   65|         53|
    +------------------+---+----+-----+-----------+

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_225_p2        |     +    |      0|  0|  11|          11|           1|
    |p_rec1_fu_196_p2     |     +    |      0|  0|  11|          11|           1|
    |p_rec_fu_213_p2      |     +    |      0|  0|  11|          11|           1|
    |exitcond6_fu_207_p2  |   icmp   |      0|  0|  14|          11|          12|
    |exitcond7_fu_190_p2  |   icmp   |      0|  0|  14|          11|          12|
    |exitcond_fu_219_p2   |   icmp   |      0|  0|  14|          11|          12|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  75|          66|          39|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |currentFrameWindowed_V_address0  |  10|          4|   10|         40|
    |currentFrameWindowed_V_d0        |  32|          3|   32|         96|
    |i_reg_145                        |  11|          2|   11|         22|
    |imag_V_address0                  |  10|          3|   10|         30|
    |imag_V_d0                        |  32|          2|   32|         64|
    |magFrame_V_address0              |  10|          2|   10|         20|
    |p_036_rec_reg_123                |  11|          2|   11|         22|
    |p_039_rec_reg_134                |  11|          2|   11|         22|
    |phaseFrame_V_address0            |  10|          2|   10|         20|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 137|         22|  137|        336|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+-----+-----------+
    |                      Name                      | FF | Bits| Const Bits|
    +------------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                       |   4|    4|          0|
    |ap_reg_ppiten_pp0_it0                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6                           |   1|    1|          0|
    |exitcond_reg_287                                |   1|    1|          0|
    |grp_FFT_fu_179_ap_start_ap_start_reg            |   1|    1|          0|
    |grp_cal_mag_phase_fu_171_ap_start_ap_start_reg  |   1|    1|          0|
    |grp_pitchshifting_fu_157_ap_start_ap_start_reg  |   1|    1|          0|
    |i_reg_145                                       |  11|   11|          0|
    |p_036_rec_reg_123                               |  11|   11|          0|
    |p_039_rec_reg_134                               |  11|   11|          0|
    |r_V_reg_321                                     |  38|   38|          0|
    |tmp_reg_296                                     |  11|   64|         53|
    +------------------------------------------------+----+-----+-----------+
    |Total                                           |  97|  150|         53|
    +------------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+-----------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol |  Source Object |    C Type    |
+-------------------------+-----+-----+-----------+----------------+--------------+
|ap_clk                   |  in |    1|          -|     combine    | return value |
|ap_rst                   |  in |    1|          -|     combine    | return value |
|ap_start                 |  in |    1|          -|     combine    | return value |
|ap_done                  | out |    1|          -|     combine    | return value |
|ap_idle                  | out |    1|          -|     combine    | return value |
|ap_ready                 | out |    1|          -|     combine    | return value |
|input_array_V_address0   | out |   10| ap_memory |  input_array_V |     array    |
|input_array_V_ce0        | out |    1| ap_memory |  input_array_V |     array    |
|input_array_V_q0         |  in |   32| ap_memory |  input_array_V |     array    |
|output_array_V_address0  | out |   10| ap_memory | output_array_V |     array    |
|output_array_V_ce0       | out |    1| ap_memory | output_array_V |     array    |
|output_array_V_we0       | out |    1| ap_memory | output_array_V |     array    |
|output_array_V_d0        | out |   32| ap_memory | output_array_V |     array    |
+-------------------------+-----+-----+-----------+----------------+--------------+

