Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec  8 14:45:33 2023
| Host         : DESKTOP-PTU0TRS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_control_sets_placed.rpt
| Design       : lab10
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             921 |          307 |
| Yes          | No                    | No                     |               8 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             151 |           57 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal   |       Enable Signal       |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_divider0/CLK |                           |                                 |                1 |              1 |         1.00 |
|  clk_divider0/CLK |                           | vs0/fish_clock10_in             |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG    | vs0/pixel_tick            | vs0/mod2_reg_reg_0              |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG    |                           | clk_divider0/counter[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG    | vs0/pixel_tick            |                                 |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    |                           |                                 |                4 |              9 |         2.25 |
|  clk_divider0/CLK | vs0/h_count_next          | vs0/v_count_reg[9]_i_1_n_0      |                4 |             10 |         2.50 |
|  clk_divider0/CLK | vs0/pixel_tick            | vs0/h_count_reg[9]_i_1_n_0      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG    | fish_clock_1c[31]_i_2_n_0 | fish_clock_1c[31]_i_1_n_0       |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG    | fish_clock_3[20]          | vs0/fish_clock10_in             |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG    | fish_clock_3c[20]         | vs0/fish_clock10_in             |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG    | fish_clock_1c[20]_i_1_n_0 | fish_clock_1c[31]_i_1_n_0       |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG    | now_pic[2]_i_1_n_0        | vs0/fish_clock10_in             |                9 |             21 |         2.33 |
|  clk_IBUF_BUFG    |                           | btn_db0/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                           | btn_db1/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                           | btn_db2/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                           | fish_clock_2[31]_i_1_n_0        |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG    |                           | fish_clock_2c[31]_i_1_n_0       |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG    | speed_reg_n_0_[0][0]      | fish_clock0                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    |                           | vs0/fish_clock10_in             |              267 |            797 |         2.99 |
+-------------------+---------------------------+---------------------------------+------------------+----------------+--------------+


