
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Jun  4 14:56:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 507.504 ; gain = 199.316
Command: read_checkpoint -auto_incremental -incremental D:/xilinx/projects/project_9/project_9.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/xilinx/projects/project_9/project_9.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.574 ; gain = 450.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'computer' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/computer.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/memory.v:24]
INFO: [Synth 8-6157] synthesizing module 'Program_Memory_ROM' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Program_Memory_ROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Program_Memory_ROM' (0#1) [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Program_Memory_ROM.v:24]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory_RAM' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Data_Memory_RAM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory_RAM' (0#1) [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Data_Memory_RAM.v:24]
INFO: [Synth 8-6157] synthesizing module 'Output_Ports' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Output_Ports.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Output_Ports' (0#1) [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Output_Ports.v:24]
INFO: [Synth 8-6157] synthesizing module 'data_out_Bus' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/data_out_Bus.v:24]
INFO: [Synth 8-6155] done synthesizing module 'data_out_Bus' (0#1) [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/data_out_Bus.v:24]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/memory.v:24]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/cpu.v:24]
INFO: [Synth 8-6157] synthesizing module 'Data_Path' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Data_Path.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Path' (0#1) [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Data_Path.v:24]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:195]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (0#1) [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/cpu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'computer' (0#1) [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/computer.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/top.v:24]
WARNING: [Synth 8-7129] Port CCR_Result[3] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CCR_Result[2] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CCR_Result[1] in module Control_Unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.547 ; gain = 564.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.547 ; gain = 564.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.547 ; gain = 564.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1476.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/xilinx/constrains file download/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnU_IBUF'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnL_IBUF'. [D:/xilinx/constrains file download/Basys-3-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/constrains file download/Basys-3-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/xilinx/constrains file download/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/xilinx/constrains file download/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1560.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1560.082 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Control_Unit'
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/data_out_Bus.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'IR_Load_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:197]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:134]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_FETCH_0 |  0000000000000000000000000000001 |                         00000000
               S_FETCH_1 |  0000000000000000000000000000010 |                         00000001
               S_FETCH_2 |  0000000000000000000000000000100 |                         00000010
              S_DECODE_3 |  0000000000000000000000000001000 |                         00000011
             S_LDA_DIR_4 |  0000000000000000000000000010000 |                         00000111
             S_LDA_DIR_5 |  0000000000000000000000000100000 |                         00001000
             S_LDA_DIR_6 |  0000000000000000000000001000000 |                         00001001
             S_LDA_DIR_7 |  0000000000000000000000010000000 |                         00001010
             S_LDA_DIR_8 |  0000000000000000000000100000000 |                         00001011
             S_STA_DIR_4 |  0000000000000000000001000000000 |                         00001100
             S_STA_DIR_5 |  0000000000000000000010000000000 |                         00001101
             S_STA_DIR_6 |  0000000000000000000100000000000 |                         00001110
             S_STA_DIR_7 |  0000000000000000001000000000000 |                         00001111
             S_LDB_IMM_4 |  0000000000000000010000000000000 |                         00010000
             S_LDB_IMM_5 |  0000000000000000100000000000000 |                         00010001
             S_LDB_IMM_6 |  0000000000000001000000000000000 |                         00010010
             S_LDB_DIR_4 |  0000000000000010000000000000000 |                         00010011
             S_LDB_DIR_5 |  0000000000000100000000000000000 |                         00010100
             S_LDB_DIR_6 |  0000000000001000000000000000000 |                         00010101
             S_LDB_DIR_7 |  0000000000010000000000000000000 |                         00010110
             S_LDB_DIR_8 |  0000000000100000000000000000000 |                         00010111
                 S_BRA_4 |  0000000001000000000000000000000 |                         00011100
                 S_BRA_5 |  0000000010000000000000000000000 |                         00011101
                 S_BRA_6 |  0000000100000000000000000000000 |                         00011110
              S_ADD_AB_4 |  0000001000000000000000000000000 |                         00100010
              S_SUB_AB_4 |  0000010000000000000000000000000 |                         00100011
              S_MUL_AB_4 |  0000100000000000000000000000000 |                         00110010
              S_DIV_AB_4 |  0001000000000000000000000000000 |                         00110011
                 S_BMI_4 |  0010000000000000000000000000000 |                         00100100
                 S_BMI_5 |  0100000000000000000000000000000 |                         00100101
                 S_BMI_6 |  1000000000000000000000000000000 |                         00100110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Control_Unit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'MAR_Load_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:198]
WARNING: [Synth 8-327] inferring latch for variable 'PC_Load_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:199]
WARNING: [Synth 8-327] inferring latch for variable 'PC_Inc_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:200]
WARNING: [Synth 8-327] inferring latch for variable 'A_Load_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:201]
WARNING: [Synth 8-327] inferring latch for variable 'B_Load_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:202]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Sel_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'CCR_Load_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:204]
WARNING: [Synth 8-327] inferring latch for variable 'Bus2_Sel_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:206]
WARNING: [Synth 8-327] inferring latch for variable 'Bus1_Sel_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:205]
WARNING: [Synth 8-327] inferring latch for variable 'write_reg' [D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Control_Unit.v:207]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
+---RAMs : 
	              768 Bit	(96 X 8 bit)          RAMs := 1     
+---Muxes : 
	  31 Input   31 Bit        Muxes := 1     
	  10 Input   31 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 7     
	  31 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  31 Input    3 Bit        Muxes := 1     
	  31 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	  31 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (U1/U2/U2/Bus1_Sel_reg[1]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|Program_Memory_ROM | ROM        | 64x8          | LUT            | 
|top                | p_0_out    | 64x8          | LUT            | 
+-------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | U1/U1/U2/RW_reg | 96 x 8(READ_FIRST)     | W |   | 96 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | U1/U1/U2/RW_reg | 96 x 8(READ_FIRST)     | W |   | 96 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U1/U1/U2/RW_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    34|
|3     |LUT1     |     1|
|4     |LUT2     |    19|
|5     |LUT3     |    70|
|6     |LUT4     |    42|
|7     |LUT5     |    37|
|8     |LUT6     |   110|
|9     |RAMB18E1 |     1|
|10    |FDCE     |    87|
|11    |FDPE     |     1|
|12    |FDRE     |     8|
|13    |LD       |    52|
|14    |IBUF     |    18|
|15    |OBUF     |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1560.082 ; gain = 647.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1560.082 ; gain = 564.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1560.082 ; gain = 647.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1560.082 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1560.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  LD => LDCE: 52 instances

Synth Design complete | Checksum: 9a09302d
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 34 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1560.082 ; gain = 1047.395
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1560.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/projects/project_9/project_9.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  4 14:57:45 2025...
