// Seed: 1275726642
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri id_3,
    output tri0 id_4,
    output tri id_5,
    input supply1 id_6
    , id_18,
    input wand id_7,
    input tri1 id_8
    , id_19,
    output tri0 id_9,
    output wor id_10,
    input uwire id_11,
    input wand id_12,
    input tri1 id_13,
    output wor id_14
    , id_20,
    output wire id_15,
    input supply0 id_16
);
  uwire id_21 = id_16;
  wire  id_22;
  assign id_0  = id_2;
  assign id_19 = 1;
  wire id_23, id_24;
endmodule
module module_1 (
    input supply1 id_0
    , id_39,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    output tri id_6,
    output supply0 id_7,
    input wor id_8,
    input tri id_9,
    input tri1 id_10,
    output supply0 id_11,
    output wand id_12,
    output uwire id_13,
    output supply0 id_14,
    input wire id_15,
    input tri0 id_16,
    input tri0 id_17,
    output supply1 id_18,
    output tri1 id_19,
    input supply0 id_20,
    output wor id_21,
    output wor id_22,
    output logic id_23,
    input supply0 id_24,
    output wor id_25,
    output wor id_26,
    input wire id_27,
    input tri0 id_28,
    input wand id_29,
    output wor id_30,
    input tri0 id_31,
    input tri0 id_32,
    output tri0 id_33,
    input wand id_34,
    output uwire id_35,
    output wire id_36,
    output tri1 id_37
);
  wire id_40;
  module_0(
      id_14,
      id_15,
      id_27,
      id_35,
      id_4,
      id_19,
      id_1,
      id_3,
      id_17,
      id_6,
      id_13,
      id_31,
      id_24,
      id_20,
      id_19,
      id_26,
      id_5
  );
  assign id_21 = id_16;
  always id_23 <= 1'b0;
endmodule
