--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU_TOP.twx CPU_TOP.ncd -o CPU_TOP.twr CPU_TOP.pcf -ucf
CPU_TOP.ucf

Design file:              CPU_TOP.ncd
Physical constraint file: CPU_TOP.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Clk_in to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
COM_rdn     |   14.007(R)|Clk_base          |   0.000|
LED<13>     |   11.605(R)|Clk_base          |   0.000|
LED<15>     |    9.810(R)|Clk_base          |   0.000|
RAM1_we     |   15.548(R)|Clk_base          |   0.000|
RAM2_we     |   12.940(R)|Clk_base          |   0.000|
------------+------------+------------------+--------+

Clock Rst to Pad
-------------+------------+---------------------------------------------+--------+
             | clk (edge) |                                             | Clock  |
Destination  |   to PAD   |Internal Clock(s)                            | Phase  |
-------------+------------+---------------------------------------------+--------+
COM_rdn      |   16.441(R)|Clk_base                                     |   0.000|
LED<13>      |   14.039(R)|Clk_base                                     |   0.000|
LED<15>      |   12.244(R)|Clk_base                                     |   0.000|
RAM1_data<0> |   13.800(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<1> |   13.800(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<2> |   13.453(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<3> |   13.453(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<4> |   13.445(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<5> |   13.445(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<6> |   13.424(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<7> |   13.424(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<8> |   13.425(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<9> |   13.425(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<10>|   13.444(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<11>|   13.444(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<12>|   13.437(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<13>|   13.437(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<14>|   13.569(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<15>|   13.569(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_we      |   17.982(R)|Clk_base                                     |   0.000|
RAM2_addr<0> |   10.642(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<1> |    9.729(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<2> |   10.099(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<3> |    9.258(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<4> |   10.240(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<5> |   10.135(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<6> |    8.993(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<7> |    9.398(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<8> |    9.973(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<9> |   10.790(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<10>|    9.475(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<11>|    9.712(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<12>|    9.484(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<13>|    9.271(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<14>|   10.012(F)|Rst_IBUF                                     |   0.000|
RAM2_we      |   15.374(R)|Clk_base                                     |   0.000|
-------------+------------+---------------------------------------------+--------+

Clock to Setup on destination clock Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_in         |    1.563|         |         |         |
Rst            |    1.563|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_in         |    1.563|         |    6.721|         |
Rst            |    1.563|         |    6.721|    5.115|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Clk_in         |LED<14>        |    7.837|
Rst            |COM_rdn        |   12.242|
Rst            |COM_wrn        |   12.900|
Rst            |LED<14>        |   10.271|
Rst            |RAM1_addr<0>   |   12.111|
Rst            |RAM1_addr<1>   |   10.428|
Rst            |RAM1_addr<2>   |   11.959|
Rst            |RAM1_addr<3>   |   10.692|
Rst            |RAM1_addr<4>   |   11.118|
Rst            |RAM1_addr<5>   |   11.064|
Rst            |RAM1_addr<6>   |   11.053|
Rst            |RAM1_addr<7>   |   11.921|
Rst            |RAM1_addr<8>   |   11.084|
Rst            |RAM1_addr<9>   |   10.653|
Rst            |RAM1_addr<10>  |   11.130|
Rst            |RAM1_addr<11>  |   11.320|
Rst            |RAM1_addr<12>  |   10.380|
Rst            |RAM1_addr<13>  |   10.629|
Rst            |RAM1_addr<14>  |   11.705|
Rst            |RAM1_addr<15>  |   12.667|
Rst            |RAM1_en        |   12.320|
Rst            |RAM1_oe        |   12.829|
Rst            |RAM1_we        |   11.545|
---------------+---------------+---------+


Analysis completed Mon Dec 08 10:40:44 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 199 MB



