<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/nativetrace.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">nativetrace.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2x86_2nativetrace_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007-2009 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2nativetrace_8hh.html">arch/x86/nativetrace.hh</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2isa__traits_8hh.html">arch/x86/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="float_8hh.html">arch/x86/regs/float.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="int_8hh.html">arch/x86/regs/int.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;debug/ExecRegDelta.hh&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;params/X86NativeTrace.hh&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="byteswap_8hh.html">sim/byteswap.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceTrace.html">Trace</a> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ae91dc62f863ca82328ade7e864b65f57">   44</a></span>&#160;<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ae91dc62f863ca82328ade7e864b65f57">X86NativeTrace::ThreadState::update</a>(<a class="code" href="classTrace_1_1NativeTrace.html">NativeTrace</a> *parent)</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    parent-&gt;<a class="code" href="classTrace_1_1NativeTrace.html#a884f6d25ad04e1487e7a904f7b5426eb">read</a>(<span class="keyword">this</span>, <span class="keyword">sizeof</span>(*<span class="keyword">this</span>));</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a30ac66a00f21f2fb78dd91293da3a947">rax</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a30ac66a00f21f2fb78dd91293da3a947">rax</a>);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7b011455d98363f79d235e57874a6696">rcx</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7b011455d98363f79d235e57874a6696">rcx</a>);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aa0961a7eec1777865f174d6d05a98398">rdx</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aa0961a7eec1777865f174d6d05a98398">rdx</a>);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad99a09d3ae6f64c1c2071d0eb2d87b72">rbx</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad99a09d3ae6f64c1c2071d0eb2d87b72">rbx</a>);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a97e805e711b5aa2bd4d7280dabc42b3f">rsp</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a97e805e711b5aa2bd4d7280dabc42b3f">rsp</a>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9a4970a1171f4e5cb43dcce54aa9c721">rbp</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9a4970a1171f4e5cb43dcce54aa9c721">rbp</a>);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad6a7dd7fd4c4dcac3cb1ec1508cd5efd">rsi</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad6a7dd7fd4c4dcac3cb1ec1508cd5efd">rsi</a>);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a6a7c65fafdb4f9ab195cc00fd588096d">rdi</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a6a7c65fafdb4f9ab195cc00fd588096d">rdi</a>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a67d748d0a30dabbb88f638792c21d6f4">r8</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a67d748d0a30dabbb88f638792c21d6f4">r8</a>);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a95c03219ce060d217736ed34d2027a6e">r9</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a95c03219ce060d217736ed34d2027a6e">r9</a>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#af6859debcc67e200aecb0dd870910c89">r10</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#af6859debcc67e200aecb0dd870910c89">r10</a>);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a89ba48c58deae22bd8df6385441b1a70">r11</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a89ba48c58deae22bd8df6385441b1a70">r11</a>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a65038a5f132e07dcf0be3b2a6c13d92c">r12</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a65038a5f132e07dcf0be3b2a6c13d92c">r12</a>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aede4955fad52726ef0ac89c2204aaaf9">r13</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aede4955fad52726ef0ac89c2204aaaf9">r13</a>);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a57381aa902c2c2c2616bb05965adcbd5">r14</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a57381aa902c2c2c2616bb05965adcbd5">r14</a>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ac5e31a89f79a208c677bd494040d3520">r15</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ac5e31a89f79a208c677bd494040d3520">r15</a>);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#abcdb759ce906443513bb3e28b6a4f82e">rip</a> = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#abcdb759ce906443513bb3e28b6a4f82e">rip</a>);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="comment">//This should be expanded if x87 registers are considered</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a48ae1636fcb98f82ba5a3443ff1b3507">mmx</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a48ae1636fcb98f82ba5a3443ff1b3507">mmx</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; 32; i++)</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>[i] = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>[i]);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aadb1f8fd3d0989efd2cd7330089bae05">   72</a></span>&#160;<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ae91dc62f863ca82328ade7e864b65f57">X86NativeTrace::ThreadState::update</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a30ac66a00f21f2fb78dd91293da3a947">rax</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(X86ISA::INTREG_RAX);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7b011455d98363f79d235e57874a6696">rcx</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(X86ISA::INTREG_RCX);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aa0961a7eec1777865f174d6d05a98398">rdx</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(X86ISA::INTREG_RDX);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad99a09d3ae6f64c1c2071d0eb2d87b72">rbx</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(X86ISA::INTREG_RBX);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a97e805e711b5aa2bd4d7280dabc42b3f">rsp</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(X86ISA::INTREG_RSP);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9a4970a1171f4e5cb43dcce54aa9c721">rbp</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(X86ISA::INTREG_RBP);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad6a7dd7fd4c4dcac3cb1ec1508cd5efd">rsi</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(X86ISA::INTREG_RSI);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a6a7c65fafdb4f9ab195cc00fd588096d">rdi</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(X86ISA::INTREG_RDI);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a67d748d0a30dabbb88f638792c21d6f4">r8</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">X86ISA::INTREG_R8</a>);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a95c03219ce060d217736ed34d2027a6e">r9</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">X86ISA::INTREG_R9</a>);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#af6859debcc67e200aecb0dd870910c89">r10</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">X86ISA::INTREG_R10</a>);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a89ba48c58deae22bd8df6385441b1a70">r11</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">X86ISA::INTREG_R11</a>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a65038a5f132e07dcf0be3b2a6c13d92c">r12</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">X86ISA::INTREG_R12</a>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aede4955fad52726ef0ac89c2204aaaf9">r13</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072">X86ISA::INTREG_R13</a>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a57381aa902c2c2c2616bb05965adcbd5">r14</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3">X86ISA::INTREG_R14</a>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ac5e31a89f79a208c677bd494040d3520">r15</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40">X86ISA::INTREG_R15</a>);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#abcdb759ce906443513bb3e28b6a4f82e">rip</a> = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().npc();</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">//This should be expanded if x87 registers are considered</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a48ae1636fcb98f82ba5a3443ff1b3507">mmx</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = tc-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(<a class="code" href="namespaceX86ISA.html#a4fd5045f1ab1c921edbf999a7452de9c">X86ISA::FLOATREG_MMX</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 32; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = tc-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(<a class="code" href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaae84b8e3965a93999e63231a0306077ab">X86ISA::FLOATREG_XMM_BASE</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classTrace_1_1X86NativeTrace.html#a575eb46a36d701a72ccdbfccb2fd3074">   99</a></span>&#160;<a class="code" href="classTrace_1_1X86NativeTrace.html#a575eb46a36d701a72ccdbfccb2fd3074">X86NativeTrace::X86NativeTrace</a>(<span class="keyword">const</span> <a class="code" href="classTrace_1_1ExeTracer.html#a2d9a3807b7992a89c725cc233caf160d">Params</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    : <a class="code" href="classTrace_1_1NativeTrace.html">NativeTrace</a>(p)</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a08fc0be5371424237ac5dbd13c95fa3c">checkRcx</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a42c8f44b263f87d6a7d3a53c43daf8be">checkR11</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classTrace_1_1X86NativeTrace.html#a32cb95faf113ceeea6b7e3b80db7549e">  107</a></span>&#160;<a class="code" href="classTrace_1_1X86NativeTrace.html#a32cb95faf113ceeea6b7e3b80db7549e">X86NativeTrace::checkRcxReg</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> * <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>, uint64_t &amp;mVal, uint64_t &amp;nVal)</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;{</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classTrace_1_1X86NativeTrace.html#a08fc0be5371424237ac5dbd13c95fa3c">checkRcx</a>)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <a class="code" href="classTrace_1_1X86NativeTrace.html#a08fc0be5371424237ac5dbd13c95fa3c">checkRcx</a> = (mVal != <a class="code" href="classTrace_1_1X86NativeTrace.html#a9dcf70c655d4ce4a538583bf854bc0f8">oldRcxVal</a> || nVal != <a class="code" href="classTrace_1_1X86NativeTrace.html#aa442ad939ff4d2cfd186183832df1435">oldRealRcxVal</a>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classTrace_1_1X86NativeTrace.html#a08fc0be5371424237ac5dbd13c95fa3c">checkRcx</a>)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(name, mVal, nVal);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classTrace_1_1X86NativeTrace.html#a843db7df2a9614d7d570023956a8e292">  117</a></span>&#160;<a class="code" href="classTrace_1_1X86NativeTrace.html#a843db7df2a9614d7d570023956a8e292">X86NativeTrace::checkR11Reg</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> * <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>, uint64_t &amp;mVal, uint64_t &amp;nVal)</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classTrace_1_1X86NativeTrace.html#a42c8f44b263f87d6a7d3a53c43daf8be">checkR11</a>)</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <a class="code" href="classTrace_1_1X86NativeTrace.html#a42c8f44b263f87d6a7d3a53c43daf8be">checkR11</a> = (mVal != <a class="code" href="classTrace_1_1X86NativeTrace.html#a3fc66bb59c517a65cd3f09302a98da54">oldR11Val</a> || nVal != <a class="code" href="classTrace_1_1X86NativeTrace.html#a1c93f815df027b316735aa62670d00a3">oldRealR11Val</a>);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classTrace_1_1X86NativeTrace.html#a42c8f44b263f87d6a7d3a53c43daf8be">checkR11</a>)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(name, mVal, nVal);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;}</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">  127</a></span>&#160;<a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">X86NativeTrace::checkXMM</a>(<span class="keywordtype">int</span> num, uint64_t mXmmBuf[], uint64_t nXmmBuf[])</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;{</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">if</span> (mXmmBuf[num * 2]     != nXmmBuf[num * 2] ||</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        mXmmBuf[num * 2 + 1] != nXmmBuf[num * 2 + 1]) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(ExecRegDelta,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                <span class="stringliteral">&quot;Register xmm%d should be 0x%016x%016x but is 0x%016x%016x.\n&quot;</span>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                num, nXmmBuf[num * 2 + 1], nXmmBuf[num * 2],</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                     mXmmBuf[num * 2 + 1], mXmmBuf[num * 2]);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    }</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classTrace_1_1X86NativeTrace.html#abe3ddb6f44d44bd1150041f81d78cb39">  141</a></span>&#160;<a class="code" href="classTrace_1_1X86NativeTrace.html#abe3ddb6f44d44bd1150041f81d78cb39">X86NativeTrace::check</a>(<a class="code" href="classTrace_1_1NativeTraceRecord.html">NativeTraceRecord</a> *record)</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;{</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ae91dc62f863ca82328ade7e864b65f57">update</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ae91dc62f863ca82328ade7e864b65f57">update</a>(record-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a09902b4fa5cb84704a78427897a935a7">getThread</a>());</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">if</span> (record-&gt;<a class="code" href="classTrace_1_1InstRecord.html#af534163e44d97e02acaa21ae4108db06">getStaticInst</a>()-&gt;<a class="code" href="classStaticInst.html#ace2ce7ebc1e524cf70cf989df8bd8a71">isSyscall</a>())</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <a class="code" href="classTrace_1_1X86NativeTrace.html#a08fc0be5371424237ac5dbd13c95fa3c">checkRcx</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <a class="code" href="classTrace_1_1X86NativeTrace.html#a42c8f44b263f87d6a7d3a53c43daf8be">checkR11</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <a class="code" href="classTrace_1_1X86NativeTrace.html#a9dcf70c655d4ce4a538583bf854bc0f8">oldRcxVal</a> = <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7b011455d98363f79d235e57874a6696">rcx</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <a class="code" href="classTrace_1_1X86NativeTrace.html#aa442ad939ff4d2cfd186183832df1435">oldRealRcxVal</a> = <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7b011455d98363f79d235e57874a6696">rcx</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <a class="code" href="classTrace_1_1X86NativeTrace.html#a3fc66bb59c517a65cd3f09302a98da54">oldR11Val</a> = <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a89ba48c58deae22bd8df6385441b1a70">r11</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <a class="code" href="classTrace_1_1X86NativeTrace.html#a1c93f815df027b316735aa62670d00a3">oldRealR11Val</a> = <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a89ba48c58deae22bd8df6385441b1a70">r11</a>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;rax&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a30ac66a00f21f2fb78dd91293da3a947">rax</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a30ac66a00f21f2fb78dd91293da3a947">rax</a>);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a32cb95faf113ceeea6b7e3b80db7549e">checkRcxReg</a>(<span class="stringliteral">&quot;rcx&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7b011455d98363f79d235e57874a6696">rcx</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7b011455d98363f79d235e57874a6696">rcx</a>);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;rdx&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aa0961a7eec1777865f174d6d05a98398">rdx</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aa0961a7eec1777865f174d6d05a98398">rdx</a>);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;rbx&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad99a09d3ae6f64c1c2071d0eb2d87b72">rbx</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad99a09d3ae6f64c1c2071d0eb2d87b72">rbx</a>);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;rsp&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a97e805e711b5aa2bd4d7280dabc42b3f">rsp</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a97e805e711b5aa2bd4d7280dabc42b3f">rsp</a>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;rbp&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9a4970a1171f4e5cb43dcce54aa9c721">rbp</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9a4970a1171f4e5cb43dcce54aa9c721">rbp</a>);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;rsi&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad6a7dd7fd4c4dcac3cb1ec1508cd5efd">rsi</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad6a7dd7fd4c4dcac3cb1ec1508cd5efd">rsi</a>);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;rdi&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a6a7c65fafdb4f9ab195cc00fd588096d">rdi</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a6a7c65fafdb4f9ab195cc00fd588096d">rdi</a>);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;r8&quot;</span>,  <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a67d748d0a30dabbb88f638792c21d6f4">r8</a>,  <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a67d748d0a30dabbb88f638792c21d6f4">r8</a>);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;r9&quot;</span>,  <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a95c03219ce060d217736ed34d2027a6e">r9</a>,  <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a95c03219ce060d217736ed34d2027a6e">r9</a>);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;r10&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#af6859debcc67e200aecb0dd870910c89">r10</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#af6859debcc67e200aecb0dd870910c89">r10</a>);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a843db7df2a9614d7d570023956a8e292">checkR11Reg</a>(<span class="stringliteral">&quot;r11&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a89ba48c58deae22bd8df6385441b1a70">r11</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a89ba48c58deae22bd8df6385441b1a70">r11</a>);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;r12&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a65038a5f132e07dcf0be3b2a6c13d92c">r12</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a65038a5f132e07dcf0be3b2a6c13d92c">r12</a>);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;r13&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aede4955fad52726ef0ac89c2204aaaf9">r13</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aede4955fad52726ef0ac89c2204aaaf9">r13</a>);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;r14&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a57381aa902c2c2c2616bb05965adcbd5">r14</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a57381aa902c2c2c2616bb05965adcbd5">r14</a>);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;r15&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ac5e31a89f79a208c677bd494040d3520">r15</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ac5e31a89f79a208c677bd494040d3520">r15</a>);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">checkReg</a>(<span class="stringliteral">&quot;rip&quot;</span>, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#abcdb759ce906443513bb3e28b6a4f82e">rip</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#abcdb759ce906443513bb3e28b6a4f82e">rip</a>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(0, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(1, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(2, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(3, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(4, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(5, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(6, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(7, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(8, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(9, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(10, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(11, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(12, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(13, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(14, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">checkXMM</a>(15, <a class="code" href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">mState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>, <a class="code" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">nState</a>.<a class="code" href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">xmm</a>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;} <span class="comment">// namespace Trace</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">//  ExeTracer Simulation Object</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<a class="code" href="classTrace_1_1X86NativeTrace.html">Trace::X86NativeTrace</a> *</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;X86NativeTraceParams::create()</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classTrace_1_1X86NativeTrace.html">Trace::X86NativeTrace</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="ttc" id="classTrace_1_1X86NativeTrace_html_a08fc0be5371424237ac5dbd13c95fa3c"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#a08fc0be5371424237ac5dbd13c95fa3c">Trace::X86NativeTrace::checkRcx</a></div><div class="ttdeci">bool checkRcx</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00044">nativetrace.hh:44</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_a1c93f815df027b316735aa62670d00a3"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#a1c93f815df027b316735aa62670d00a3">Trace::X86NativeTrace::oldRealR11Val</a></div><div class="ttdeci">uint64_t oldRealR11Val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00047">nativetrace.hh:47</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a57381aa902c2c2c2616bb05965adcbd5"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a57381aa902c2c2c2616bb05965adcbd5">Trace::X86NativeTrace::ThreadState::r14</a></div><div class="ttdeci">uint64_t r14</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00064">nativetrace.hh:64</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_ac5e31a89f79a208c677bd494040d3520"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ac5e31a89f79a208c677bd494040d3520">Trace::X86NativeTrace::ThreadState::r15</a></div><div class="ttdeci">uint64_t r15</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00065">nativetrace.hh:65</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">ArmISA::INTREG_R9</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00065">intregs.hh:65</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072">ArmISA::INTREG_R13</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00069">intregs.hh:69</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a89ba48c58deae22bd8df6385441b1a70"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a89ba48c58deae22bd8df6385441b1a70">Trace::X86NativeTrace::ThreadState::r11</a></div><div class="ttdeci">uint64_t r11</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00061">nativetrace.hh:61</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a4fd5045f1ab1c921edbf999a7452de9c"><div class="ttname"><a href="namespaceX86ISA.html#a4fd5045f1ab1c921edbf999a7452de9c">X86ISA::FLOATREG_MMX</a></div><div class="ttdeci">static FloatRegIndex FLOATREG_MMX(int index)</div><div class="ttdef"><b>Definition:</b> <a href="float_8hh_source.html#l00119">float.hh:119</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_ad37237aa706b57c88c966e12fceb4785"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">Trace::X86NativeTrace::nState</a></div><div class="ttdeci">ThreadState nState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00075">nativetrace.hh:75</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_aa442ad939ff4d2cfd186183832df1435"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#aa442ad939ff4d2cfd186183832df1435">Trace::X86NativeTrace::oldRealRcxVal</a></div><div class="ttdeci">uint64_t oldRealRcxVal</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00047">nativetrace.hh:47</a></div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_a88a1a8145fdd5f5b79071a9467b14c67"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#a88a1a8145fdd5f5b79071a9467b14c67">Trace::X86NativeTrace::checkXMM</a></div><div class="ttdeci">bool checkXMM(int num, uint64_t mXmmBuf[], uint64_t nXmmBuf[])</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8cc_source.html#l00127">nativetrace.cc:127</a></div></div>
<div class="ttc" id="classTrace_1_1NativeTraceRecord_html"><div class="ttname"><a href="classTrace_1_1NativeTraceRecord.html">Trace::NativeTraceRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2nativetrace_8hh_source.html#l00050">nativetrace.hh:50</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a95c03219ce060d217736ed34d2027a6e"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a95c03219ce060d217736ed34d2027a6e">Trace::X86NativeTrace::ThreadState::r9</a></div><div class="ttdeci">uint64_t r9</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00059">nativetrace.hh:59</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a7b011455d98363f79d235e57874a6696"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a7b011455d98363f79d235e57874a6696">Trace::X86NativeTrace::ThreadState::rcx</a></div><div class="ttdeci">uint64_t rcx</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00051">nativetrace.hh:51</a></div></div>
<div class="ttc" id="int_8hh_html"><div class="ttname"><a href="int_8hh.html">int.hh</a></div></div>
<div class="ttc" id="arch_2x86_2nativetrace_8hh_html"><div class="ttname"><a href="arch_2x86_2nativetrace_8hh.html">nativetrace.hh</a></div></div>
<div class="ttc" id="classTrace_1_1NativeTrace_html_a064a0c7b71527fe9fb7d408aa4370ee2"><div class="ttname"><a href="classTrace_1_1NativeTrace.html#a064a0c7b71527fe9fb7d408aa4370ee2">Trace::NativeTrace::checkReg</a></div><div class="ttdeci">bool checkReg(const char *regName, T &amp;val, T &amp;realVal)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2nativetrace_8hh_source.html#l00091">nativetrace.hh:91</a></div></div>
<div class="ttc" id="byteswap_8hh_html_a9d5e93538186777254339615f3059f0d"><div class="ttname"><a href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a></div><div class="ttdeci">T letoh(T value)</div><div class="ttdef"><b>Definition:</b> <a href="byteswap_8hh_source.html#l00145">byteswap.hh:145</a></div></div>
<div class="ttc" id="classStaticInst_html_ace2ce7ebc1e524cf70cf989df8bd8a71"><div class="ttname"><a href="classStaticInst.html#ace2ce7ebc1e524cf70cf989df8bd8a71">StaticInst::isSyscall</a></div><div class="ttdeci">bool isSyscall() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00195">static_inst.hh:195</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_ad6a7dd7fd4c4dcac3cb1ec1508cd5efd"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad6a7dd7fd4c4dcac3cb1ec1508cd5efd">Trace::X86NativeTrace::ThreadState::rsi</a></div><div class="ttdeci">uint64_t rsi</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00056">nativetrace.hh:56</a></div></div>
<div class="ttc" id="byteswap_8hh_html"><div class="ttname"><a href="byteswap_8hh.html">byteswap.hh</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_af6859debcc67e200aecb0dd870910c89"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#af6859debcc67e200aecb0dd870910c89">Trace::X86NativeTrace::ThreadState::r10</a></div><div class="ttdeci">uint64_t r10</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00060">nativetrace.hh:60</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a65038a5f132e07dcf0be3b2a6c13d92c"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a65038a5f132e07dcf0be3b2a6c13d92c">Trace::X86NativeTrace::ThreadState::r12</a></div><div class="ttdeci">uint64_t r12</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00062">nativetrace.hh:62</a></div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_abe3ddb6f44d44bd1150041f81d78cb39"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#abe3ddb6f44d44bd1150041f81d78cb39">Trace::X86NativeTrace::check</a></div><div class="ttdeci">void check(NativeTraceRecord *record)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8cc_source.html#l00141">nativetrace.cc:141</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">ArmISA::INTREG_R8</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00064">intregs.hh:64</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a97e805e711b5aa2bd4d7280dabc42b3f"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a97e805e711b5aa2bd4d7280dabc42b3f">Trace::X86NativeTrace::ThreadState::rsp</a></div><div class="ttdeci">uint64_t rsp</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00054">nativetrace.hh:54</a></div></div>
<div class="ttc" id="classThreadContext_html_a585fb09e81d5aa91955cc6c84948af97"><div class="ttname"><a href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">ThreadContext::readFloatReg</a></div><div class="ttdeci">virtual RegVal readFloatReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a09902b4fa5cb84704a78427897a935a7"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a09902b4fa5cb84704a78427897a935a7">Trace::InstRecord::getThread</a></div><div class="ttdeci">ThreadContext * getThread() const</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00228">insttracer.hh:228</a></div></div>
<div class="ttc" id="x86_2isa__traits_8hh_html"><div class="ttname"><a href="x86_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a6a7c65fafdb4f9ab195cc00fd588096d"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a6a7c65fafdb4f9ab195cc00fd588096d">Trace::X86NativeTrace::ThreadState::rdi</a></div><div class="ttdeci">uint64_t rdi</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00057">nativetrace.hh:57</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_ad99a09d3ae6f64c1c2071d0eb2d87b72"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ad99a09d3ae6f64c1c2071d0eb2d87b72">Trace::X86NativeTrace::ThreadState::rbx</a></div><div class="ttdeci">uint64_t rbx</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00053">nativetrace.hh:53</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a48ae1636fcb98f82ba5a3443ff1b3507"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a48ae1636fcb98f82ba5a3443ff1b3507">Trace::X86NativeTrace::ThreadState::mmx</a></div><div class="ttdeci">uint64_t mmx[8]</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00068">nativetrace.hh:68</a></div></div>
<div class="ttc" id="classTrace_1_1NativeTrace_html"><div class="ttname"><a href="classTrace_1_1NativeTrace.html">Trace::NativeTrace</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2nativetrace_8hh_source.html#l00068">nativetrace.hh:68</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_ae91dc62f863ca82328ade7e864b65f57"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#ae91dc62f863ca82328ade7e864b65f57">Trace::X86NativeTrace::ThreadState::update</a></div><div class="ttdeci">void update(NativeTrace *parent)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8cc_source.html#l00044">nativetrace.cc:44</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3">ArmISA::INTREG_R14</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00071">intregs.hh:71</a></div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_a843db7df2a9614d7d570023956a8e292"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#a843db7df2a9614d7d570023956a8e292">Trace::X86NativeTrace::checkR11Reg</a></div><div class="ttdeci">bool checkR11Reg(const char *regName, uint64_t &amp;, uint64_t &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8cc_source.html#l00117">nativetrace.cc:117</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">ArmISA::INTREG_R10</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00066">intregs.hh:66</a></div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_a42c8f44b263f87d6a7d3a53c43daf8be"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#a42c8f44b263f87d6a7d3a53c43daf8be">Trace::X86NativeTrace::checkR11</a></div><div class="ttdeci">bool checkR11</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00045">nativetrace.hh:45</a></div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_a9dcf70c655d4ce4a538583bf854bc0f8"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#a9dcf70c655d4ce4a538583bf854bc0f8">Trace::X86NativeTrace::oldRcxVal</a></div><div class="ttdeci">uint64_t oldRcxVal</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00046">nativetrace.hh:46</a></div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html">Trace::X86NativeTrace</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00041">nativetrace.hh:41</a></div></div>
<div class="ttc" id="float_8hh_html"><div class="ttname"><a href="float_8hh.html">float.hh</a></div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_a575eb46a36d701a72ccdbfccb2fd3074"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#a575eb46a36d701a72ccdbfccb2fd3074">Trace::X86NativeTrace::X86NativeTrace</a></div><div class="ttdeci">X86NativeTrace(const Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8cc_source.html#l00099">nativetrace.cc:99</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a67d748d0a30dabbb88f638792c21d6f4"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a67d748d0a30dabbb88f638792c21d6f4">Trace::X86NativeTrace::ThreadState::r8</a></div><div class="ttdeci">uint64_t r8</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00058">nativetrace.hh:58</a></div></div>
<div class="ttc" id="classTrace_1_1NativeTrace_html_a884f6d25ad04e1487e7a904f7b5426eb"><div class="ttname"><a href="classTrace_1_1NativeTrace.html#a884f6d25ad04e1487e7a904f7b5426eb">Trace::NativeTrace::read</a></div><div class="ttdeci">void read(void *ptr, size_t size)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2nativetrace_8hh_source.html#l00103">nativetrace.hh:103</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a30ac66a00f21f2fb78dd91293da3a947"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a30ac66a00f21f2fb78dd91293da3a947">Trace::X86NativeTrace::ThreadState::rax</a></div><div class="ttdeci">uint64_t rax</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00050">nativetrace.hh:50</a></div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_a32cb95faf113ceeea6b7e3b80db7549e"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#a32cb95faf113ceeea6b7e3b80db7549e">Trace::X86NativeTrace::checkRcxReg</a></div><div class="ttdeci">bool checkRcxReg(const char *regName, uint64_t &amp;, uint64_t &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8cc_source.html#l00107">nativetrace.cc:107</a></div></div>
<div class="ttc" id="classTrace_1_1ExeTracer_html_a2d9a3807b7992a89c725cc233caf160d"><div class="ttname"><a href="classTrace_1_1ExeTracer.html#a2d9a3807b7992a89c725cc233caf160d">Trace::ExeTracer::Params</a></div><div class="ttdeci">ExeTracerParams Params</div><div class="ttdef"><b>Definition:</b> <a href="exetrace_8hh_source.html#l00066">exetrace.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">ArmISA::INTREG_R12</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00068">intregs.hh:68</a></div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_a3fc66bb59c517a65cd3f09302a98da54"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#a3fc66bb59c517a65cd3f09302a98da54">Trace::X86NativeTrace::oldR11Val</a></div><div class="ttdeci">uint64_t oldR11Val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00046">nativetrace.hh:46</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_abcdb759ce906443513bb3e28b6a4f82e"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#abcdb759ce906443513bb3e28b6a4f82e">Trace::X86NativeTrace::ThreadState::rip</a></div><div class="ttdeci">uint64_t rip</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00066">nativetrace.hh:66</a></div></div>
<div class="ttc" id="classTrace_1_1X86NativeTrace_html_a35a4570e57abd15b32acf958a6492791"><div class="ttname"><a href="classTrace_1_1X86NativeTrace.html#a35a4570e57abd15b32acf958a6492791">Trace::X86NativeTrace::mState</a></div><div class="ttdeci">ThreadState mState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00076">nativetrace.hh:76</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_aa0961a7eec1777865f174d6d05a98398"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aa0961a7eec1777865f174d6d05a98398">Trace::X86NativeTrace::ThreadState::rdx</a></div><div class="ttdeci">uint64_t rdx</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00052">nativetrace.hh:52</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a3034fa5e64896870d42ac7d9933f12a5"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a3034fa5e64896870d42ac7d9933f12a5">Trace::X86NativeTrace::ThreadState::xmm</a></div><div class="ttdeci">uint64_t xmm[32]</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00069">nativetrace.hh:69</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40">ArmISA::INTREG_R15</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00073">intregs.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">ArmISA::INTREG_R11</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00067">intregs.hh:67</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a133db29ef2f13b4e5ad13a1302981aaaae84b8e3965a93999e63231a0306077ab"><div class="ttname"><a href="namespaceX86ISA.html#a133db29ef2f13b4e5ad13a1302981aaaae84b8e3965a93999e63231a0306077ab">X86ISA::FLOATREG_XMM_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="float_8hh_source.html#l00071">float.hh:71</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_a9a4970a1171f4e5cb43dcce54aa9c721"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#a9a4970a1171f4e5cb43dcce54aa9c721">Trace::X86NativeTrace::ThreadState::rbp</a></div><div class="ttdeci">uint64_t rbp</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00055">nativetrace.hh:55</a></div></div>
<div class="ttc" id="structTrace_1_1X86NativeTrace_1_1ThreadState_html_aede4955fad52726ef0ac89c2204aaaf9"><div class="ttname"><a href="structTrace_1_1X86NativeTrace_1_1ThreadState.html#aede4955fad52726ef0ac89c2204aaaf9">Trace::X86NativeTrace::ThreadState::r13</a></div><div class="ttdeci">uint64_t r13</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2nativetrace_8hh_source.html#l00063">nativetrace.hh:63</a></div></div>
<div class="ttc" id="namespaceTrace_html"><div class="ttname"><a href="namespaceTrace.html">Trace</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2nativetrace_8cc_source.html#l00052">nativetrace.cc:52</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_af534163e44d97e02acaa21ae4108db06"><div class="ttname"><a href="classTrace_1_1InstRecord.html#af534163e44d97e02acaa21ae4108db06">Trace::InstRecord::getStaticInst</a></div><div class="ttdeci">StaticInstPtr getStaticInst() const</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00229">insttracer.hh:229</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
