

================================================================
== Vivado HLS Report for 'oled_process'
================================================================
* Date:           Fri Jan 19 19:01:59 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        test_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|  772|    1|  773|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |                                        |                              |  Latency  |  Interval | Pipeline|
        |                Instance                |            Module            | min | max | min | max |   Type  |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |grp_oled_process_do_oled_process_fu_70  |oled_process_do_oled_process  |  771|  771|  771|  771|   none  |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     359|    471|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       7|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     366|    471|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+-------+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------+------------------------------+---------+-------+-----+-----+
    |grp_oled_process_do_oled_process_fu_70  |oled_process_do_oled_process  |        0|      2|  359|  471|
    +----------------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                                   |                              |        0|      2|  359|  471|
    +----------------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----+---+----+-----+-----------+
    | Name| FF| LUT| Bits| Const Bits|
    +-----+---+----+-----+-----------+
    |en   |  1|   0|    1|          0|
    |s    |  6|   0|    6|          0|
    +-----+---+----+-----+-----------+
    |Total|  7|   0|    7|          0|
    +-----+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------+-----+-----+------------+------------------------------+--------------+
|clk         |  in |    1| ap_ctrl_hs | oled_process::oled_process.1 | return value |
|reset       |  in |    1| ap_ctrl_hs | oled_process::oled_process.1 | return value |
|en          | out |    1|   ap_vld   |              en              |    pointer   |
|s           | out |    6|   ap_vld   |               s              |    pointer   |
|e_dout      |  in |   32|   ap_fifo  |               e              |    pointer   |
|e_empty_n   |  in |    1|   ap_fifo  |               e              |    pointer   |
|e_read      | out |    1|   ap_fifo  |               e              |    pointer   |
|s_f_din     | out |   32|   ap_fifo  |              s_f             |    pointer   |
|s_f_full_n  |  in |    1|   ap_fifo  |              s_f             |    pointer   |
|s_f_write   | out |    1|   ap_fifo  |              s_f             |    pointer   |
+------------+-----+-----+------------+------------------------------+--------------+

