
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/mycores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top main -part xczu2cg-sfvc784-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.dcp' for cell 'DDMTD1/FIFO_10_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'my_design/design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'my_design/design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'my_design/design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_data_transfer_0_0/design_1_data_transfer_0_0.dcp' for cell 'my_design/design_1_i/data_transfer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'my_design/design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'my_design/design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'my_design/design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2326.918 ; gain = 0.000 ; free physical = 11399 ; free virtual = 23157
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2382.656 ; gain = 0.000 ; free physical = 11245 ; free virtual = 23006
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD1/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD1/FIFO_10_inst/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD2/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD2/FIFO_10_inst/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
WARNING: [Vivado 12-584] No ports matched 'x0[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x0[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x1[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x1[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD1/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD1/FIFO_10_inst/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD2/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD2/FIFO_10_inst/U0'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 1 inverter(s) to 48 load pin(s).
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.727 ; gain = 0.000 ; free physical = 11247 ; free virtual = 23001
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  DSP48E1 => DSP48E2 (inverted pins: CLK) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 28 instances

20 Infos, 23 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2526.727 ; gain = 1027.465 ; free physical = 11247 ; free virtual = 23001
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2526.727 ; gain = 0.000 ; free physical = 11250 ; free virtual = 23004

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 103bd3dc1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2745.219 ; gain = 218.492 ; free physical = 10994 ; free virtual = 22748

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 18 inverter(s) to 655 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b8af6cea

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2910.094 ; gain = 0.000 ; free physical = 10844 ; free virtual = 22599
INFO: [Opt 31-389] Phase Retarget created 64 cells and removed 442 cells
INFO: [Opt 31-1021] In phase Retarget, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 162eb3881

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2910.094 ; gain = 0.000 ; free physical = 10844 ; free virtual = 22599
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 124 cells
INFO: [Opt 31-1021] In phase Constant propagation, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 106101ec7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2910.094 ; gain = 0.000 ; free physical = 10844 ; free virtual = 22599
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 693 cells
INFO: [Opt 31-1021] In phase Sweep, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 106101ec7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.094 ; gain = 0.000 ; free physical = 10844 ; free virtual = 22599
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 106101ec7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.094 ; gain = 0.000 ; free physical = 10844 ; free virtual = 22598
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 106101ec7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.094 ; gain = 0.000 ; free physical = 10844 ; free virtual = 22598
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              64  |             442  |                                             10  |
|  Constant propagation         |              10  |             124  |                                             13  |
|  Sweep                        |               0  |             693  |                                             16  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             10  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2910.094 ; gain = 0.000 ; free physical = 10844 ; free virtual = 22598
Ending Logic Optimization Task | Checksum: 1348f2701

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.094 ; gain = 0.000 ; free physical = 10843 ; free virtual = 22598

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.315 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 12dac02e0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9839 ; free virtual = 21590
Ending Power Optimization Task | Checksum: 12dac02e0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 4679.305 ; gain = 1769.211 ; free physical = 9860 ; free virtual = 21612

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12dac02e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9860 ; free virtual = 21612

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9860 ; free virtual = 21612
Ending Netlist Obfuscation Task | Checksum: 149f64456

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9860 ; free virtual = 21612
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 23 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 4679.305 ; gain = 2152.578 ; free physical = 9860 ; free virtual = 21612
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9858 ; free virtual = 21609
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9828 ; free virtual = 21587
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 750e8724

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9828 ; free virtual = 21587
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9828 ; free virtual = 21587

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3c9e3631

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9826 ; free virtual = 21585

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9729eb66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9821 ; free virtual = 21576

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9729eb66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9821 ; free virtual = 21576
Phase 1 Placer Initialization | Checksum: 9729eb66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9821 ; free virtual = 21576

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10784dcd0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9797 ; free virtual = 21553

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 214 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 83 nets or cells. Created 1 new cell, deleted 82 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp could not be optimized because driver DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2_i_1 could not be replicated
INFO: [Physopt 32-117] Net DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp could not be optimized because driver DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2_i_1 could not be replicated
INFO: [Physopt 32-117] Net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/rd_en_0 could not be optimized because driver DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/rd_en_0 could not be optimized because driver DDMTD2/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[2].gbi_last.inst_prim/gf36e2_inst.sngfifo36e2_i_1__0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9784 ; free virtual = 21540

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             82  |                    83  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             82  |                    83  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16282bc9a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9785 ; free virtual = 21540
Phase 2.2 Global Placement Core | Checksum: 11508689a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9784 ; free virtual = 21540
Phase 2 Global Placement | Checksum: 11508689a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9785 ; free virtual = 21541

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 120dfeb94

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9785 ; free virtual = 21541

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 142235326

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9787 ; free virtual = 21542

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f23acb33

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9787 ; free virtual = 21543

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 150c03eaf

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9787 ; free virtual = 21543

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10e18d016

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9785 ; free virtual = 21540

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 6f920253

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9785 ; free virtual = 21541

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 887a66ea

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9785 ; free virtual = 21541

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: 1286c5f69

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9780 ; free virtual = 21536

Phase 3.6.4 Commit Slice Clusters
Phase 3.6.4 Commit Slice Clusters | Checksum: 158fffb33

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9783 ; free virtual = 21539
Phase 3.6 Small Shape DP | Checksum: 158fffb33

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9783 ; free virtual = 21539

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19072a0af

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9783 ; free virtual = 21539

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 102a267cb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9783 ; free virtual = 21539

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 107bbfb28

Time (s): cpu = 00:00:38 ; elapsed = 00:00:10 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9779 ; free virtual = 21535
Phase 3 Detail Placement | Checksum: 107bbfb28

Time (s): cpu = 00:00:38 ; elapsed = 00:00:10 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9779 ; free virtual = 21535

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ad36ed30

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: ad36ed30

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9783 ; free virtual = 21539
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.420. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12ccdef09

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9782 ; free virtual = 21538
Phase 4.1 Post Commit Optimization | Checksum: 12ccdef09

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9782 ; free virtual = 21538

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12ccdef09

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9783 ; free virtual = 21539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9777 ; free virtual = 21532

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ccfd6402

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9777 ; free virtual = 21532

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9777 ; free virtual = 21532
Phase 4.4 Final Placement Cleanup | Checksum: 2802ce5f9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9777 ; free virtual = 21532
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2802ce5f9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9777 ; free virtual = 21532
Ending Placer Task | Checksum: 1a5235882

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9777 ; free virtual = 21532
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 23 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9800 ; free virtual = 21556
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9800 ; free virtual = 21556
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9777 ; free virtual = 21545
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9732 ; free virtual = 21513
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9749 ; free virtual = 21531
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9739 ; free virtual = 21507

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.387 | TNS=-3.536 |
Phase 1 Physical Synthesis Initialization | Checksum: 220277543

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9732 ; free virtual = 21499
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.387 | TNS=-3.536 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 220277543

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9732 ; free virtual = 21498

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.387 | TNS=-3.536 |
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/ful[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp.  Did not re-place instance DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2_i_1
INFO: [Physopt 32-81] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-3.465 |
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/ful[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp.  Did not re-place instance DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2_i_1
INFO: [Physopt 32-572] Net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0.  Did not re-place instance DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/full_INST_0_i_1
INFO: [Physopt 32-572] Net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/ful[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp.  Did not re-place instance DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2_i_1
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0.  Did not re-place instance DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/full_INST_0_i_1
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/ful[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-3.465 |
Phase 3 Critical Path Optimization | Checksum: 220277543

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9618 ; free virtual = 21406

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-3.465 |
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/ful[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp.  Did not re-place instance DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2_i_1
INFO: [Physopt 32-572] Net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0.  Did not re-place instance DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/full_INST_0_i_1
INFO: [Physopt 32-572] Net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/ful[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/ful[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp.  Did not re-place instance DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/gf36e2_inst.sngfifo36e2_i_1
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0.  Did not re-place instance DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/full_INST_0_i_1
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/ful[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-3.465 |
Phase 4 Critical Path Optimization | Checksum: 220277543

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9632 ; free virtual = 21401
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9632 ; free virtual = 21402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9632 ; free virtual = 21402
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.352 | TNS=-3.465 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.035  |          0.071  |            1  |              0  |                     1  |           0  |           2  |  00:00:13  |
|  Total          |          0.035  |          0.071  |            1  |              0  |                     1  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9631 ; free virtual = 21401
Ending Physical Synthesis Task | Checksum: 220277543

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9631 ; free virtual = 21401
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 23 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9635 ; free virtual = 21405
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9635 ; free virtual = 21405
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9611 ; free virtual = 21393
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: be399fd2 ConstDB: 0 ShapeSum: d526c4b RouteDB: a02f74f9

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1079123d0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9545 ; free virtual = 21296
Post Restoration Checksum: NetGraph: c51d0be1 NumContArr: a3b31548 Constraints: 8dbb6640 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f68b8769

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9544 ; free virtual = 21295

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1f68b8769

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9504 ; free virtual = 21255

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1f68b8769

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9504 ; free virtual = 21255

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1be1d8835

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9495 ; free virtual = 21246

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2be16d963

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9496 ; free virtual = 21247
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.402 | TNS=-4.158 | WHS=-0.083 | THS=-2.721 |

Phase 2 Router Initialization | Checksum: 2108ea4fe

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9495 ; free virtual = 21246

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4855
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4281
  Number of Partially Routed Nets     = 574
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18895cec6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9489 ; free virtual = 21240

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 641
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.440 | TNS=-4.478 | WHS=0.010  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 22338808f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9469 ; free virtual = 21219

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.440 | TNS=-4.753 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2afbfe29e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9489 ; free virtual = 21237
Phase 4 Rip-up And Reroute | Checksum: 2afbfe29e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9489 ; free virtual = 21237

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2c94fca30

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9490 ; free virtual = 21238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.440 | TNS=-4.753 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 32231332d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9490 ; free virtual = 21238

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 32231332d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9490 ; free virtual = 21238
Phase 5 Delay and Skew Optimization | Checksum: 32231332d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9490 ; free virtual = 21238

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 306b9caa0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9490 ; free virtual = 21238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.440 | TNS=-4.753 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 306b9caa0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9490 ; free virtual = 21238
Phase 6 Post Hold Fix | Checksum: 306b9caa0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9490 ; free virtual = 21238

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.803303 %
  Global Horizontal Routing Utilization  = 0.917225 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 28.6385%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.3839%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 34.6154%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.5385%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2879951d5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9490 ; free virtual = 21238

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2879951d5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9488 ; free virtual = 21236

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2879951d5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9488 ; free virtual = 21236

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.440 | TNS=-4.753 | WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2879951d5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9489 ; free virtual = 21236
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.440 | TNS=-4.753 | WHS=0.010 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 2879951d5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9483 ; free virtual = 21231

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.440 | TNS=-4.753 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.436. Path group: clk_pl_0. Processed net: DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/ful[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.413. Path group: clk_pl_0. Processed net: DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp.
INFO: [Physopt 32-952] Improved path group WNS = -0.412. Path group: clk_pl_0. Processed net: DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/rd_clk_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/ful[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.410. Path group: clk_pl_0. Processed net: DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: DDMTD1/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gbi_chain.gp1[1].gbi_top.top_inst_prim/wr_tmp.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.410 | TNS=-4.855 | WHS=0.010 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 258c38a77

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9479 ; free virtual = 21227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9478 ; free virtual = 21226
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.410 | TNS=-4.855 | WHS=0.010 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 258c38a77

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9480 ; free virtual = 21228
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9529 ; free virtual = 21276
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 24 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9529 ; free virtual = 21276
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9531 ; free virtual = 21279
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9503 ; free virtual = 21265
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
185 Infos, 25 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9597 ; free virtual = 21346
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <my_design/design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 24289312 bits.
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
211 Infos, 25 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 4679.305 ; gain = 0.000 ; free physical = 9580 ; free virtual = 21332
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 14:52:10 2020...
