Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  5 10:06:06 2025
| Host         : myDELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_v2_timing_summary_routed.rpt -pb top_v2_timing_summary_routed.pb -rpx top_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : top_v2
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.192        0.000                      0                 1107        0.108        0.000                      0                 1107        3.500        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.500        0.000                      0                  740        0.108        0.000                      0                  740        3.500        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.192        0.000                      0                  367        1.208        0.000                      0                  367  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 nrf_controller/watchdog_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.087ns (20.568%)  route 4.198ns (79.432%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.785     5.859    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419     6.278 r  nrf_controller/watchdog_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     7.140    nrf_controller/watchdog_counter_reg_n_0_[6]
    SLICE_X103Y23        LUT5 (Prop_lut5_I2_O)        0.296     7.436 r  nrf_controller/watchdog_counter[28]_i_11/O
                         net (fo=2, routed)           1.230     8.666    nrf_controller/watchdog_counter[28]_i_11_n_0
    SLICE_X106Y25        LUT5 (Prop_lut5_I4_O)        0.124     8.790 r  nrf_controller/watchdog_counter[28]_i_3/O
                         net (fo=6, routed)           0.633     9.423    nrf_controller/watchdog_counter[28]_i_3_n_0
    SLICE_X107Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.547 r  nrf_controller/rx_poll_counter[23]_i_4/O
                         net (fo=3, routed)           0.671    10.218    nrf_controller/rx_poll_counter[23]_i_4_n_0
    SLICE_X110Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.342 r  nrf_controller/rx_poll_counter[23]_i_1/O
                         net (fo=24, routed)          0.802    11.144    nrf_controller/rx_poll_counter[23]_i_1_n_0
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.695    13.460    nrf_controller/CLK
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[13]/C
                         clock pessimism              0.424    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X106Y36        FDCE (Setup_fdce_C_CE)      -0.205    13.643    nrf_controller/rx_poll_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 nrf_controller/watchdog_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.087ns (20.568%)  route 4.198ns (79.432%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.785     5.859    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419     6.278 r  nrf_controller/watchdog_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     7.140    nrf_controller/watchdog_counter_reg_n_0_[6]
    SLICE_X103Y23        LUT5 (Prop_lut5_I2_O)        0.296     7.436 r  nrf_controller/watchdog_counter[28]_i_11/O
                         net (fo=2, routed)           1.230     8.666    nrf_controller/watchdog_counter[28]_i_11_n_0
    SLICE_X106Y25        LUT5 (Prop_lut5_I4_O)        0.124     8.790 r  nrf_controller/watchdog_counter[28]_i_3/O
                         net (fo=6, routed)           0.633     9.423    nrf_controller/watchdog_counter[28]_i_3_n_0
    SLICE_X107Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.547 r  nrf_controller/rx_poll_counter[23]_i_4/O
                         net (fo=3, routed)           0.671    10.218    nrf_controller/rx_poll_counter[23]_i_4_n_0
    SLICE_X110Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.342 r  nrf_controller/rx_poll_counter[23]_i_1/O
                         net (fo=24, routed)          0.802    11.144    nrf_controller/rx_poll_counter[23]_i_1_n_0
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.695    13.460    nrf_controller/CLK
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[14]/C
                         clock pessimism              0.424    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X106Y36        FDCE (Setup_fdce_C_CE)      -0.205    13.643    nrf_controller/rx_poll_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 nrf_controller/watchdog_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.087ns (20.568%)  route 4.198ns (79.432%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.785     5.859    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419     6.278 r  nrf_controller/watchdog_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     7.140    nrf_controller/watchdog_counter_reg_n_0_[6]
    SLICE_X103Y23        LUT5 (Prop_lut5_I2_O)        0.296     7.436 r  nrf_controller/watchdog_counter[28]_i_11/O
                         net (fo=2, routed)           1.230     8.666    nrf_controller/watchdog_counter[28]_i_11_n_0
    SLICE_X106Y25        LUT5 (Prop_lut5_I4_O)        0.124     8.790 r  nrf_controller/watchdog_counter[28]_i_3/O
                         net (fo=6, routed)           0.633     9.423    nrf_controller/watchdog_counter[28]_i_3_n_0
    SLICE_X107Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.547 r  nrf_controller/rx_poll_counter[23]_i_4/O
                         net (fo=3, routed)           0.671    10.218    nrf_controller/rx_poll_counter[23]_i_4_n_0
    SLICE_X110Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.342 r  nrf_controller/rx_poll_counter[23]_i_1/O
                         net (fo=24, routed)          0.802    11.144    nrf_controller/rx_poll_counter[23]_i_1_n_0
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.695    13.460    nrf_controller/CLK
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[15]/C
                         clock pessimism              0.424    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X106Y36        FDCE (Setup_fdce_C_CE)      -0.205    13.643    nrf_controller/rx_poll_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 nrf_controller/watchdog_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.087ns (20.568%)  route 4.198ns (79.432%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.785     5.859    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419     6.278 r  nrf_controller/watchdog_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     7.140    nrf_controller/watchdog_counter_reg_n_0_[6]
    SLICE_X103Y23        LUT5 (Prop_lut5_I2_O)        0.296     7.436 r  nrf_controller/watchdog_counter[28]_i_11/O
                         net (fo=2, routed)           1.230     8.666    nrf_controller/watchdog_counter[28]_i_11_n_0
    SLICE_X106Y25        LUT5 (Prop_lut5_I4_O)        0.124     8.790 r  nrf_controller/watchdog_counter[28]_i_3/O
                         net (fo=6, routed)           0.633     9.423    nrf_controller/watchdog_counter[28]_i_3_n_0
    SLICE_X107Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.547 r  nrf_controller/rx_poll_counter[23]_i_4/O
                         net (fo=3, routed)           0.671    10.218    nrf_controller/rx_poll_counter[23]_i_4_n_0
    SLICE_X110Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.342 r  nrf_controller/rx_poll_counter[23]_i_1/O
                         net (fo=24, routed)          0.802    11.144    nrf_controller/rx_poll_counter[23]_i_1_n_0
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.695    13.460    nrf_controller/CLK
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[16]/C
                         clock pessimism              0.424    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X106Y36        FDCE (Setup_fdce_C_CE)      -0.205    13.643    nrf_controller/rx_poll_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 nrf_controller/watchdog_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.087ns (20.568%)  route 4.198ns (79.432%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.785     5.859    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419     6.278 r  nrf_controller/watchdog_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     7.140    nrf_controller/watchdog_counter_reg_n_0_[6]
    SLICE_X103Y23        LUT5 (Prop_lut5_I2_O)        0.296     7.436 r  nrf_controller/watchdog_counter[28]_i_11/O
                         net (fo=2, routed)           1.230     8.666    nrf_controller/watchdog_counter[28]_i_11_n_0
    SLICE_X106Y25        LUT5 (Prop_lut5_I4_O)        0.124     8.790 r  nrf_controller/watchdog_counter[28]_i_3/O
                         net (fo=6, routed)           0.633     9.423    nrf_controller/watchdog_counter[28]_i_3_n_0
    SLICE_X107Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.547 r  nrf_controller/rx_poll_counter[23]_i_4/O
                         net (fo=3, routed)           0.671    10.218    nrf_controller/rx_poll_counter[23]_i_4_n_0
    SLICE_X110Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.342 r  nrf_controller/rx_poll_counter[23]_i_1/O
                         net (fo=24, routed)          0.802    11.144    nrf_controller/rx_poll_counter[23]_i_1_n_0
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.695    13.460    nrf_controller/CLK
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[17]/C
                         clock pessimism              0.424    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X106Y36        FDCE (Setup_fdce_C_CE)      -0.205    13.643    nrf_controller/rx_poll_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 nrf_controller/watchdog_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.087ns (20.568%)  route 4.198ns (79.432%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.785     5.859    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419     6.278 r  nrf_controller/watchdog_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     7.140    nrf_controller/watchdog_counter_reg_n_0_[6]
    SLICE_X103Y23        LUT5 (Prop_lut5_I2_O)        0.296     7.436 r  nrf_controller/watchdog_counter[28]_i_11/O
                         net (fo=2, routed)           1.230     8.666    nrf_controller/watchdog_counter[28]_i_11_n_0
    SLICE_X106Y25        LUT5 (Prop_lut5_I4_O)        0.124     8.790 r  nrf_controller/watchdog_counter[28]_i_3/O
                         net (fo=6, routed)           0.633     9.423    nrf_controller/watchdog_counter[28]_i_3_n_0
    SLICE_X107Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.547 r  nrf_controller/rx_poll_counter[23]_i_4/O
                         net (fo=3, routed)           0.671    10.218    nrf_controller/rx_poll_counter[23]_i_4_n_0
    SLICE_X110Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.342 r  nrf_controller/rx_poll_counter[23]_i_1/O
                         net (fo=24, routed)          0.802    11.144    nrf_controller/rx_poll_counter[23]_i_1_n_0
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.695    13.460    nrf_controller/CLK
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[18]/C
                         clock pessimism              0.424    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X106Y36        FDCE (Setup_fdce_C_CE)      -0.205    13.643    nrf_controller/rx_poll_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 nrf_controller/watchdog_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 1.087ns (21.136%)  route 4.056ns (78.864%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.785     5.859    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419     6.278 r  nrf_controller/watchdog_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     7.140    nrf_controller/watchdog_counter_reg_n_0_[6]
    SLICE_X103Y23        LUT5 (Prop_lut5_I2_O)        0.296     7.436 r  nrf_controller/watchdog_counter[28]_i_11/O
                         net (fo=2, routed)           1.230     8.666    nrf_controller/watchdog_counter[28]_i_11_n_0
    SLICE_X106Y25        LUT5 (Prop_lut5_I4_O)        0.124     8.790 r  nrf_controller/watchdog_counter[28]_i_3/O
                         net (fo=6, routed)           0.633     9.423    nrf_controller/watchdog_counter[28]_i_3_n_0
    SLICE_X107Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.547 r  nrf_controller/rx_poll_counter[23]_i_4/O
                         net (fo=3, routed)           0.671    10.218    nrf_controller/rx_poll_counter[23]_i_4_n_0
    SLICE_X110Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.342 r  nrf_controller/rx_poll_counter[23]_i_1/O
                         net (fo=24, routed)          0.660    11.001    nrf_controller/rx_poll_counter[23]_i_1_n_0
    SLICE_X106Y34        FDCE                                         r  nrf_controller/rx_poll_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.694    13.459    nrf_controller/CLK
    SLICE_X106Y34        FDCE                                         r  nrf_controller/rx_poll_counter_reg[19]/C
                         clock pessimism              0.424    13.883    
                         clock uncertainty           -0.035    13.847    
    SLICE_X106Y34        FDCE (Setup_fdce_C_CE)      -0.205    13.642    nrf_controller/rx_poll_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 nrf_controller/watchdog_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 1.087ns (21.136%)  route 4.056ns (78.864%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.785     5.859    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419     6.278 r  nrf_controller/watchdog_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     7.140    nrf_controller/watchdog_counter_reg_n_0_[6]
    SLICE_X103Y23        LUT5 (Prop_lut5_I2_O)        0.296     7.436 r  nrf_controller/watchdog_counter[28]_i_11/O
                         net (fo=2, routed)           1.230     8.666    nrf_controller/watchdog_counter[28]_i_11_n_0
    SLICE_X106Y25        LUT5 (Prop_lut5_I4_O)        0.124     8.790 r  nrf_controller/watchdog_counter[28]_i_3/O
                         net (fo=6, routed)           0.633     9.423    nrf_controller/watchdog_counter[28]_i_3_n_0
    SLICE_X107Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.547 r  nrf_controller/rx_poll_counter[23]_i_4/O
                         net (fo=3, routed)           0.671    10.218    nrf_controller/rx_poll_counter[23]_i_4_n_0
    SLICE_X110Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.342 r  nrf_controller/rx_poll_counter[23]_i_1/O
                         net (fo=24, routed)          0.660    11.001    nrf_controller/rx_poll_counter[23]_i_1_n_0
    SLICE_X106Y34        FDCE                                         r  nrf_controller/rx_poll_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.694    13.459    nrf_controller/CLK
    SLICE_X106Y34        FDCE                                         r  nrf_controller/rx_poll_counter_reg[20]/C
                         clock pessimism              0.424    13.883    
                         clock uncertainty           -0.035    13.847    
    SLICE_X106Y34        FDCE (Setup_fdce_C_CE)      -0.205    13.642    nrf_controller/rx_poll_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 nrf_controller/watchdog_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 1.087ns (21.136%)  route 4.056ns (78.864%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.785     5.859    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419     6.278 r  nrf_controller/watchdog_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     7.140    nrf_controller/watchdog_counter_reg_n_0_[6]
    SLICE_X103Y23        LUT5 (Prop_lut5_I2_O)        0.296     7.436 r  nrf_controller/watchdog_counter[28]_i_11/O
                         net (fo=2, routed)           1.230     8.666    nrf_controller/watchdog_counter[28]_i_11_n_0
    SLICE_X106Y25        LUT5 (Prop_lut5_I4_O)        0.124     8.790 r  nrf_controller/watchdog_counter[28]_i_3/O
                         net (fo=6, routed)           0.633     9.423    nrf_controller/watchdog_counter[28]_i_3_n_0
    SLICE_X107Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.547 r  nrf_controller/rx_poll_counter[23]_i_4/O
                         net (fo=3, routed)           0.671    10.218    nrf_controller/rx_poll_counter[23]_i_4_n_0
    SLICE_X110Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.342 r  nrf_controller/rx_poll_counter[23]_i_1/O
                         net (fo=24, routed)          0.660    11.001    nrf_controller/rx_poll_counter[23]_i_1_n_0
    SLICE_X106Y34        FDCE                                         r  nrf_controller/rx_poll_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.694    13.459    nrf_controller/CLK
    SLICE_X106Y34        FDCE                                         r  nrf_controller/rx_poll_counter_reg[6]/C
                         clock pessimism              0.424    13.883    
                         clock uncertainty           -0.035    13.847    
    SLICE_X106Y34        FDCE (Setup_fdce_C_CE)      -0.205    13.642    nrf_controller/rx_poll_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 nrf_controller/watchdog_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 1.087ns (21.136%)  route 4.056ns (78.864%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.785     5.859    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y23        FDCE (Prop_fdce_C_Q)         0.419     6.278 r  nrf_controller/watchdog_counter_reg[6]/Q
                         net (fo=2, routed)           0.862     7.140    nrf_controller/watchdog_counter_reg_n_0_[6]
    SLICE_X103Y23        LUT5 (Prop_lut5_I2_O)        0.296     7.436 r  nrf_controller/watchdog_counter[28]_i_11/O
                         net (fo=2, routed)           1.230     8.666    nrf_controller/watchdog_counter[28]_i_11_n_0
    SLICE_X106Y25        LUT5 (Prop_lut5_I4_O)        0.124     8.790 r  nrf_controller/watchdog_counter[28]_i_3/O
                         net (fo=6, routed)           0.633     9.423    nrf_controller/watchdog_counter[28]_i_3_n_0
    SLICE_X107Y26        LUT2 (Prop_lut2_I0_O)        0.124     9.547 r  nrf_controller/rx_poll_counter[23]_i_4/O
                         net (fo=3, routed)           0.671    10.218    nrf_controller/rx_poll_counter[23]_i_4_n_0
    SLICE_X110Y33        LUT6 (Prop_lut6_I4_O)        0.124    10.342 r  nrf_controller/rx_poll_counter[23]_i_1/O
                         net (fo=24, routed)          0.660    11.001    nrf_controller/rx_poll_counter[23]_i_1_n_0
    SLICE_X106Y34        FDCE                                         r  nrf_controller/rx_poll_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.694    13.459    nrf_controller/CLK
    SLICE_X106Y34        FDCE                                         r  nrf_controller/rx_poll_counter_reg[7]/C
                         clock pessimism              0.424    13.883    
                         clock uncertainty           -0.035    13.847    
    SLICE_X106Y34        FDCE (Setup_fdce_C_CE)      -0.205    13.642    nrf_controller/rx_poll_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.642    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  2.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 reset_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.637     1.723    clk_IBUF_BUFG
    SLICE_X110Y97        FDRE                                         r  reset_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  reset_counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.997    reset_counter_reg[6]
    SLICE_X110Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.157 r  reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.157    reset_counter_reg[4]_i_1_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.196 r  reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.196    reset_counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.235 r  reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.235    reset_counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.289 r  reset_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.289    reset_counter_reg[16]_i_1_n_7
    SLICE_X110Y100       FDRE                                         r  reset_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.995     2.337    clk_IBUF_BUFG
    SLICE_X110Y100       FDRE                                         r  reset_counter_reg[16]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 reset_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.444ns (76.916%)  route 0.133ns (23.084%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.637     1.723    clk_IBUF_BUFG
    SLICE_X110Y97        FDRE                                         r  reset_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  reset_counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.997    reset_counter_reg[6]
    SLICE_X110Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.157 r  reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.157    reset_counter_reg[4]_i_1_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.196 r  reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.196    reset_counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.235 r  reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.235    reset_counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.300 r  reset_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.300    reset_counter_reg[16]_i_1_n_5
    SLICE_X110Y100       FDRE                                         r  reset_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.995     2.337    clk_IBUF_BUFG
    SLICE_X110Y100       FDRE                                         r  reset_counter_reg[18]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    reset_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.469ns (77.874%)  route 0.133ns (22.126%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.637     1.723    clk_IBUF_BUFG
    SLICE_X110Y97        FDRE                                         r  reset_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  reset_counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.997    reset_counter_reg[6]
    SLICE_X110Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.157 r  reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.157    reset_counter_reg[4]_i_1_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.196 r  reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.196    reset_counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.235 r  reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.235    reset_counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.325 r  reset_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.325    reset_counter_reg[16]_i_1_n_6
    SLICE_X110Y100       FDRE                                         r  reset_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.995     2.337    clk_IBUF_BUFG
    SLICE_X110Y100       FDRE                                         r  reset_counter_reg[17]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    reset_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.469ns (77.874%)  route 0.133ns (22.126%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.637     1.723    clk_IBUF_BUFG
    SLICE_X110Y97        FDRE                                         r  reset_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  reset_counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.997    reset_counter_reg[6]
    SLICE_X110Y97        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.157 r  reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.157    reset_counter_reg[4]_i_1_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.196 r  reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.196    reset_counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.235 r  reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.235    reset_counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.325 r  reset_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.325    reset_counter_reg[16]_i_1_n_4
    SLICE_X110Y100       FDRE                                         r  reset_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.995     2.337    clk_IBUF_BUFG
    SLICE_X110Y100       FDRE                                         r  reset_counter_reg[19]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 nrf_controller/spi_data_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/tx_shift_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.638     1.724    nrf_controller/CLK
    SLICE_X111Y34        FDCE                                         r  nrf_controller/spi_data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  nrf_controller/spi_data_in_reg[3]/Q
                         net (fo=1, routed)           0.100     1.965    nrf_controller/spi_master_inst/spi_data_in_reg[7][3]
    SLICE_X112Y34        LUT3 (Prop_lut3_I2_O)        0.045     2.010 r  nrf_controller/spi_master_inst/tx_shift[3]_i_1/O
                         net (fo=1, routed)           0.000     2.010    nrf_controller/spi_master_inst/tx_shift[3]_i_1_n_0
    SLICE_X112Y34        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.907     2.249    nrf_controller/spi_master_inst/CLK
    SLICE_X112Y34        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[3]/C
                         clock pessimism             -0.511     1.738    
    SLICE_X112Y34        FDCE (Hold_fdce_C_D)         0.121     1.859    nrf_controller/spi_master_inst/tx_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nrf_controller/rx_payload_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/x_axis_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.631     1.717    nrf_controller/CLK
    SLICE_X107Y28        FDCE                                         r  nrf_controller/rx_payload_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y28        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  nrf_controller/rx_payload_reg[3]/Q
                         net (fo=1, routed)           0.102     1.960    payload_assembler_inst/Q[3]
    SLICE_X108Y29        FDCE                                         r  payload_assembler_inst/x_axis_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.901     2.243    payload_assembler_inst/CLK
    SLICE_X108Y29        FDCE                                         r  payload_assembler_inst/x_axis_out_reg[3]/C
                         clock pessimism             -0.511     1.732    
    SLICE_X108Y29        FDCE (Hold_fdce_C_D)         0.060     1.792    payload_assembler_inst/x_axis_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nrf_controller/rx_payload_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/z_axis_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.602     1.688    nrf_controller/CLK
    SLICE_X105Y26        FDCE                                         r  nrf_controller/rx_payload_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y26        FDCE (Prop_fdce_C_Q)         0.141     1.829 r  nrf_controller/rx_payload_reg[42]/Q
                         net (fo=1, routed)           0.112     1.941    payload_assembler_inst/Q[42]
    SLICE_X105Y27        FDCE                                         r  payload_assembler_inst/z_axis_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.871     2.213    payload_assembler_inst/CLK
    SLICE_X105Y27        FDCE                                         r  payload_assembler_inst/z_axis_out_reg[10]/C
                         clock pessimism             -0.510     1.703    
    SLICE_X105Y27        FDCE (Hold_fdce_C_D)         0.070     1.773    payload_assembler_inst/z_axis_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/rx_shift_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.635     1.721    nrf_controller/spi_master_inst/CLK
    SLICE_X111Y31        FDCE                                         r  nrf_controller/spi_master_inst/rx_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  nrf_controller/spi_master_inst/rx_shift_reg[6]/Q
                         net (fo=1, routed)           0.116     1.978    nrf_controller/spi_master_inst/p_0_in_0[7]
    SLICE_X110Y31        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.904     2.246    nrf_controller/spi_master_inst/CLK
    SLICE_X110Y31        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[7]/C
                         clock pessimism             -0.512     1.734    
    SLICE_X110Y31        FDCE (Hold_fdce_C_D)         0.076     1.810    nrf_controller/spi_master_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nrf_controller/rx_payload_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/x_axis_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.631     1.717    nrf_controller/CLK
    SLICE_X109Y27        FDCE                                         r  nrf_controller/rx_payload_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  nrf_controller/rx_payload_reg[7]/Q
                         net (fo=1, routed)           0.112     1.970    payload_assembler_inst/Q[7]
    SLICE_X109Y28        FDCE                                         r  payload_assembler_inst/x_axis_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.900     2.242    payload_assembler_inst/CLK
    SLICE_X109Y28        FDCE                                         r  payload_assembler_inst/x_axis_out_reg[7]/C
                         clock pessimism             -0.511     1.731    
    SLICE_X109Y28        FDCE (Hold_fdce_C_D)         0.070     1.801    payload_assembler_inst/x_axis_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 nrf_controller/rx_payload_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_assembler_inst/y_axis_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.605     1.691    nrf_controller/CLK
    SLICE_X101Y29        FDCE                                         r  nrf_controller/rx_payload_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y29        FDCE (Prop_fdce_C_Q)         0.141     1.832 r  nrf_controller/rx_payload_reg[27]/Q
                         net (fo=1, routed)           0.110     1.942    payload_assembler_inst/Q[27]
    SLICE_X101Y28        FDCE                                         r  payload_assembler_inst/y_axis_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.871     2.213    payload_assembler_inst/CLK
    SLICE_X101Y28        FDCE                                         r  payload_assembler_inst/y_axis_out_reg[11]/C
                         clock pessimism             -0.509     1.704    
    SLICE_X101Y28        FDCE (Hold_fdce_C_D)         0.066     1.770    payload_assembler_inst/y_axis_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y33   led0_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y35   led0_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y35   led0_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y36   led0_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y36   led0_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y36   led0_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y36   led0_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y37   led0_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X103Y37   led0_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y31   led1_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y32   nrf_controller/spi_master_inst/data_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y31   led1_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y31   led1_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y31   led1_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y32   led1_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y32   led1_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y31   nrf_controller/rx_payload_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y32   led1_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y32   led1_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y33   led0_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y33   led0_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y35   led0_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y35   led0_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y36   led0_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y36   led0_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y36   led0_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y36   led0_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y37   led0_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X103Y37   led0_counter_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.580ns (11.348%)  route 4.531ns (88.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=4, routed)           2.543     8.938    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     9.062 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         1.988    11.050    nrf_controller/data_out_reg[7]
    SLICE_X103Y25        FDCE                                         f  nrf_controller/watchdog_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.608    13.373    nrf_controller/CLK
    SLICE_X103Y25        FDCE                                         r  nrf_controller/watchdog_counter_reg[13]/C
                         clock pessimism              0.309    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X103Y25        FDCE (Recov_fdce_C_CLR)     -0.405    13.242    nrf_controller/watchdog_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.580ns (11.348%)  route 4.531ns (88.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=4, routed)           2.543     8.938    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     9.062 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         1.988    11.050    nrf_controller/data_out_reg[7]
    SLICE_X103Y25        FDCE                                         f  nrf_controller/watchdog_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.608    13.373    nrf_controller/CLK
    SLICE_X103Y25        FDCE                                         r  nrf_controller/watchdog_counter_reg[14]/C
                         clock pessimism              0.309    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X103Y25        FDCE (Recov_fdce_C_CLR)     -0.405    13.242    nrf_controller/watchdog_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.580ns (11.348%)  route 4.531ns (88.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=4, routed)           2.543     8.938    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     9.062 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         1.988    11.050    nrf_controller/data_out_reg[7]
    SLICE_X103Y25        FDCE                                         f  nrf_controller/watchdog_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.608    13.373    nrf_controller/CLK
    SLICE_X103Y25        FDCE                                         r  nrf_controller/watchdog_counter_reg[15]/C
                         clock pessimism              0.309    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X103Y25        FDCE (Recov_fdce_C_CLR)     -0.405    13.242    nrf_controller/watchdog_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.580ns (11.348%)  route 4.531ns (88.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=4, routed)           2.543     8.938    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     9.062 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         1.988    11.050    nrf_controller/data_out_reg[7]
    SLICE_X103Y25        FDCE                                         f  nrf_controller/watchdog_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.608    13.373    nrf_controller/CLK
    SLICE_X103Y25        FDCE                                         r  nrf_controller/watchdog_counter_reg[17]/C
                         clock pessimism              0.309    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X103Y25        FDCE (Recov_fdce_C_CLR)     -0.405    13.242    nrf_controller/watchdog_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.580ns (11.348%)  route 4.531ns (88.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=4, routed)           2.543     8.938    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     9.062 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         1.988    11.050    nrf_controller/data_out_reg[7]
    SLICE_X103Y25        FDCE                                         f  nrf_controller/watchdog_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.608    13.373    nrf_controller/CLK
    SLICE_X103Y25        FDCE                                         r  nrf_controller/watchdog_counter_reg[21]/C
                         clock pessimism              0.309    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X103Y25        FDCE (Recov_fdce_C_CLR)     -0.405    13.242    nrf_controller/watchdog_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.580ns (11.348%)  route 4.531ns (88.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=4, routed)           2.543     8.938    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     9.062 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         1.988    11.050    nrf_controller/data_out_reg[7]
    SLICE_X103Y25        FDCE                                         f  nrf_controller/watchdog_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.608    13.373    nrf_controller/CLK
    SLICE_X103Y25        FDCE                                         r  nrf_controller/watchdog_counter_reg[27]/C
                         clock pessimism              0.309    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X103Y25        FDCE (Recov_fdce_C_CLR)     -0.405    13.242    nrf_controller/watchdog_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.580ns (11.405%)  route 4.505ns (88.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 13.375 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=4, routed)           2.543     8.938    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     9.062 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         1.962    11.024    nrf_controller/data_out_reg[7]
    SLICE_X103Y23        FDCE                                         f  nrf_controller/watchdog_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.610    13.375    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[1]/C
                         clock pessimism              0.309    13.684    
                         clock uncertainty           -0.035    13.649    
    SLICE_X103Y23        FDCE (Recov_fdce_C_CLR)     -0.405    13.244    nrf_controller/watchdog_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.580ns (11.405%)  route 4.505ns (88.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 13.375 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=4, routed)           2.543     8.938    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     9.062 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         1.962    11.024    nrf_controller/data_out_reg[7]
    SLICE_X103Y23        FDCE                                         f  nrf_controller/watchdog_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.610    13.375    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[28]/C
                         clock pessimism              0.309    13.684    
                         clock uncertainty           -0.035    13.649    
    SLICE_X103Y23        FDCE (Recov_fdce_C_CLR)     -0.405    13.244    nrf_controller/watchdog_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.580ns (11.405%)  route 4.505ns (88.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 13.375 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=4, routed)           2.543     8.938    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     9.062 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         1.962    11.024    nrf_controller/data_out_reg[7]
    SLICE_X103Y23        FDCE                                         f  nrf_controller/watchdog_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.610    13.375    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[5]/C
                         clock pessimism              0.309    13.684    
                         clock uncertainty           -0.035    13.649    
    SLICE_X103Y23        FDCE (Recov_fdce_C_CLR)     -0.405    13.244    nrf_controller/watchdog_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.580ns (11.405%)  route 4.505ns (88.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 13.375 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=4, routed)           2.543     8.938    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     9.062 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         1.962    11.024    nrf_controller/data_out_reg[7]
    SLICE_X103Y23        FDCE                                         f  nrf_controller/watchdog_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.610    13.375    nrf_controller/CLK
    SLICE_X103Y23        FDCE                                         r  nrf_controller/watchdog_counter_reg[6]/C
                         clock pessimism              0.309    13.684    
                         clock uncertainty           -0.035    13.649    
    SLICE_X103Y23        FDCE (Recov_fdce_C_CLR)     -0.405    13.244    nrf_controller/watchdog_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  2.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/clk_div_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.186ns (13.363%)  route 1.206ns (86.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.045     2.908    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.045     2.953 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         0.161     3.114    nrf_controller/spi_master_inst/data_out_reg[7]_0
    SLICE_X110Y40        FDCE                                         f  nrf_controller/spi_master_inst/clk_div_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.912     2.254    nrf_controller/spi_master_inst/CLK
    SLICE_X110Y40        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[0]/C
                         clock pessimism             -0.256     1.998    
    SLICE_X110Y40        FDCE (Remov_fdce_C_CLR)     -0.092     1.906    nrf_controller/spi_master_inst/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/clk_div_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.186ns (13.363%)  route 1.206ns (86.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.045     2.908    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.045     2.953 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         0.161     3.114    nrf_controller/spi_master_inst/data_out_reg[7]_0
    SLICE_X110Y40        FDCE                                         f  nrf_controller/spi_master_inst/clk_div_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.912     2.254    nrf_controller/spi_master_inst/CLK
    SLICE_X110Y40        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[1]/C
                         clock pessimism             -0.256     1.998    
    SLICE_X110Y40        FDCE (Remov_fdce_C_CLR)     -0.092     1.906    nrf_controller/spi_master_inst/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/spi_sck_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.186ns (13.363%)  route 1.206ns (86.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.045     2.908    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.045     2.953 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         0.161     3.114    nrf_controller/spi_master_inst/data_out_reg[7]_0
    SLICE_X110Y40        FDCE                                         f  nrf_controller/spi_master_inst/spi_sck_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.912     2.254    nrf_controller/spi_master_inst/CLK
    SLICE_X110Y40        FDCE                                         r  nrf_controller/spi_master_inst/spi_sck_reg/C
                         clock pessimism             -0.256     1.998    
    SLICE_X110Y40        FDCE (Remov_fdce_C_CLR)     -0.092     1.906    nrf_controller/spi_master_inst/spi_sck_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/clk_div_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.186ns (12.586%)  route 1.292ns (87.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.045     2.908    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.045     2.953 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         0.247     3.200    nrf_controller/spi_master_inst/data_out_reg[7]_0
    SLICE_X112Y39        FDCE                                         f  nrf_controller/spi_master_inst/clk_div_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.911     2.253    nrf_controller/spi_master_inst/CLK
    SLICE_X112Y39        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[4]/C
                         clock pessimism             -0.256     1.997    
    SLICE_X112Y39        FDCE (Remov_fdce_C_CLR)     -0.067     1.930    nrf_controller/spi_master_inst/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/clk_div_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.186ns (12.586%)  route 1.292ns (87.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.045     2.908    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.045     2.953 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         0.247     3.200    nrf_controller/spi_master_inst/data_out_reg[7]_0
    SLICE_X112Y39        FDCE                                         f  nrf_controller/spi_master_inst/clk_div_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.911     2.253    nrf_controller/spi_master_inst/CLK
    SLICE_X112Y39        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[5]/C
                         clock pessimism             -0.256     1.997    
    SLICE_X112Y39        FDCE (Remov_fdce_C_CLR)     -0.067     1.930    nrf_controller/spi_master_inst/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.658%)  route 1.283ns (87.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.045     2.908    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.045     2.953 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         0.238     3.192    nrf_controller/data_out_reg[7]
    SLICE_X106Y36        FDCE                                         f  nrf_controller/rx_poll_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.907     2.249    nrf_controller/CLK
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[13]/C
                         clock pessimism             -0.256     1.993    
    SLICE_X106Y36        FDCE (Remov_fdce_C_CLR)     -0.092     1.901    nrf_controller/rx_poll_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.658%)  route 1.283ns (87.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.045     2.908    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.045     2.953 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         0.238     3.192    nrf_controller/data_out_reg[7]
    SLICE_X106Y36        FDCE                                         f  nrf_controller/rx_poll_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.907     2.249    nrf_controller/CLK
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[14]/C
                         clock pessimism             -0.256     1.993    
    SLICE_X106Y36        FDCE (Remov_fdce_C_CLR)     -0.092     1.901    nrf_controller/rx_poll_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.658%)  route 1.283ns (87.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.045     2.908    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.045     2.953 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         0.238     3.192    nrf_controller/data_out_reg[7]
    SLICE_X106Y36        FDCE                                         f  nrf_controller/rx_poll_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.907     2.249    nrf_controller/CLK
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[15]/C
                         clock pessimism             -0.256     1.993    
    SLICE_X106Y36        FDCE (Remov_fdce_C_CLR)     -0.092     1.901    nrf_controller/rx_poll_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.658%)  route 1.283ns (87.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.045     2.908    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.045     2.953 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         0.238     3.192    nrf_controller/data_out_reg[7]
    SLICE_X106Y36        FDCE                                         f  nrf_controller/rx_poll_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.907     2.249    nrf_controller/CLK
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[16]/C
                         clock pessimism             -0.256     1.993    
    SLICE_X106Y36        FDCE (Remov_fdce_C_CLR)     -0.092     1.901    nrf_controller/rx_poll_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.658%)  route 1.283ns (87.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y96        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.045     2.908    nrf_controller/spi_master_inst/reset_sync
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.045     2.953 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=123, routed)         0.238     3.192    nrf_controller/data_out_reg[7]
    SLICE_X106Y36        FDCE                                         f  nrf_controller/rx_poll_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.907     2.249    nrf_controller/CLK
    SLICE_X106Y36        FDCE                                         r  nrf_controller/rx_poll_counter_reg[17]/C
                         clock pessimism             -0.256     1.993    
    SLICE_X106Y36        FDCE (Remov_fdce_C_CLR)     -0.092     1.901    nrf_controller/rx_poll_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  1.290    





