// Seed: 1732081800
macromodule module_0 (
    id_1
);
  output wire id_1;
  supply0 id_2;
  assign id_1 = id_2;
  wire   id_3;
  string id_4 = "";
  assign id_1 = 1;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4, id_5;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
  assign id_1 = 1;
  wire id_6, id_7, id_8;
  wire id_9;
endmodule
module module_2 (
    input tri id_0,
    output uwire id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wire id_7,
    input supply0 id_8,
    input tri id_9,
    output tri id_10
);
  wire id_12, id_13, id_14;
  module_0 modCall_1 (id_13);
endmodule
