-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "06/08/2017 15:37:35"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	topo IS
    PORT (
	clock_50 : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0)
	);
END topo;

-- Design Ports Information
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF topo IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clock_50~input_o\ : std_logic;
SIGNAL \clock_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \L1|L0|Add0~81_sumout\ : std_logic;
SIGNAL \L1|L0|cont1~0_combout\ : std_logic;
SIGNAL \L1|L0|Add0~82\ : std_logic;
SIGNAL \L1|L0|Add0~113_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~114\ : std_logic;
SIGNAL \L1|L0|Add0~37_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~38\ : std_logic;
SIGNAL \L1|L0|Add0~41_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~42\ : std_logic;
SIGNAL \L1|L0|Add0~45_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~46\ : std_logic;
SIGNAL \L1|L0|Add0~49_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~50\ : std_logic;
SIGNAL \L1|L0|Add0~53_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~54\ : std_logic;
SIGNAL \L1|L0|Add0~9_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~10\ : std_logic;
SIGNAL \L1|L0|Add0~5_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~6\ : std_logic;
SIGNAL \L1|L0|Add0~13_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~14\ : std_logic;
SIGNAL \L1|L0|Add0~17_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~18\ : std_logic;
SIGNAL \L1|L0|Add0~21_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~22\ : std_logic;
SIGNAL \L1|L0|Add0~25_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~26\ : std_logic;
SIGNAL \L1|L0|Add0~29_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~30\ : std_logic;
SIGNAL \L1|L0|Add0~1_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~2\ : std_logic;
SIGNAL \L1|L0|Add0~77_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~78\ : std_logic;
SIGNAL \L1|L0|Add0~33_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~34\ : std_logic;
SIGNAL \L1|L0|Add0~89_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~90\ : std_logic;
SIGNAL \L1|L0|Add0~93_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~94\ : std_logic;
SIGNAL \L1|L0|Add0~97_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~98\ : std_logic;
SIGNAL \L1|L0|Add0~101_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~102\ : std_logic;
SIGNAL \L1|L0|Add0~105_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~106\ : std_logic;
SIGNAL \L1|L0|Add0~109_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~110\ : std_logic;
SIGNAL \L1|L0|Add0~85_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~86\ : std_logic;
SIGNAL \L1|L0|Add0~117_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~118\ : std_logic;
SIGNAL \L1|L0|Add0~121_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~122\ : std_logic;
SIGNAL \L1|L0|Add0~125_sumout\ : std_logic;
SIGNAL \L1|L0|Equal0~5_combout\ : std_logic;
SIGNAL \L1|L0|Equal0~4_combout\ : std_logic;
SIGNAL \L1|L0|Equal0~2_combout\ : std_logic;
SIGNAL \L1|L0|Equal0~0_combout\ : std_logic;
SIGNAL \L1|L0|Equal0~1_combout\ : std_logic;
SIGNAL \L1|L0|Add0~126\ : std_logic;
SIGNAL \L1|L0|Add0~57_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~58\ : std_logic;
SIGNAL \L1|L0|Add0~61_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~62\ : std_logic;
SIGNAL \L1|L0|Add0~65_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~66\ : std_logic;
SIGNAL \L1|L0|Add0~69_sumout\ : std_logic;
SIGNAL \L1|L0|Add0~70\ : std_logic;
SIGNAL \L1|L0|Add0~73_sumout\ : std_logic;
SIGNAL \L1|L0|Equal0~3_combout\ : std_logic;
SIGNAL \L1|L0|Equal0~6_combout\ : std_logic;
SIGNAL \L1|L0|CLK1~q\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \L6|btn3state.EsperaApertar~0_combout\ : std_logic;
SIGNAL \L6|btn3state.EsperaApertar~q\ : std_logic;
SIGNAL \L6|btn3next.SaidaAtiva~0_combout\ : std_logic;
SIGNAL \L6|btn3state.SaidaAtiva~q\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \L6|btn2state.EsperaApertar~0_combout\ : std_logic;
SIGNAL \L6|btn2state.EsperaApertar~q\ : std_logic;
SIGNAL \L6|btn2next.SaidaAtiva~0_combout\ : std_logic;
SIGNAL \L6|btn2state.SaidaAtiva~q\ : std_logic;
SIGNAL \L0|L1|Selector5~0_combout\ : std_logic;
SIGNAL \L1|L2|Add0~17_sumout\ : std_logic;
SIGNAL \L1|L1|Add0~17_sumout\ : std_logic;
SIGNAL \L1|L1|counter[0]~9_combout\ : std_logic;
SIGNAL \L1|L1|Add0~18\ : std_logic;
SIGNAL \L1|L1|Add0~13_sumout\ : std_logic;
SIGNAL \L1|L1|counter~2_combout\ : std_logic;
SIGNAL \L1|L1|Add0~14\ : std_logic;
SIGNAL \L1|L1|Add0~1_sumout\ : std_logic;
SIGNAL \L1|L1|counter~0_combout\ : std_logic;
SIGNAL \L1|L1|Add0~2\ : std_logic;
SIGNAL \L1|L1|Add0~5_sumout\ : std_logic;
SIGNAL \L1|L1|counter[3]~8_combout\ : std_logic;
SIGNAL \L1|L1|Add0~6\ : std_logic;
SIGNAL \L1|L1|Add0~9_sumout\ : std_logic;
SIGNAL \L1|L1|counter~1_combout\ : std_logic;
SIGNAL \L2|L0|Equal0~0_combout\ : std_logic;
SIGNAL \L1|L1|Add0~10\ : std_logic;
SIGNAL \L1|L1|Add0~25_sumout\ : std_logic;
SIGNAL \L1|L1|counter~4_combout\ : std_logic;
SIGNAL \L1|L1|Add0~26\ : std_logic;
SIGNAL \L1|L1|Add0~21_sumout\ : std_logic;
SIGNAL \L1|L1|counter~3_combout\ : std_logic;
SIGNAL \L1|L1|Add0~22\ : std_logic;
SIGNAL \L1|L1|Add0~37_sumout\ : std_logic;
SIGNAL \L1|L1|counter~7_combout\ : std_logic;
SIGNAL \L1|L1|Add0~38\ : std_logic;
SIGNAL \L1|L1|Add0~33_sumout\ : std_logic;
SIGNAL \L1|L1|counter~6_combout\ : std_logic;
SIGNAL \L2|L0|Equal0~2_combout\ : std_logic;
SIGNAL \L1|L1|Add0~34\ : std_logic;
SIGNAL \L1|L1|Add0~29_sumout\ : std_logic;
SIGNAL \L1|L1|counter~5_combout\ : std_logic;
SIGNAL \L2|L0|Equal0~1_combout\ : std_logic;
SIGNAL \L4|CS.E1~0_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \L6|btn0state.EsperaApertar~0_combout\ : std_logic;
SIGNAL \L6|btn0state.EsperaApertar~q\ : std_logic;
SIGNAL \L6|btn0next.SaidaAtiva~0_combout\ : std_logic;
SIGNAL \L6|btn0state.SaidaAtiva~q\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \L6|btn1state.EsperaApertar~0_combout\ : std_logic;
SIGNAL \L6|btn1state.EsperaApertar~q\ : std_logic;
SIGNAL \L6|btn1next.SaidaAtiva~0_combout\ : std_logic;
SIGNAL \L6|btn1state.SaidaAtiva~q\ : std_logic;
SIGNAL \L4|CS.E1~q\ : std_logic;
SIGNAL \L4|Selector2~0_combout\ : std_logic;
SIGNAL \L4|CS.E2~q\ : std_logic;
SIGNAL \L0|L0|enter~combout\ : std_logic;
SIGNAL \L1|L2|Add0~18\ : std_logic;
SIGNAL \L1|L2|Add0~13_sumout\ : std_logic;
SIGNAL \L1|L2|Add0~14\ : std_logic;
SIGNAL \L1|L2|Add0~1_sumout\ : std_logic;
SIGNAL \L1|L2|Add0~2\ : std_logic;
SIGNAL \L1|L2|Add0~5_sumout\ : std_logic;
SIGNAL \L1|L2|Equal0~0_combout\ : std_logic;
SIGNAL \L1|L2|Add0~6\ : std_logic;
SIGNAL \L1|L2|Add0~9_sumout\ : std_logic;
SIGNAL \L1|L2|counter~0_combout\ : std_logic;
SIGNAL \L1|L2|Add0~10\ : std_logic;
SIGNAL \L1|L2|Add0~25_sumout\ : std_logic;
SIGNAL \L1|L2|counter~2_combout\ : std_logic;
SIGNAL \L1|L2|Add0~26\ : std_logic;
SIGNAL \L1|L2|Add0~21_sumout\ : std_logic;
SIGNAL \L1|L2|counter~1_combout\ : std_logic;
SIGNAL \L1|L2|Add0~22\ : std_logic;
SIGNAL \L1|L2|Add0~37_sumout\ : std_logic;
SIGNAL \L1|L2|counter~5_combout\ : std_logic;
SIGNAL \L1|L2|Add1~0_combout\ : std_logic;
SIGNAL \L1|L2|Add0~38\ : std_logic;
SIGNAL \L1|L2|Add0~33_sumout\ : std_logic;
SIGNAL \L1|L2|counter~4_combout\ : std_logic;
SIGNAL \L1|L2|Add0~34\ : std_logic;
SIGNAL \L1|L2|Add0~29_sumout\ : std_logic;
SIGNAL \L1|L2|counter~3_combout\ : std_logic;
SIGNAL \L2|L1|Equal0~1_combout\ : std_logic;
SIGNAL \L2|L1|Equal0~0_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \L5|L6|Equal2~1_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[25]~5_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[22]~1_combout\ : std_logic;
SIGNAL \L5|L17|m[25]~1_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[25]~11_combout\ : std_logic;
SIGNAL \L5|L17|m~0_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[17]~21_combout\ : std_logic;
SIGNAL \L5|L6|Equal2~0_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[22]~1_combout\ : std_logic;
SIGNAL \L5|L6|Equal2~2_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[22]~1_combout\ : std_logic;
SIGNAL \L4|STATES~1_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[1]~feeder_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[2]~39_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[2]~38_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[3]~37_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[3]~36_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[4]~35_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[4]~34_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[6]~33_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[6]~32_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[7]~31_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[7]~30_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[12]~feeder_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[14]~29_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[14]~28_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[15]~27_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[15]~26_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[16]~25_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[16]~24_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[17]~23_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[17]~22_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[18]~19_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[18]~18_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[19]~17_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[19]~16_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[23]~1_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[23]~0_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[24]~3_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[24]~2_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[25]~7_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[25]~6_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[26]~9_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[26]~8_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[27]~11_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[27]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[27]~10_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[28]~13_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[28]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[28]~12_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[29]~15_combout\ : std_logic;
SIGNAL \L0|L4|signalshift[29]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|signalshift[29]~14_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[25]~3_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[23]~5_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[2]~29_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[2]~28_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[4]~27_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[4]~26_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[5]~25_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[5]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[5]~24_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[6]~23_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[6]~22_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[7]~21_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[7]~20_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[11]~feeder_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[12]~19_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[12]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[12]~18_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[14]~17_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[14]~16_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[15]~15_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[15]~14_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[16]~13_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[16]~12_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[17]~11_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[17]~10_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[18]~9_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[18]~8_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[19]~7_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[19]~6_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[24]~1_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[24]~0_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[25]~5_combout\ : std_logic;
SIGNAL \L0|L12|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|signalshift[25]~4_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \L0|L0|Selector15~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E15~q\ : std_logic;
SIGNAL \L0|L0|Selector14~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E14~q\ : std_logic;
SIGNAL \L0|L0|Selector13~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E13~q\ : std_logic;
SIGNAL \L0|L0|Selector12~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E12~q\ : std_logic;
SIGNAL \L0|L0|Selector11~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E11~q\ : std_logic;
SIGNAL \L0|L0|Selector10~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E10~q\ : std_logic;
SIGNAL \L0|L0|Selector9~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E9~q\ : std_logic;
SIGNAL \L0|L0|Selector8~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E8~q\ : std_logic;
SIGNAL \L0|L0|Selector7~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E7~q\ : std_logic;
SIGNAL \L0|L0|Selector6~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E6~q\ : std_logic;
SIGNAL \L0|L0|Selector5~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E5~q\ : std_logic;
SIGNAL \L0|L0|Selector4~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E4~q\ : std_logic;
SIGNAL \L0|L0|Selector3~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E3~q\ : std_logic;
SIGNAL \L0|L0|Selector0~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E0~q\ : std_logic;
SIGNAL \L0|L0|Selector1~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E1~q\ : std_logic;
SIGNAL \L0|L0|Selector2~0_combout\ : std_logic;
SIGNAL \L0|L0|CS.E2~q\ : std_logic;
SIGNAL \L0|L0|WideOr17~0_combout\ : std_logic;
SIGNAL \L0|L0|WideOr17~1_combout\ : std_logic;
SIGNAL \L0|L0|WideOr17~combout\ : std_logic;
SIGNAL \L0|L10|signalshift[25]~3_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[2]~feeder_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[3]~23_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|signalshift[3]~22_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[4]~21_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|signalshift[4]~20_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[6]~19_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|signalshift[6]~18_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[7]~17_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|signalshift[7]~16_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[10]~feeder_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[14]~15_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|signalshift[14]~14_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[15]~13_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|signalshift[15]~12_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[16]~11_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|signalshift[16]~10_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[19]~feeder_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[22]~3_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[24]~5_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|signalshift[24]~4_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[25]~7_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|signalshift[25]~6_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[31]~9_combout\ : std_logic;
SIGNAL \L0|L16|signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|signalshift[31]~8_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[0]~feeder_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[1]~25_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[1]~24_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[2]~23_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[2]~22_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[3]~21_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[3]~20_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[6]~19_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[6]~18_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[7]~17_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[7]~16_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[13]~feeder_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[14]~15_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[14]~14_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[15]~13_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[15]~12_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[16]~11_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[16]~10_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[17]~9_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[17]~8_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[19]~7_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[19]~6_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[20]~5_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[20]~4_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[21]~3_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[21]~2_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[25]~1_combout\ : std_logic;
SIGNAL \L0|L8|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|signalshift[25]~0_combout\ : std_logic;
SIGNAL \L0|L0|WideOr16~0_combout\ : std_logic;
SIGNAL \L0|L0|WideOr16~combout\ : std_logic;
SIGNAL \L5|L20|x[31]~0_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[2]~29_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[2]~28_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[4]~27_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[4]~26_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[5]~25_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[5]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[5]~24_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[6]~23_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[6]~22_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[7]~21_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[7]~20_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[10]~19_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[10]~18_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[12]~17_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[12]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[12]~16_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[15]~15_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[15]~14_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[17]~feeder_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[18]~feeder_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[21]~13_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[21]~12_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[22]~0_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[24]~3_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[24]~2_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[25]~5_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[25]~4_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[26]~7_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[26]~6_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[27]~9_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[27]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[27]~8_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[31]~11_combout\ : std_logic;
SIGNAL \L0|L13|signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|signalshift[31]~10_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[20]~19_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[19]~23_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[2]~55_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[2]~54_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[3]~53_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[3]~52_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[4]~51_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[4]~50_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[5]~49_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[5]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[5]~48_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[6]~47_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[6]~46_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[7]~45_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[7]~44_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[8]~43_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[8]~42_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[9]~41_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[9]~40_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[10]~39_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[10]~38_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[11]~37_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[11]~36_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[14]~35_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[14]~34_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[15]~33_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[15]~32_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[16]~31_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[16]~30_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[17]~29_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[17]~28_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[18]~27_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[18]~26_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[19]~25_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[19]~24_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[20]~21_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[20]~20_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[21]~17_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[21]~16_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[22]~0_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[23]~3_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[23]~2_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[24]~5_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[24]~4_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[25]~7_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[25]~6_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[26]~9_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[26]~8_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[27]~11_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[27]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[27]~10_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[28]~13_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[28]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[28]~12_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[29]~feeder_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[31]~15_combout\ : std_logic;
SIGNAL \L0|L17|signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|signalshift[31]~14_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[0]~37_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[0]~36_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[4]~feeder_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[6]~35_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[6]~34_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[7]~33_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[7]~32_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[8]~31_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[8]~30_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[9]~29_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[9]~28_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[10]~27_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[10]~26_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[11]~25_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[11]~24_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[14]~feeder_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[20]~23_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[20]~22_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[21]~21_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[21]~20_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[22]~3_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[23]~7_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[23]~6_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[24]~9_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[24]~8_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[25]~13_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[25]~12_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[29]~15_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[29]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[29]~14_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[30]~17_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[30]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[30]~16_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[31]~19_combout\ : std_logic;
SIGNAL \L0|L5|signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|signalshift[31]~18_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[1]~31_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[1]~30_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[2]~29_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[2]~28_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[3]~27_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[3]~26_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[6]~25_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[6]~24_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[7]~23_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[7]~22_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[11]~feeder_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[13]~21_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[13]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[13]~20_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[14]~19_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[14]~18_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[15]~17_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[15]~16_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[16]~15_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[16]~14_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[17]~13_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[17]~12_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[19]~11_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[19]~10_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[20]~9_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[20]~8_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[21]~7_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[21]~6_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[24]~1_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[24]~0_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[25]~3_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[25]~2_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[26]~5_combout\ : std_logic;
SIGNAL \L0|L9|signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|signalshift[26]~4_combout\ : std_logic;
SIGNAL \L5|L20|x[31]~1_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[0]~feeder_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[1]~feeder_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[3]~feeder_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[6]~29_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[6]~28_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[7]~27_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[7]~26_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[10]~25_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[10]~24_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[11]~23_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[11]~22_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[15]~21_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[15]~20_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[16]~19_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[16]~18_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[17]~17_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[17]~16_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[20]~15_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[20]~14_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[21]~13_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[21]~12_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[22]~3_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[23]~5_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[23]~4_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[24]~7_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[24]~6_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[30]~9_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[30]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[30]~8_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[31]~11_combout\ : std_logic;
SIGNAL \L0|L14|signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|signalshift[31]~10_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[1]~53_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[1]~52_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[2]~51_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[2]~50_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[6]~49_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[6]~48_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[7]~47_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[7]~46_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[8]~45_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[8]~44_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[9]~43_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[9]~42_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[10]~41_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[10]~40_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[11]~39_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[11]~38_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[14]~37_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[14]~36_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[15]~35_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[15]~34_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[16]~33_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[16]~32_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[17]~31_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[17]~30_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[18]~29_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[18]~28_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[19]~27_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[19]~26_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[20]~25_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[20]~24_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[21]~23_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[21]~22_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[22]~3_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[23]~5_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[23]~4_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[24]~7_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[24]~6_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[25]~9_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[25]~8_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[26]~11_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[26]~10_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[27]~13_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[27]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[27]~12_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[28]~15_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[28]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[28]~14_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[29]~17_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[29]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[29]~16_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[30]~19_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[30]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[30]~18_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[31]~21_combout\ : std_logic;
SIGNAL \L0|L2|signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|signalshift[31]~20_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[0]~33_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[0]~32_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[3]~feeder_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[4]~feeder_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[6]~31_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[6]~30_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[7]~29_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[7]~28_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[8]~27_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[8]~26_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[9]~25_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[9]~24_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[14]~23_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[14]~22_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[15]~21_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[15]~20_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[16]~19_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[16]~18_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[21]~17_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[21]~16_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[22]~3_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[23]~5_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[23]~4_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[24]~7_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[24]~6_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[26]~feeder_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[27]~feeder_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[28]~9_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[28]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[28]~8_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[29]~11_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[29]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[29]~10_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[30]~13_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[30]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[30]~12_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[31]~15_combout\ : std_logic;
SIGNAL \L0|L6|signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|signalshift[31]~14_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[0]~29_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[0]~28_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[1]~27_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[1]~26_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[2]~25_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[2]~24_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[6]~23_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[6]~22_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[7]~21_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[7]~20_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[10]~19_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[10]~18_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[11]~17_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[11]~16_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[14]~15_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[14]~14_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[15]~13_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[15]~12_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[16]~11_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[16]~10_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[17]~9_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[17]~8_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[21]~feeder_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[24]~1_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[24]~0_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[25]~5_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[25]~4_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[26]~7_combout\ : std_logic;
SIGNAL \L0|L10|signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|signalshift[26]~6_combout\ : std_logic;
SIGNAL \L5|L20|x[31]~2_combout\ : std_logic;
SIGNAL \L0|L0|WideOr19~1_combout\ : std_logic;
SIGNAL \L0|L0|WideOr19~0_combout\ : std_logic;
SIGNAL \L0|L0|WideOr19~combout\ : std_logic;
SIGNAL \L0|L0|WideOr18~0_combout\ : std_logic;
SIGNAL \L0|L0|WideOr18~combout\ : std_logic;
SIGNAL \L0|L15|signalshift[0]~41_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[0]~40_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[1]~39_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[1]~38_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[4]~feeder_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[6]~37_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[6]~36_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[7]~35_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[7]~34_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[8]~33_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[8]~32_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[10]~31_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[10]~30_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[11]~29_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[11]~28_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[14]~27_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[14]~26_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[15]~25_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[15]~24_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[16]~23_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[16]~22_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[17]~21_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[17]~20_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[18]~19_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[18]~18_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[19]~17_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[19]~16_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[20]~15_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[20]~14_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[21]~13_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[21]~12_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[22]~0_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[23]~3_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[23]~2_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[24]~5_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[24]~4_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[25]~7_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[25]~6_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[26]~9_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[26]~8_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[27]~11_combout\ : std_logic;
SIGNAL \L0|L15|signalshift[27]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|signalshift[27]~10_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[3]~33_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[3]~32_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[4]~31_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[4]~30_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[6]~29_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[6]~28_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[7]~27_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[7]~26_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[9]~25_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[9]~24_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[10]~23_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[10]~22_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[11]~21_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[11]~20_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[14]~19_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[14]~18_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[15]~17_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[15]~16_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[16]~15_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[16]~14_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[17]~13_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[17]~12_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[18]~11_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[18]~10_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[19]~9_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[19]~8_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[20]~7_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[20]~6_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[23]~1_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[23]~0_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[24]~3_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[24]~2_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[25]~5_combout\ : std_logic;
SIGNAL \L0|L3|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|signalshift[25]~4_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[0]~37_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[0]~36_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[1]~35_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[1]~34_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[2]~33_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[2]~32_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[5]~feeder_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[6]~31_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[6]~30_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[7]~29_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[7]~28_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[10]~27_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[10]~26_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[11]~25_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[11]~24_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[14]~23_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[14]~22_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[15]~21_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[15]~20_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[16]~19_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[16]~18_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[17]~17_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[17]~16_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[18]~15_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[18]~14_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[21]~13_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[21]~12_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[22]~3_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[25]~5_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[25]~4_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[28]~7_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[28]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[28]~6_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[29]~9_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[29]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[29]~8_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[30]~11_combout\ : std_logic;
SIGNAL \L0|L11|signalshift[30]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|signalshift[30]~10_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[0]~45_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[0]~44_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[1]~43_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[1]~42_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[2]~41_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[2]~40_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[3]~39_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[3]~38_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[4]~37_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[4]~36_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[5]~35_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[5]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[5]~34_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[6]~33_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[6]~32_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[7]~31_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[7]~30_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[8]~29_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[8]~28_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[9]~27_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[9]~26_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[10]~25_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[10]~24_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[11]~23_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[11]~22_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[12]~21_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[12]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[12]~20_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[13]~19_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[13]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[13]~18_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[14]~17_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[14]~16_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[15]~15_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[15]~14_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[16]~13_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[16]~12_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[19]~11_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[19]~10_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[20]~9_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[20]~8_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[21]~7_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[21]~6_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[22]~0_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[23]~3_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[23]~2_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[25]~5_combout\ : std_logic;
SIGNAL \L0|L7|signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|signalshift[25]~4_combout\ : std_logic;
SIGNAL \L5|L20|x[31]~3_combout\ : std_logic;
SIGNAL \L5|L20|x[31]~4_combout\ : std_logic;
SIGNAL \L1|L3|counter[0]~1_combout\ : std_logic;
SIGNAL \L1|L3|enter~combout\ : std_logic;
SIGNAL \L1|L3|counter[1]~0_combout\ : std_logic;
SIGNAL \L1|L3|Add0~2_combout\ : std_logic;
SIGNAL \L1|L3|Add0~1_combout\ : std_logic;
SIGNAL \L2|L2|Equal0~0_combout\ : std_logic;
SIGNAL \L4|P2~0_combout\ : std_logic;
SIGNAL \L4|Selector3~0_combout\ : std_logic;
SIGNAL \L4|CS.E3~q\ : std_logic;
SIGNAL \L4|CS.E0~0_combout\ : std_logic;
SIGNAL \L4|CS.E0~q\ : std_logic;
SIGNAL \L0|L1|CS.E5~q\ : std_logic;
SIGNAL \L0|L1|Selector4~0_combout\ : std_logic;
SIGNAL \L0|L1|CS.E4~q\ : std_logic;
SIGNAL \L0|L1|Selector3~0_combout\ : std_logic;
SIGNAL \L0|L1|CS.E3~q\ : std_logic;
SIGNAL \L0|L1|Selector0~0_combout\ : std_logic;
SIGNAL \L0|L1|CS.E0~q\ : std_logic;
SIGNAL \L0|L1|Selector1~0_combout\ : std_logic;
SIGNAL \L0|L1|CS.E1~q\ : std_logic;
SIGNAL \L0|L1|Selector2~0_combout\ : std_logic;
SIGNAL \L0|L1|CS.E2~q\ : std_logic;
SIGNAL \L0|L0|enter~0_combout\ : std_logic;
SIGNAL \L1|L0|Add1~81_sumout\ : std_logic;
SIGNAL \L1|L0|cont2~0_combout\ : std_logic;
SIGNAL \L1|L0|cont2[0]~DUPLICATE_q\ : std_logic;
SIGNAL \L1|L0|Add1~82\ : std_logic;
SIGNAL \L1|L0|Add1~93_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~94\ : std_logic;
SIGNAL \L1|L0|Add1~97_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~98\ : std_logic;
SIGNAL \L1|L0|Add1~105_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~106\ : std_logic;
SIGNAL \L1|L0|Add1~109_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~110\ : std_logic;
SIGNAL \L1|L0|Add1~113_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~114\ : std_logic;
SIGNAL \L1|L0|Add1~117_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~118\ : std_logic;
SIGNAL \L1|L0|Add1~121_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~122\ : std_logic;
SIGNAL \L1|L0|Add1~85_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~86\ : std_logic;
SIGNAL \L1|L0|Add1~57_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~58\ : std_logic;
SIGNAL \L1|L0|Add1~65_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~66\ : std_logic;
SIGNAL \L1|L0|Add1~69_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~70\ : std_logic;
SIGNAL \L1|L0|Add1~73_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~74\ : std_logic;
SIGNAL \L1|L0|Add1~77_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~78\ : std_logic;
SIGNAL \L1|L0|Add1~49_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~50\ : std_logic;
SIGNAL \L1|L0|Add1~53_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~54\ : std_logic;
SIGNAL \L1|L0|Add1~125_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~126\ : std_logic;
SIGNAL \L1|L0|Add1~9_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~10\ : std_logic;
SIGNAL \L1|L0|Add1~45_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~46\ : std_logic;
SIGNAL \L1|L0|Add1~41_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~42\ : std_logic;
SIGNAL \L1|L0|Add1~37_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~38\ : std_logic;
SIGNAL \L1|L0|Add1~33_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~34\ : std_logic;
SIGNAL \L1|L0|Add1~61_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~62\ : std_logic;
SIGNAL \L1|L0|Add1~101_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~102\ : std_logic;
SIGNAL \L1|L0|Add1~89_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~90\ : std_logic;
SIGNAL \L1|L0|Add1~1_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~2\ : std_logic;
SIGNAL \L1|L0|Add1~29_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~30\ : std_logic;
SIGNAL \L1|L0|Add1~21_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~22\ : std_logic;
SIGNAL \L1|L0|Add1~17_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~18\ : std_logic;
SIGNAL \L1|L0|Add1~13_sumout\ : std_logic;
SIGNAL \L1|L0|Add1~14\ : std_logic;
SIGNAL \L1|L0|Add1~5_sumout\ : std_logic;
SIGNAL \L1|L0|Equal1~0_combout\ : std_logic;
SIGNAL \L1|L0|Add1~6\ : std_logic;
SIGNAL \L1|L0|Add1~25_sumout\ : std_logic;
SIGNAL \L1|L0|Equal1~1_combout\ : std_logic;
SIGNAL \L1|L0|Equal1~4_combout\ : std_logic;
SIGNAL \L1|L0|Equal1~5_combout\ : std_logic;
SIGNAL \L1|L0|Equal1~2_combout\ : std_logic;
SIGNAL \L1|L0|Equal1~3_combout\ : std_logic;
SIGNAL \L1|L0|Equal1~6_combout\ : std_logic;
SIGNAL \L1|L0|CLK2~q\ : std_logic;
SIGNAL \L5|L19|Equal5~3_combout\ : std_logic;
SIGNAL \L5|L19|Equal5~2_combout\ : std_logic;
SIGNAL \L1|L0|Add2~81_sumout\ : std_logic;
SIGNAL \L1|L0|cont3~0_combout\ : std_logic;
SIGNAL \L1|L0|Add2~82\ : std_logic;
SIGNAL \L1|L0|Add2~13_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~14\ : std_logic;
SIGNAL \L1|L0|Add2~9_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~10\ : std_logic;
SIGNAL \L1|L0|Add2~53_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~54\ : std_logic;
SIGNAL \L1|L0|Add2~49_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~50\ : std_logic;
SIGNAL \L1|L0|Add2~45_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~46\ : std_logic;
SIGNAL \L1|L0|Add2~41_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~42\ : std_logic;
SIGNAL \L1|L0|Add2~37_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~38\ : std_logic;
SIGNAL \L1|L0|Add2~33_sumout\ : std_logic;
SIGNAL \L1|L0|Equal2~2_combout\ : std_logic;
SIGNAL \L1|L0|Add2~34\ : std_logic;
SIGNAL \L1|L0|Add2~77_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~78\ : std_logic;
SIGNAL \L1|L0|Add2~73_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~74\ : std_logic;
SIGNAL \L1|L0|Add2~69_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~70\ : std_logic;
SIGNAL \L1|L0|Add2~65_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~66\ : std_logic;
SIGNAL \L1|L0|Add2~89_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~90\ : std_logic;
SIGNAL \L1|L0|Add2~85_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~86\ : std_logic;
SIGNAL \L1|L0|Add2~93_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~94\ : std_logic;
SIGNAL \L1|L0|Add2~97_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~98\ : std_logic;
SIGNAL \L1|L0|Add2~101_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~102\ : std_logic;
SIGNAL \L1|L0|Add2~105_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~106\ : std_logic;
SIGNAL \L1|L0|Add2~109_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~110\ : std_logic;
SIGNAL \L1|L0|Add2~113_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~114\ : std_logic;
SIGNAL \L1|L0|Add2~117_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~118\ : std_logic;
SIGNAL \L1|L0|Add2~121_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~122\ : std_logic;
SIGNAL \L1|L0|Add2~125_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~126\ : std_logic;
SIGNAL \L1|L0|Add2~57_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~58\ : std_logic;
SIGNAL \L1|L0|Add2~17_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~18\ : std_logic;
SIGNAL \L1|L0|Add2~61_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~62\ : std_logic;
SIGNAL \L1|L0|Add2~5_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~6\ : std_logic;
SIGNAL \L1|L0|Add2~21_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~22\ : std_logic;
SIGNAL \L1|L0|Add2~25_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~26\ : std_logic;
SIGNAL \L1|L0|Add2~29_sumout\ : std_logic;
SIGNAL \L1|L0|Add2~30\ : std_logic;
SIGNAL \L1|L0|Add2~1_sumout\ : std_logic;
SIGNAL \L1|L0|Equal2~0_combout\ : std_logic;
SIGNAL \L1|L0|Equal2~3_combout\ : std_logic;
SIGNAL \L1|L0|cont3[0]~DUPLICATE_q\ : std_logic;
SIGNAL \L1|L0|Equal2~4_combout\ : std_logic;
SIGNAL \L1|L0|Equal2~5_combout\ : std_logic;
SIGNAL \L1|L0|Equal2~1_combout\ : std_logic;
SIGNAL \L1|L0|Equal2~6_combout\ : std_logic;
SIGNAL \L1|L0|CLK3~feeder_combout\ : std_logic;
SIGNAL \L1|L0|CLK3~q\ : std_logic;
SIGNAL \L1|L0|Add3~81_sumout\ : std_logic;
SIGNAL \L1|L0|cont4~0_combout\ : std_logic;
SIGNAL \L1|L0|Add3~82\ : std_logic;
SIGNAL \L1|L0|Add3~117_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~118\ : std_logic;
SIGNAL \L1|L0|Add3~113_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~114\ : std_logic;
SIGNAL \L1|L0|Add3~109_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~110\ : std_logic;
SIGNAL \L1|L0|Add3~105_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~106\ : std_logic;
SIGNAL \L1|L0|Add3~101_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~102\ : std_logic;
SIGNAL \L1|L0|Add3~97_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~98\ : std_logic;
SIGNAL \L1|L0|Add3~85_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~86\ : std_logic;
SIGNAL \L1|L0|Add3~89_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~90\ : std_logic;
SIGNAL \L1|L0|Add3~33_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~34\ : std_logic;
SIGNAL \L1|L0|Add3~77_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~78\ : std_logic;
SIGNAL \L1|L0|Add3~1_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~2\ : std_logic;
SIGNAL \L1|L0|Add3~29_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~30\ : std_logic;
SIGNAL \L1|L0|Add3~25_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~26\ : std_logic;
SIGNAL \L1|L0|Add3~21_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~22\ : std_logic;
SIGNAL \L1|L0|Add3~17_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~18\ : std_logic;
SIGNAL \L1|L0|Add3~13_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~14\ : std_logic;
SIGNAL \L1|L0|Add3~5_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~6\ : std_logic;
SIGNAL \L1|L0|Add3~9_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~10\ : std_logic;
SIGNAL \L1|L0|Add3~53_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~54\ : std_logic;
SIGNAL \L1|L0|Add3~49_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~50\ : std_logic;
SIGNAL \L1|L0|Add3~45_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~46\ : std_logic;
SIGNAL \L1|L0|Add3~41_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~42\ : std_logic;
SIGNAL \L1|L0|Add3~37_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~38\ : std_logic;
SIGNAL \L1|L0|Add3~121_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~122\ : std_logic;
SIGNAL \L1|L0|Add3~125_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~126\ : std_logic;
SIGNAL \L1|L0|Add3~93_sumout\ : std_logic;
SIGNAL \L1|L0|Equal3~4_combout\ : std_logic;
SIGNAL \L1|L0|Equal3~5_combout\ : std_logic;
SIGNAL \L1|L0|Equal3~0_combout\ : std_logic;
SIGNAL \L1|L0|Add3~94\ : std_logic;
SIGNAL \L1|L0|Add3~57_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~58\ : std_logic;
SIGNAL \L1|L0|Add3~61_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~62\ : std_logic;
SIGNAL \L1|L0|Add3~65_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~66\ : std_logic;
SIGNAL \L1|L0|Add3~69_sumout\ : std_logic;
SIGNAL \L1|L0|Add3~70\ : std_logic;
SIGNAL \L1|L0|Add3~73_sumout\ : std_logic;
SIGNAL \L1|L0|Equal3~3_combout\ : std_logic;
SIGNAL \L1|L0|Equal3~2_combout\ : std_logic;
SIGNAL \L1|L0|Equal3~1_combout\ : std_logic;
SIGNAL \L1|L0|Equal3~6_combout\ : std_logic;
SIGNAL \L1|L0|CLK4~feeder_combout\ : std_logic;
SIGNAL \L1|L0|CLK4~q\ : std_logic;
SIGNAL \L1|L0|Add4~81_sumout\ : std_logic;
SIGNAL \L1|L0|cont5~0_combout\ : std_logic;
SIGNAL \L1|L0|Add4~82\ : std_logic;
SIGNAL \L1|L0|Add4~5_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~6\ : std_logic;
SIGNAL \L1|L0|Add4~1_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~2\ : std_logic;
SIGNAL \L1|L0|Add4~29_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~30\ : std_logic;
SIGNAL \L1|L0|Add4~25_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~26\ : std_logic;
SIGNAL \L1|L0|Add4~21_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~22\ : std_logic;
SIGNAL \L1|L0|Add4~61_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~62\ : std_logic;
SIGNAL \L1|L0|Add4~57_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~58\ : std_logic;
SIGNAL \L1|L0|Add4~125_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~126\ : std_logic;
SIGNAL \L1|L0|Add4~121_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~122\ : std_logic;
SIGNAL \L1|L0|Add4~117_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~118\ : std_logic;
SIGNAL \L1|L0|Add4~113_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~114\ : std_logic;
SIGNAL \L1|L0|Add4~109_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~110\ : std_logic;
SIGNAL \L1|L0|Add4~105_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~106\ : std_logic;
SIGNAL \L1|L0|Add4~101_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~102\ : std_logic;
SIGNAL \L1|L0|Add4~97_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~98\ : std_logic;
SIGNAL \L1|L0|Add4~93_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~94\ : std_logic;
SIGNAL \L1|L0|Add4~85_sumout\ : std_logic;
SIGNAL \L1|L0|cont5[0]~DUPLICATE_q\ : std_logic;
SIGNAL \L1|L0|Add4~86\ : std_logic;
SIGNAL \L1|L0|Add4~89_sumout\ : std_logic;
SIGNAL \L1|L0|Equal4~4_combout\ : std_logic;
SIGNAL \L1|L0|Add4~90\ : std_logic;
SIGNAL \L1|L0|Add4~65_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~66\ : std_logic;
SIGNAL \L1|L0|Add4~69_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~70\ : std_logic;
SIGNAL \L1|L0|Add4~73_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~74\ : std_logic;
SIGNAL \L1|L0|Add4~77_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~78\ : std_logic;
SIGNAL \L1|L0|Add4~33_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~34\ : std_logic;
SIGNAL \L1|L0|Add4~37_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~38\ : std_logic;
SIGNAL \L1|L0|Add4~41_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~42\ : std_logic;
SIGNAL \L1|L0|Add4~45_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~46\ : std_logic;
SIGNAL \L1|L0|Add4~49_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~50\ : std_logic;
SIGNAL \L1|L0|Add4~53_sumout\ : std_logic;
SIGNAL \L1|L0|Equal4~2_combout\ : std_logic;
SIGNAL \L1|L0|Add4~54\ : std_logic;
SIGNAL \L1|L0|Add4~9_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~10\ : std_logic;
SIGNAL \L1|L0|Add4~13_sumout\ : std_logic;
SIGNAL \L1|L0|Add4~14\ : std_logic;
SIGNAL \L1|L0|Add4~17_sumout\ : std_logic;
SIGNAL \L1|L0|Equal4~1_combout\ : std_logic;
SIGNAL \L1|L0|Equal4~3_combout\ : std_logic;
SIGNAL \L1|L0|Equal4~5_combout\ : std_logic;
SIGNAL \L1|L0|Equal4~0_combout\ : std_logic;
SIGNAL \L1|L0|Equal4~6_combout\ : std_logic;
SIGNAL \L1|L0|CLK5~q\ : std_logic;
SIGNAL \L5|L19|Equal5~0_combout\ : std_logic;
SIGNAL \L5|L19|m~4_combout\ : std_logic;
SIGNAL \L5|L19|Equal5~1_combout\ : std_logic;
SIGNAL \L5|L19|m~3_combout\ : std_logic;
SIGNAL \L5|L19|m~2_combout\ : std_logic;
SIGNAL \L5|L19|m~1_combout\ : std_logic;
SIGNAL \L5|L19|Equal5~4_combout\ : std_logic;
SIGNAL \L5|L19|m~0_combout\ : std_logic;
SIGNAL \L5|L19|m~combout\ : std_logic;
SIGNAL \L1|L3|Add0~0_combout\ : std_logic;
SIGNAL \L2|L3|Add0~14\ : std_logic;
SIGNAL \L2|L3|Add0~2\ : std_logic;
SIGNAL \L2|L3|Add0~5_sumout\ : std_logic;
SIGNAL \L4|STATES~0_combout\ : std_logic;
SIGNAL \L5|L23|F[4]~0_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \L5|L18|m[3]~1_combout\ : std_logic;
SIGNAL \L2|L3|Add0~6\ : std_logic;
SIGNAL \L2|L3|Add0~9_sumout\ : std_logic;
SIGNAL \L5|L18|m[4]~2_combout\ : std_logic;
SIGNAL \L5|L18|m[0]~5_combout\ : std_logic;
SIGNAL \L2|L3|Add0~1_sumout\ : std_logic;
SIGNAL \L5|L18|m[2]~0_combout\ : std_logic;
SIGNAL \L2|L3|Add0~13_sumout\ : std_logic;
SIGNAL \L5|L18|m[1]~4_combout\ : std_logic;
SIGNAL \L5|L18|m[1]~3_combout\ : std_logic;
SIGNAL \L5|L26|F[0]~0_combout\ : std_logic;
SIGNAL \L5|L26|F[1]~1_combout\ : std_logic;
SIGNAL \L5|L26|F[2]~2_combout\ : std_logic;
SIGNAL \L5|L26|F[3]~3_combout\ : std_logic;
SIGNAL \L5|L26|F[4]~4_combout\ : std_logic;
SIGNAL \L5|L26|F[5]~5_combout\ : std_logic;
SIGNAL \L5|L26|F[6]~6_combout\ : std_logic;
SIGNAL \L2|L3|Add0~10\ : std_logic;
SIGNAL \L2|L3|Add0~21_sumout\ : std_logic;
SIGNAL \L5|L18|m[5]~7_combout\ : std_logic;
SIGNAL \L2|L3|Add0~22\ : std_logic;
SIGNAL \L2|L3|Add0~18\ : std_logic;
SIGNAL \L2|L3|Add0~34\ : std_logic;
SIGNAL \L2|L3|Add0~30\ : std_logic;
SIGNAL \L2|L3|Add0~25_sumout\ : std_logic;
SIGNAL \L5|L18|m[9]~8_combout\ : std_logic;
SIGNAL \L2|L3|Add0~17_sumout\ : std_logic;
SIGNAL \L5|L18|m[6]~6_combout\ : std_logic;
SIGNAL \L2|L3|Add0~33_sumout\ : std_logic;
SIGNAL \L5|L18|m[7]~10_combout\ : std_logic;
SIGNAL \L2|L3|Add0~29_sumout\ : std_logic;
SIGNAL \L5|L18|m[8]~9_combout\ : std_logic;
SIGNAL \L5|L25|F[0]~0_combout\ : std_logic;
SIGNAL \L5|L25|F[1]~1_combout\ : std_logic;
SIGNAL \L5|L25|F[2]~2_combout\ : std_logic;
SIGNAL \L5|L25|F[3]~3_combout\ : std_logic;
SIGNAL \L5|L25|F[4]~4_combout\ : std_logic;
SIGNAL \L5|L25|F[5]~5_combout\ : std_logic;
SIGNAL \L5|L25|F[6]~6_combout\ : std_logic;
SIGNAL \L5|L18|m[14]~13_combout\ : std_logic;
SIGNAL \L5|L18|m[10]~11_combout\ : std_logic;
SIGNAL \L5|L18|Equal1~0_combout\ : std_logic;
SIGNAL \L5|L18|m[13]~14_combout\ : std_logic;
SIGNAL \L5|L18|m[11]~19_combout\ : std_logic;
SIGNAL \L5|L18|m[12]~12_combout\ : std_logic;
SIGNAL \L5|L24|F[0]~0_combout\ : std_logic;
SIGNAL \L5|L24|F[1]~1_combout\ : std_logic;
SIGNAL \L5|L24|F[2]~2_combout\ : std_logic;
SIGNAL \L5|L24|F[3]~3_combout\ : std_logic;
SIGNAL \L5|L24|F[4]~4_combout\ : std_logic;
SIGNAL \L5|L18|m[12]~15_combout\ : std_logic;
SIGNAL \L5|L24|F[5]~5_combout\ : std_logic;
SIGNAL \L5|L24|F[6]~6_combout\ : std_logic;
SIGNAL \L5|L23|F[4]~1_combout\ : std_logic;
SIGNAL \L5|L21|Equal19~0_combout\ : std_logic;
SIGNAL \L5|L18|m[21]~16_combout\ : std_logic;
SIGNAL \L5|L18|m[22]~17_combout\ : std_logic;
SIGNAL \L5|L18|m[20]~18_combout\ : std_logic;
SIGNAL \rtl~17_combout\ : std_logic;
SIGNAL \rtl~18_combout\ : std_logic;
SIGNAL \rtl~19_combout\ : std_logic;
SIGNAL \rtl~20_combout\ : std_logic;
SIGNAL \rtl~21_combout\ : std_logic;
SIGNAL \rtl~16_combout\ : std_logic;
SIGNAL \L5|L22|F[0]~0_combout\ : std_logic;
SIGNAL \L5|L21|F~0_combout\ : std_logic;
SIGNAL \L5|L1|m[0]~3_combout\ : std_logic;
SIGNAL \L5|L1|m[0]~0_combout\ : std_logic;
SIGNAL \L5|L1|m[0]~1_combout\ : std_logic;
SIGNAL \L5|L1|m[0]~2_combout\ : std_logic;
SIGNAL \L5|L1|m[0]~69_combout\ : std_logic;
SIGNAL \L5|L1|m[1]~7_combout\ : std_logic;
SIGNAL \L5|L1|m[1]~4_combout\ : std_logic;
SIGNAL \L5|L1|m[1]~5_combout\ : std_logic;
SIGNAL \L5|L1|m[1]~6_combout\ : std_logic;
SIGNAL \L5|L1|m[1]~65_combout\ : std_logic;
SIGNAL \L5|L1|m[2]~9_combout\ : std_logic;
SIGNAL \L5|L1|m[2]~8_combout\ : std_logic;
SIGNAL \L5|L1|m[2]~11_combout\ : std_logic;
SIGNAL \L5|L1|m[2]~10_combout\ : std_logic;
SIGNAL \L5|L1|m[2]~61_combout\ : std_logic;
SIGNAL \L5|L1|m[3]~15_combout\ : std_logic;
SIGNAL \L5|L1|m[3]~12_combout\ : std_logic;
SIGNAL \L5|L1|m[3]~13_combout\ : std_logic;
SIGNAL \L5|L1|m[3]~14_combout\ : std_logic;
SIGNAL \L5|L1|m[3]~57_combout\ : std_logic;
SIGNAL \L5|L1|m[4]~17_combout\ : std_logic;
SIGNAL \L5|L1|m[4]~19_combout\ : std_logic;
SIGNAL \L5|L1|m[4]~16_combout\ : std_logic;
SIGNAL \L5|L1|m[4]~18_combout\ : std_logic;
SIGNAL \L5|L1|m[4]~53_combout\ : std_logic;
SIGNAL \L5|L1|m[5]~23_combout\ : std_logic;
SIGNAL \L5|L1|m[5]~20_combout\ : std_logic;
SIGNAL \L5|L1|m[5]~21_combout\ : std_logic;
SIGNAL \L5|L1|m[5]~22_combout\ : std_logic;
SIGNAL \L5|L1|m[5]~49_combout\ : std_logic;
SIGNAL \L5|L1|m[6]~25_combout\ : std_logic;
SIGNAL \L5|L1|m[6]~24_combout\ : std_logic;
SIGNAL \L5|L1|m[6]~27_combout\ : std_logic;
SIGNAL \L5|L1|m[6]~26_combout\ : std_logic;
SIGNAL \L5|L1|m[6]~45_combout\ : std_logic;
SIGNAL \L5|L1|m[7]~31_combout\ : std_logic;
SIGNAL \L5|L1|m[7]~28_combout\ : std_logic;
SIGNAL \L5|L1|m[7]~29_combout\ : std_logic;
SIGNAL \L5|L1|m[7]~30_combout\ : std_logic;
SIGNAL \L5|L1|m[7]~41_combout\ : std_logic;
SIGNAL \L5|L1|m[8]~35_combout\ : std_logic;
SIGNAL \L5|L1|m[8]~32_combout\ : std_logic;
SIGNAL \L5|L1|m[8]~33_combout\ : std_logic;
SIGNAL \L5|L1|m[8]~34_combout\ : std_logic;
SIGNAL \L5|L1|m[8]~37_combout\ : std_logic;
SIGNAL \L5|L1|m[9]~36_combout\ : std_logic;
SIGNAL \L0|L2|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L9|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L8|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L2|counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \L0|L10|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L17|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L3|counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \L1|L1|counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \L0|L4|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L0|cont2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L5|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L0|cont3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L0|cont4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L14|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L7|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L12|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L3|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L16|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L0|cont5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L13|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L11|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L0|cont1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L6|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L15|signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L0|ALT_INV_cont2[0]~DUPLICATE_q\ : std_logic;
SIGNAL \L1|L0|ALT_INV_cont3[0]~DUPLICATE_q\ : std_logic;
SIGNAL \L1|L0|ALT_INV_cont5[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_clock_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[9]~input_o\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[19]~23_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[17]~21_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[20]~19_combout\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[25]~3_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[25]~11_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[25]~5_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[23]~5_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[25]~3_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[22]~1_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[0]~44_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[1]~42_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift\ : std_logic_vector(30 DOWNTO 1);
SIGNAL \L0|L17|ALT_INV_signalshift[2]~54_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[2]~40_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \L0|L17|ALT_INV_signalshift[3]~52_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[1]~52_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[3]~38_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[0]~40_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[4]~50_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[4]~36_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[0]~36_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[5]~48_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[5]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[5]~34_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[5]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift\ : std_logic_vector(31 DOWNTO 3);
SIGNAL \L0|L9|ALT_INV_signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L11|ALT_INV_signalshift[1]~34_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[6]~46_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \L0|L2|ALT_INV_signalshift[6]~48_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L7|ALT_INV_signalshift[6]~32_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[1]~30_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L0|L10|ALT_INV_signalshift[0]~28_combout\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift\ : std_logic_vector(31 DOWNTO 1);
SIGNAL \L0|L14|ALT_INV_signalshift\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \L0|L3|ALT_INV_signalshift[3]~32_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[0]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[1]~24_combout\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[6]~36_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[7]~44_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[7]~46_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[2]~38_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[7]~30_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[2]~28_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[1]~26_combout\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[1]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift\ : std_logic_vector(28 DOWNTO 3);
SIGNAL \L0|L6|ALT_INV_signalshift\ : std_logic_vector(27 DOWNTO 2);
SIGNAL \L0|L8|ALT_INV_signalshift[2]~22_combout\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift\ : std_logic_vector(31 DOWNTO 4);
SIGNAL \L0|L13|ALT_INV_signalshift\ : std_logic_vector(30 DOWNTO 1);
SIGNAL \L0|L12|ALT_INV_signalshift[4]~26_combout\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[7]~34_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[8]~42_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift\ : std_logic_vector(30 DOWNTO 1);
SIGNAL \L0|L2|ALT_INV_signalshift[8]~44_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[3]~36_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[8]~28_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[2]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[6]~28_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[6]~30_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[5]~24_combout\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[5]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[9]~40_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[3]~22_combout\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[3]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[9]~42_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[6]~34_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[9]~26_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[4]~26_combout\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[6]~28_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[6]~30_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[6]~24_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift\ : std_logic_vector(31 DOWNTO 5);
SIGNAL \L0|L12|ALT_INV_signalshift[6]~22_combout\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[10]~30_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[10]~38_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[4]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[10]~40_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[7]~32_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[6]~32_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[10]~24_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[6]~18_combout\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[6]~22_combout\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[5]~24_combout\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[5]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[9]~24_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[7]~28_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[6]~18_combout\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[8]~30_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[11]~22_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[10]~26_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[6]~22_combout\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[6]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[10]~22_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[8]~26_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[8]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[10]~24_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[9]~28_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[12]~20_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[12]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[7]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[14]~26_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[14]~34_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[14]~36_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[9]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[10]~18_combout\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[10]~26_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[13]~18_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[13]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[12]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[15]~24_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[15]~32_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[15]~34_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[13]~20_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[13]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[14]~22_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[10]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[14]~18_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[11]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[14]~16_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[14]~16_combout\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[16]~22_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[16]~30_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[16]~32_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[14]~28_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[14]~18_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[14]~14_combout\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[15]~20_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[12]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[15]~20_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[15]~16_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[15]~14_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[14]~22_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[14]~14_combout\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[15]~14_combout\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[17]~20_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[17]~28_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[14]~14_combout\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[14]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[17]~30_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[15]~26_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[15]~16_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[15]~12_combout\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[16]~18_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[16]~18_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[16]~14_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[15]~20_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[15]~12_combout\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[16]~12_combout\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[18]~18_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[18]~26_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[15]~12_combout\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[15]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[18]~28_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[16]~24_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[16]~14_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[16]~10_combout\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[17]~16_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[17]~12_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift\ : std_logic_vector(31 DOWNTO 18);
SIGNAL \L0|L6|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[16]~10_combout\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[17]~10_combout\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[19]~16_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[19]~24_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[16]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[19]~26_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[17]~22_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[19]~10_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[18]~10_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[17]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[18]~8_combout\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[20]~14_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[20]~14_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[20]~20_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[20]~24_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[20]~22_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[18]~18_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[18]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[20]~8_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[19]~10_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[19]~6_combout\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[19]~8_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[21]~12_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[21]~12_combout\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[21]~12_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[21]~12_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[21]~16_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[21]~22_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[21]~20_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[19]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[21]~6_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[21]~16_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[20]~8_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[20]~4_combout\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_cont2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L0|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal2~6_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal2~5_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal2~4_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_cont3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L0|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal3~6_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal3~5_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal3~4_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_cont4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L0|ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal4~6_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal4~5_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal4~4_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_cont5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L0|ALT_INV_Equal4~3_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal4~2_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \L5|L17|ALT_INV_m[25]~1_combout\ : std_logic;
SIGNAL \L5|L6|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \L5|L6|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[20]~_emulated_q\ : std_logic;
SIGNAL \L5|L17|ALT_INV_m~0_combout\ : std_logic;
SIGNAL \L5|L6|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \L6|ALT_INV_btn2state.EsperaApertar~q\ : std_logic;
SIGNAL \L6|ALT_INV_btn3state.EsperaApertar~q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[31]~14_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[31]~20_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[31]~10_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[31]~18_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[31]~14_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[31]~10_combout\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[31]~8_combout\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[31]~_emulated_q\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_cont1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L1|L0|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \L6|ALT_INV_btn1state.EsperaApertar~q\ : std_logic;
SIGNAL \L6|ALT_INV_btn0state.EsperaApertar~q\ : std_logic;
SIGNAL \L5|L19|ALT_INV_m~combout\ : std_logic;
SIGNAL \L5|L19|ALT_INV_m~0_combout\ : std_logic;
SIGNAL \L5|L19|ALT_INV_Equal5~4_combout\ : std_logic;
SIGNAL \L5|L19|ALT_INV_m~1_combout\ : std_logic;
SIGNAL \L5|L19|ALT_INV_Equal5~3_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_CLK2~q\ : std_logic;
SIGNAL \L5|L19|ALT_INV_m~2_combout\ : std_logic;
SIGNAL \L5|L19|ALT_INV_Equal5~2_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_CLK3~q\ : std_logic;
SIGNAL \L5|L19|ALT_INV_m~3_combout\ : std_logic;
SIGNAL \L5|L19|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_CLK4~q\ : std_logic;
SIGNAL \L5|L19|ALT_INV_m~4_combout\ : std_logic;
SIGNAL \L5|L19|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_CLK5~q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[30]~10_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[30]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[30]~8_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[30]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[30]~18_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[30]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[30]~16_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[30]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[30]~12_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[30]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[29]~8_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[29]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[29]~16_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[29]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[29]~14_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[29]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[29]~14_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[29]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[29]~10_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[29]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[28]~6_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[28]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[28]~12_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[28]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[28]~14_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[28]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[28]~12_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[28]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[28]~8_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[28]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[27]~8_combout\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[27]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[27]~10_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[27]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[27]~10_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[27]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[27]~12_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[27]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[27]~10_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[27]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[26]~6_combout\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[26]~6_combout\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[26]~8_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[26]~8_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[26]~10_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[26]~8_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[26]~4_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[26]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[25]~4_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[25]~4_combout\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[25]~4_combout\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[25]~4_combout\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[25]~6_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[25]~6_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[25]~6_combout\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[25]~4_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[25]~8_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[25]~12_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[25]~6_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[25]~4_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[25]~2_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[25]~0_combout\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[25]~_emulated_q\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[24]~0_combout\ : std_logic;
SIGNAL \L0|L10|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[24]~2_combout\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[24]~0_combout\ : std_logic;
SIGNAL \L0|L12|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[24]~4_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[24]~6_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[24]~4_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[24]~4_combout\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[24]~2_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[24]~6_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[24]~8_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[24]~2_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[24]~6_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[24]~0_combout\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[24]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[23]~2_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[23]~4_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[23]~2_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[23]~0_combout\ : std_logic;
SIGNAL \L0|L3|ALT_INV_signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[23]~4_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[23]~6_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[23]~0_combout\ : std_logic;
SIGNAL \L0|L4|ALT_INV_signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[23]~2_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[23]~4_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[23]~_emulated_q\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L11|ALT_INV_signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[22]~0_combout\ : std_logic;
SIGNAL \L0|L13|ALT_INV_signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[22]~0_combout\ : std_logic;
SIGNAL \L0|L15|ALT_INV_signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L14|ALT_INV_signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[22]~0_combout\ : std_logic;
SIGNAL \L0|L17|ALT_INV_signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L16|ALT_INV_signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L2|ALT_INV_signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L5|ALT_INV_signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[22]~0_combout\ : std_logic;
SIGNAL \L0|L7|ALT_INV_signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[22]~2_combout\ : std_logic;
SIGNAL \L0|L6|ALT_INV_signalshift[22]~_emulated_q\ : std_logic;
SIGNAL \L0|L9|ALT_INV_signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L8|ALT_INV_signalshift[21]~_emulated_q\ : std_logic;
SIGNAL \L0|L1|ALT_INV_CS.E1~q\ : std_logic;
SIGNAL \L6|ALT_INV_btn2state.SaidaAtiva~q\ : std_logic;
SIGNAL \L6|ALT_INV_btn3state.SaidaAtiva~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E15~q\ : std_logic;
SIGNAL \L5|L20|ALT_INV_x[31]~4_combout\ : std_logic;
SIGNAL \L5|L20|ALT_INV_x[31]~3_combout\ : std_logic;
SIGNAL \L5|L20|ALT_INV_x[31]~2_combout\ : std_logic;
SIGNAL \L5|L20|ALT_INV_x[31]~1_combout\ : std_logic;
SIGNAL \L5|L20|ALT_INV_x[31]~0_combout\ : std_logic;
SIGNAL \L1|L2|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \L2|L0|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \L1|L2|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_enter~0_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_CLK1~q\ : std_logic;
SIGNAL \L4|ALT_INV_P2~0_combout\ : std_logic;
SIGNAL \L2|L1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \L2|L1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \L2|L2|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \L2|L0|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \L2|L0|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \L6|ALT_INV_btn1state.SaidaAtiva~q\ : std_logic;
SIGNAL \L6|ALT_INV_btn0state.SaidaAtiva~q\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[8]~35_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[8]~34_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[8]~33_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[8]~32_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[7]~31_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[7]~30_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[7]~29_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[7]~28_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[6]~27_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[6]~26_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[6]~25_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[6]~24_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[5]~23_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[5]~22_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[5]~21_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[5]~20_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[4]~19_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[4]~18_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[4]~17_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[4]~16_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[3]~15_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[3]~14_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[3]~13_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[3]~12_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[2]~11_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[2]~10_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[2]~9_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[2]~8_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[1]~7_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[1]~6_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[1]~5_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[1]~4_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[0]~3_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[0]~2_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[0]~1_combout\ : std_logic;
SIGNAL \L5|L1|ALT_INV_m[0]~0_combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_WideOr18~combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_WideOr19~combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_WideOr16~combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_WideOr17~combout\ : std_logic;
SIGNAL \ALT_INV_rtl~20_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~18_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[20]~18_combout\ : std_logic;
SIGNAL \L0|L1|ALT_INV_CS.E0~q\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[22]~17_combout\ : std_logic;
SIGNAL \L0|L1|ALT_INV_CS.E5~q\ : std_logic;
SIGNAL \L0|L1|ALT_INV_CS.E4~q\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[21]~16_combout\ : std_logic;
SIGNAL \L0|L1|ALT_INV_CS.E3~q\ : std_logic;
SIGNAL \L0|L1|ALT_INV_CS.E2~q\ : std_logic;
SIGNAL \L5|L21|ALT_INV_Equal19~0_combout\ : std_logic;
SIGNAL \L4|ALT_INV_STATES~1_combout\ : std_logic;
SIGNAL \L4|ALT_INV_CS.E1~q\ : std_logic;
SIGNAL \L5|L23|ALT_INV_F[4]~1_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[12]~15_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[13]~14_combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_WideOr16~0_combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E7~q\ : std_logic;
SIGNAL \L1|L3|ALT_INV_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \L5|L18|ALT_INV_m[14]~13_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[12]~12_combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_WideOr17~1_combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E11~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_WideOr17~0_combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E3~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_WideOr18~0_combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E13~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E9~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E5~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E1~q\ : std_logic;
SIGNAL \L5|L18|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[10]~11_combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_WideOr19~1_combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E14~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E10~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E6~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E2~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_WideOr19~0_combout\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E12~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E8~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E0~q\ : std_logic;
SIGNAL \L0|L0|ALT_INV_CS.E4~q\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[7]~10_combout\ : std_logic;
SIGNAL \L1|L2|ALT_INV_counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \L1|L1|ALT_INV_counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \L5|L18|ALT_INV_m[8]~9_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[9]~8_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[5]~7_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[6]~6_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[0]~5_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[1]~4_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[1]~3_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[4]~2_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[3]~1_combout\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[2]~0_combout\ : std_logic;
SIGNAL \L4|ALT_INV_STATES~0_combout\ : std_logic;
SIGNAL \L4|ALT_INV_CS.E2~q\ : std_logic;
SIGNAL \L5|L23|ALT_INV_F[4]~0_combout\ : std_logic;
SIGNAL \L4|ALT_INV_CS.E3~q\ : std_logic;
SIGNAL \L4|ALT_INV_CS.E0~q\ : std_logic;
SIGNAL \L5|L18|ALT_INV_m[11]~19_combout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Add3~81_sumout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Add4~81_sumout\ : std_logic;
SIGNAL \L1|L0|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \L1|L2|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \L1|L1|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \L1|L2|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \L1|L1|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \L1|L2|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \L1|L1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \L1|L1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \L1|L2|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \L1|L2|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \L1|L1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \L1|L1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \L1|L1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \L1|L1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \L1|L2|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \L1|L1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \L1|L1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \L2|L3|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \L2|L3|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \L2|L3|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \L2|L3|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \L2|L3|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \L2|L3|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \L2|L3|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \L2|L3|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \L2|L3|ALT_INV_Add0~1_sumout\ : std_logic;

BEGIN

ww_clock_50 <= clock_50;
ww_SW <= SW;
ww_KEY <= KEY;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\L1|L0|ALT_INV_cont2[0]~DUPLICATE_q\ <= NOT \L1|L0|cont2[0]~DUPLICATE_q\;
\L1|L0|ALT_INV_cont3[0]~DUPLICATE_q\ <= NOT \L1|L0|cont3[0]~DUPLICATE_q\;
\L1|L0|ALT_INV_cont5[0]~DUPLICATE_q\ <= NOT \L1|L0|cont5[0]~DUPLICATE_q\;
\ALT_INV_clock_50~inputCLKENA0_outclk\ <= NOT \clock_50~inputCLKENA0_outclk\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\ALT_INV_KEY[3]~input_o\ <= NOT \KEY[3]~input_o\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_SW[7]~input_o\ <= NOT \SW[7]~input_o\;
\ALT_INV_SW[8]~input_o\ <= NOT \SW[8]~input_o\;
\ALT_INV_SW[9]~input_o\ <= NOT \SW[9]~input_o\;
\L0|L17|ALT_INV_signalshift[19]~23_combout\ <= NOT \L0|L17|signalshift[19]~23_combout\;
\L0|L4|ALT_INV_signalshift[17]~21_combout\ <= NOT \L0|L4|signalshift[17]~21_combout\;
\L0|L17|ALT_INV_signalshift[20]~19_combout\ <= NOT \L0|L17|signalshift[20]~19_combout\;
\L0|L10|ALT_INV_signalshift[25]~3_combout\ <= NOT \L0|L10|signalshift[25]~3_combout\;
\L0|L5|ALT_INV_signalshift[25]~11_combout\ <= NOT \L0|L5|signalshift[25]~11_combout\;
\L0|L4|ALT_INV_signalshift[25]~5_combout\ <= NOT \L0|L4|signalshift[25]~5_combout\;
\L0|L5|ALT_INV_signalshift[23]~5_combout\ <= NOT \L0|L5|signalshift[23]~5_combout\;
\L0|L11|ALT_INV_signalshift[22]~1_combout\ <= NOT \L0|L11|signalshift[22]~1_combout\;
\L0|L14|ALT_INV_signalshift[22]~1_combout\ <= NOT \L0|L14|signalshift[22]~1_combout\;
\L0|L16|ALT_INV_signalshift[22]~1_combout\ <= NOT \L0|L16|signalshift[22]~1_combout\;
\L0|L2|ALT_INV_signalshift[22]~1_combout\ <= NOT \L0|L2|signalshift[22]~1_combout\;
\L0|L5|ALT_INV_signalshift[22]~1_combout\ <= NOT \L0|L5|signalshift[22]~1_combout\;
\L0|L12|ALT_INV_signalshift[25]~3_combout\ <= NOT \L0|L12|signalshift[25]~3_combout\;
\L0|L6|ALT_INV_signalshift[22]~1_combout\ <= NOT \L0|L6|signalshift[22]~1_combout\;
\L0|L7|ALT_INV_signalshift[0]~44_combout\ <= NOT \L0|L7|signalshift[0]~44_combout\;
\L0|L7|ALT_INV_signalshift[0]~_emulated_q\ <= NOT \L0|L7|signalshift[0]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[1]~42_combout\ <= NOT \L0|L7|signalshift[1]~42_combout\;
\L0|L7|ALT_INV_signalshift[1]~_emulated_q\ <= NOT \L0|L7|signalshift[1]~_emulated_q\;
\L0|L17|ALT_INV_signalshift\(1) <= NOT \L0|L17|signalshift\(1);
\L0|L17|ALT_INV_signalshift[2]~54_combout\ <= NOT \L0|L17|signalshift[2]~54_combout\;
\L0|L17|ALT_INV_signalshift[2]~_emulated_q\ <= NOT \L0|L17|signalshift[2]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[2]~40_combout\ <= NOT \L0|L7|signalshift[2]~40_combout\;
\L0|L7|ALT_INV_signalshift[2]~_emulated_q\ <= NOT \L0|L7|signalshift[2]~_emulated_q\;
\L0|L2|ALT_INV_signalshift\(0) <= NOT \L0|L2|signalshift\(0);
\L0|L17|ALT_INV_signalshift[3]~52_combout\ <= NOT \L0|L17|signalshift[3]~52_combout\;
\L0|L17|ALT_INV_signalshift[3]~_emulated_q\ <= NOT \L0|L17|signalshift[3]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[1]~52_combout\ <= NOT \L0|L2|signalshift[1]~52_combout\;
\L0|L2|ALT_INV_signalshift[1]~_emulated_q\ <= NOT \L0|L2|signalshift[1]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[3]~38_combout\ <= NOT \L0|L7|signalshift[3]~38_combout\;
\L0|L7|ALT_INV_signalshift[3]~_emulated_q\ <= NOT \L0|L7|signalshift[3]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[0]~40_combout\ <= NOT \L0|L15|signalshift[0]~40_combout\;
\L0|L15|ALT_INV_signalshift[0]~_emulated_q\ <= NOT \L0|L15|signalshift[0]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[4]~50_combout\ <= NOT \L0|L17|signalshift[4]~50_combout\;
\L0|L17|ALT_INV_signalshift[4]~_emulated_q\ <= NOT \L0|L17|signalshift[4]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[2]~_emulated_q\ <= NOT \L0|L2|signalshift[2]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[4]~36_combout\ <= NOT \L0|L7|signalshift[4]~36_combout\;
\L0|L7|ALT_INV_signalshift[4]~_emulated_q\ <= NOT \L0|L7|signalshift[4]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[1]~_emulated_q\ <= NOT \L0|L15|signalshift[1]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[0]~36_combout\ <= NOT \L0|L11|signalshift[0]~36_combout\;
\L0|L11|ALT_INV_signalshift[0]~_emulated_q\ <= NOT \L0|L11|signalshift[0]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[5]~48_combout\ <= NOT \L0|L17|signalshift[5]~48_combout\;
\L0|L17|ALT_INV_signalshift[5]~_emulated_q\ <= NOT \L0|L17|signalshift[5]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[5]~34_combout\ <= NOT \L0|L7|signalshift[5]~34_combout\;
\L0|L7|ALT_INV_signalshift[5]~_emulated_q\ <= NOT \L0|L7|signalshift[5]~_emulated_q\;
\L0|L15|ALT_INV_signalshift\(3) <= NOT \L0|L15|signalshift\(3);
\L0|L2|ALT_INV_signalshift\(5) <= NOT \L0|L2|signalshift\(5);
\L0|L9|ALT_INV_signalshift\(0) <= NOT \L0|L9|signalshift\(0);
\L0|L11|ALT_INV_signalshift[1]~34_combout\ <= NOT \L0|L11|signalshift[1]~34_combout\;
\L0|L11|ALT_INV_signalshift[1]~_emulated_q\ <= NOT \L0|L11|signalshift[1]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[6]~46_combout\ <= NOT \L0|L17|signalshift[6]~46_combout\;
\L0|L17|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L17|signalshift[6]~_emulated_q\;
\L0|L3|ALT_INV_signalshift\(2) <= NOT \L0|L3|signalshift\(2);
\L0|L2|ALT_INV_signalshift[6]~48_combout\ <= NOT \L0|L2|signalshift[6]~48_combout\;
\L0|L2|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L2|signalshift[6]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[0]~_emulated_q\ <= NOT \L0|L5|signalshift[0]~_emulated_q\;
\L0|L4|ALT_INV_signalshift\(0) <= NOT \L0|L4|signalshift\(0);
\L0|L7|ALT_INV_signalshift[6]~32_combout\ <= NOT \L0|L7|signalshift[6]~32_combout\;
\L0|L7|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L7|signalshift[6]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[1]~30_combout\ <= NOT \L0|L9|signalshift[1]~30_combout\;
\L0|L9|ALT_INV_signalshift[1]~_emulated_q\ <= NOT \L0|L9|signalshift[1]~_emulated_q\;
\L0|L8|ALT_INV_signalshift\(0) <= NOT \L0|L8|signalshift\(0);
\L0|L10|ALT_INV_signalshift[0]~28_combout\ <= NOT \L0|L10|signalshift[0]~28_combout\;
\L0|L10|ALT_INV_signalshift[0]~_emulated_q\ <= NOT \L0|L10|signalshift[0]~_emulated_q\;
\L0|L12|ALT_INV_signalshift\(1) <= NOT \L0|L12|signalshift\(1);
\L0|L15|ALT_INV_signalshift\(5) <= NOT \L0|L15|signalshift\(5);
\L0|L14|ALT_INV_signalshift\(0) <= NOT \L0|L14|signalshift\(0);
\L0|L3|ALT_INV_signalshift[3]~32_combout\ <= NOT \L0|L3|signalshift[3]~32_combout\;
\L0|L3|ALT_INV_signalshift[3]~_emulated_q\ <= NOT \L0|L3|signalshift[3]~_emulated_q\;
\L0|L4|ALT_INV_signalshift\(1) <= NOT \L0|L4|signalshift\(1);
\L0|L6|ALT_INV_signalshift[0]~_emulated_q\ <= NOT \L0|L6|signalshift[0]~_emulated_q\;
\L0|L8|ALT_INV_signalshift[1]~24_combout\ <= NOT \L0|L8|signalshift[1]~24_combout\;
\L0|L8|ALT_INV_signalshift[1]~_emulated_q\ <= NOT \L0|L8|signalshift[1]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[2]~_emulated_q\ <= NOT \L0|L11|signalshift[2]~_emulated_q\;
\L0|L12|ALT_INV_signalshift[2]~_emulated_q\ <= NOT \L0|L12|signalshift[2]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[6]~36_combout\ <= NOT \L0|L15|signalshift[6]~36_combout\;
\L0|L15|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L15|signalshift[6]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[7]~44_combout\ <= NOT \L0|L17|signalshift[7]~44_combout\;
\L0|L17|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L17|signalshift[7]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[7]~46_combout\ <= NOT \L0|L2|signalshift[7]~46_combout\;
\L0|L2|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L2|signalshift[7]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[2]~38_combout\ <= NOT \L0|L4|signalshift[2]~38_combout\;
\L0|L4|ALT_INV_signalshift[2]~_emulated_q\ <= NOT \L0|L4|signalshift[2]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[7]~30_combout\ <= NOT \L0|L7|signalshift[7]~30_combout\;
\L0|L7|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L7|signalshift[7]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[2]~28_combout\ <= NOT \L0|L9|signalshift[2]~28_combout\;
\L0|L9|ALT_INV_signalshift[2]~_emulated_q\ <= NOT \L0|L9|signalshift[2]~_emulated_q\;
\L0|L10|ALT_INV_signalshift[1]~26_combout\ <= NOT \L0|L10|signalshift[1]~26_combout\;
\L0|L10|ALT_INV_signalshift[1]~_emulated_q\ <= NOT \L0|L10|signalshift[1]~_emulated_q\;
\L0|L12|ALT_INV_signalshift\(3) <= NOT \L0|L12|signalshift\(3);
\L0|L14|ALT_INV_signalshift\(2) <= NOT \L0|L14|signalshift\(2);
\L0|L3|ALT_INV_signalshift[4]~_emulated_q\ <= NOT \L0|L3|signalshift[4]~_emulated_q\;
\L0|L5|ALT_INV_signalshift\(3) <= NOT \L0|L5|signalshift\(3);
\L0|L6|ALT_INV_signalshift\(2) <= NOT \L0|L6|signalshift\(2);
\L0|L8|ALT_INV_signalshift[2]~22_combout\ <= NOT \L0|L8|signalshift[2]~22_combout\;
\L0|L8|ALT_INV_signalshift[2]~_emulated_q\ <= NOT \L0|L8|signalshift[2]~_emulated_q\;
\L0|L11|ALT_INV_signalshift\(4) <= NOT \L0|L11|signalshift\(4);
\L0|L13|ALT_INV_signalshift\(1) <= NOT \L0|L13|signalshift\(1);
\L0|L12|ALT_INV_signalshift[4]~26_combout\ <= NOT \L0|L12|signalshift[4]~26_combout\;
\L0|L12|ALT_INV_signalshift[4]~_emulated_q\ <= NOT \L0|L12|signalshift[4]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[7]~34_combout\ <= NOT \L0|L15|signalshift[7]~34_combout\;
\L0|L15|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L15|signalshift[7]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[8]~42_combout\ <= NOT \L0|L17|signalshift[8]~42_combout\;
\L0|L17|ALT_INV_signalshift[8]~_emulated_q\ <= NOT \L0|L17|signalshift[8]~_emulated_q\;
\L0|L16|ALT_INV_signalshift\(1) <= NOT \L0|L16|signalshift\(1);
\L0|L3|ALT_INV_signalshift\(5) <= NOT \L0|L3|signalshift\(5);
\L0|L2|ALT_INV_signalshift[8]~44_combout\ <= NOT \L0|L2|signalshift[8]~44_combout\;
\L0|L2|ALT_INV_signalshift[8]~_emulated_q\ <= NOT \L0|L2|signalshift[8]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[3]~36_combout\ <= NOT \L0|L4|signalshift[3]~36_combout\;
\L0|L4|ALT_INV_signalshift[3]~_emulated_q\ <= NOT \L0|L4|signalshift[3]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[8]~28_combout\ <= NOT \L0|L7|signalshift[8]~28_combout\;
\L0|L7|ALT_INV_signalshift[8]~_emulated_q\ <= NOT \L0|L7|signalshift[8]~_emulated_q\;
\L0|L6|ALT_INV_signalshift\(3) <= NOT \L0|L6|signalshift\(3);
\L0|L9|ALT_INV_signalshift[3]~_emulated_q\ <= NOT \L0|L9|signalshift[3]~_emulated_q\;
\L0|L11|ALT_INV_signalshift\(5) <= NOT \L0|L11|signalshift\(5);
\L0|L10|ALT_INV_signalshift[2]~_emulated_q\ <= NOT \L0|L10|signalshift[2]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[2]~_emulated_q\ <= NOT \L0|L13|signalshift[2]~_emulated_q\;
\L0|L16|ALT_INV_signalshift\(2) <= NOT \L0|L16|signalshift\(2);
\L0|L3|ALT_INV_signalshift[6]~28_combout\ <= NOT \L0|L3|signalshift[6]~28_combout\;
\L0|L3|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L3|signalshift[6]~_emulated_q\;
\L0|L5|ALT_INV_signalshift\(5) <= NOT \L0|L5|signalshift\(5);
\L0|L8|ALT_INV_signalshift[3]~_emulated_q\ <= NOT \L0|L8|signalshift[3]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[6]~30_combout\ <= NOT \L0|L11|signalshift[6]~30_combout\;
\L0|L11|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L11|signalshift[6]~_emulated_q\;
\L0|L13|ALT_INV_signalshift\(3) <= NOT \L0|L13|signalshift\(3);
\L0|L12|ALT_INV_signalshift[5]~24_combout\ <= NOT \L0|L12|signalshift[5]~24_combout\;
\L0|L12|ALT_INV_signalshift[5]~_emulated_q\ <= NOT \L0|L12|signalshift[5]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[8]~_emulated_q\ <= NOT \L0|L15|signalshift[8]~_emulated_q\;
\L0|L14|ALT_INV_signalshift\(5) <= NOT \L0|L14|signalshift\(5);
\L0|L17|ALT_INV_signalshift[9]~40_combout\ <= NOT \L0|L17|signalshift[9]~40_combout\;
\L0|L17|ALT_INV_signalshift[9]~_emulated_q\ <= NOT \L0|L17|signalshift[9]~_emulated_q\;
\L0|L16|ALT_INV_signalshift[3]~22_combout\ <= NOT \L0|L16|signalshift[3]~22_combout\;
\L0|L16|ALT_INV_signalshift[3]~_emulated_q\ <= NOT \L0|L16|signalshift[3]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[9]~42_combout\ <= NOT \L0|L2|signalshift[9]~42_combout\;
\L0|L2|ALT_INV_signalshift[9]~_emulated_q\ <= NOT \L0|L2|signalshift[9]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[6]~34_combout\ <= NOT \L0|L5|signalshift[6]~34_combout\;
\L0|L5|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L5|signalshift[6]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[4]~_emulated_q\ <= NOT \L0|L4|signalshift[4]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[9]~26_combout\ <= NOT \L0|L7|signalshift[9]~26_combout\;
\L0|L7|ALT_INV_signalshift[9]~_emulated_q\ <= NOT \L0|L7|signalshift[9]~_emulated_q\;
\L0|L6|ALT_INV_signalshift\(5) <= NOT \L0|L6|signalshift\(5);
\L0|L9|ALT_INV_signalshift\(5) <= NOT \L0|L9|signalshift\(5);
\L0|L13|ALT_INV_signalshift[4]~26_combout\ <= NOT \L0|L13|signalshift[4]~26_combout\;
\L0|L13|ALT_INV_signalshift[4]~_emulated_q\ <= NOT \L0|L13|signalshift[4]~_emulated_q\;
\L0|L15|ALT_INV_signalshift\(9) <= NOT \L0|L15|signalshift\(9);
\L0|L14|ALT_INV_signalshift[6]~28_combout\ <= NOT \L0|L14|signalshift[6]~28_combout\;
\L0|L14|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L14|signalshift[6]~_emulated_q\;
\L0|L3|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L3|signalshift[7]~_emulated_q\;
\L0|L4|ALT_INV_signalshift\(5) <= NOT \L0|L4|signalshift\(5);
\L0|L6|ALT_INV_signalshift[6]~30_combout\ <= NOT \L0|L6|signalshift[6]~30_combout\;
\L0|L6|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L6|signalshift[6]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[6]~24_combout\ <= NOT \L0|L9|signalshift[6]~24_combout\;
\L0|L9|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L9|signalshift[6]~_emulated_q\;
\L0|L8|ALT_INV_signalshift\(5) <= NOT \L0|L8|signalshift\(5);
\L0|L11|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L11|signalshift[7]~_emulated_q\;
\L0|L10|ALT_INV_signalshift\(5) <= NOT \L0|L10|signalshift\(5);
\L0|L12|ALT_INV_signalshift[6]~22_combout\ <= NOT \L0|L12|signalshift[6]~22_combout\;
\L0|L12|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L12|signalshift[6]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[10]~30_combout\ <= NOT \L0|L15|signalshift[10]~30_combout\;
\L0|L15|ALT_INV_signalshift[10]~_emulated_q\ <= NOT \L0|L15|signalshift[10]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[10]~38_combout\ <= NOT \L0|L17|signalshift[10]~38_combout\;
\L0|L17|ALT_INV_signalshift[10]~_emulated_q\ <= NOT \L0|L17|signalshift[10]~_emulated_q\;
\L0|L16|ALT_INV_signalshift[4]~_emulated_q\ <= NOT \L0|L16|signalshift[4]~_emulated_q\;
\L0|L3|ALT_INV_signalshift\(8) <= NOT \L0|L3|signalshift\(8);
\L0|L2|ALT_INV_signalshift[10]~40_combout\ <= NOT \L0|L2|signalshift[10]~40_combout\;
\L0|L2|ALT_INV_signalshift[10]~_emulated_q\ <= NOT \L0|L2|signalshift[10]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[7]~32_combout\ <= NOT \L0|L5|signalshift[7]~32_combout\;
\L0|L5|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L5|signalshift[7]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[6]~32_combout\ <= NOT \L0|L4|signalshift[6]~32_combout\;
\L0|L4|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L4|signalshift[6]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[10]~24_combout\ <= NOT \L0|L7|signalshift[10]~24_combout\;
\L0|L7|ALT_INV_signalshift[10]~_emulated_q\ <= NOT \L0|L7|signalshift[10]~_emulated_q\;
\L0|L8|ALT_INV_signalshift[6]~18_combout\ <= NOT \L0|L8|signalshift[6]~18_combout\;
\L0|L8|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L8|signalshift[6]~_emulated_q\;
\L0|L10|ALT_INV_signalshift[6]~22_combout\ <= NOT \L0|L10|signalshift[6]~22_combout\;
\L0|L10|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L10|signalshift[6]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[5]~24_combout\ <= NOT \L0|L13|signalshift[5]~24_combout\;
\L0|L13|ALT_INV_signalshift[5]~_emulated_q\ <= NOT \L0|L13|signalshift[5]~_emulated_q\;
\L0|L14|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L14|signalshift[7]~_emulated_q\;
\L0|L16|ALT_INV_signalshift\(5) <= NOT \L0|L16|signalshift\(5);
\L0|L3|ALT_INV_signalshift[9]~24_combout\ <= NOT \L0|L3|signalshift[9]~24_combout\;
\L0|L3|ALT_INV_signalshift[9]~_emulated_q\ <= NOT \L0|L3|signalshift[9]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[7]~28_combout\ <= NOT \L0|L6|signalshift[7]~28_combout\;
\L0|L6|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L6|signalshift[7]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L9|signalshift[7]~_emulated_q\;
\L0|L11|ALT_INV_signalshift\(9) <= NOT \L0|L11|signalshift\(9);
\L0|L12|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L12|signalshift[7]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[11]~_emulated_q\ <= NOT \L0|L15|signalshift[11]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[11]~_emulated_q\ <= NOT \L0|L17|signalshift[11]~_emulated_q\;
\L0|L16|ALT_INV_signalshift[6]~18_combout\ <= NOT \L0|L16|signalshift[6]~18_combout\;
\L0|L16|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L16|signalshift[6]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[11]~_emulated_q\ <= NOT \L0|L2|signalshift[11]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[8]~30_combout\ <= NOT \L0|L5|signalshift[8]~30_combout\;
\L0|L5|ALT_INV_signalshift[8]~_emulated_q\ <= NOT \L0|L5|signalshift[8]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L4|signalshift[7]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[11]~22_combout\ <= NOT \L0|L7|signalshift[11]~22_combout\;
\L0|L7|ALT_INV_signalshift[11]~_emulated_q\ <= NOT \L0|L7|signalshift[11]~_emulated_q\;
\L0|L8|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L8|signalshift[7]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[10]~26_combout\ <= NOT \L0|L11|signalshift[10]~26_combout\;
\L0|L11|ALT_INV_signalshift[10]~_emulated_q\ <= NOT \L0|L11|signalshift[10]~_emulated_q\;
\L0|L10|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L10|signalshift[7]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[6]~22_combout\ <= NOT \L0|L13|signalshift[6]~22_combout\;
\L0|L13|ALT_INV_signalshift[6]~_emulated_q\ <= NOT \L0|L13|signalshift[6]~_emulated_q\;
\L0|L14|ALT_INV_signalshift\(9) <= NOT \L0|L14|signalshift\(9);
\L0|L3|ALT_INV_signalshift[10]~22_combout\ <= NOT \L0|L3|signalshift[10]~22_combout\;
\L0|L3|ALT_INV_signalshift[10]~_emulated_q\ <= NOT \L0|L3|signalshift[10]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[8]~26_combout\ <= NOT \L0|L6|signalshift[8]~26_combout\;
\L0|L6|ALT_INV_signalshift[8]~_emulated_q\ <= NOT \L0|L6|signalshift[8]~_emulated_q\;
\L0|L15|ALT_INV_signalshift\(13) <= NOT \L0|L15|signalshift\(13);
\L0|L14|ALT_INV_signalshift[10]~24_combout\ <= NOT \L0|L14|signalshift[10]~24_combout\;
\L0|L14|ALT_INV_signalshift[10]~_emulated_q\ <= NOT \L0|L14|signalshift[10]~_emulated_q\;
\L0|L17|ALT_INV_signalshift\(13) <= NOT \L0|L17|signalshift\(13);
\L0|L16|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L16|signalshift[7]~_emulated_q\;
\L0|L2|ALT_INV_signalshift\(13) <= NOT \L0|L2|signalshift\(13);
\L0|L5|ALT_INV_signalshift[9]~28_combout\ <= NOT \L0|L5|signalshift[9]~28_combout\;
\L0|L5|ALT_INV_signalshift[9]~_emulated_q\ <= NOT \L0|L5|signalshift[9]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[12]~20_combout\ <= NOT \L0|L7|signalshift[12]~20_combout\;
\L0|L7|ALT_INV_signalshift[12]~_emulated_q\ <= NOT \L0|L7|signalshift[12]~_emulated_q\;
\L0|L9|ALT_INV_signalshift\(10) <= NOT \L0|L9|signalshift\(10);
\L0|L11|ALT_INV_signalshift[11]~_emulated_q\ <= NOT \L0|L11|signalshift[11]~_emulated_q\;
\L0|L10|ALT_INV_signalshift\(9) <= NOT \L0|L10|signalshift\(9);
\L0|L13|ALT_INV_signalshift[7]~_emulated_q\ <= NOT \L0|L13|signalshift[7]~_emulated_q\;
\L0|L12|ALT_INV_signalshift\(10) <= NOT \L0|L12|signalshift\(10);
\L0|L15|ALT_INV_signalshift[14]~26_combout\ <= NOT \L0|L15|signalshift[14]~26_combout\;
\L0|L15|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L15|signalshift[14]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[14]~34_combout\ <= NOT \L0|L17|signalshift[14]~34_combout\;
\L0|L17|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L17|signalshift[14]~_emulated_q\;
\L0|L3|ALT_INV_signalshift[11]~_emulated_q\ <= NOT \L0|L3|signalshift[11]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[14]~36_combout\ <= NOT \L0|L2|signalshift[14]~36_combout\;
\L0|L2|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L2|signalshift[14]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[9]~_emulated_q\ <= NOT \L0|L6|signalshift[9]~_emulated_q\;
\L0|L10|ALT_INV_signalshift[10]~18_combout\ <= NOT \L0|L10|signalshift[10]~18_combout\;
\L0|L10|ALT_INV_signalshift[10]~_emulated_q\ <= NOT \L0|L10|signalshift[10]~_emulated_q\;
\L0|L12|ALT_INV_signalshift\(11) <= NOT \L0|L12|signalshift\(11);
\L0|L14|ALT_INV_signalshift[11]~_emulated_q\ <= NOT \L0|L14|signalshift[11]~_emulated_q\;
\L0|L16|ALT_INV_signalshift\(9) <= NOT \L0|L16|signalshift\(9);
\L0|L5|ALT_INV_signalshift[10]~26_combout\ <= NOT \L0|L5|signalshift[10]~26_combout\;
\L0|L5|ALT_INV_signalshift[10]~_emulated_q\ <= NOT \L0|L5|signalshift[10]~_emulated_q\;
\L0|L4|ALT_INV_signalshift\(11) <= NOT \L0|L4|signalshift\(11);
\L0|L7|ALT_INV_signalshift[13]~18_combout\ <= NOT \L0|L7|signalshift[13]~18_combout\;
\L0|L7|ALT_INV_signalshift[13]~_emulated_q\ <= NOT \L0|L7|signalshift[13]~_emulated_q\;
\L0|L9|ALT_INV_signalshift\(12) <= NOT \L0|L9|signalshift\(12);
\L0|L11|ALT_INV_signalshift\(13) <= NOT \L0|L11|signalshift\(13);
\L0|L13|ALT_INV_signalshift\(9) <= NOT \L0|L13|signalshift\(9);
\L0|L12|ALT_INV_signalshift[12]~_emulated_q\ <= NOT \L0|L12|signalshift[12]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[15]~24_combout\ <= NOT \L0|L15|signalshift[15]~24_combout\;
\L0|L15|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L15|signalshift[15]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[15]~32_combout\ <= NOT \L0|L17|signalshift[15]~32_combout\;
\L0|L17|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L17|signalshift[15]~_emulated_q\;
\L0|L3|ALT_INV_signalshift\(13) <= NOT \L0|L3|signalshift\(13);
\L0|L2|ALT_INV_signalshift[15]~34_combout\ <= NOT \L0|L2|signalshift[15]~34_combout\;
\L0|L2|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L2|signalshift[15]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[13]~20_combout\ <= NOT \L0|L9|signalshift[13]~20_combout\;
\L0|L9|ALT_INV_signalshift[13]~_emulated_q\ <= NOT \L0|L9|signalshift[13]~_emulated_q\;
\L0|L8|ALT_INV_signalshift\(12) <= NOT \L0|L8|signalshift\(12);
\L0|L11|ALT_INV_signalshift[14]~22_combout\ <= NOT \L0|L11|signalshift[14]~22_combout\;
\L0|L11|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L11|signalshift[14]~_emulated_q\;
\L0|L10|ALT_INV_signalshift[11]~_emulated_q\ <= NOT \L0|L10|signalshift[11]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[10]~_emulated_q\ <= NOT \L0|L13|signalshift[10]~_emulated_q\;
\L0|L12|ALT_INV_signalshift\(13) <= NOT \L0|L12|signalshift\(13);
\L0|L3|ALT_INV_signalshift[14]~18_combout\ <= NOT \L0|L3|signalshift[14]~18_combout\;
\L0|L3|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L3|signalshift[14]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[11]~_emulated_q\ <= NOT \L0|L5|signalshift[11]~_emulated_q\;
\L0|L4|ALT_INV_signalshift\(13) <= NOT \L0|L4|signalshift\(13);
\L0|L7|ALT_INV_signalshift[14]~16_combout\ <= NOT \L0|L7|signalshift[14]~16_combout\;
\L0|L7|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L7|signalshift[14]~_emulated_q\;
\L0|L8|ALT_INV_signalshift\(13) <= NOT \L0|L8|signalshift\(13);
\L0|L13|ALT_INV_signalshift\(11) <= NOT \L0|L13|signalshift\(11);
\L0|L12|ALT_INV_signalshift[14]~16_combout\ <= NOT \L0|L12|signalshift[14]~16_combout\;
\L0|L12|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L12|signalshift[14]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[16]~22_combout\ <= NOT \L0|L15|signalshift[16]~22_combout\;
\L0|L15|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L15|signalshift[16]~_emulated_q\;
\L0|L14|ALT_INV_signalshift\(14) <= NOT \L0|L14|signalshift\(14);
\L0|L17|ALT_INV_signalshift[16]~30_combout\ <= NOT \L0|L17|signalshift[16]~30_combout\;
\L0|L17|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L17|signalshift[16]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[16]~32_combout\ <= NOT \L0|L2|signalshift[16]~32_combout\;
\L0|L2|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L2|signalshift[16]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[14]~28_combout\ <= NOT \L0|L4|signalshift[14]~28_combout\;
\L0|L4|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L4|signalshift[14]~_emulated_q\;
\L0|L6|ALT_INV_signalshift\(13) <= NOT \L0|L6|signalshift\(13);
\L0|L9|ALT_INV_signalshift[14]~18_combout\ <= NOT \L0|L9|signalshift[14]~18_combout\;
\L0|L9|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L9|signalshift[14]~_emulated_q\;
\L0|L8|ALT_INV_signalshift[14]~14_combout\ <= NOT \L0|L8|signalshift[14]~14_combout\;
\L0|L8|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L8|signalshift[14]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[15]~20_combout\ <= NOT \L0|L11|signalshift[15]~20_combout\;
\L0|L11|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L11|signalshift[15]~_emulated_q\;
\L0|L10|ALT_INV_signalshift\(13) <= NOT \L0|L10|signalshift\(13);
\L0|L13|ALT_INV_signalshift[12]~_emulated_q\ <= NOT \L0|L13|signalshift[12]~_emulated_q\;
\L0|L14|ALT_INV_signalshift[15]~20_combout\ <= NOT \L0|L14|signalshift[15]~20_combout\;
\L0|L14|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L14|signalshift[15]~_emulated_q\;
\L0|L16|ALT_INV_signalshift\(13) <= NOT \L0|L16|signalshift\(13);
\L0|L3|ALT_INV_signalshift[15]~16_combout\ <= NOT \L0|L3|signalshift[15]~16_combout\;
\L0|L3|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L3|signalshift[15]~_emulated_q\;
\L0|L5|ALT_INV_signalshift\(13) <= NOT \L0|L5|signalshift\(13);
\L0|L7|ALT_INV_signalshift[15]~14_combout\ <= NOT \L0|L7|signalshift[15]~14_combout\;
\L0|L7|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L7|signalshift[15]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[14]~22_combout\ <= NOT \L0|L6|signalshift[14]~22_combout\;
\L0|L6|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L6|signalshift[14]~_emulated_q\;
\L0|L10|ALT_INV_signalshift[14]~14_combout\ <= NOT \L0|L10|signalshift[14]~14_combout\;
\L0|L10|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L10|signalshift[14]~_emulated_q\;
\L0|L12|ALT_INV_signalshift[15]~14_combout\ <= NOT \L0|L12|signalshift[15]~14_combout\;
\L0|L12|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L12|signalshift[15]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[17]~20_combout\ <= NOT \L0|L15|signalshift[17]~20_combout\;
\L0|L15|ALT_INV_signalshift[17]~_emulated_q\ <= NOT \L0|L15|signalshift[17]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[17]~28_combout\ <= NOT \L0|L17|signalshift[17]~28_combout\;
\L0|L17|ALT_INV_signalshift[17]~_emulated_q\ <= NOT \L0|L17|signalshift[17]~_emulated_q\;
\L0|L16|ALT_INV_signalshift[14]~14_combout\ <= NOT \L0|L16|signalshift[14]~14_combout\;
\L0|L16|ALT_INV_signalshift[14]~_emulated_q\ <= NOT \L0|L16|signalshift[14]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[17]~30_combout\ <= NOT \L0|L2|signalshift[17]~30_combout\;
\L0|L2|ALT_INV_signalshift[17]~_emulated_q\ <= NOT \L0|L2|signalshift[17]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[15]~26_combout\ <= NOT \L0|L4|signalshift[15]~26_combout\;
\L0|L4|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L4|signalshift[15]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[15]~16_combout\ <= NOT \L0|L9|signalshift[15]~16_combout\;
\L0|L9|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L9|signalshift[15]~_emulated_q\;
\L0|L8|ALT_INV_signalshift[15]~12_combout\ <= NOT \L0|L8|signalshift[15]~12_combout\;
\L0|L8|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L8|signalshift[15]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[16]~18_combout\ <= NOT \L0|L11|signalshift[16]~18_combout\;
\L0|L11|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L11|signalshift[16]~_emulated_q\;
\L0|L13|ALT_INV_signalshift\(14) <= NOT \L0|L13|signalshift\(14);
\L0|L14|ALT_INV_signalshift[16]~18_combout\ <= NOT \L0|L14|signalshift[16]~18_combout\;
\L0|L14|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L14|signalshift[16]~_emulated_q\;
\L0|L3|ALT_INV_signalshift[16]~14_combout\ <= NOT \L0|L3|signalshift[16]~14_combout\;
\L0|L3|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L3|signalshift[16]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L7|signalshift[16]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[15]~20_combout\ <= NOT \L0|L6|signalshift[15]~20_combout\;
\L0|L6|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L6|signalshift[15]~_emulated_q\;
\L0|L10|ALT_INV_signalshift[15]~12_combout\ <= NOT \L0|L10|signalshift[15]~12_combout\;
\L0|L10|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L10|signalshift[15]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L13|signalshift[15]~_emulated_q\;
\L0|L12|ALT_INV_signalshift[16]~12_combout\ <= NOT \L0|L12|signalshift[16]~12_combout\;
\L0|L12|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L12|signalshift[16]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[18]~18_combout\ <= NOT \L0|L15|signalshift[18]~18_combout\;
\L0|L15|ALT_INV_signalshift[18]~_emulated_q\ <= NOT \L0|L15|signalshift[18]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[18]~26_combout\ <= NOT \L0|L17|signalshift[18]~26_combout\;
\L0|L17|ALT_INV_signalshift[18]~_emulated_q\ <= NOT \L0|L17|signalshift[18]~_emulated_q\;
\L0|L16|ALT_INV_signalshift[15]~12_combout\ <= NOT \L0|L16|signalshift[15]~12_combout\;
\L0|L16|ALT_INV_signalshift[15]~_emulated_q\ <= NOT \L0|L16|signalshift[15]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[18]~28_combout\ <= NOT \L0|L2|signalshift[18]~28_combout\;
\L0|L2|ALT_INV_signalshift[18]~_emulated_q\ <= NOT \L0|L2|signalshift[18]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[16]~24_combout\ <= NOT \L0|L4|signalshift[16]~24_combout\;
\L0|L4|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L4|signalshift[16]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[16]~14_combout\ <= NOT \L0|L9|signalshift[16]~14_combout\;
\L0|L9|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L9|signalshift[16]~_emulated_q\;
\L0|L8|ALT_INV_signalshift[16]~10_combout\ <= NOT \L0|L8|signalshift[16]~10_combout\;
\L0|L8|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L8|signalshift[16]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[17]~16_combout\ <= NOT \L0|L11|signalshift[17]~16_combout\;
\L0|L11|ALT_INV_signalshift[17]~_emulated_q\ <= NOT \L0|L11|signalshift[17]~_emulated_q\;
\L0|L13|ALT_INV_signalshift\(16) <= NOT \L0|L13|signalshift\(16);
\L0|L14|ALT_INV_signalshift[17]~_emulated_q\ <= NOT \L0|L14|signalshift[17]~_emulated_q\;
\L0|L3|ALT_INV_signalshift[17]~12_combout\ <= NOT \L0|L3|signalshift[17]~12_combout\;
\L0|L3|ALT_INV_signalshift[17]~_emulated_q\ <= NOT \L0|L3|signalshift[17]~_emulated_q\;
\L0|L7|ALT_INV_signalshift\(18) <= NOT \L0|L7|signalshift\(18);
\L0|L6|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L6|signalshift[16]~_emulated_q\;
\L0|L10|ALT_INV_signalshift[16]~10_combout\ <= NOT \L0|L10|signalshift[16]~10_combout\;
\L0|L10|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L10|signalshift[16]~_emulated_q\;
\L0|L13|ALT_INV_signalshift\(17) <= NOT \L0|L13|signalshift\(17);
\L0|L12|ALT_INV_signalshift[17]~10_combout\ <= NOT \L0|L12|signalshift[17]~10_combout\;
\L0|L12|ALT_INV_signalshift[17]~_emulated_q\ <= NOT \L0|L12|signalshift[17]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[19]~16_combout\ <= NOT \L0|L15|signalshift[19]~16_combout\;
\L0|L15|ALT_INV_signalshift[19]~_emulated_q\ <= NOT \L0|L15|signalshift[19]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[19]~24_combout\ <= NOT \L0|L17|signalshift[19]~24_combout\;
\L0|L17|ALT_INV_signalshift[19]~_emulated_q\ <= NOT \L0|L17|signalshift[19]~_emulated_q\;
\L0|L16|ALT_INV_signalshift[16]~_emulated_q\ <= NOT \L0|L16|signalshift[16]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[19]~26_combout\ <= NOT \L0|L2|signalshift[19]~26_combout\;
\L0|L2|ALT_INV_signalshift[19]~_emulated_q\ <= NOT \L0|L2|signalshift[19]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[17]~22_combout\ <= NOT \L0|L4|signalshift[17]~22_combout\;
\L0|L4|ALT_INV_signalshift[17]~_emulated_q\ <= NOT \L0|L4|signalshift[17]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[19]~10_combout\ <= NOT \L0|L7|signalshift[19]~10_combout\;
\L0|L7|ALT_INV_signalshift[19]~_emulated_q\ <= NOT \L0|L7|signalshift[19]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[17]~_emulated_q\ <= NOT \L0|L9|signalshift[17]~_emulated_q\;
\L0|L8|ALT_INV_signalshift[17]~_emulated_q\ <= NOT \L0|L8|signalshift[17]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[18]~_emulated_q\ <= NOT \L0|L11|signalshift[18]~_emulated_q\;
\L0|L14|ALT_INV_signalshift\(19) <= NOT \L0|L14|signalshift\(19);
\L0|L3|ALT_INV_signalshift[18]~10_combout\ <= NOT \L0|L3|signalshift[18]~10_combout\;
\L0|L3|ALT_INV_signalshift[18]~_emulated_q\ <= NOT \L0|L3|signalshift[18]~_emulated_q\;
\L0|L5|ALT_INV_signalshift\(19) <= NOT \L0|L5|signalshift\(19);
\L0|L9|ALT_INV_signalshift\(18) <= NOT \L0|L9|signalshift\(18);
\L0|L8|ALT_INV_signalshift\(18) <= NOT \L0|L8|signalshift\(18);
\L0|L10|ALT_INV_signalshift[17]~_emulated_q\ <= NOT \L0|L10|signalshift[17]~_emulated_q\;
\L0|L12|ALT_INV_signalshift[18]~8_combout\ <= NOT \L0|L12|signalshift[18]~8_combout\;
\L0|L12|ALT_INV_signalshift[18]~_emulated_q\ <= NOT \L0|L12|signalshift[18]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[20]~14_combout\ <= NOT \L0|L15|signalshift[20]~14_combout\;
\L0|L15|ALT_INV_signalshift[20]~_emulated_q\ <= NOT \L0|L15|signalshift[20]~_emulated_q\;
\L0|L14|ALT_INV_signalshift[20]~14_combout\ <= NOT \L0|L14|signalshift[20]~14_combout\;
\L0|L14|ALT_INV_signalshift[20]~_emulated_q\ <= NOT \L0|L14|signalshift[20]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[20]~20_combout\ <= NOT \L0|L17|signalshift[20]~20_combout\;
\L0|L17|ALT_INV_signalshift[20]~_emulated_q\ <= NOT \L0|L17|signalshift[20]~_emulated_q\;
\L0|L16|ALT_INV_signalshift\(18) <= NOT \L0|L16|signalshift\(18);
\L0|L2|ALT_INV_signalshift[20]~24_combout\ <= NOT \L0|L2|signalshift[20]~24_combout\;
\L0|L2|ALT_INV_signalshift[20]~_emulated_q\ <= NOT \L0|L2|signalshift[20]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[20]~22_combout\ <= NOT \L0|L5|signalshift[20]~22_combout\;
\L0|L5|ALT_INV_signalshift[20]~_emulated_q\ <= NOT \L0|L5|signalshift[20]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[18]~18_combout\ <= NOT \L0|L4|signalshift[18]~18_combout\;
\L0|L4|ALT_INV_signalshift[18]~_emulated_q\ <= NOT \L0|L4|signalshift[18]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[20]~8_combout\ <= NOT \L0|L7|signalshift[20]~8_combout\;
\L0|L7|ALT_INV_signalshift[20]~_emulated_q\ <= NOT \L0|L7|signalshift[20]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[19]~10_combout\ <= NOT \L0|L9|signalshift[19]~10_combout\;
\L0|L9|ALT_INV_signalshift[19]~_emulated_q\ <= NOT \L0|L9|signalshift[19]~_emulated_q\;
\L0|L8|ALT_INV_signalshift[19]~6_combout\ <= NOT \L0|L8|signalshift[19]~6_combout\;
\L0|L8|ALT_INV_signalshift[19]~_emulated_q\ <= NOT \L0|L8|signalshift[19]~_emulated_q\;
\L0|L11|ALT_INV_signalshift\(20) <= NOT \L0|L11|signalshift\(20);
\L0|L13|ALT_INV_signalshift\(20) <= NOT \L0|L13|signalshift\(20);
\L0|L3|ALT_INV_signalshift[19]~8_combout\ <= NOT \L0|L3|signalshift[19]~8_combout\;
\L0|L3|ALT_INV_signalshift[19]~_emulated_q\ <= NOT \L0|L3|signalshift[19]~_emulated_q\;
\L0|L6|ALT_INV_signalshift\(20) <= NOT \L0|L6|signalshift\(20);
\L0|L11|ALT_INV_signalshift[21]~12_combout\ <= NOT \L0|L11|signalshift[21]~12_combout\;
\L0|L11|ALT_INV_signalshift[21]~_emulated_q\ <= NOT \L0|L11|signalshift[21]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[21]~12_combout\ <= NOT \L0|L13|signalshift[21]~12_combout\;
\L0|L13|ALT_INV_signalshift[21]~_emulated_q\ <= NOT \L0|L13|signalshift[21]~_emulated_q\;
\L0|L12|ALT_INV_signalshift[19]~_emulated_q\ <= NOT \L0|L12|signalshift[19]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[21]~12_combout\ <= NOT \L0|L15|signalshift[21]~12_combout\;
\L0|L15|ALT_INV_signalshift[21]~_emulated_q\ <= NOT \L0|L15|signalshift[21]~_emulated_q\;
\L0|L14|ALT_INV_signalshift[21]~12_combout\ <= NOT \L0|L14|signalshift[21]~12_combout\;
\L0|L14|ALT_INV_signalshift[21]~_emulated_q\ <= NOT \L0|L14|signalshift[21]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[21]~16_combout\ <= NOT \L0|L17|signalshift[21]~16_combout\;
\L0|L17|ALT_INV_signalshift[21]~_emulated_q\ <= NOT \L0|L17|signalshift[21]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[21]~22_combout\ <= NOT \L0|L2|signalshift[21]~22_combout\;
\L0|L2|ALT_INV_signalshift[21]~_emulated_q\ <= NOT \L0|L2|signalshift[21]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[21]~20_combout\ <= NOT \L0|L5|signalshift[21]~20_combout\;
\L0|L5|ALT_INV_signalshift[21]~_emulated_q\ <= NOT \L0|L5|signalshift[21]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[19]~_emulated_q\ <= NOT \L0|L4|signalshift[19]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[21]~6_combout\ <= NOT \L0|L7|signalshift[21]~6_combout\;
\L0|L7|ALT_INV_signalshift[21]~_emulated_q\ <= NOT \L0|L7|signalshift[21]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[21]~16_combout\ <= NOT \L0|L6|signalshift[21]~16_combout\;
\L0|L6|ALT_INV_signalshift[21]~_emulated_q\ <= NOT \L0|L6|signalshift[21]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[20]~8_combout\ <= NOT \L0|L9|signalshift[20]~8_combout\;
\L0|L9|ALT_INV_signalshift[20]~_emulated_q\ <= NOT \L0|L9|signalshift[20]~_emulated_q\;
\L0|L8|ALT_INV_signalshift[20]~4_combout\ <= NOT \L0|L8|signalshift[20]~4_combout\;
\L0|L8|ALT_INV_signalshift[20]~_emulated_q\ <= NOT \L0|L8|signalshift[20]~_emulated_q\;
\L1|L0|ALT_INV_Equal1~6_combout\ <= NOT \L1|L0|Equal1~6_combout\;
\L1|L0|ALT_INV_Equal1~5_combout\ <= NOT \L1|L0|Equal1~5_combout\;
\L1|L0|ALT_INV_Equal1~4_combout\ <= NOT \L1|L0|Equal1~4_combout\;
\L1|L0|ALT_INV_cont2\(0) <= NOT \L1|L0|cont2\(0);
\L1|L0|ALT_INV_Equal1~3_combout\ <= NOT \L1|L0|Equal1~3_combout\;
\L1|L0|ALT_INV_Equal1~2_combout\ <= NOT \L1|L0|Equal1~2_combout\;
\L1|L0|ALT_INV_Equal1~1_combout\ <= NOT \L1|L0|Equal1~1_combout\;
\L1|L0|ALT_INV_Equal1~0_combout\ <= NOT \L1|L0|Equal1~0_combout\;
\L1|L0|ALT_INV_Equal2~6_combout\ <= NOT \L1|L0|Equal2~6_combout\;
\L1|L0|ALT_INV_Equal2~5_combout\ <= NOT \L1|L0|Equal2~5_combout\;
\L1|L0|ALT_INV_Equal2~4_combout\ <= NOT \L1|L0|Equal2~4_combout\;
\L1|L0|ALT_INV_cont3\(0) <= NOT \L1|L0|cont3\(0);
\L1|L0|ALT_INV_Equal2~3_combout\ <= NOT \L1|L0|Equal2~3_combout\;
\L1|L0|ALT_INV_Equal2~2_combout\ <= NOT \L1|L0|Equal2~2_combout\;
\L1|L0|ALT_INV_Equal2~1_combout\ <= NOT \L1|L0|Equal2~1_combout\;
\L1|L0|ALT_INV_Equal2~0_combout\ <= NOT \L1|L0|Equal2~0_combout\;
\L1|L0|ALT_INV_Equal3~6_combout\ <= NOT \L1|L0|Equal3~6_combout\;
\L1|L0|ALT_INV_Equal3~5_combout\ <= NOT \L1|L0|Equal3~5_combout\;
\L1|L0|ALT_INV_Equal3~4_combout\ <= NOT \L1|L0|Equal3~4_combout\;
\L1|L0|ALT_INV_cont4\(0) <= NOT \L1|L0|cont4\(0);
\L1|L0|ALT_INV_Equal3~3_combout\ <= NOT \L1|L0|Equal3~3_combout\;
\L1|L0|ALT_INV_Equal3~2_combout\ <= NOT \L1|L0|Equal3~2_combout\;
\L1|L0|ALT_INV_Equal3~1_combout\ <= NOT \L1|L0|Equal3~1_combout\;
\L1|L0|ALT_INV_Equal3~0_combout\ <= NOT \L1|L0|Equal3~0_combout\;
\L1|L0|ALT_INV_Equal4~6_combout\ <= NOT \L1|L0|Equal4~6_combout\;
\L1|L0|ALT_INV_Equal4~5_combout\ <= NOT \L1|L0|Equal4~5_combout\;
\L1|L0|ALT_INV_Equal4~4_combout\ <= NOT \L1|L0|Equal4~4_combout\;
\L1|L0|ALT_INV_cont5\(0) <= NOT \L1|L0|cont5\(0);
\L1|L0|ALT_INV_Equal4~3_combout\ <= NOT \L1|L0|Equal4~3_combout\;
\L1|L0|ALT_INV_Equal4~2_combout\ <= NOT \L1|L0|Equal4~2_combout\;
\L1|L0|ALT_INV_Equal4~1_combout\ <= NOT \L1|L0|Equal4~1_combout\;
\L1|L0|ALT_INV_Equal4~0_combout\ <= NOT \L1|L0|Equal4~0_combout\;
\L5|L17|ALT_INV_m[25]~1_combout\ <= NOT \L5|L17|m[25]~1_combout\;
\L5|L6|ALT_INV_Equal2~2_combout\ <= NOT \L5|L6|Equal2~2_combout\;
\L0|L10|ALT_INV_signalshift\(20) <= NOT \L0|L10|signalshift\(20);
\L5|L6|ALT_INV_Equal2~1_combout\ <= NOT \L5|L6|Equal2~1_combout\;
\L0|L16|ALT_INV_signalshift\(21) <= NOT \L0|L16|signalshift\(21);
\L0|L3|ALT_INV_signalshift[20]~_emulated_q\ <= NOT \L0|L3|signalshift[20]~_emulated_q\;
\L5|L17|ALT_INV_m~0_combout\ <= NOT \L5|L17|m~0_combout\;
\L5|L6|ALT_INV_Equal2~0_combout\ <= NOT \L5|L6|Equal2~0_combout\;
\L6|ALT_INV_btn2state.EsperaApertar~q\ <= NOT \L6|btn2state.EsperaApertar~q\;
\L6|ALT_INV_btn3state.EsperaApertar~q\ <= NOT \L6|btn3state.EsperaApertar~q\;
\L0|L6|ALT_INV_signalshift[31]~14_combout\ <= NOT \L0|L6|signalshift[31]~14_combout\;
\L0|L6|ALT_INV_signalshift[31]~_emulated_q\ <= NOT \L0|L6|signalshift[31]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[31]~20_combout\ <= NOT \L0|L2|signalshift[31]~20_combout\;
\L0|L2|ALT_INV_signalshift[31]~_emulated_q\ <= NOT \L0|L2|signalshift[31]~_emulated_q\;
\L0|L14|ALT_INV_signalshift[31]~10_combout\ <= NOT \L0|L14|signalshift[31]~10_combout\;
\L0|L14|ALT_INV_signalshift[31]~_emulated_q\ <= NOT \L0|L14|signalshift[31]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[31]~18_combout\ <= NOT \L0|L5|signalshift[31]~18_combout\;
\L0|L5|ALT_INV_signalshift[31]~_emulated_q\ <= NOT \L0|L5|signalshift[31]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[31]~14_combout\ <= NOT \L0|L17|signalshift[31]~14_combout\;
\L0|L17|ALT_INV_signalshift[31]~_emulated_q\ <= NOT \L0|L17|signalshift[31]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[31]~10_combout\ <= NOT \L0|L13|signalshift[31]~10_combout\;
\L0|L13|ALT_INV_signalshift[31]~_emulated_q\ <= NOT \L0|L13|signalshift[31]~_emulated_q\;
\L0|L16|ALT_INV_signalshift[31]~8_combout\ <= NOT \L0|L16|signalshift[31]~8_combout\;
\L0|L16|ALT_INV_signalshift[31]~_emulated_q\ <= NOT \L0|L16|signalshift[31]~_emulated_q\;
\L1|L0|ALT_INV_Equal0~6_combout\ <= NOT \L1|L0|Equal0~6_combout\;
\L1|L0|ALT_INV_Equal0~5_combout\ <= NOT \L1|L0|Equal0~5_combout\;
\L1|L0|ALT_INV_Equal0~4_combout\ <= NOT \L1|L0|Equal0~4_combout\;
\L1|L0|ALT_INV_cont1\(0) <= NOT \L1|L0|cont1\(0);
\L1|L0|ALT_INV_Equal0~3_combout\ <= NOT \L1|L0|Equal0~3_combout\;
\L1|L0|ALT_INV_Equal0~2_combout\ <= NOT \L1|L0|Equal0~2_combout\;
\L1|L0|ALT_INV_Equal0~1_combout\ <= NOT \L1|L0|Equal0~1_combout\;
\L1|L0|ALT_INV_Equal0~0_combout\ <= NOT \L1|L0|Equal0~0_combout\;
\L6|ALT_INV_btn1state.EsperaApertar~q\ <= NOT \L6|btn1state.EsperaApertar~q\;
\L6|ALT_INV_btn0state.EsperaApertar~q\ <= NOT \L6|btn0state.EsperaApertar~q\;
\L5|L19|ALT_INV_m~combout\ <= NOT \L5|L19|m~combout\;
\L5|L19|ALT_INV_m~0_combout\ <= NOT \L5|L19|m~0_combout\;
\L5|L19|ALT_INV_Equal5~4_combout\ <= NOT \L5|L19|Equal5~4_combout\;
\L5|L19|ALT_INV_m~1_combout\ <= NOT \L5|L19|m~1_combout\;
\L5|L19|ALT_INV_Equal5~3_combout\ <= NOT \L5|L19|Equal5~3_combout\;
\L1|L0|ALT_INV_CLK2~q\ <= NOT \L1|L0|CLK2~q\;
\L5|L19|ALT_INV_m~2_combout\ <= NOT \L5|L19|m~2_combout\;
\L5|L19|ALT_INV_Equal5~2_combout\ <= NOT \L5|L19|Equal5~2_combout\;
\L1|L0|ALT_INV_CLK3~q\ <= NOT \L1|L0|CLK3~q\;
\L5|L19|ALT_INV_m~3_combout\ <= NOT \L5|L19|m~3_combout\;
\L5|L19|ALT_INV_Equal5~1_combout\ <= NOT \L5|L19|Equal5~1_combout\;
\L1|L0|ALT_INV_CLK4~q\ <= NOT \L1|L0|CLK4~q\;
\L5|L19|ALT_INV_m~4_combout\ <= NOT \L5|L19|m~4_combout\;
\L5|L19|ALT_INV_Equal5~0_combout\ <= NOT \L5|L19|Equal5~0_combout\;
\L1|L0|ALT_INV_CLK5~q\ <= NOT \L1|L0|CLK5~q\;
\L0|L11|ALT_INV_signalshift[30]~10_combout\ <= NOT \L0|L11|signalshift[30]~10_combout\;
\L0|L11|ALT_INV_signalshift[30]~_emulated_q\ <= NOT \L0|L11|signalshift[30]~_emulated_q\;
\L0|L14|ALT_INV_signalshift[30]~8_combout\ <= NOT \L0|L14|signalshift[30]~8_combout\;
\L0|L14|ALT_INV_signalshift[30]~_emulated_q\ <= NOT \L0|L14|signalshift[30]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[30]~18_combout\ <= NOT \L0|L2|signalshift[30]~18_combout\;
\L0|L2|ALT_INV_signalshift[30]~_emulated_q\ <= NOT \L0|L2|signalshift[30]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[30]~16_combout\ <= NOT \L0|L5|signalshift[30]~16_combout\;
\L0|L5|ALT_INV_signalshift[30]~_emulated_q\ <= NOT \L0|L5|signalshift[30]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[30]~12_combout\ <= NOT \L0|L6|signalshift[30]~12_combout\;
\L0|L6|ALT_INV_signalshift[30]~_emulated_q\ <= NOT \L0|L6|signalshift[30]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[29]~8_combout\ <= NOT \L0|L11|signalshift[29]~8_combout\;
\L0|L11|ALT_INV_signalshift[29]~_emulated_q\ <= NOT \L0|L11|signalshift[29]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[29]~16_combout\ <= NOT \L0|L2|signalshift[29]~16_combout\;
\L0|L2|ALT_INV_signalshift[29]~_emulated_q\ <= NOT \L0|L2|signalshift[29]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[29]~14_combout\ <= NOT \L0|L5|signalshift[29]~14_combout\;
\L0|L5|ALT_INV_signalshift[29]~_emulated_q\ <= NOT \L0|L5|signalshift[29]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[29]~14_combout\ <= NOT \L0|L4|signalshift[29]~14_combout\;
\L0|L4|ALT_INV_signalshift[29]~_emulated_q\ <= NOT \L0|L4|signalshift[29]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[29]~10_combout\ <= NOT \L0|L6|signalshift[29]~10_combout\;
\L0|L6|ALT_INV_signalshift[29]~_emulated_q\ <= NOT \L0|L6|signalshift[29]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[28]~6_combout\ <= NOT \L0|L11|signalshift[28]~6_combout\;
\L0|L11|ALT_INV_signalshift[28]~_emulated_q\ <= NOT \L0|L11|signalshift[28]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[28]~12_combout\ <= NOT \L0|L17|signalshift[28]~12_combout\;
\L0|L17|ALT_INV_signalshift[28]~_emulated_q\ <= NOT \L0|L17|signalshift[28]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[28]~14_combout\ <= NOT \L0|L2|signalshift[28]~14_combout\;
\L0|L2|ALT_INV_signalshift[28]~_emulated_q\ <= NOT \L0|L2|signalshift[28]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[28]~12_combout\ <= NOT \L0|L4|signalshift[28]~12_combout\;
\L0|L4|ALT_INV_signalshift[28]~_emulated_q\ <= NOT \L0|L4|signalshift[28]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[28]~8_combout\ <= NOT \L0|L6|signalshift[28]~8_combout\;
\L0|L6|ALT_INV_signalshift[28]~_emulated_q\ <= NOT \L0|L6|signalshift[28]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[27]~8_combout\ <= NOT \L0|L13|signalshift[27]~8_combout\;
\L0|L13|ALT_INV_signalshift[27]~_emulated_q\ <= NOT \L0|L13|signalshift[27]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[27]~10_combout\ <= NOT \L0|L15|signalshift[27]~10_combout\;
\L0|L15|ALT_INV_signalshift[27]~_emulated_q\ <= NOT \L0|L15|signalshift[27]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[27]~10_combout\ <= NOT \L0|L17|signalshift[27]~10_combout\;
\L0|L17|ALT_INV_signalshift[27]~_emulated_q\ <= NOT \L0|L17|signalshift[27]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[27]~12_combout\ <= NOT \L0|L2|signalshift[27]~12_combout\;
\L0|L2|ALT_INV_signalshift[27]~_emulated_q\ <= NOT \L0|L2|signalshift[27]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[27]~10_combout\ <= NOT \L0|L4|signalshift[27]~10_combout\;
\L0|L4|ALT_INV_signalshift[27]~_emulated_q\ <= NOT \L0|L4|signalshift[27]~_emulated_q\;
\L0|L10|ALT_INV_signalshift[26]~6_combout\ <= NOT \L0|L10|signalshift[26]~6_combout\;
\L0|L10|ALT_INV_signalshift[26]~_emulated_q\ <= NOT \L0|L10|signalshift[26]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[26]~6_combout\ <= NOT \L0|L13|signalshift[26]~6_combout\;
\L0|L13|ALT_INV_signalshift[26]~_emulated_q\ <= NOT \L0|L13|signalshift[26]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[26]~8_combout\ <= NOT \L0|L15|signalshift[26]~8_combout\;
\L0|L15|ALT_INV_signalshift[26]~_emulated_q\ <= NOT \L0|L15|signalshift[26]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[26]~8_combout\ <= NOT \L0|L17|signalshift[26]~8_combout\;
\L0|L17|ALT_INV_signalshift[26]~_emulated_q\ <= NOT \L0|L17|signalshift[26]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[26]~10_combout\ <= NOT \L0|L2|signalshift[26]~10_combout\;
\L0|L2|ALT_INV_signalshift[26]~_emulated_q\ <= NOT \L0|L2|signalshift[26]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[26]~8_combout\ <= NOT \L0|L4|signalshift[26]~8_combout\;
\L0|L4|ALT_INV_signalshift[26]~_emulated_q\ <= NOT \L0|L4|signalshift[26]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[26]~4_combout\ <= NOT \L0|L9|signalshift[26]~4_combout\;
\L0|L9|ALT_INV_signalshift[26]~_emulated_q\ <= NOT \L0|L9|signalshift[26]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[25]~4_combout\ <= NOT \L0|L11|signalshift[25]~4_combout\;
\L0|L11|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L11|signalshift[25]~_emulated_q\;
\L0|L10|ALT_INV_signalshift[25]~4_combout\ <= NOT \L0|L10|signalshift[25]~4_combout\;
\L0|L10|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L10|signalshift[25]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[25]~4_combout\ <= NOT \L0|L13|signalshift[25]~4_combout\;
\L0|L13|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L13|signalshift[25]~_emulated_q\;
\L0|L12|ALT_INV_signalshift[25]~4_combout\ <= NOT \L0|L12|signalshift[25]~4_combout\;
\L0|L12|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L12|signalshift[25]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[25]~6_combout\ <= NOT \L0|L15|signalshift[25]~6_combout\;
\L0|L15|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L15|signalshift[25]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[25]~6_combout\ <= NOT \L0|L17|signalshift[25]~6_combout\;
\L0|L17|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L17|signalshift[25]~_emulated_q\;
\L0|L16|ALT_INV_signalshift[25]~6_combout\ <= NOT \L0|L16|signalshift[25]~6_combout\;
\L0|L16|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L16|signalshift[25]~_emulated_q\;
\L0|L3|ALT_INV_signalshift[25]~4_combout\ <= NOT \L0|L3|signalshift[25]~4_combout\;
\L0|L3|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L3|signalshift[25]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[25]~8_combout\ <= NOT \L0|L2|signalshift[25]~8_combout\;
\L0|L2|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L2|signalshift[25]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[25]~12_combout\ <= NOT \L0|L5|signalshift[25]~12_combout\;
\L0|L5|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L5|signalshift[25]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[25]~6_combout\ <= NOT \L0|L4|signalshift[25]~6_combout\;
\L0|L4|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L4|signalshift[25]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[25]~4_combout\ <= NOT \L0|L7|signalshift[25]~4_combout\;
\L0|L7|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L7|signalshift[25]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[25]~2_combout\ <= NOT \L0|L9|signalshift[25]~2_combout\;
\L0|L9|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L9|signalshift[25]~_emulated_q\;
\L0|L8|ALT_INV_signalshift[25]~0_combout\ <= NOT \L0|L8|signalshift[25]~0_combout\;
\L0|L8|ALT_INV_signalshift[25]~_emulated_q\ <= NOT \L0|L8|signalshift[25]~_emulated_q\;
\L0|L10|ALT_INV_signalshift[24]~0_combout\ <= NOT \L0|L10|signalshift[24]~0_combout\;
\L0|L10|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L10|signalshift[24]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[24]~2_combout\ <= NOT \L0|L13|signalshift[24]~2_combout\;
\L0|L13|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L13|signalshift[24]~_emulated_q\;
\L0|L12|ALT_INV_signalshift[24]~0_combout\ <= NOT \L0|L12|signalshift[24]~0_combout\;
\L0|L12|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L12|signalshift[24]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[24]~4_combout\ <= NOT \L0|L15|signalshift[24]~4_combout\;
\L0|L15|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L15|signalshift[24]~_emulated_q\;
\L0|L14|ALT_INV_signalshift[24]~6_combout\ <= NOT \L0|L14|signalshift[24]~6_combout\;
\L0|L14|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L14|signalshift[24]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[24]~4_combout\ <= NOT \L0|L17|signalshift[24]~4_combout\;
\L0|L17|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L17|signalshift[24]~_emulated_q\;
\L0|L16|ALT_INV_signalshift[24]~4_combout\ <= NOT \L0|L16|signalshift[24]~4_combout\;
\L0|L16|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L16|signalshift[24]~_emulated_q\;
\L0|L3|ALT_INV_signalshift[24]~2_combout\ <= NOT \L0|L3|signalshift[24]~2_combout\;
\L0|L3|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L3|signalshift[24]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[24]~6_combout\ <= NOT \L0|L2|signalshift[24]~6_combout\;
\L0|L2|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L2|signalshift[24]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[24]~8_combout\ <= NOT \L0|L5|signalshift[24]~8_combout\;
\L0|L5|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L5|signalshift[24]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[24]~2_combout\ <= NOT \L0|L4|signalshift[24]~2_combout\;
\L0|L4|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L4|signalshift[24]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[24]~6_combout\ <= NOT \L0|L6|signalshift[24]~6_combout\;
\L0|L6|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L6|signalshift[24]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[24]~0_combout\ <= NOT \L0|L9|signalshift[24]~0_combout\;
\L0|L9|ALT_INV_signalshift[24]~_emulated_q\ <= NOT \L0|L9|signalshift[24]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[23]~2_combout\ <= NOT \L0|L15|signalshift[23]~2_combout\;
\L0|L15|ALT_INV_signalshift[23]~_emulated_q\ <= NOT \L0|L15|signalshift[23]~_emulated_q\;
\L0|L14|ALT_INV_signalshift[23]~4_combout\ <= NOT \L0|L14|signalshift[23]~4_combout\;
\L0|L14|ALT_INV_signalshift[23]~_emulated_q\ <= NOT \L0|L14|signalshift[23]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[23]~2_combout\ <= NOT \L0|L17|signalshift[23]~2_combout\;
\L0|L17|ALT_INV_signalshift[23]~_emulated_q\ <= NOT \L0|L17|signalshift[23]~_emulated_q\;
\L0|L3|ALT_INV_signalshift[23]~0_combout\ <= NOT \L0|L3|signalshift[23]~0_combout\;
\L0|L3|ALT_INV_signalshift[23]~_emulated_q\ <= NOT \L0|L3|signalshift[23]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[23]~4_combout\ <= NOT \L0|L2|signalshift[23]~4_combout\;
\L0|L2|ALT_INV_signalshift[23]~_emulated_q\ <= NOT \L0|L2|signalshift[23]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[23]~6_combout\ <= NOT \L0|L5|signalshift[23]~6_combout\;
\L0|L5|ALT_INV_signalshift[23]~_emulated_q\ <= NOT \L0|L5|signalshift[23]~_emulated_q\;
\L0|L4|ALT_INV_signalshift[23]~0_combout\ <= NOT \L0|L4|signalshift[23]~0_combout\;
\L0|L4|ALT_INV_signalshift[23]~_emulated_q\ <= NOT \L0|L4|signalshift[23]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[23]~2_combout\ <= NOT \L0|L7|signalshift[23]~2_combout\;
\L0|L7|ALT_INV_signalshift[23]~_emulated_q\ <= NOT \L0|L7|signalshift[23]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[23]~4_combout\ <= NOT \L0|L6|signalshift[23]~4_combout\;
\L0|L6|ALT_INV_signalshift[23]~_emulated_q\ <= NOT \L0|L6|signalshift[23]~_emulated_q\;
\L0|L11|ALT_INV_signalshift[22]~2_combout\ <= NOT \L0|L11|signalshift[22]~2_combout\;
\L0|L11|ALT_INV_signalshift[22]~_emulated_q\ <= NOT \L0|L11|signalshift[22]~_emulated_q\;
\L0|L13|ALT_INV_signalshift[22]~0_combout\ <= NOT \L0|L13|signalshift[22]~0_combout\;
\L0|L13|ALT_INV_signalshift[22]~_emulated_q\ <= NOT \L0|L13|signalshift[22]~_emulated_q\;
\L0|L15|ALT_INV_signalshift[22]~0_combout\ <= NOT \L0|L15|signalshift[22]~0_combout\;
\L0|L15|ALT_INV_signalshift[22]~_emulated_q\ <= NOT \L0|L15|signalshift[22]~_emulated_q\;
\L0|L14|ALT_INV_signalshift[22]~2_combout\ <= NOT \L0|L14|signalshift[22]~2_combout\;
\L0|L14|ALT_INV_signalshift[22]~_emulated_q\ <= NOT \L0|L14|signalshift[22]~_emulated_q\;
\L0|L17|ALT_INV_signalshift[22]~0_combout\ <= NOT \L0|L17|signalshift[22]~0_combout\;
\L0|L17|ALT_INV_signalshift[22]~_emulated_q\ <= NOT \L0|L17|signalshift[22]~_emulated_q\;
\L0|L16|ALT_INV_signalshift[22]~2_combout\ <= NOT \L0|L16|signalshift[22]~2_combout\;
\L0|L16|ALT_INV_signalshift[22]~_emulated_q\ <= NOT \L0|L16|signalshift[22]~_emulated_q\;
\L0|L2|ALT_INV_signalshift[22]~2_combout\ <= NOT \L0|L2|signalshift[22]~2_combout\;
\L0|L2|ALT_INV_signalshift[22]~_emulated_q\ <= NOT \L0|L2|signalshift[22]~_emulated_q\;
\L0|L5|ALT_INV_signalshift[22]~2_combout\ <= NOT \L0|L5|signalshift[22]~2_combout\;
\L0|L5|ALT_INV_signalshift[22]~_emulated_q\ <= NOT \L0|L5|signalshift[22]~_emulated_q\;
\L0|L7|ALT_INV_signalshift[22]~0_combout\ <= NOT \L0|L7|signalshift[22]~0_combout\;
\L0|L7|ALT_INV_signalshift[22]~_emulated_q\ <= NOT \L0|L7|signalshift[22]~_emulated_q\;
\L0|L6|ALT_INV_signalshift[22]~2_combout\ <= NOT \L0|L6|signalshift[22]~2_combout\;
\L0|L6|ALT_INV_signalshift[22]~_emulated_q\ <= NOT \L0|L6|signalshift[22]~_emulated_q\;
\L0|L9|ALT_INV_signalshift[21]~_emulated_q\ <= NOT \L0|L9|signalshift[21]~_emulated_q\;
\L0|L8|ALT_INV_signalshift[21]~_emulated_q\ <= NOT \L0|L8|signalshift[21]~_emulated_q\;
\L0|L1|ALT_INV_CS.E1~q\ <= NOT \L0|L1|CS.E1~q\;
\L6|ALT_INV_btn2state.SaidaAtiva~q\ <= NOT \L6|btn2state.SaidaAtiva~q\;
\L6|ALT_INV_btn3state.SaidaAtiva~q\ <= NOT \L6|btn3state.SaidaAtiva~q\;
\L0|L0|ALT_INV_CS.E15~q\ <= NOT \L0|L0|CS.E15~q\;
\L5|L20|ALT_INV_x[31]~4_combout\ <= NOT \L5|L20|x[31]~4_combout\;
\L5|L20|ALT_INV_x[31]~3_combout\ <= NOT \L5|L20|x[31]~3_combout\;
\L0|L7|ALT_INV_signalshift\(31) <= NOT \L0|L7|signalshift\(31);
\L0|L3|ALT_INV_signalshift\(31) <= NOT \L0|L3|signalshift\(31);
\L0|L15|ALT_INV_signalshift\(31) <= NOT \L0|L15|signalshift\(31);
\L0|L11|ALT_INV_signalshift\(31) <= NOT \L0|L11|signalshift\(31);
\L5|L20|ALT_INV_x[31]~2_combout\ <= NOT \L5|L20|x[31]~2_combout\;
\L0|L10|ALT_INV_signalshift\(31) <= NOT \L0|L10|signalshift\(31);
\L5|L20|ALT_INV_x[31]~1_combout\ <= NOT \L5|L20|x[31]~1_combout\;
\L0|L9|ALT_INV_signalshift\(31) <= NOT \L0|L9|signalshift\(31);
\L5|L20|ALT_INV_x[31]~0_combout\ <= NOT \L5|L20|x[31]~0_combout\;
\L0|L8|ALT_INV_signalshift\(31) <= NOT \L0|L8|signalshift\(31);
\L0|L4|ALT_INV_signalshift\(31) <= NOT \L0|L4|signalshift\(31);
\L0|L12|ALT_INV_signalshift\(31) <= NOT \L0|L12|signalshift\(31);
\L1|L2|ALT_INV_Add1~0_combout\ <= NOT \L1|L2|Add1~0_combout\;
\L2|L0|ALT_INV_Equal0~2_combout\ <= NOT \L2|L0|Equal0~2_combout\;
\L1|L2|ALT_INV_Equal0~0_combout\ <= NOT \L1|L2|Equal0~0_combout\;
\L0|L0|ALT_INV_enter~0_combout\ <= NOT \L0|L0|enter~0_combout\;
\L1|L0|ALT_INV_CLK1~q\ <= NOT \L1|L0|CLK1~q\;
\L4|ALT_INV_P2~0_combout\ <= NOT \L4|P2~0_combout\;
\L2|L1|ALT_INV_Equal0~1_combout\ <= NOT \L2|L1|Equal0~1_combout\;
\L2|L1|ALT_INV_Equal0~0_combout\ <= NOT \L2|L1|Equal0~0_combout\;
\L2|L2|ALT_INV_Equal0~0_combout\ <= NOT \L2|L2|Equal0~0_combout\;
\L2|L0|ALT_INV_Equal0~1_combout\ <= NOT \L2|L0|Equal0~1_combout\;
\L2|L0|ALT_INV_Equal0~0_combout\ <= NOT \L2|L0|Equal0~0_combout\;
\L6|ALT_INV_btn1state.SaidaAtiva~q\ <= NOT \L6|btn1state.SaidaAtiva~q\;
\L6|ALT_INV_btn0state.SaidaAtiva~q\ <= NOT \L6|btn0state.SaidaAtiva~q\;
\L5|L1|ALT_INV_m[8]~35_combout\ <= NOT \L5|L1|m[8]~35_combout\;
\L0|L10|ALT_INV_signalshift\(30) <= NOT \L0|L10|signalshift\(30);
\L0|L13|ALT_INV_signalshift\(30) <= NOT \L0|L13|signalshift\(30);
\L0|L12|ALT_INV_signalshift\(30) <= NOT \L0|L12|signalshift\(30);
\L5|L1|ALT_INV_m[8]~34_combout\ <= NOT \L5|L1|m[8]~34_combout\;
\L0|L15|ALT_INV_signalshift\(30) <= NOT \L0|L15|signalshift\(30);
\L0|L17|ALT_INV_signalshift\(30) <= NOT \L0|L17|signalshift\(30);
\L0|L16|ALT_INV_signalshift\(30) <= NOT \L0|L16|signalshift\(30);
\L5|L1|ALT_INV_m[8]~33_combout\ <= NOT \L5|L1|m[8]~33_combout\;
\L0|L3|ALT_INV_signalshift\(30) <= NOT \L0|L3|signalshift\(30);
\L0|L4|ALT_INV_signalshift\(30) <= NOT \L0|L4|signalshift\(30);
\L5|L1|ALT_INV_m[8]~32_combout\ <= NOT \L5|L1|m[8]~32_combout\;
\L0|L7|ALT_INV_signalshift\(30) <= NOT \L0|L7|signalshift\(30);
\L0|L9|ALT_INV_signalshift\(30) <= NOT \L0|L9|signalshift\(30);
\L0|L8|ALT_INV_signalshift\(30) <= NOT \L0|L8|signalshift\(30);
\L5|L1|ALT_INV_m[7]~31_combout\ <= NOT \L5|L1|m[7]~31_combout\;
\L0|L10|ALT_INV_signalshift\(29) <= NOT \L0|L10|signalshift\(29);
\L0|L13|ALT_INV_signalshift\(29) <= NOT \L0|L13|signalshift\(29);
\L0|L12|ALT_INV_signalshift\(29) <= NOT \L0|L12|signalshift\(29);
\L5|L1|ALT_INV_m[7]~30_combout\ <= NOT \L5|L1|m[7]~30_combout\;
\L0|L15|ALT_INV_signalshift\(29) <= NOT \L0|L15|signalshift\(29);
\L0|L14|ALT_INV_signalshift\(29) <= NOT \L0|L14|signalshift\(29);
\L0|L17|ALT_INV_signalshift\(29) <= NOT \L0|L17|signalshift\(29);
\L0|L16|ALT_INV_signalshift\(29) <= NOT \L0|L16|signalshift\(29);
\L5|L1|ALT_INV_m[7]~29_combout\ <= NOT \L5|L1|m[7]~29_combout\;
\L0|L3|ALT_INV_signalshift\(29) <= NOT \L0|L3|signalshift\(29);
\L5|L1|ALT_INV_m[7]~28_combout\ <= NOT \L5|L1|m[7]~28_combout\;
\L0|L7|ALT_INV_signalshift\(29) <= NOT \L0|L7|signalshift\(29);
\L0|L9|ALT_INV_signalshift\(29) <= NOT \L0|L9|signalshift\(29);
\L0|L8|ALT_INV_signalshift\(29) <= NOT \L0|L8|signalshift\(29);
\L5|L1|ALT_INV_m[6]~27_combout\ <= NOT \L5|L1|m[6]~27_combout\;
\L0|L10|ALT_INV_signalshift\(28) <= NOT \L0|L10|signalshift\(28);
\L0|L13|ALT_INV_signalshift\(28) <= NOT \L0|L13|signalshift\(28);
\L0|L12|ALT_INV_signalshift\(28) <= NOT \L0|L12|signalshift\(28);
\L5|L1|ALT_INV_m[6]~26_combout\ <= NOT \L5|L1|m[6]~26_combout\;
\L0|L15|ALT_INV_signalshift\(28) <= NOT \L0|L15|signalshift\(28);
\L0|L14|ALT_INV_signalshift\(28) <= NOT \L0|L14|signalshift\(28);
\L0|L16|ALT_INV_signalshift\(28) <= NOT \L0|L16|signalshift\(28);
\L5|L1|ALT_INV_m[6]~25_combout\ <= NOT \L5|L1|m[6]~25_combout\;
\L0|L3|ALT_INV_signalshift\(28) <= NOT \L0|L3|signalshift\(28);
\L0|L5|ALT_INV_signalshift\(28) <= NOT \L0|L5|signalshift\(28);
\L5|L1|ALT_INV_m[6]~24_combout\ <= NOT \L5|L1|m[6]~24_combout\;
\L0|L7|ALT_INV_signalshift\(28) <= NOT \L0|L7|signalshift\(28);
\L0|L9|ALT_INV_signalshift\(28) <= NOT \L0|L9|signalshift\(28);
\L0|L8|ALT_INV_signalshift\(28) <= NOT \L0|L8|signalshift\(28);
\L5|L1|ALT_INV_m[5]~23_combout\ <= NOT \L5|L1|m[5]~23_combout\;
\L0|L11|ALT_INV_signalshift\(27) <= NOT \L0|L11|signalshift\(27);
\L0|L10|ALT_INV_signalshift\(27) <= NOT \L0|L10|signalshift\(27);
\L0|L12|ALT_INV_signalshift\(27) <= NOT \L0|L12|signalshift\(27);
\L5|L1|ALT_INV_m[5]~22_combout\ <= NOT \L5|L1|m[5]~22_combout\;
\L0|L14|ALT_INV_signalshift\(27) <= NOT \L0|L14|signalshift\(27);
\L0|L16|ALT_INV_signalshift\(27) <= NOT \L0|L16|signalshift\(27);
\L5|L1|ALT_INV_m[5]~21_combout\ <= NOT \L5|L1|m[5]~21_combout\;
\L0|L3|ALT_INV_signalshift\(27) <= NOT \L0|L3|signalshift\(27);
\L0|L5|ALT_INV_signalshift\(27) <= NOT \L0|L5|signalshift\(27);
\L5|L1|ALT_INV_m[5]~20_combout\ <= NOT \L5|L1|m[5]~20_combout\;
\L0|L7|ALT_INV_signalshift\(27) <= NOT \L0|L7|signalshift\(27);
\L0|L6|ALT_INV_signalshift\(27) <= NOT \L0|L6|signalshift\(27);
\L0|L9|ALT_INV_signalshift\(27) <= NOT \L0|L9|signalshift\(27);
\L0|L8|ALT_INV_signalshift\(27) <= NOT \L0|L8|signalshift\(27);
\L5|L1|ALT_INV_m[4]~19_combout\ <= NOT \L5|L1|m[4]~19_combout\;
\L0|L11|ALT_INV_signalshift\(26) <= NOT \L0|L11|signalshift\(26);
\L0|L12|ALT_INV_signalshift\(26) <= NOT \L0|L12|signalshift\(26);
\L5|L1|ALT_INV_m[4]~18_combout\ <= NOT \L5|L1|m[4]~18_combout\;
\L0|L14|ALT_INV_signalshift\(26) <= NOT \L0|L14|signalshift\(26);
\L0|L16|ALT_INV_signalshift\(26) <= NOT \L0|L16|signalshift\(26);
\L5|L1|ALT_INV_m[4]~17_combout\ <= NOT \L5|L1|m[4]~17_combout\;
\L0|L3|ALT_INV_signalshift\(26) <= NOT \L0|L3|signalshift\(26);
\L0|L5|ALT_INV_signalshift\(26) <= NOT \L0|L5|signalshift\(26);
\L5|L1|ALT_INV_m[4]~16_combout\ <= NOT \L5|L1|m[4]~16_combout\;
\L0|L7|ALT_INV_signalshift\(26) <= NOT \L0|L7|signalshift\(26);
\L0|L6|ALT_INV_signalshift\(26) <= NOT \L0|L6|signalshift\(26);
\L0|L8|ALT_INV_signalshift\(26) <= NOT \L0|L8|signalshift\(26);
\L5|L1|ALT_INV_m[3]~15_combout\ <= NOT \L5|L1|m[3]~15_combout\;
\L5|L1|ALT_INV_m[3]~14_combout\ <= NOT \L5|L1|m[3]~14_combout\;
\L0|L14|ALT_INV_signalshift\(25) <= NOT \L0|L14|signalshift\(25);
\L5|L1|ALT_INV_m[3]~13_combout\ <= NOT \L5|L1|m[3]~13_combout\;
\L5|L1|ALT_INV_m[3]~12_combout\ <= NOT \L5|L1|m[3]~12_combout\;
\L0|L6|ALT_INV_signalshift\(25) <= NOT \L0|L6|signalshift\(25);
\L5|L1|ALT_INV_m[2]~11_combout\ <= NOT \L5|L1|m[2]~11_combout\;
\L0|L11|ALT_INV_signalshift\(24) <= NOT \L0|L11|signalshift\(24);
\L5|L1|ALT_INV_m[2]~10_combout\ <= NOT \L5|L1|m[2]~10_combout\;
\L5|L1|ALT_INV_m[2]~9_combout\ <= NOT \L5|L1|m[2]~9_combout\;
\L5|L1|ALT_INV_m[2]~8_combout\ <= NOT \L5|L1|m[2]~8_combout\;
\L0|L7|ALT_INV_signalshift\(24) <= NOT \L0|L7|signalshift\(24);
\L0|L8|ALT_INV_signalshift\(24) <= NOT \L0|L8|signalshift\(24);
\L5|L1|ALT_INV_m[1]~7_combout\ <= NOT \L5|L1|m[1]~7_combout\;
\L0|L11|ALT_INV_signalshift\(23) <= NOT \L0|L11|signalshift\(23);
\L0|L10|ALT_INV_signalshift\(23) <= NOT \L0|L10|signalshift\(23);
\L0|L13|ALT_INV_signalshift\(23) <= NOT \L0|L13|signalshift\(23);
\L0|L12|ALT_INV_signalshift\(23) <= NOT \L0|L12|signalshift\(23);
\L5|L1|ALT_INV_m[1]~6_combout\ <= NOT \L5|L1|m[1]~6_combout\;
\L0|L16|ALT_INV_signalshift\(23) <= NOT \L0|L16|signalshift\(23);
\L5|L1|ALT_INV_m[1]~5_combout\ <= NOT \L5|L1|m[1]~5_combout\;
\L5|L1|ALT_INV_m[1]~4_combout\ <= NOT \L5|L1|m[1]~4_combout\;
\L0|L9|ALT_INV_signalshift\(23) <= NOT \L0|L9|signalshift\(23);
\L0|L8|ALT_INV_signalshift\(23) <= NOT \L0|L8|signalshift\(23);
\L5|L1|ALT_INV_m[0]~3_combout\ <= NOT \L5|L1|m[0]~3_combout\;
\L0|L10|ALT_INV_signalshift\(22) <= NOT \L0|L10|signalshift\(22);
\L0|L12|ALT_INV_signalshift\(22) <= NOT \L0|L12|signalshift\(22);
\L5|L1|ALT_INV_m[0]~2_combout\ <= NOT \L5|L1|m[0]~2_combout\;
\L5|L1|ALT_INV_m[0]~1_combout\ <= NOT \L5|L1|m[0]~1_combout\;
\L0|L3|ALT_INV_signalshift\(22) <= NOT \L0|L3|signalshift\(22);
\L0|L4|ALT_INV_signalshift\(22) <= NOT \L0|L4|signalshift\(22);
\L5|L1|ALT_INV_m[0]~0_combout\ <= NOT \L5|L1|m[0]~0_combout\;
\L0|L0|ALT_INV_WideOr18~combout\ <= NOT \L0|L0|WideOr18~combout\;
\L0|L0|ALT_INV_WideOr19~combout\ <= NOT \L0|L0|WideOr19~combout\;
\L0|L9|ALT_INV_signalshift\(22) <= NOT \L0|L9|signalshift\(22);
\L0|L8|ALT_INV_signalshift\(22) <= NOT \L0|L8|signalshift\(22);
\L0|L0|ALT_INV_WideOr16~combout\ <= NOT \L0|L0|WideOr16~combout\;
\L0|L0|ALT_INV_WideOr17~combout\ <= NOT \L0|L0|WideOr17~combout\;
\ALT_INV_rtl~20_combout\ <= NOT \rtl~20_combout\;
\ALT_INV_rtl~18_combout\ <= NOT \rtl~18_combout\;
\L5|L18|ALT_INV_m[20]~18_combout\ <= NOT \L5|L18|m[20]~18_combout\;
\L0|L1|ALT_INV_CS.E0~q\ <= NOT \L0|L1|CS.E0~q\;
\L5|L18|ALT_INV_m[22]~17_combout\ <= NOT \L5|L18|m[22]~17_combout\;
\L0|L1|ALT_INV_CS.E5~q\ <= NOT \L0|L1|CS.E5~q\;
\L0|L1|ALT_INV_CS.E4~q\ <= NOT \L0|L1|CS.E4~q\;
\L5|L18|ALT_INV_m[21]~16_combout\ <= NOT \L5|L18|m[21]~16_combout\;
\L0|L1|ALT_INV_CS.E3~q\ <= NOT \L0|L1|CS.E3~q\;
\L0|L1|ALT_INV_CS.E2~q\ <= NOT \L0|L1|CS.E2~q\;
\L5|L21|ALT_INV_Equal19~0_combout\ <= NOT \L5|L21|Equal19~0_combout\;
\L4|ALT_INV_STATES~1_combout\ <= NOT \L4|STATES~1_combout\;
\L4|ALT_INV_CS.E1~q\ <= NOT \L4|CS.E1~q\;
\L5|L23|ALT_INV_F[4]~1_combout\ <= NOT \L5|L23|F[4]~1_combout\;
\L5|L18|ALT_INV_m[12]~15_combout\ <= NOT \L5|L18|m[12]~15_combout\;
\L5|L18|ALT_INV_m[13]~14_combout\ <= NOT \L5|L18|m[13]~14_combout\;
\L0|L0|ALT_INV_WideOr16~0_combout\ <= NOT \L0|L0|WideOr16~0_combout\;
\L0|L0|ALT_INV_CS.E7~q\ <= NOT \L0|L0|CS.E7~q\;
\L1|L3|ALT_INV_counter\(3) <= NOT \L1|L3|counter\(3);
\L5|L18|ALT_INV_m[14]~13_combout\ <= NOT \L5|L18|m[14]~13_combout\;
\L1|L3|ALT_INV_counter\(4) <= NOT \L1|L3|counter\(4);
\L5|L18|ALT_INV_m[12]~12_combout\ <= NOT \L5|L18|m[12]~12_combout\;
\L0|L0|ALT_INV_WideOr17~1_combout\ <= NOT \L0|L0|WideOr17~1_combout\;
\L0|L0|ALT_INV_CS.E11~q\ <= NOT \L0|L0|CS.E11~q\;
\L0|L0|ALT_INV_WideOr17~0_combout\ <= NOT \L0|L0|WideOr17~0_combout\;
\L0|L0|ALT_INV_CS.E3~q\ <= NOT \L0|L0|CS.E3~q\;
\L1|L3|ALT_INV_counter\(2) <= NOT \L1|L3|counter\(2);
\L0|L0|ALT_INV_WideOr18~0_combout\ <= NOT \L0|L0|WideOr18~0_combout\;
\L0|L0|ALT_INV_CS.E13~q\ <= NOT \L0|L0|CS.E13~q\;
\L0|L0|ALT_INV_CS.E9~q\ <= NOT \L0|L0|CS.E9~q\;
\L0|L0|ALT_INV_CS.E5~q\ <= NOT \L0|L0|CS.E5~q\;
\L0|L0|ALT_INV_CS.E1~q\ <= NOT \L0|L0|CS.E1~q\;
\L1|L3|ALT_INV_counter\(1) <= NOT \L1|L3|counter\(1);
\L5|L18|ALT_INV_Equal1~0_combout\ <= NOT \L5|L18|Equal1~0_combout\;
\L5|L18|ALT_INV_m[10]~11_combout\ <= NOT \L5|L18|m[10]~11_combout\;
\L0|L0|ALT_INV_WideOr19~1_combout\ <= NOT \L0|L0|WideOr19~1_combout\;
\L0|L0|ALT_INV_CS.E14~q\ <= NOT \L0|L0|CS.E14~q\;
\L0|L0|ALT_INV_CS.E10~q\ <= NOT \L0|L0|CS.E10~q\;
\L0|L0|ALT_INV_CS.E6~q\ <= NOT \L0|L0|CS.E6~q\;
\L0|L0|ALT_INV_CS.E2~q\ <= NOT \L0|L0|CS.E2~q\;
\L0|L0|ALT_INV_WideOr19~0_combout\ <= NOT \L0|L0|WideOr19~0_combout\;
\L0|L0|ALT_INV_CS.E12~q\ <= NOT \L0|L0|CS.E12~q\;
\L0|L0|ALT_INV_CS.E8~q\ <= NOT \L0|L0|CS.E8~q\;
\L0|L0|ALT_INV_CS.E0~q\ <= NOT \L0|L0|CS.E0~q\;
\L0|L0|ALT_INV_CS.E4~q\ <= NOT \L0|L0|CS.E4~q\;
\L1|L3|ALT_INV_counter\(0) <= NOT \L1|L3|counter\(0);
\L5|L18|ALT_INV_m[7]~10_combout\ <= NOT \L5|L18|m[7]~10_combout\;
\L1|L2|ALT_INV_counter\(7) <= NOT \L1|L2|counter\(7);
\L1|L1|ALT_INV_counter\(7) <= NOT \L1|L1|counter\(7);
\L5|L18|ALT_INV_m[8]~9_combout\ <= NOT \L5|L18|m[8]~9_combout\;
\L1|L2|ALT_INV_counter\(8) <= NOT \L1|L2|counter\(8);
\L1|L1|ALT_INV_counter\(8) <= NOT \L1|L1|counter\(8);
\L5|L18|ALT_INV_m[9]~8_combout\ <= NOT \L5|L18|m[9]~8_combout\;
\L1|L2|ALT_INV_counter\(9) <= NOT \L1|L2|counter\(9);
\L1|L1|ALT_INV_counter\(9) <= NOT \L1|L1|counter\(9);
\L5|L18|ALT_INV_m[5]~7_combout\ <= NOT \L5|L18|m[5]~7_combout\;
\L1|L1|ALT_INV_counter\(5) <= NOT \L1|L1|counter\(5);
\L1|L2|ALT_INV_counter\(5) <= NOT \L1|L2|counter\(5);
\L5|L18|ALT_INV_m[6]~6_combout\ <= NOT \L5|L18|m[6]~6_combout\;
\L1|L2|ALT_INV_counter\(6) <= NOT \L1|L2|counter\(6);
\L1|L1|ALT_INV_counter\(6) <= NOT \L1|L1|counter\(6);
\L5|L18|ALT_INV_m[0]~5_combout\ <= NOT \L5|L18|m[0]~5_combout\;
\L1|L1|ALT_INV_counter\(0) <= NOT \L1|L1|counter\(0);
\L1|L2|ALT_INV_counter\(0) <= NOT \L1|L2|counter\(0);
\L5|L18|ALT_INV_m[1]~4_combout\ <= NOT \L5|L18|m[1]~4_combout\;
\L5|L18|ALT_INV_m[1]~3_combout\ <= NOT \L5|L18|m[1]~3_combout\;
\L1|L1|ALT_INV_counter\(1) <= NOT \L1|L1|counter\(1);
\L1|L2|ALT_INV_counter\(1) <= NOT \L1|L2|counter\(1);
\L5|L18|ALT_INV_m[4]~2_combout\ <= NOT \L5|L18|m[4]~2_combout\;
\L1|L1|ALT_INV_counter\(4) <= NOT \L1|L1|counter\(4);
\L1|L2|ALT_INV_counter\(4) <= NOT \L1|L2|counter\(4);
\L5|L18|ALT_INV_m[3]~1_combout\ <= NOT \L5|L18|m[3]~1_combout\;
\L1|L2|ALT_INV_counter\(3) <= NOT \L1|L2|counter\(3);
\L1|L1|ALT_INV_counter\(3) <= NOT \L1|L1|counter\(3);
\L5|L18|ALT_INV_m[2]~0_combout\ <= NOT \L5|L18|m[2]~0_combout\;
\L4|ALT_INV_STATES~0_combout\ <= NOT \L4|STATES~0_combout\;
\L4|ALT_INV_CS.E2~q\ <= NOT \L4|CS.E2~q\;
\L1|L2|ALT_INV_counter\(2) <= NOT \L1|L2|counter\(2);
\L1|L1|ALT_INV_counter\(2) <= NOT \L1|L1|counter\(2);
\L5|L23|ALT_INV_F[4]~0_combout\ <= NOT \L5|L23|F[4]~0_combout\;
\L4|ALT_INV_CS.E3~q\ <= NOT \L4|CS.E3~q\;
\L4|ALT_INV_CS.E0~q\ <= NOT \L4|CS.E0~q\;
\L5|L18|ALT_INV_m[11]~19_combout\ <= NOT \L5|L18|m[11]~19_combout\;
\L1|L0|ALT_INV_Add1~81_sumout\ <= NOT \L1|L0|Add1~81_sumout\;
\L1|L0|ALT_INV_Add2~81_sumout\ <= NOT \L1|L0|Add2~81_sumout\;
\L1|L0|ALT_INV_Add3~81_sumout\ <= NOT \L1|L0|Add3~81_sumout\;
\L1|L0|ALT_INV_Add4~81_sumout\ <= NOT \L1|L0|Add4~81_sumout\;
\L1|L0|ALT_INV_Add0~81_sumout\ <= NOT \L1|L0|Add0~81_sumout\;
\L1|L0|ALT_INV_cont2\(16) <= NOT \L1|L0|cont2\(16);
\L1|L0|ALT_INV_cont2\(7) <= NOT \L1|L0|cont2\(7);
\L1|L0|ALT_INV_cont2\(6) <= NOT \L1|L0|cont2\(6);
\L1|L0|ALT_INV_cont2\(5) <= NOT \L1|L0|cont2\(5);
\L1|L0|ALT_INV_cont2\(4) <= NOT \L1|L0|cont2\(4);
\L1|L0|ALT_INV_cont2\(3) <= NOT \L1|L0|cont2\(3);
\L1|L0|ALT_INV_cont2\(23) <= NOT \L1|L0|cont2\(23);
\L1|L0|ALT_INV_cont2\(2) <= NOT \L1|L0|cont2\(2);
\L1|L0|ALT_INV_cont2\(1) <= NOT \L1|L0|cont2\(1);
\L1|L0|ALT_INV_cont2\(24) <= NOT \L1|L0|cont2\(24);
\L1|L0|ALT_INV_cont2\(8) <= NOT \L1|L0|cont2\(8);
\L1|L0|ALT_INV_cont2\(13) <= NOT \L1|L0|cont2\(13);
\L1|L0|ALT_INV_cont2\(12) <= NOT \L1|L0|cont2\(12);
\L1|L0|ALT_INV_cont2\(11) <= NOT \L1|L0|cont2\(11);
\L1|L0|ALT_INV_cont2\(10) <= NOT \L1|L0|cont2\(10);
\L1|L0|ALT_INV_cont2\(22) <= NOT \L1|L0|cont2\(22);
\L1|L0|ALT_INV_cont2\(9) <= NOT \L1|L0|cont2\(9);
\L1|L0|ALT_INV_cont2\(15) <= NOT \L1|L0|cont2\(15);
\L1|L0|ALT_INV_cont2\(14) <= NOT \L1|L0|cont2\(14);
\L1|L0|ALT_INV_cont2\(18) <= NOT \L1|L0|cont2\(18);
\L1|L0|ALT_INV_cont2\(19) <= NOT \L1|L0|cont2\(19);
\L1|L0|ALT_INV_cont2\(20) <= NOT \L1|L0|cont2\(20);
\L1|L0|ALT_INV_cont2\(21) <= NOT \L1|L0|cont2\(21);
\L1|L0|ALT_INV_cont2\(26) <= NOT \L1|L0|cont2\(26);
\L1|L0|ALT_INV_cont2\(31) <= NOT \L1|L0|cont2\(31);
\L1|L0|ALT_INV_cont2\(27) <= NOT \L1|L0|cont2\(27);
\L1|L0|ALT_INV_cont2\(28) <= NOT \L1|L0|cont2\(28);
\L1|L0|ALT_INV_cont2\(29) <= NOT \L1|L0|cont2\(29);
\L1|L0|ALT_INV_cont2\(17) <= NOT \L1|L0|cont2\(17);
\L1|L0|ALT_INV_cont2\(30) <= NOT \L1|L0|cont2\(30);
\L1|L0|ALT_INV_cont2\(25) <= NOT \L1|L0|cont2\(25);
\L1|L0|ALT_INV_cont3\(23) <= NOT \L1|L0|cont3\(23);
\L1|L0|ALT_INV_cont3\(22) <= NOT \L1|L0|cont3\(22);
\L1|L0|ALT_INV_cont3\(21) <= NOT \L1|L0|cont3\(21);
\L1|L0|ALT_INV_cont3\(20) <= NOT \L1|L0|cont3\(20);
\L1|L0|ALT_INV_cont3\(19) <= NOT \L1|L0|cont3\(19);
\L1|L0|ALT_INV_cont3\(18) <= NOT \L1|L0|cont3\(18);
\L1|L0|ALT_INV_cont3\(17) <= NOT \L1|L0|cont3\(17);
\L1|L0|ALT_INV_cont3\(16) <= NOT \L1|L0|cont3\(16);
\L1|L0|ALT_INV_cont3\(15) <= NOT \L1|L0|cont3\(15);
\L1|L0|ALT_INV_cont3\(13) <= NOT \L1|L0|cont3\(13);
\L1|L0|ALT_INV_cont3\(14) <= NOT \L1|L0|cont3\(14);
\L1|L0|ALT_INV_cont3\(9) <= NOT \L1|L0|cont3\(9);
\L1|L0|ALT_INV_cont3\(10) <= NOT \L1|L0|cont3\(10);
\L1|L0|ALT_INV_cont3\(11) <= NOT \L1|L0|cont3\(11);
\L1|L0|ALT_INV_cont3\(12) <= NOT \L1|L0|cont3\(12);
\L1|L0|ALT_INV_cont3\(26) <= NOT \L1|L0|cont3\(26);
\L1|L0|ALT_INV_cont3\(24) <= NOT \L1|L0|cont3\(24);
\L1|L0|ALT_INV_cont3\(3) <= NOT \L1|L0|cont3\(3);
\L1|L0|ALT_INV_cont3\(4) <= NOT \L1|L0|cont3\(4);
\L1|L0|ALT_INV_cont3\(5) <= NOT \L1|L0|cont3\(5);
\L1|L0|ALT_INV_cont3\(6) <= NOT \L1|L0|cont3\(6);
\L1|L0|ALT_INV_cont3\(7) <= NOT \L1|L0|cont3\(7);
\L1|L0|ALT_INV_cont3\(8) <= NOT \L1|L0|cont3\(8);
\L1|L0|ALT_INV_cont3\(30) <= NOT \L1|L0|cont3\(30);
\L1|L0|ALT_INV_cont3\(29) <= NOT \L1|L0|cont3\(29);
\L1|L0|ALT_INV_cont3\(28) <= NOT \L1|L0|cont3\(28);
\L1|L0|ALT_INV_cont3\(25) <= NOT \L1|L0|cont3\(25);
\L1|L0|ALT_INV_cont3\(1) <= NOT \L1|L0|cont3\(1);
\L1|L0|ALT_INV_cont3\(2) <= NOT \L1|L0|cont3\(2);
\L1|L0|ALT_INV_cont3\(27) <= NOT \L1|L0|cont3\(27);
\L1|L0|ALT_INV_cont3\(31) <= NOT \L1|L0|cont3\(31);
\L1|L0|ALT_INV_cont4\(25) <= NOT \L1|L0|cont4\(25);
\L1|L0|ALT_INV_cont4\(24) <= NOT \L1|L0|cont4\(24);
\L1|L0|ALT_INV_cont4\(1) <= NOT \L1|L0|cont4\(1);
\L1|L0|ALT_INV_cont4\(2) <= NOT \L1|L0|cont4\(2);
\L1|L0|ALT_INV_cont4\(3) <= NOT \L1|L0|cont4\(3);
\L1|L0|ALT_INV_cont4\(4) <= NOT \L1|L0|cont4\(4);
\L1|L0|ALT_INV_cont4\(5) <= NOT \L1|L0|cont4\(5);
\L1|L0|ALT_INV_cont4\(6) <= NOT \L1|L0|cont4\(6);
\L1|L0|ALT_INV_cont4\(26) <= NOT \L1|L0|cont4\(26);
\L1|L0|ALT_INV_cont4\(8) <= NOT \L1|L0|cont4\(8);
\L1|L0|ALT_INV_cont4\(7) <= NOT \L1|L0|cont4\(7);
\L1|L0|ALT_INV_cont4\(10) <= NOT \L1|L0|cont4\(10);
\L1|L0|ALT_INV_cont4\(31) <= NOT \L1|L0|cont4\(31);
\L1|L0|ALT_INV_cont4\(30) <= NOT \L1|L0|cont4\(30);
\L1|L0|ALT_INV_cont4\(29) <= NOT \L1|L0|cont4\(29);
\L1|L0|ALT_INV_cont4\(28) <= NOT \L1|L0|cont4\(28);
\L1|L0|ALT_INV_cont4\(27) <= NOT \L1|L0|cont4\(27);
\L1|L0|ALT_INV_cont4\(19) <= NOT \L1|L0|cont4\(19);
\L1|L0|ALT_INV_cont4\(20) <= NOT \L1|L0|cont4\(20);
\L1|L0|ALT_INV_cont4\(21) <= NOT \L1|L0|cont4\(21);
\L1|L0|ALT_INV_cont4\(22) <= NOT \L1|L0|cont4\(22);
\L1|L0|ALT_INV_cont4\(23) <= NOT \L1|L0|cont4\(23);
\L1|L0|ALT_INV_cont4\(9) <= NOT \L1|L0|cont4\(9);
\L1|L0|ALT_INV_cont4\(12) <= NOT \L1|L0|cont4\(12);
\L1|L0|ALT_INV_cont4\(13) <= NOT \L1|L0|cont4\(13);
\L1|L0|ALT_INV_cont4\(14) <= NOT \L1|L0|cont4\(14);
\L1|L0|ALT_INV_cont4\(15) <= NOT \L1|L0|cont4\(15);
\L1|L0|ALT_INV_cont4\(16) <= NOT \L1|L0|cont4\(16);
\L1|L0|ALT_INV_cont4\(18) <= NOT \L1|L0|cont4\(18);
\L1|L0|ALT_INV_cont4\(17) <= NOT \L1|L0|cont4\(17);
\L1|L0|ALT_INV_cont4\(11) <= NOT \L1|L0|cont4\(11);
\L1|L0|ALT_INV_cont5\(8) <= NOT \L1|L0|cont5\(8);
\L1|L0|ALT_INV_cont5\(9) <= NOT \L1|L0|cont5\(9);
\L1|L0|ALT_INV_cont5\(10) <= NOT \L1|L0|cont5\(10);
\L1|L0|ALT_INV_cont5\(11) <= NOT \L1|L0|cont5\(11);
\L1|L0|ALT_INV_cont5\(12) <= NOT \L1|L0|cont5\(12);
\L1|L0|ALT_INV_cont5\(13) <= NOT \L1|L0|cont5\(13);
\L1|L0|ALT_INV_cont5\(14) <= NOT \L1|L0|cont5\(14);
\L1|L0|ALT_INV_cont5\(15) <= NOT \L1|L0|cont5\(15);
\L1|L0|ALT_INV_cont5\(16) <= NOT \L1|L0|cont5\(16);
\L1|L0|ALT_INV_cont5\(18) <= NOT \L1|L0|cont5\(18);
\L1|L0|ALT_INV_cont5\(17) <= NOT \L1|L0|cont5\(17);
\L1|L0|ALT_INV_cont5\(22) <= NOT \L1|L0|cont5\(22);
\L1|L0|ALT_INV_cont5\(21) <= NOT \L1|L0|cont5\(21);
\L1|L0|ALT_INV_cont5\(20) <= NOT \L1|L0|cont5\(20);
\L1|L0|ALT_INV_cont5\(19) <= NOT \L1|L0|cont5\(19);
\L1|L0|ALT_INV_cont5\(6) <= NOT \L1|L0|cont5\(6);
\L1|L0|ALT_INV_cont5\(7) <= NOT \L1|L0|cont5\(7);
\L1|L0|ALT_INV_cont5\(28) <= NOT \L1|L0|cont5\(28);
\L1|L0|ALT_INV_cont5\(27) <= NOT \L1|L0|cont5\(27);
\L1|L0|ALT_INV_cont5\(26) <= NOT \L1|L0|cont5\(26);
\L1|L0|ALT_INV_cont5\(25) <= NOT \L1|L0|cont5\(25);
\L1|L0|ALT_INV_cont5\(24) <= NOT \L1|L0|cont5\(24);
\L1|L0|ALT_INV_cont5\(23) <= NOT \L1|L0|cont5\(23);
\L1|L0|ALT_INV_cont5\(3) <= NOT \L1|L0|cont5\(3);
\L1|L0|ALT_INV_cont5\(4) <= NOT \L1|L0|cont5\(4);
\L1|L0|ALT_INV_cont5\(5) <= NOT \L1|L0|cont5\(5);
\L1|L0|ALT_INV_cont5\(31) <= NOT \L1|L0|cont5\(31);
\L1|L0|ALT_INV_cont5\(30) <= NOT \L1|L0|cont5\(30);
\L1|L0|ALT_INV_cont5\(29) <= NOT \L1|L0|cont5\(29);
\L1|L0|ALT_INV_cont5\(1) <= NOT \L1|L0|cont5\(1);
\L1|L0|ALT_INV_cont5\(2) <= NOT \L1|L0|cont5\(2);
\L1|L0|ALT_INV_cont1\(26) <= NOT \L1|L0|cont1\(26);
\L1|L0|ALT_INV_cont1\(25) <= NOT \L1|L0|cont1\(25);
\L1|L0|ALT_INV_cont1\(24) <= NOT \L1|L0|cont1\(24);
\L1|L0|ALT_INV_cont1\(1) <= NOT \L1|L0|cont1\(1);
\L1|L0|ALT_INV_cont1\(22) <= NOT \L1|L0|cont1\(22);
\L1|L0|ALT_INV_cont1\(21) <= NOT \L1|L0|cont1\(21);
\L1|L0|ALT_INV_cont1\(20) <= NOT \L1|L0|cont1\(20);
\L1|L0|ALT_INV_cont1\(19) <= NOT \L1|L0|cont1\(19);
\L1|L0|ALT_INV_cont1\(18) <= NOT \L1|L0|cont1\(18);
\L1|L0|ALT_INV_cont1\(17) <= NOT \L1|L0|cont1\(17);
\L1|L0|ALT_INV_cont1\(23) <= NOT \L1|L0|cont1\(23);
\L1|L0|ALT_INV_cont1\(15) <= NOT \L1|L0|cont1\(15);
\L1|L0|ALT_INV_cont1\(31) <= NOT \L1|L0|cont1\(31);
\L1|L0|ALT_INV_cont1\(30) <= NOT \L1|L0|cont1\(30);
\L1|L0|ALT_INV_cont1\(29) <= NOT \L1|L0|cont1\(29);
\L1|L0|ALT_INV_cont1\(28) <= NOT \L1|L0|cont1\(28);
\L1|L0|ALT_INV_cont1\(27) <= NOT \L1|L0|cont1\(27);
\L1|L0|ALT_INV_cont1\(6) <= NOT \L1|L0|cont1\(6);
\L1|L0|ALT_INV_cont1\(5) <= NOT \L1|L0|cont1\(5);
\L1|L0|ALT_INV_cont1\(4) <= NOT \L1|L0|cont1\(4);
\L1|L0|ALT_INV_cont1\(3) <= NOT \L1|L0|cont1\(3);
\L1|L0|ALT_INV_cont1\(2) <= NOT \L1|L0|cont1\(2);
\L1|L0|ALT_INV_cont1\(16) <= NOT \L1|L0|cont1\(16);
\L1|L0|ALT_INV_cont1\(13) <= NOT \L1|L0|cont1\(13);
\L1|L0|ALT_INV_cont1\(12) <= NOT \L1|L0|cont1\(12);
\L1|L0|ALT_INV_cont1\(11) <= NOT \L1|L0|cont1\(11);
\L1|L0|ALT_INV_cont1\(10) <= NOT \L1|L0|cont1\(10);
\L1|L0|ALT_INV_cont1\(9) <= NOT \L1|L0|cont1\(9);
\L1|L0|ALT_INV_cont1\(7) <= NOT \L1|L0|cont1\(7);
\L1|L0|ALT_INV_cont1\(8) <= NOT \L1|L0|cont1\(8);
\L1|L0|ALT_INV_cont1\(14) <= NOT \L1|L0|cont1\(14);
\L1|L2|ALT_INV_Add0~37_sumout\ <= NOT \L1|L2|Add0~37_sumout\;
\L1|L1|ALT_INV_Add0~37_sumout\ <= NOT \L1|L1|Add0~37_sumout\;
\L1|L2|ALT_INV_Add0~33_sumout\ <= NOT \L1|L2|Add0~33_sumout\;
\L1|L1|ALT_INV_Add0~33_sumout\ <= NOT \L1|L1|Add0~33_sumout\;
\L1|L2|ALT_INV_Add0~29_sumout\ <= NOT \L1|L2|Add0~29_sumout\;
\L1|L1|ALT_INV_Add0~29_sumout\ <= NOT \L1|L1|Add0~29_sumout\;
\L1|L1|ALT_INV_Add0~25_sumout\ <= NOT \L1|L1|Add0~25_sumout\;
\L1|L2|ALT_INV_Add0~25_sumout\ <= NOT \L1|L2|Add0~25_sumout\;
\L1|L2|ALT_INV_Add0~21_sumout\ <= NOT \L1|L2|Add0~21_sumout\;
\L1|L1|ALT_INV_Add0~21_sumout\ <= NOT \L1|L1|Add0~21_sumout\;
\L1|L1|ALT_INV_Add0~17_sumout\ <= NOT \L1|L1|Add0~17_sumout\;
\L1|L1|ALT_INV_Add0~13_sumout\ <= NOT \L1|L1|Add0~13_sumout\;
\L1|L1|ALT_INV_Add0~9_sumout\ <= NOT \L1|L1|Add0~9_sumout\;
\L1|L2|ALT_INV_Add0~9_sumout\ <= NOT \L1|L2|Add0~9_sumout\;
\L1|L1|ALT_INV_Add0~5_sumout\ <= NOT \L1|L1|Add0~5_sumout\;
\L1|L1|ALT_INV_Add0~1_sumout\ <= NOT \L1|L1|Add0~1_sumout\;
\L2|L3|ALT_INV_Add0~33_sumout\ <= NOT \L2|L3|Add0~33_sumout\;
\L2|L3|ALT_INV_Add0~29_sumout\ <= NOT \L2|L3|Add0~29_sumout\;
\L2|L3|ALT_INV_Add0~25_sumout\ <= NOT \L2|L3|Add0~25_sumout\;
\L2|L3|ALT_INV_Add0~21_sumout\ <= NOT \L2|L3|Add0~21_sumout\;
\L2|L3|ALT_INV_Add0~17_sumout\ <= NOT \L2|L3|Add0~17_sumout\;
\L2|L3|ALT_INV_Add0~13_sumout\ <= NOT \L2|L3|Add0~13_sumout\;
\L2|L3|ALT_INV_Add0~9_sumout\ <= NOT \L2|L3|Add0~9_sumout\;
\L2|L3|ALT_INV_Add0~5_sumout\ <= NOT \L2|L3|Add0~5_sumout\;
\L2|L3|ALT_INV_Add0~1_sumout\ <= NOT \L2|L3|Add0~1_sumout\;

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L26|F[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L26|F[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L26|F[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L26|F[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L26|F[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L26|F[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L26|F[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L25|F[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L25|F[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L25|F[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L25|F[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L25|F[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L25|F[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L25|F[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L24|F[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L24|F[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L24|F[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L24|F[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L24|F[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L24|F[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L24|F[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L23|ALT_INV_F[4]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L18|ALT_INV_Equal1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L23|ALT_INV_F[4]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L18|ALT_INV_Equal1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L23|ALT_INV_F[4]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \rtl~17_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_rtl~18_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \rtl~19_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_rtl~20_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \rtl~21_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \rtl~16_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L22|F[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L21|Equal19~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L21|ALT_INV_Equal19~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L21|F~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L21|Equal19~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L1|m[0]~69_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L1|m[1]~65_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L1|m[2]~61_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L1|m[3]~57_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L1|m[4]~53_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L1|m[5]~49_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L1|m[6]~45_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L1|m[7]~41_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L1|m[8]~37_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L5|L1|m[9]~36_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOIBUF_X32_Y0_N1
\clock_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock_50,
	o => \clock_50~input_o\);

-- Location: CLKCTRL_G6
\clock_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock_50~input_o\,
	outclk => \clock_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X63_Y5_N0
\L1|L0|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~81_sumout\ = SUM(( !\L1|L0|cont1\(0) ) + ( VCC ) + ( !VCC ))
-- \L1|L0|Add0~82\ = CARRY(( !\L1|L0|cont1\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(0),
	cin => GND,
	sumout => \L1|L0|Add0~81_sumout\,
	cout => \L1|L0|Add0~82\);

-- Location: LABCELL_X64_Y5_N57
\L1|L0|cont1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|cont1~0_combout\ = ( \L1|L0|Add0~81_sumout\ & ( \L1|L0|Equal0~6_combout\ ) ) # ( !\L1|L0|Add0~81_sumout\ & ( \L1|L0|Equal0~6_combout\ ) ) # ( !\L1|L0|Add0~81_sumout\ & ( !\L1|L0|Equal0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L1|L0|ALT_INV_Add0~81_sumout\,
	dataf => \L1|L0|ALT_INV_Equal0~6_combout\,
	combout => \L1|L0|cont1~0_combout\);

-- Location: FF_X64_Y5_N59
\L1|L0|cont1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|cont1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(0));

-- Location: LABCELL_X63_Y5_N3
\L1|L0|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~113_sumout\ = SUM(( \L1|L0|cont1\(1) ) + ( GND ) + ( \L1|L0|Add0~82\ ))
-- \L1|L0|Add0~114\ = CARRY(( \L1|L0|cont1\(1) ) + ( GND ) + ( \L1|L0|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(1),
	cin => \L1|L0|Add0~82\,
	sumout => \L1|L0|Add0~113_sumout\,
	cout => \L1|L0|Add0~114\);

-- Location: FF_X63_Y5_N4
\L1|L0|cont1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~113_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(1));

-- Location: LABCELL_X63_Y5_N6
\L1|L0|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~37_sumout\ = SUM(( \L1|L0|cont1\(2) ) + ( GND ) + ( \L1|L0|Add0~114\ ))
-- \L1|L0|Add0~38\ = CARRY(( \L1|L0|cont1\(2) ) + ( GND ) + ( \L1|L0|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(2),
	cin => \L1|L0|Add0~114\,
	sumout => \L1|L0|Add0~37_sumout\,
	cout => \L1|L0|Add0~38\);

-- Location: FF_X63_Y5_N7
\L1|L0|cont1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~37_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(2));

-- Location: LABCELL_X63_Y5_N9
\L1|L0|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~41_sumout\ = SUM(( \L1|L0|cont1\(3) ) + ( GND ) + ( \L1|L0|Add0~38\ ))
-- \L1|L0|Add0~42\ = CARRY(( \L1|L0|cont1\(3) ) + ( GND ) + ( \L1|L0|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(3),
	cin => \L1|L0|Add0~38\,
	sumout => \L1|L0|Add0~41_sumout\,
	cout => \L1|L0|Add0~42\);

-- Location: FF_X63_Y5_N11
\L1|L0|cont1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~41_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(3));

-- Location: LABCELL_X63_Y5_N12
\L1|L0|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~45_sumout\ = SUM(( \L1|L0|cont1\(4) ) + ( GND ) + ( \L1|L0|Add0~42\ ))
-- \L1|L0|Add0~46\ = CARRY(( \L1|L0|cont1\(4) ) + ( GND ) + ( \L1|L0|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(4),
	cin => \L1|L0|Add0~42\,
	sumout => \L1|L0|Add0~45_sumout\,
	cout => \L1|L0|Add0~46\);

-- Location: FF_X63_Y5_N13
\L1|L0|cont1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~45_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(4));

-- Location: LABCELL_X63_Y5_N15
\L1|L0|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~49_sumout\ = SUM(( \L1|L0|cont1\(5) ) + ( GND ) + ( \L1|L0|Add0~46\ ))
-- \L1|L0|Add0~50\ = CARRY(( \L1|L0|cont1\(5) ) + ( GND ) + ( \L1|L0|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(5),
	cin => \L1|L0|Add0~46\,
	sumout => \L1|L0|Add0~49_sumout\,
	cout => \L1|L0|Add0~50\);

-- Location: FF_X63_Y5_N16
\L1|L0|cont1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~49_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(5));

-- Location: LABCELL_X63_Y5_N18
\L1|L0|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~53_sumout\ = SUM(( \L1|L0|cont1\(6) ) + ( GND ) + ( \L1|L0|Add0~50\ ))
-- \L1|L0|Add0~54\ = CARRY(( \L1|L0|cont1\(6) ) + ( GND ) + ( \L1|L0|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(6),
	cin => \L1|L0|Add0~50\,
	sumout => \L1|L0|Add0~53_sumout\,
	cout => \L1|L0|Add0~54\);

-- Location: FF_X63_Y5_N19
\L1|L0|cont1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~53_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(6));

-- Location: LABCELL_X63_Y5_N21
\L1|L0|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~9_sumout\ = SUM(( \L1|L0|cont1\(7) ) + ( GND ) + ( \L1|L0|Add0~54\ ))
-- \L1|L0|Add0~10\ = CARRY(( \L1|L0|cont1\(7) ) + ( GND ) + ( \L1|L0|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(7),
	cin => \L1|L0|Add0~54\,
	sumout => \L1|L0|Add0~9_sumout\,
	cout => \L1|L0|Add0~10\);

-- Location: FF_X63_Y5_N22
\L1|L0|cont1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~9_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(7));

-- Location: LABCELL_X63_Y5_N24
\L1|L0|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~5_sumout\ = SUM(( \L1|L0|cont1\(8) ) + ( GND ) + ( \L1|L0|Add0~10\ ))
-- \L1|L0|Add0~6\ = CARRY(( \L1|L0|cont1\(8) ) + ( GND ) + ( \L1|L0|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(8),
	cin => \L1|L0|Add0~10\,
	sumout => \L1|L0|Add0~5_sumout\,
	cout => \L1|L0|Add0~6\);

-- Location: FF_X63_Y5_N25
\L1|L0|cont1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~5_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(8));

-- Location: LABCELL_X63_Y5_N27
\L1|L0|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~13_sumout\ = SUM(( \L1|L0|cont1\(9) ) + ( GND ) + ( \L1|L0|Add0~6\ ))
-- \L1|L0|Add0~14\ = CARRY(( \L1|L0|cont1\(9) ) + ( GND ) + ( \L1|L0|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(9),
	cin => \L1|L0|Add0~6\,
	sumout => \L1|L0|Add0~13_sumout\,
	cout => \L1|L0|Add0~14\);

-- Location: FF_X63_Y5_N28
\L1|L0|cont1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~13_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(9));

-- Location: LABCELL_X63_Y5_N30
\L1|L0|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~17_sumout\ = SUM(( \L1|L0|cont1\(10) ) + ( GND ) + ( \L1|L0|Add0~14\ ))
-- \L1|L0|Add0~18\ = CARRY(( \L1|L0|cont1\(10) ) + ( GND ) + ( \L1|L0|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(10),
	cin => \L1|L0|Add0~14\,
	sumout => \L1|L0|Add0~17_sumout\,
	cout => \L1|L0|Add0~18\);

-- Location: FF_X63_Y5_N31
\L1|L0|cont1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~17_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(10));

-- Location: LABCELL_X63_Y5_N33
\L1|L0|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~21_sumout\ = SUM(( \L1|L0|cont1\(11) ) + ( GND ) + ( \L1|L0|Add0~18\ ))
-- \L1|L0|Add0~22\ = CARRY(( \L1|L0|cont1\(11) ) + ( GND ) + ( \L1|L0|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(11),
	cin => \L1|L0|Add0~18\,
	sumout => \L1|L0|Add0~21_sumout\,
	cout => \L1|L0|Add0~22\);

-- Location: FF_X63_Y5_N34
\L1|L0|cont1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~21_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(11));

-- Location: LABCELL_X63_Y5_N36
\L1|L0|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~25_sumout\ = SUM(( \L1|L0|cont1\(12) ) + ( GND ) + ( \L1|L0|Add0~22\ ))
-- \L1|L0|Add0~26\ = CARRY(( \L1|L0|cont1\(12) ) + ( GND ) + ( \L1|L0|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(12),
	cin => \L1|L0|Add0~22\,
	sumout => \L1|L0|Add0~25_sumout\,
	cout => \L1|L0|Add0~26\);

-- Location: FF_X63_Y5_N38
\L1|L0|cont1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~25_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(12));

-- Location: LABCELL_X63_Y5_N39
\L1|L0|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~29_sumout\ = SUM(( \L1|L0|cont1\(13) ) + ( GND ) + ( \L1|L0|Add0~26\ ))
-- \L1|L0|Add0~30\ = CARRY(( \L1|L0|cont1\(13) ) + ( GND ) + ( \L1|L0|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(13),
	cin => \L1|L0|Add0~26\,
	sumout => \L1|L0|Add0~29_sumout\,
	cout => \L1|L0|Add0~30\);

-- Location: FF_X63_Y5_N40
\L1|L0|cont1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~29_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(13));

-- Location: LABCELL_X63_Y5_N42
\L1|L0|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~1_sumout\ = SUM(( \L1|L0|cont1\(14) ) + ( GND ) + ( \L1|L0|Add0~30\ ))
-- \L1|L0|Add0~2\ = CARRY(( \L1|L0|cont1\(14) ) + ( GND ) + ( \L1|L0|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(14),
	cin => \L1|L0|Add0~30\,
	sumout => \L1|L0|Add0~1_sumout\,
	cout => \L1|L0|Add0~2\);

-- Location: FF_X63_Y5_N44
\L1|L0|cont1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~1_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(14));

-- Location: LABCELL_X63_Y5_N45
\L1|L0|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~77_sumout\ = SUM(( \L1|L0|cont1\(15) ) + ( GND ) + ( \L1|L0|Add0~2\ ))
-- \L1|L0|Add0~78\ = CARRY(( \L1|L0|cont1\(15) ) + ( GND ) + ( \L1|L0|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(15),
	cin => \L1|L0|Add0~2\,
	sumout => \L1|L0|Add0~77_sumout\,
	cout => \L1|L0|Add0~78\);

-- Location: FF_X63_Y5_N46
\L1|L0|cont1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~77_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(15));

-- Location: LABCELL_X63_Y5_N48
\L1|L0|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~33_sumout\ = SUM(( \L1|L0|cont1\(16) ) + ( GND ) + ( \L1|L0|Add0~78\ ))
-- \L1|L0|Add0~34\ = CARRY(( \L1|L0|cont1\(16) ) + ( GND ) + ( \L1|L0|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(16),
	cin => \L1|L0|Add0~78\,
	sumout => \L1|L0|Add0~33_sumout\,
	cout => \L1|L0|Add0~34\);

-- Location: FF_X63_Y5_N50
\L1|L0|cont1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~33_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(16));

-- Location: LABCELL_X63_Y5_N51
\L1|L0|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~89_sumout\ = SUM(( \L1|L0|cont1\(17) ) + ( GND ) + ( \L1|L0|Add0~34\ ))
-- \L1|L0|Add0~90\ = CARRY(( \L1|L0|cont1\(17) ) + ( GND ) + ( \L1|L0|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(17),
	cin => \L1|L0|Add0~34\,
	sumout => \L1|L0|Add0~89_sumout\,
	cout => \L1|L0|Add0~90\);

-- Location: FF_X63_Y5_N52
\L1|L0|cont1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~89_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(17));

-- Location: LABCELL_X63_Y5_N54
\L1|L0|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~93_sumout\ = SUM(( \L1|L0|cont1\(18) ) + ( GND ) + ( \L1|L0|Add0~90\ ))
-- \L1|L0|Add0~94\ = CARRY(( \L1|L0|cont1\(18) ) + ( GND ) + ( \L1|L0|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(18),
	cin => \L1|L0|Add0~90\,
	sumout => \L1|L0|Add0~93_sumout\,
	cout => \L1|L0|Add0~94\);

-- Location: FF_X63_Y5_N55
\L1|L0|cont1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~93_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(18));

-- Location: LABCELL_X63_Y5_N57
\L1|L0|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~97_sumout\ = SUM(( \L1|L0|cont1\(19) ) + ( GND ) + ( \L1|L0|Add0~94\ ))
-- \L1|L0|Add0~98\ = CARRY(( \L1|L0|cont1\(19) ) + ( GND ) + ( \L1|L0|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(19),
	cin => \L1|L0|Add0~94\,
	sumout => \L1|L0|Add0~97_sumout\,
	cout => \L1|L0|Add0~98\);

-- Location: FF_X63_Y5_N58
\L1|L0|cont1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~97_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(19));

-- Location: LABCELL_X63_Y4_N0
\L1|L0|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~101_sumout\ = SUM(( \L1|L0|cont1\(20) ) + ( GND ) + ( \L1|L0|Add0~98\ ))
-- \L1|L0|Add0~102\ = CARRY(( \L1|L0|cont1\(20) ) + ( GND ) + ( \L1|L0|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(20),
	cin => \L1|L0|Add0~98\,
	sumout => \L1|L0|Add0~101_sumout\,
	cout => \L1|L0|Add0~102\);

-- Location: FF_X63_Y4_N1
\L1|L0|cont1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~101_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(20));

-- Location: LABCELL_X63_Y4_N3
\L1|L0|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~105_sumout\ = SUM(( \L1|L0|cont1\(21) ) + ( GND ) + ( \L1|L0|Add0~102\ ))
-- \L1|L0|Add0~106\ = CARRY(( \L1|L0|cont1\(21) ) + ( GND ) + ( \L1|L0|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(21),
	cin => \L1|L0|Add0~102\,
	sumout => \L1|L0|Add0~105_sumout\,
	cout => \L1|L0|Add0~106\);

-- Location: FF_X63_Y4_N5
\L1|L0|cont1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~105_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(21));

-- Location: LABCELL_X63_Y4_N6
\L1|L0|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~109_sumout\ = SUM(( \L1|L0|cont1\(22) ) + ( GND ) + ( \L1|L0|Add0~106\ ))
-- \L1|L0|Add0~110\ = CARRY(( \L1|L0|cont1\(22) ) + ( GND ) + ( \L1|L0|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(22),
	cin => \L1|L0|Add0~106\,
	sumout => \L1|L0|Add0~109_sumout\,
	cout => \L1|L0|Add0~110\);

-- Location: FF_X63_Y4_N7
\L1|L0|cont1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~109_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(22));

-- Location: LABCELL_X63_Y4_N9
\L1|L0|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~85_sumout\ = SUM(( \L1|L0|cont1\(23) ) + ( GND ) + ( \L1|L0|Add0~110\ ))
-- \L1|L0|Add0~86\ = CARRY(( \L1|L0|cont1\(23) ) + ( GND ) + ( \L1|L0|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(23),
	cin => \L1|L0|Add0~110\,
	sumout => \L1|L0|Add0~85_sumout\,
	cout => \L1|L0|Add0~86\);

-- Location: FF_X63_Y4_N11
\L1|L0|cont1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~85_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(23));

-- Location: LABCELL_X63_Y4_N12
\L1|L0|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~117_sumout\ = SUM(( \L1|L0|cont1\(24) ) + ( GND ) + ( \L1|L0|Add0~86\ ))
-- \L1|L0|Add0~118\ = CARRY(( \L1|L0|cont1\(24) ) + ( GND ) + ( \L1|L0|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(24),
	cin => \L1|L0|Add0~86\,
	sumout => \L1|L0|Add0~117_sumout\,
	cout => \L1|L0|Add0~118\);

-- Location: FF_X63_Y4_N14
\L1|L0|cont1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~117_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(24));

-- Location: LABCELL_X63_Y4_N15
\L1|L0|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~121_sumout\ = SUM(( \L1|L0|cont1\(25) ) + ( GND ) + ( \L1|L0|Add0~118\ ))
-- \L1|L0|Add0~122\ = CARRY(( \L1|L0|cont1\(25) ) + ( GND ) + ( \L1|L0|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(25),
	cin => \L1|L0|Add0~118\,
	sumout => \L1|L0|Add0~121_sumout\,
	cout => \L1|L0|Add0~122\);

-- Location: FF_X63_Y4_N16
\L1|L0|cont1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~121_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(25));

-- Location: LABCELL_X63_Y4_N18
\L1|L0|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~125_sumout\ = SUM(( \L1|L0|cont1\(26) ) + ( GND ) + ( \L1|L0|Add0~122\ ))
-- \L1|L0|Add0~126\ = CARRY(( \L1|L0|cont1\(26) ) + ( GND ) + ( \L1|L0|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(26),
	cin => \L1|L0|Add0~122\,
	sumout => \L1|L0|Add0~125_sumout\,
	cout => \L1|L0|Add0~126\);

-- Location: FF_X63_Y4_N19
\L1|L0|cont1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~125_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(26));

-- Location: LABCELL_X64_Y5_N36
\L1|L0|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal0~5_combout\ = ( \L1|L0|cont1\(22) & ( !\L1|L0|cont1\(1) & ( (\L1|L0|cont1\(21) & (\L1|L0|cont1\(25) & (!\L1|L0|cont1\(26) & !\L1|L0|cont1\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont1\(21),
	datab => \L1|L0|ALT_INV_cont1\(25),
	datac => \L1|L0|ALT_INV_cont1\(26),
	datad => \L1|L0|ALT_INV_cont1\(24),
	datae => \L1|L0|ALT_INV_cont1\(22),
	dataf => \L1|L0|ALT_INV_cont1\(1),
	combout => \L1|L0|Equal0~5_combout\);

-- Location: LABCELL_X64_Y5_N42
\L1|L0|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal0~4_combout\ = ( \L1|L0|cont1\(17) & ( !\L1|L0|cont1\(18) & ( (\L1|L0|cont1\(23) & (\L1|L0|cont1\(0) & (\L1|L0|cont1\(20) & \L1|L0|cont1\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont1\(23),
	datab => \L1|L0|ALT_INV_cont1\(0),
	datac => \L1|L0|ALT_INV_cont1\(20),
	datad => \L1|L0|ALT_INV_cont1\(19),
	datae => \L1|L0|ALT_INV_cont1\(17),
	dataf => \L1|L0|ALT_INV_cont1\(18),
	combout => \L1|L0|Equal0~4_combout\);

-- Location: LABCELL_X64_Y5_N24
\L1|L0|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal0~2_combout\ = ( !\L1|L0|cont1\(16) & ( !\L1|L0|cont1\(3) & ( (!\L1|L0|cont1\(6) & (!\L1|L0|cont1\(2) & (!\L1|L0|cont1\(4) & !\L1|L0|cont1\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont1\(6),
	datab => \L1|L0|ALT_INV_cont1\(2),
	datac => \L1|L0|ALT_INV_cont1\(4),
	datad => \L1|L0|ALT_INV_cont1\(5),
	datae => \L1|L0|ALT_INV_cont1\(16),
	dataf => \L1|L0|ALT_INV_cont1\(3),
	combout => \L1|L0|Equal0~2_combout\);

-- Location: LABCELL_X64_Y5_N9
\L1|L0|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal0~0_combout\ = ( \L1|L0|cont1\(14) & ( !\L1|L0|cont1\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L0|ALT_INV_cont1\(8),
	datae => \L1|L0|ALT_INV_cont1\(14),
	combout => \L1|L0|Equal0~0_combout\);

-- Location: LABCELL_X64_Y5_N0
\L1|L0|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal0~1_combout\ = ( !\L1|L0|cont1\(9) & ( \L1|L0|cont1\(13) & ( (\L1|L0|cont1\(7) & (!\L1|L0|cont1\(11) & (!\L1|L0|cont1\(10) & \L1|L0|cont1\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont1\(7),
	datab => \L1|L0|ALT_INV_cont1\(11),
	datac => \L1|L0|ALT_INV_cont1\(10),
	datad => \L1|L0|ALT_INV_cont1\(12),
	datae => \L1|L0|ALT_INV_cont1\(9),
	dataf => \L1|L0|ALT_INV_cont1\(13),
	combout => \L1|L0|Equal0~1_combout\);

-- Location: LABCELL_X63_Y4_N21
\L1|L0|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~57_sumout\ = SUM(( \L1|L0|cont1\(27) ) + ( GND ) + ( \L1|L0|Add0~126\ ))
-- \L1|L0|Add0~58\ = CARRY(( \L1|L0|cont1\(27) ) + ( GND ) + ( \L1|L0|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(27),
	cin => \L1|L0|Add0~126\,
	sumout => \L1|L0|Add0~57_sumout\,
	cout => \L1|L0|Add0~58\);

-- Location: FF_X63_Y4_N22
\L1|L0|cont1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~57_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(27));

-- Location: LABCELL_X63_Y4_N24
\L1|L0|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~61_sumout\ = SUM(( \L1|L0|cont1\(28) ) + ( GND ) + ( \L1|L0|Add0~58\ ))
-- \L1|L0|Add0~62\ = CARRY(( \L1|L0|cont1\(28) ) + ( GND ) + ( \L1|L0|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(28),
	cin => \L1|L0|Add0~58\,
	sumout => \L1|L0|Add0~61_sumout\,
	cout => \L1|L0|Add0~62\);

-- Location: FF_X63_Y4_N25
\L1|L0|cont1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~61_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(28));

-- Location: LABCELL_X63_Y4_N27
\L1|L0|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~65_sumout\ = SUM(( \L1|L0|cont1\(29) ) + ( GND ) + ( \L1|L0|Add0~62\ ))
-- \L1|L0|Add0~66\ = CARRY(( \L1|L0|cont1\(29) ) + ( GND ) + ( \L1|L0|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(29),
	cin => \L1|L0|Add0~62\,
	sumout => \L1|L0|Add0~65_sumout\,
	cout => \L1|L0|Add0~66\);

-- Location: FF_X63_Y4_N28
\L1|L0|cont1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~65_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(29));

-- Location: LABCELL_X63_Y4_N30
\L1|L0|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~69_sumout\ = SUM(( \L1|L0|cont1\(30) ) + ( GND ) + ( \L1|L0|Add0~66\ ))
-- \L1|L0|Add0~70\ = CARRY(( \L1|L0|cont1\(30) ) + ( GND ) + ( \L1|L0|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(30),
	cin => \L1|L0|Add0~66\,
	sumout => \L1|L0|Add0~69_sumout\,
	cout => \L1|L0|Add0~70\);

-- Location: FF_X63_Y4_N31
\L1|L0|cont1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~69_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(30));

-- Location: LABCELL_X63_Y4_N33
\L1|L0|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add0~73_sumout\ = SUM(( \L1|L0|cont1\(31) ) + ( GND ) + ( \L1|L0|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont1\(31),
	cin => \L1|L0|Add0~70\,
	sumout => \L1|L0|Add0~73_sumout\);

-- Location: FF_X63_Y4_N35
\L1|L0|cont1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add0~73_sumout\,
	sclr => \L1|L0|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont1\(31));

-- Location: LABCELL_X64_Y5_N48
\L1|L0|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal0~3_combout\ = ( !\L1|L0|cont1\(31) & ( !\L1|L0|cont1\(29) & ( (\L1|L0|cont1\(15) & (!\L1|L0|cont1\(30) & (!\L1|L0|cont1\(27) & !\L1|L0|cont1\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont1\(15),
	datab => \L1|L0|ALT_INV_cont1\(30),
	datac => \L1|L0|ALT_INV_cont1\(27),
	datad => \L1|L0|ALT_INV_cont1\(28),
	datae => \L1|L0|ALT_INV_cont1\(31),
	dataf => \L1|L0|ALT_INV_cont1\(29),
	combout => \L1|L0|Equal0~3_combout\);

-- Location: LABCELL_X64_Y5_N30
\L1|L0|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal0~6_combout\ = ( \L1|L0|Equal0~1_combout\ & ( \L1|L0|Equal0~3_combout\ & ( (\L1|L0|Equal0~5_combout\ & (\L1|L0|Equal0~4_combout\ & (\L1|L0|Equal0~2_combout\ & \L1|L0|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_Equal0~5_combout\,
	datab => \L1|L0|ALT_INV_Equal0~4_combout\,
	datac => \L1|L0|ALT_INV_Equal0~2_combout\,
	datad => \L1|L0|ALT_INV_Equal0~0_combout\,
	datae => \L1|L0|ALT_INV_Equal0~1_combout\,
	dataf => \L1|L0|ALT_INV_Equal0~3_combout\,
	combout => \L1|L0|Equal0~6_combout\);

-- Location: FF_X65_Y5_N50
\L1|L0|CLK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~input_o\,
	asdata => \L1|L0|Equal0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|CLK1~q\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LABCELL_X75_Y9_N27
\L6|btn3state.EsperaApertar~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|btn3state.EsperaApertar~0_combout\ = ( !\KEY[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_KEY[3]~input_o\,
	combout => \L6|btn3state.EsperaApertar~0_combout\);

-- Location: FF_X75_Y9_N28
\L6|btn3state.EsperaApertar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L6|btn3state.EsperaApertar~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|btn3state.EsperaApertar~q\);

-- Location: LABCELL_X83_Y9_N27
\L6|btn3next.SaidaAtiva~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|btn3next.SaidaAtiva~0_combout\ = (!\KEY[3]~input_o\ & !\L6|btn3state.EsperaApertar~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	datad => \L6|ALT_INV_btn3state.EsperaApertar~q\,
	combout => \L6|btn3next.SaidaAtiva~0_combout\);

-- Location: FF_X83_Y9_N29
\L6|btn3state.SaidaAtiva\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L6|btn3next.SaidaAtiva~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|btn3state.SaidaAtiva~q\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: MLABCELL_X82_Y9_N12
\L6|btn2state.EsperaApertar~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|btn2state.EsperaApertar~0_combout\ = ( !\KEY[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_KEY[2]~input_o\,
	combout => \L6|btn2state.EsperaApertar~0_combout\);

-- Location: FF_X82_Y9_N13
\L6|btn2state.EsperaApertar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L6|btn2state.EsperaApertar~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|btn2state.EsperaApertar~q\);

-- Location: LABCELL_X83_Y9_N48
\L6|btn2next.SaidaAtiva~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|btn2next.SaidaAtiva~0_combout\ = (!\KEY[2]~input_o\ & !\L6|btn2state.EsperaApertar~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[2]~input_o\,
	datad => \L6|ALT_INV_btn2state.EsperaApertar~q\,
	combout => \L6|btn2next.SaidaAtiva~0_combout\);

-- Location: FF_X83_Y9_N50
\L6|btn2state.SaidaAtiva\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L6|btn2next.SaidaAtiva~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|btn2state.SaidaAtiva~q\);

-- Location: LABCELL_X83_Y9_N15
\L0|L1|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L1|Selector5~0_combout\ = ( \L6|btn2state.SaidaAtiva~q\ & ( ((!\L6|btn3state.SaidaAtiva~q\ & \L0|L1|CS.E4~q\)) # (\L0|L1|CS.E5~q\) ) ) # ( !\L6|btn2state.SaidaAtiva~q\ & ( (!\L6|btn3state.SaidaAtiva~q\ & \L0|L1|CS.E5~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001100111111110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_btn3state.SaidaAtiva~q\,
	datac => \L0|L1|ALT_INV_CS.E4~q\,
	datad => \L0|L1|ALT_INV_CS.E5~q\,
	dataf => \L6|ALT_INV_btn2state.SaidaAtiva~q\,
	combout => \L0|L1|Selector5~0_combout\);

-- Location: LABCELL_X83_Y10_N0
\L1|L2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Add0~17_sumout\ = SUM(( \L1|L2|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \L1|L2|Add0~18\ = CARRY(( \L1|L2|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L2|ALT_INV_counter\(0),
	cin => GND,
	sumout => \L1|L2|Add0~17_sumout\,
	cout => \L1|L2|Add0~18\);

-- Location: MLABCELL_X84_Y8_N30
\L1|L1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|Add0~17_sumout\ = SUM(( !\L1|L1|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \L1|L1|Add0~18\ = CARRY(( !\L1|L1|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L1|ALT_INV_counter\(0),
	cin => GND,
	sumout => \L1|L1|Add0~17_sumout\,
	cout => \L1|L1|Add0~18\);

-- Location: MLABCELL_X84_Y8_N3
\L1|L1|counter[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|counter[0]~9_combout\ = !\L1|L1|Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L1|ALT_INV_Add0~17_sumout\,
	combout => \L1|L1|counter[0]~9_combout\);

-- Location: FF_X84_Y8_N5
\L1|L1|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L1|L0|CLK1~q\,
	d => \L1|L1|counter[0]~9_combout\,
	clrn => \L4|CS.E0~q\,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L1|counter\(0));

-- Location: MLABCELL_X84_Y8_N33
\L1|L1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|Add0~13_sumout\ = SUM(( \L1|L1|counter\(1) ) + ( VCC ) + ( \L1|L1|Add0~18\ ))
-- \L1|L1|Add0~14\ = CARRY(( \L1|L1|counter\(1) ) + ( VCC ) + ( \L1|L1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L1|ALT_INV_counter\(1),
	cin => \L1|L1|Add0~18\,
	sumout => \L1|L1|Add0~13_sumout\,
	cout => \L1|L1|Add0~14\);

-- Location: MLABCELL_X84_Y7_N12
\L1|L1|counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|counter~2_combout\ = ( \L1|L1|Add0~13_sumout\ & ( !\L2|L0|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L2|L0|ALT_INV_Equal0~0_combout\,
	dataf => \L1|L1|ALT_INV_Add0~13_sumout\,
	combout => \L1|L1|counter~2_combout\);

-- Location: FF_X84_Y7_N14
\L1|L1|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L1|L0|CLK1~q\,
	d => \L1|L1|counter~2_combout\,
	clrn => \L4|CS.E0~q\,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L1|counter\(1));

-- Location: MLABCELL_X84_Y8_N36
\L1|L1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|Add0~1_sumout\ = SUM(( \L1|L1|counter\(2) ) + ( VCC ) + ( \L1|L1|Add0~14\ ))
-- \L1|L1|Add0~2\ = CARRY(( \L1|L1|counter\(2) ) + ( VCC ) + ( \L1|L1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L1|ALT_INV_counter\(2),
	cin => \L1|L1|Add0~14\,
	sumout => \L1|L1|Add0~1_sumout\,
	cout => \L1|L1|Add0~2\);

-- Location: MLABCELL_X84_Y7_N27
\L1|L1|counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|counter~0_combout\ = ( \L1|L1|Add0~1_sumout\ & ( !\L2|L0|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L2|L0|ALT_INV_Equal0~0_combout\,
	dataf => \L1|L1|ALT_INV_Add0~1_sumout\,
	combout => \L1|L1|counter~0_combout\);

-- Location: FF_X84_Y7_N29
\L1|L1|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L1|L0|CLK1~q\,
	d => \L1|L1|counter~0_combout\,
	clrn => \L4|CS.E0~q\,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L1|counter\(2));

-- Location: MLABCELL_X84_Y8_N39
\L1|L1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|Add0~5_sumout\ = SUM(( !\L1|L1|counter\(3) ) + ( VCC ) + ( \L1|L1|Add0~2\ ))
-- \L1|L1|Add0~6\ = CARRY(( !\L1|L1|counter\(3) ) + ( VCC ) + ( \L1|L1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L1|ALT_INV_counter\(3),
	cin => \L1|L1|Add0~2\,
	sumout => \L1|L1|Add0~5_sumout\,
	cout => \L1|L1|Add0~6\);

-- Location: MLABCELL_X84_Y8_N12
\L1|L1|counter[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|counter[3]~8_combout\ = ( !\L1|L1|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L1|L1|ALT_INV_Add0~5_sumout\,
	combout => \L1|L1|counter[3]~8_combout\);

-- Location: FF_X84_Y8_N20
\L1|L1|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L1|L0|CLK1~q\,
	asdata => \L1|L1|counter[3]~8_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L1|counter\(3));

-- Location: MLABCELL_X84_Y8_N42
\L1|L1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|Add0~9_sumout\ = SUM(( \L1|L1|counter\(4) ) + ( VCC ) + ( \L1|L1|Add0~6\ ))
-- \L1|L1|Add0~10\ = CARRY(( \L1|L1|counter\(4) ) + ( VCC ) + ( \L1|L1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L1|ALT_INV_counter\(4),
	cin => \L1|L1|Add0~6\,
	sumout => \L1|L1|Add0~9_sumout\,
	cout => \L1|L1|Add0~10\);

-- Location: MLABCELL_X84_Y8_N21
\L1|L1|counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|counter~1_combout\ = (!\L2|L0|Equal0~0_combout\ & \L1|L1|Add0~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L2|L0|ALT_INV_Equal0~0_combout\,
	datac => \L1|L1|ALT_INV_Add0~9_sumout\,
	combout => \L1|L1|counter~1_combout\);

-- Location: FF_X84_Y8_N23
\L1|L1|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L1|L0|CLK1~q\,
	d => \L1|L1|counter~1_combout\,
	clrn => \L4|CS.E0~q\,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L1|counter\(4));

-- Location: LABCELL_X83_Y8_N51
\L2|L0|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L0|Equal0~0_combout\ = ( !\L1|L1|counter\(2) & ( (\L1|L1|counter\(0) & (!\L1|L1|counter\(1) & (\L1|L1|counter\(3) & !\L1|L1|counter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L1|ALT_INV_counter\(0),
	datab => \L1|L1|ALT_INV_counter\(1),
	datac => \L1|L1|ALT_INV_counter\(3),
	datad => \L1|L1|ALT_INV_counter\(4),
	dataf => \L1|L1|ALT_INV_counter\(2),
	combout => \L2|L0|Equal0~0_combout\);

-- Location: MLABCELL_X84_Y8_N45
\L1|L1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|Add0~25_sumout\ = SUM(( !\L1|L1|counter\(5) ) + ( VCC ) + ( \L1|L1|Add0~10\ ))
-- \L1|L1|Add0~26\ = CARRY(( !\L1|L1|counter\(5) ) + ( VCC ) + ( \L1|L1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L1|ALT_INV_counter\(5),
	cin => \L1|L1|Add0~10\,
	sumout => \L1|L1|Add0~25_sumout\,
	cout => \L1|L1|Add0~26\);

-- Location: MLABCELL_X84_Y8_N0
\L1|L1|counter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|counter~4_combout\ = ( \L1|L1|Add0~25_sumout\ & ( (!\L1|L1|counter\(5) & \L2|L0|Equal0~0_combout\) ) ) # ( !\L1|L1|Add0~25_sumout\ & ( (!\L1|L1|counter\(5)) # (!\L2|L0|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L1|ALT_INV_counter\(5),
	datad => \L2|L0|ALT_INV_Equal0~0_combout\,
	dataf => \L1|L1|ALT_INV_Add0~25_sumout\,
	combout => \L1|L1|counter~4_combout\);

-- Location: FF_X84_Y8_N26
\L1|L1|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L1|L0|CLK1~q\,
	asdata => \L1|L1|counter~4_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L1|counter\(5));

-- Location: MLABCELL_X84_Y8_N48
\L1|L1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|Add0~21_sumout\ = SUM(( \L1|L1|counter\(6) ) + ( VCC ) + ( \L1|L1|Add0~26\ ))
-- \L1|L1|Add0~22\ = CARRY(( \L1|L1|counter\(6) ) + ( VCC ) + ( \L1|L1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L1|ALT_INV_counter\(6),
	cin => \L1|L1|Add0~26\,
	sumout => \L1|L1|Add0~21_sumout\,
	cout => \L1|L1|Add0~22\);

-- Location: MLABCELL_X84_Y8_N15
\L1|L1|counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|counter~3_combout\ = ( \L1|L1|Add0~21_sumout\ & ( (!\L2|L0|Equal0~0_combout\) # (!\L1|L1|counter\(6) $ (!\L1|L1|counter\(5))) ) ) # ( !\L1|L1|Add0~21_sumout\ & ( (\L2|L0|Equal0~0_combout\ & (!\L1|L1|counter\(6) $ (!\L1|L1|counter\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010010111110101111101011111010111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L2|L0|ALT_INV_Equal0~0_combout\,
	datab => \L1|L1|ALT_INV_counter\(6),
	datac => \L1|L1|ALT_INV_counter\(5),
	dataf => \L1|L1|ALT_INV_Add0~21_sumout\,
	combout => \L1|L1|counter~3_combout\);

-- Location: FF_X84_Y8_N11
\L1|L1|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L1|L0|CLK1~q\,
	asdata => \L1|L1|counter~3_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L1|counter\(6));

-- Location: MLABCELL_X84_Y8_N51
\L1|L1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|Add0~37_sumout\ = SUM(( \L1|L1|counter\(7) ) + ( VCC ) + ( \L1|L1|Add0~22\ ))
-- \L1|L1|Add0~38\ = CARRY(( \L1|L1|counter\(7) ) + ( VCC ) + ( \L1|L1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L1|ALT_INV_counter\(7),
	cin => \L1|L1|Add0~22\,
	sumout => \L1|L1|Add0~37_sumout\,
	cout => \L1|L1|Add0~38\);

-- Location: MLABCELL_X84_Y8_N18
\L1|L1|counter~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|counter~7_combout\ = ( \L1|L1|Add0~37_sumout\ & ( (!\L2|L0|Equal0~0_combout\) # (!\L1|L1|counter\(7) $ (((!\L1|L1|counter\(5)) # (\L1|L1|counter\(6))))) ) ) # ( !\L1|L1|Add0~37_sumout\ & ( (\L2|L0|Equal0~0_combout\ & (!\L1|L1|counter\(7) $ 
-- (((!\L1|L1|counter\(5)) # (\L1|L1|counter\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000001000100010100000110111011111010111011101111101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L2|L0|ALT_INV_Equal0~0_combout\,
	datab => \L1|L1|ALT_INV_counter\(7),
	datac => \L1|L1|ALT_INV_counter\(6),
	datad => \L1|L1|ALT_INV_counter\(5),
	dataf => \L1|L1|ALT_INV_Add0~37_sumout\,
	combout => \L1|L1|counter~7_combout\);

-- Location: FF_X84_Y8_N14
\L1|L1|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L1|L0|CLK1~q\,
	asdata => \L1|L1|counter~7_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L1|counter\(7));

-- Location: MLABCELL_X84_Y8_N54
\L1|L1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|Add0~33_sumout\ = SUM(( !\L1|L1|counter\(8) ) + ( VCC ) + ( \L1|L1|Add0~38\ ))
-- \L1|L1|Add0~34\ = CARRY(( !\L1|L1|counter\(8) ) + ( VCC ) + ( \L1|L1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L1|ALT_INV_counter\(8),
	cin => \L1|L1|Add0~38\,
	sumout => \L1|L1|Add0~33_sumout\,
	cout => \L1|L1|Add0~34\);

-- Location: MLABCELL_X84_Y8_N6
\L1|L1|counter~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|counter~6_combout\ = ( \L1|L1|Add0~33_sumout\ & ( \L2|L0|Equal0~0_combout\ & ( !\L1|L1|counter\(8) $ ((((!\L1|L1|counter\(5)) # (\L1|L1|counter\(6))) # (\L1|L1|counter\(7)))) ) ) ) # ( !\L1|L1|Add0~33_sumout\ & ( \L2|L0|Equal0~0_combout\ & ( 
-- !\L1|L1|counter\(8) $ ((((!\L1|L1|counter\(5)) # (\L1|L1|counter\(6))) # (\L1|L1|counter\(7)))) ) ) ) # ( !\L1|L1|Add0~33_sumout\ & ( !\L2|L0|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000001010101100101010101010110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L1|ALT_INV_counter\(8),
	datab => \L1|L1|ALT_INV_counter\(7),
	datac => \L1|L1|ALT_INV_counter\(6),
	datad => \L1|L1|ALT_INV_counter\(5),
	datae => \L1|L1|ALT_INV_Add0~33_sumout\,
	dataf => \L2|L0|ALT_INV_Equal0~0_combout\,
	combout => \L1|L1|counter~6_combout\);

-- Location: FF_X84_Y8_N2
\L1|L1|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L1|L0|CLK1~q\,
	asdata => \L1|L1|counter~6_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L1|counter\(8));

-- Location: MLABCELL_X84_Y8_N24
\L2|L0|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L0|Equal0~2_combout\ = ( !\L1|L1|counter\(6) & ( (!\L1|L1|counter\(7) & (\L1|L1|counter\(8) & \L1|L1|counter\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L1|ALT_INV_counter\(7),
	datac => \L1|L1|ALT_INV_counter\(8),
	datad => \L1|L1|ALT_INV_counter\(5),
	dataf => \L1|L1|ALT_INV_counter\(6),
	combout => \L2|L0|Equal0~2_combout\);

-- Location: MLABCELL_X84_Y8_N57
\L1|L1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|Add0~29_sumout\ = SUM(( \L1|L1|counter\(9) ) + ( VCC ) + ( \L1|L1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L1|ALT_INV_counter\(9),
	cin => \L1|L1|Add0~34\,
	sumout => \L1|L1|Add0~29_sumout\);

-- Location: MLABCELL_X84_Y8_N27
\L1|L1|counter~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L1|counter~5_combout\ = ( \L1|L1|Add0~29_sumout\ & ( (!\L2|L0|Equal0~0_combout\) # (!\L2|L0|Equal0~2_combout\ $ (!\L1|L1|counter\(9))) ) ) # ( !\L1|L1|Add0~29_sumout\ & ( (\L2|L0|Equal0~0_combout\ & (!\L2|L0|Equal0~2_combout\ $ (!\L1|L1|counter\(9)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101011111111010110101111111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L2|L0|ALT_INV_Equal0~2_combout\,
	datac => \L1|L1|ALT_INV_counter\(9),
	datad => \L2|L0|ALT_INV_Equal0~0_combout\,
	dataf => \L1|L1|ALT_INV_Add0~29_sumout\,
	combout => \L1|L1|counter~5_combout\);

-- Location: FF_X84_Y8_N17
\L1|L1|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L1|L0|CLK1~q\,
	asdata => \L1|L1|counter~5_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L1|counter\(9));

-- Location: MLABCELL_X87_Y8_N15
\L2|L0|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L0|Equal0~1_combout\ = ( \L1|L1|counter\(5) & ( \L1|L1|counter\(8) & ( (!\L1|L1|counter\(7) & (!\L1|L1|counter\(6) & !\L1|L1|counter\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L1|ALT_INV_counter\(7),
	datab => \L1|L1|ALT_INV_counter\(6),
	datad => \L1|L1|ALT_INV_counter\(9),
	datae => \L1|L1|ALT_INV_counter\(5),
	dataf => \L1|L1|ALT_INV_counter\(8),
	combout => \L2|L0|Equal0~1_combout\);

-- Location: MLABCELL_X84_Y9_N54
\L4|CS.E1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L4|CS.E1~0_combout\ = ( !\L4|CS.E0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L4|CS.E1~0_combout\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: MLABCELL_X82_Y9_N51
\L6|btn0state.EsperaApertar~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|btn0state.EsperaApertar~0_combout\ = ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \L6|btn0state.EsperaApertar~0_combout\);

-- Location: FF_X82_Y9_N53
\L6|btn0state.EsperaApertar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L6|btn0state.EsperaApertar~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|btn0state.EsperaApertar~q\);

-- Location: LABCELL_X83_Y9_N3
\L6|btn0next.SaidaAtiva~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|btn0next.SaidaAtiva~0_combout\ = ( !\L6|btn0state.EsperaApertar~q\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \L6|ALT_INV_btn0state.EsperaApertar~q\,
	combout => \L6|btn0next.SaidaAtiva~0_combout\);

-- Location: FF_X83_Y9_N4
\L6|btn0state.SaidaAtiva\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L6|btn0next.SaidaAtiva~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|btn0state.SaidaAtiva~q\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: MLABCELL_X84_Y7_N48
\L6|btn1state.EsperaApertar~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|btn1state.EsperaApertar~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[1]~input_o\,
	combout => \L6|btn1state.EsperaApertar~0_combout\);

-- Location: FF_X84_Y7_N50
\L6|btn1state.EsperaApertar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L6|btn1state.EsperaApertar~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|btn1state.EsperaApertar~q\);

-- Location: MLABCELL_X84_Y7_N51
\L6|btn1next.SaidaAtiva~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|btn1next.SaidaAtiva~0_combout\ = ( !\L6|btn1state.EsperaApertar~q\ & ( !\KEY[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[1]~input_o\,
	dataf => \L6|ALT_INV_btn1state.EsperaApertar~q\,
	combout => \L6|btn1next.SaidaAtiva~0_combout\);

-- Location: FF_X84_Y9_N50
\L6|btn1state.SaidaAtiva\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	asdata => \L6|btn1next.SaidaAtiva~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|btn1state.SaidaAtiva~q\);

-- Location: FF_X84_Y9_N56
\L4|CS.E1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock_50~inputCLKENA0_outclk\,
	d => \L4|CS.E1~0_combout\,
	clrn => \L6|ALT_INV_btn0state.SaidaAtiva~q\,
	ena => \L6|btn1state.SaidaAtiva~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L4|CS.E1~q\);

-- Location: MLABCELL_X84_Y9_N24
\L4|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L4|Selector2~0_combout\ = ( \L4|P2~0_combout\ & ( \L6|btn1state.SaidaAtiva~q\ & ( ((\L4|CS.E2~q\ & ((!\L2|L0|Equal0~1_combout\) # (!\L2|L0|Equal0~0_combout\)))) # (\L4|CS.E1~q\) ) ) ) # ( !\L4|P2~0_combout\ & ( \L6|btn1state.SaidaAtiva~q\ & ( 
-- \L4|CS.E1~q\ ) ) ) # ( \L4|P2~0_combout\ & ( !\L6|btn1state.SaidaAtiva~q\ & ( (\L4|CS.E2~q\ & ((!\L2|L0|Equal0~1_combout\) # (!\L2|L0|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001110111000001111000011110000111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L2|L0|ALT_INV_Equal0~1_combout\,
	datab => \L2|L0|ALT_INV_Equal0~0_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L4|ALT_INV_CS.E2~q\,
	datae => \L4|ALT_INV_P2~0_combout\,
	dataf => \L6|ALT_INV_btn1state.SaidaAtiva~q\,
	combout => \L4|Selector2~0_combout\);

-- Location: FF_X84_Y9_N41
\L4|CS.E2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock_50~inputCLKENA0_outclk\,
	asdata => \L4|Selector2~0_combout\,
	clrn => \L6|ALT_INV_btn0state.SaidaAtiva~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L4|CS.E2~q\);

-- Location: MLABCELL_X84_Y9_N6
\L0|L0|enter\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|enter~combout\ = ( \L4|CS.E2~q\ & ( !\L0|L0|enter~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L0|ALT_INV_enter~0_combout\,
	dataf => \L4|ALT_INV_CS.E2~q\,
	combout => \L0|L0|enter~combout\);

-- Location: FF_X82_Y9_N35
\L1|L2|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L2|Add0~17_sumout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L2|counter\(0));

-- Location: LABCELL_X83_Y10_N3
\L1|L2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Add0~13_sumout\ = SUM(( \L1|L2|counter\(1) ) + ( GND ) + ( \L1|L2|Add0~18\ ))
-- \L1|L2|Add0~14\ = CARRY(( \L1|L2|counter\(1) ) + ( GND ) + ( \L1|L2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L2|ALT_INV_counter\(1),
	cin => \L1|L2|Add0~18\,
	sumout => \L1|L2|Add0~13_sumout\,
	cout => \L1|L2|Add0~14\);

-- Location: FF_X83_Y10_N56
\L1|L2|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L2|Add0~13_sumout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L2|counter\(1));

-- Location: LABCELL_X83_Y10_N6
\L1|L2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Add0~1_sumout\ = SUM(( \L1|L2|counter\(2) ) + ( GND ) + ( \L1|L2|Add0~14\ ))
-- \L1|L2|Add0~2\ = CARRY(( \L1|L2|counter\(2) ) + ( GND ) + ( \L1|L2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L2|ALT_INV_counter\(2),
	cin => \L1|L2|Add0~14\,
	sumout => \L1|L2|Add0~1_sumout\,
	cout => \L1|L2|Add0~2\);

-- Location: FF_X82_Y9_N2
\L1|L2|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L2|Add0~1_sumout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L2|counter\(2));

-- Location: LABCELL_X83_Y10_N9
\L1|L2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Add0~5_sumout\ = SUM(( \L1|L2|counter\(3) ) + ( GND ) + ( \L1|L2|Add0~2\ ))
-- \L1|L2|Add0~6\ = CARRY(( \L1|L2|counter\(3) ) + ( GND ) + ( \L1|L2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L2|ALT_INV_counter\(3),
	cin => \L1|L2|Add0~2\,
	sumout => \L1|L2|Add0~5_sumout\,
	cout => \L1|L2|Add0~6\);

-- Location: FF_X82_Y9_N11
\L1|L2|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L2|Add0~5_sumout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L2|counter\(3));

-- Location: LABCELL_X83_Y10_N42
\L1|L2|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Equal0~0_combout\ = ( \L1|L2|counter\(3) & ( (\L1|L2|counter\(2) & (!\L1|L2|counter\(4) & (\L1|L2|counter\(0) & \L1|L2|counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(2),
	datab => \L1|L2|ALT_INV_counter\(4),
	datac => \L1|L2|ALT_INV_counter\(0),
	datad => \L1|L2|ALT_INV_counter\(1),
	dataf => \L1|L2|ALT_INV_counter\(3),
	combout => \L1|L2|Equal0~0_combout\);

-- Location: LABCELL_X83_Y10_N12
\L1|L2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Add0~9_sumout\ = SUM(( \L1|L2|counter\(4) ) + ( GND ) + ( \L1|L2|Add0~6\ ))
-- \L1|L2|Add0~10\ = CARRY(( \L1|L2|counter\(4) ) + ( GND ) + ( \L1|L2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L2|ALT_INV_counter\(4),
	cin => \L1|L2|Add0~6\,
	sumout => \L1|L2|Add0~9_sumout\,
	cout => \L1|L2|Add0~10\);

-- Location: LABCELL_X83_Y10_N45
\L1|L2|counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|counter~0_combout\ = (!\L1|L2|Equal0~0_combout\ & \L1|L2|Add0~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L2|ALT_INV_Equal0~0_combout\,
	datad => \L1|L2|ALT_INV_Add0~9_sumout\,
	combout => \L1|L2|counter~0_combout\);

-- Location: FF_X83_Y10_N47
\L1|L2|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L1|L2|counter~0_combout\,
	clrn => \L4|CS.E0~q\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L2|counter\(4));

-- Location: LABCELL_X83_Y10_N15
\L1|L2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Add0~25_sumout\ = SUM(( \L1|L2|counter\(5) ) + ( GND ) + ( \L1|L2|Add0~10\ ))
-- \L1|L2|Add0~26\ = CARRY(( \L1|L2|counter\(5) ) + ( GND ) + ( \L1|L2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L2|ALT_INV_counter\(5),
	cin => \L1|L2|Add0~10\,
	sumout => \L1|L2|Add0~25_sumout\,
	cout => \L1|L2|Add0~26\);

-- Location: LABCELL_X83_Y10_N54
\L1|L2|counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|counter~2_combout\ = ( \L1|L2|Add0~25_sumout\ & ( (!\L1|L2|counter\(5)) # (!\L1|L2|Equal0~0_combout\) ) ) # ( !\L1|L2|Add0~25_sumout\ & ( (!\L1|L2|counter\(5) & \L1|L2|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L2|ALT_INV_counter\(5),
	datac => \L1|L2|ALT_INV_Equal0~0_combout\,
	dataf => \L1|L2|ALT_INV_Add0~25_sumout\,
	combout => \L1|L2|counter~2_combout\);

-- Location: FF_X83_Y10_N44
\L1|L2|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L2|counter~2_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L2|counter\(5));

-- Location: LABCELL_X83_Y10_N18
\L1|L2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Add0~21_sumout\ = SUM(( \L1|L2|counter\(6) ) + ( GND ) + ( \L1|L2|Add0~26\ ))
-- \L1|L2|Add0~22\ = CARRY(( \L1|L2|counter\(6) ) + ( GND ) + ( \L1|L2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L2|ALT_INV_counter\(6),
	cin => \L1|L2|Add0~26\,
	sumout => \L1|L2|Add0~21_sumout\,
	cout => \L1|L2|Add0~22\);

-- Location: LABCELL_X83_Y10_N48
\L1|L2|counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|counter~1_combout\ = ( \L1|L2|Add0~21_sumout\ & ( (!\L1|L2|Equal0~0_combout\) # (!\L1|L2|counter\(5) $ (!\L1|L2|counter\(6))) ) ) # ( !\L1|L2|Add0~21_sumout\ & ( (\L1|L2|Equal0~0_combout\ & (!\L1|L2|counter\(5) $ (!\L1|L2|counter\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001011011110110111101101111011011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(5),
	datab => \L1|L2|ALT_INV_Equal0~0_combout\,
	datac => \L1|L2|ALT_INV_counter\(6),
	dataf => \L1|L2|ALT_INV_Add0~21_sumout\,
	combout => \L1|L2|counter~1_combout\);

-- Location: FF_X83_Y10_N32
\L1|L2|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L2|counter~1_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L2|counter\(6));

-- Location: LABCELL_X83_Y10_N21
\L1|L2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Add0~37_sumout\ = SUM(( \L1|L2|counter\(7) ) + ( GND ) + ( \L1|L2|Add0~22\ ))
-- \L1|L2|Add0~38\ = CARRY(( \L1|L2|counter\(7) ) + ( GND ) + ( \L1|L2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(7),
	cin => \L1|L2|Add0~22\,
	sumout => \L1|L2|Add0~37_sumout\,
	cout => \L1|L2|Add0~38\);

-- Location: LABCELL_X83_Y10_N51
\L1|L2|counter~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|counter~5_combout\ = ( \L1|L2|Add0~37_sumout\ & ( (!\L1|L2|Equal0~0_combout\) # (!\L1|L2|counter\(7) $ (((!\L1|L2|counter\(5)) # (!\L1|L2|counter\(6))))) ) ) # ( !\L1|L2|Add0~37_sumout\ & ( (\L1|L2|Equal0~0_combout\ & (!\L1|L2|counter\(7) $ 
-- (((!\L1|L2|counter\(5)) # (!\L1|L2|counter\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110010000000010011001011001101111111101100110111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(5),
	datab => \L1|L2|ALT_INV_Equal0~0_combout\,
	datac => \L1|L2|ALT_INV_counter\(6),
	datad => \L1|L2|ALT_INV_counter\(7),
	dataf => \L1|L2|ALT_INV_Add0~37_sumout\,
	combout => \L1|L2|counter~5_combout\);

-- Location: FF_X83_Y10_N35
\L1|L2|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L2|counter~5_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L2|counter\(7));

-- Location: LABCELL_X83_Y10_N30
\L1|L2|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Add1~0_combout\ = (\L1|L2|counter\(5) & (\L1|L2|counter\(7) & \L1|L2|counter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L2|ALT_INV_counter\(5),
	datac => \L1|L2|ALT_INV_counter\(7),
	datad => \L1|L2|ALT_INV_counter\(6),
	combout => \L1|L2|Add1~0_combout\);

-- Location: LABCELL_X83_Y10_N24
\L1|L2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Add0~33_sumout\ = SUM(( \L1|L2|counter\(8) ) + ( GND ) + ( \L1|L2|Add0~38\ ))
-- \L1|L2|Add0~34\ = CARRY(( \L1|L2|counter\(8) ) + ( GND ) + ( \L1|L2|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L2|ALT_INV_counter\(8),
	cin => \L1|L2|Add0~38\,
	sumout => \L1|L2|Add0~33_sumout\,
	cout => \L1|L2|Add0~34\);

-- Location: LABCELL_X83_Y10_N39
\L1|L2|counter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|counter~4_combout\ = ( \L1|L2|Add0~33_sumout\ & ( (!\L1|L2|Equal0~0_combout\) # (!\L1|L2|Add1~0_combout\ $ (!\L1|L2|counter\(8))) ) ) # ( !\L1|L2|Add0~33_sumout\ & ( (\L1|L2|Equal0~0_combout\ & (!\L1|L2|Add1~0_combout\ $ (!\L1|L2|counter\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001011011110110111101101111011011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_Add1~0_combout\,
	datab => \L1|L2|ALT_INV_Equal0~0_combout\,
	datac => \L1|L2|ALT_INV_counter\(8),
	dataf => \L1|L2|ALT_INV_Add0~33_sumout\,
	combout => \L1|L2|counter~4_combout\);

-- Location: FF_X83_Y10_N50
\L1|L2|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L2|counter~4_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L2|counter\(8));

-- Location: LABCELL_X83_Y10_N27
\L1|L2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|Add0~29_sumout\ = SUM(( \L1|L2|counter\(9) ) + ( GND ) + ( \L1|L2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L2|ALT_INV_counter\(9),
	cin => \L1|L2|Add0~34\,
	sumout => \L1|L2|Add0~29_sumout\);

-- Location: LABCELL_X83_Y10_N36
\L1|L2|counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L2|counter~3_combout\ = ( \L1|L2|Add0~29_sumout\ & ( (!\L1|L2|Equal0~0_combout\) # (!\L1|L2|counter\(9) $ (((!\L1|L2|Add1~0_combout\) # (!\L1|L2|counter\(8))))) ) ) # ( !\L1|L2|Add0~29_sumout\ & ( (\L1|L2|Equal0~0_combout\ & (!\L1|L2|counter\(9) $ 
-- (((!\L1|L2|Add1~0_combout\) # (!\L1|L2|counter\(8)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110010000000010011001011001101111111101100110111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_Add1~0_combout\,
	datab => \L1|L2|ALT_INV_Equal0~0_combout\,
	datac => \L1|L2|ALT_INV_counter\(8),
	datad => \L1|L2|ALT_INV_counter\(9),
	dataf => \L1|L2|ALT_INV_Add0~29_sumout\,
	combout => \L1|L2|counter~3_combout\);

-- Location: FF_X83_Y10_N41
\L1|L2|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L2|counter~3_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L2|counter\(9));

-- Location: LABCELL_X83_Y10_N57
\L2|L1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L1|Equal0~1_combout\ = ( !\L1|L2|counter\(8) & ( (\L1|L2|counter\(7) & (!\L1|L2|counter\(6) & !\L1|L2|counter\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(7),
	datac => \L1|L2|ALT_INV_counter\(6),
	datad => \L1|L2|ALT_INV_counter\(9),
	dataf => \L1|L2|ALT_INV_counter\(8),
	combout => \L2|L1|Equal0~1_combout\);

-- Location: LABCELL_X83_Y10_N33
\L2|L1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L1|Equal0~0_combout\ = ( !\L1|L2|counter\(0) & ( (!\L1|L2|counter\(3) & (!\L1|L2|counter\(2) & !\L1|L2|counter\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(3),
	datac => \L1|L2|ALT_INV_counter\(2),
	datad => \L1|L2|ALT_INV_counter\(1),
	dataf => \L1|L2|ALT_INV_counter\(0),
	combout => \L2|L1|Equal0~0_combout\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LABCELL_X79_Y6_N51
\L5|L6|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L6|Equal2~1_combout\ = ( \SW[8]~input_o\ & ( \SW[7]~input_o\ ) ) # ( !\SW[8]~input_o\ & ( \SW[7]~input_o\ ) ) # ( \SW[8]~input_o\ & ( !\SW[7]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SW[8]~input_o\,
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \L5|L6|Equal2~1_combout\);

-- Location: LABCELL_X83_Y6_N45
\L0|L16|signalshift[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[22]~1_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((\L0|L16|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100111111000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L16|signalshift[22]~1_combout\);

-- Location: LABCELL_X80_Y9_N24
\L0|L4|signalshift[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[25]~5_combout\ = ( \L0|L4|signalshift[25]~5_combout\ & ( (\L4|CS.E0~q\ & ((!\SW[7]~input_o\) # (!\L4|CS.E1~q\))) ) ) # ( !\L0|L4|signalshift[25]~5_combout\ & ( (\L4|CS.E0~q\ & (!\SW[7]~input_o\ & \L4|CS.E1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000110011001100000011001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	combout => \L0|L4|signalshift[25]~5_combout\);

-- Location: MLABCELL_X84_Y11_N51
\L0|L14|signalshift[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[22]~1_combout\ = ( \L0|L14|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\SW[8]~input_o\) # (!\L4|CS.E1~q\))) ) ) # ( !\L0|L14|signalshift[22]~1_combout\ & ( (!\SW[8]~input_o\ & (\L4|CS.E0~q\ & \L4|CS.E1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L14|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L14|signalshift[22]~1_combout\);

-- Location: LABCELL_X79_Y6_N33
\L5|L17|m[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L17|m[25]~1_combout\ = ( !\SW[8]~input_o\ & ( \SW[7]~input_o\ ) ) # ( \SW[8]~input_o\ & ( !\SW[7]~input_o\ ) ) # ( !\SW[8]~input_o\ & ( !\SW[7]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SW[8]~input_o\,
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \L5|L17|m[25]~1_combout\);

-- Location: MLABCELL_X84_Y9_N9
\L0|L5|signalshift[25]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[25]~11_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((\L0|L5|signalshift[25]~11_combout\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111101010100000111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datac => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L5|signalshift[25]~11_combout\);

-- Location: LABCELL_X79_Y6_N42
\L5|L17|m~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L17|m~0_combout\ = ( !\SW[8]~input_o\ & ( \SW[7]~input_o\ ) ) # ( \SW[8]~input_o\ & ( !\SW[7]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SW[8]~input_o\,
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \L5|L17|m~0_combout\);

-- Location: MLABCELL_X84_Y11_N36
\L0|L4|signalshift[17]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[17]~21_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L17|m~0_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L0|L4|signalshift[17]~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	datad => \L5|L17|ALT_INV_m~0_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L4|signalshift[17]~21_combout\);

-- Location: LABCELL_X79_Y6_N36
\L5|L6|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L6|Equal2~0_combout\ = ( \SW[8]~input_o\ & ( \SW[7]~input_o\ ) ) # ( \SW[8]~input_o\ & ( !\SW[7]~input_o\ ) ) # ( !\SW[8]~input_o\ & ( !\SW[7]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SW[8]~input_o\,
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \L5|L6|Equal2~0_combout\);

-- Location: LABCELL_X83_Y6_N18
\L0|L6|signalshift[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[22]~1_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L5|L6|Equal2~0_combout\) # (!\L4|CS.E1~q\))) ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( (!\L5|L6|Equal2~0_combout\ & (\L4|CS.E0~q\ & \L4|CS.E1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~0_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L6|signalshift[22]~1_combout\);

-- Location: MLABCELL_X82_Y7_N33
\L5|L6|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L6|Equal2~2_combout\ = (!\SW[7]~input_o\ & \SW[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datad => \ALT_INV_SW[8]~input_o\,
	combout => \L5|L6|Equal2~2_combout\);

-- Location: LABCELL_X83_Y8_N57
\L0|L11|signalshift[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[22]~1_combout\ = ( \L4|CS.E1~q\ & ( (\L5|L6|Equal2~2_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L0|L11|signalshift[22]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~2_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L11|signalshift[22]~1_combout\);

-- Location: MLABCELL_X84_Y9_N3
\L4|STATES~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L4|STATES~1_combout\ = ( \L4|CS.E0~q\ & ( \L4|CS.E1~q\ ) ) # ( !\L4|CS.E0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L4|STATES~1_combout\);

-- Location: FF_X80_Y10_N1
\L0|L4|signalshift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L4|signalshift\(31),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(0));

-- Location: MLABCELL_X78_Y10_N57
\L0|L4|signalshift[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[1]~feeder_combout\ = \L0|L4|signalshift\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift\(0),
	combout => \L0|L4|signalshift[1]~feeder_combout\);

-- Location: FF_X78_Y10_N59
\L0|L4|signalshift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[1]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(1));

-- Location: LABCELL_X79_Y10_N33
\L0|L4|signalshift[2]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[2]~39_combout\ = ( \L0|L4|signalshift\(1) & ( !\L0|L11|signalshift[22]~1_combout\ ) ) # ( !\L0|L4|signalshift\(1) & ( \L0|L11|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L4|ALT_INV_signalshift\(1),
	combout => \L0|L4|signalshift[2]~39_combout\);

-- Location: FF_X79_Y10_N34
\L0|L4|signalshift[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[2]~39_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[2]~_emulated_q\);

-- Location: MLABCELL_X78_Y10_N24
\L0|L4|signalshift[2]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[2]~38_combout\ = ( \L0|L4|signalshift[2]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L11|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~2_combout\)))) ) ) # ( !\L0|L4|signalshift[2]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L11|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000110000010100001100000001010000110000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~2_combout\,
	datab => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L4|ALT_INV_signalshift[2]~_emulated_q\,
	combout => \L0|L4|signalshift[2]~38_combout\);

-- Location: MLABCELL_X78_Y10_N27
\L0|L4|signalshift[3]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[3]~37_combout\ = ( \L0|L4|signalshift[2]~38_combout\ & ( !\L0|L4|signalshift[25]~5_combout\ ) ) # ( !\L0|L4|signalshift[2]~38_combout\ & ( \L0|L4|signalshift[25]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[2]~38_combout\,
	combout => \L0|L4|signalshift[3]~37_combout\);

-- Location: FF_X78_Y10_N29
\L0|L4|signalshift[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[3]~37_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[3]~_emulated_q\);

-- Location: MLABCELL_X78_Y10_N6
\L0|L4|signalshift[3]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[3]~36_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L4|signalshift[25]~5_combout\ $ (((!\L0|L4|signalshift[3]~_emulated_q\))))) # (\L4|CS.E1~q\ & (((!\SW[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010110011000101101011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \L0|L4|ALT_INV_signalshift[3]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L4|signalshift[3]~36_combout\);

-- Location: MLABCELL_X78_Y10_N9
\L0|L4|signalshift[4]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[4]~35_combout\ = ( \L0|L4|signalshift[3]~36_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L4|signalshift[3]~36_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[3]~36_combout\,
	combout => \L0|L4|signalshift[4]~35_combout\);

-- Location: FF_X78_Y10_N10
\L0|L4|signalshift[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[4]~35_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[4]~_emulated_q\);

-- Location: MLABCELL_X82_Y8_N30
\L0|L4|signalshift[4]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[4]~34_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L4|signalshift[4]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L4|signalshift[4]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000100000001010100010001010000010001000101000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L0|L4|ALT_INV_signalshift[4]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L4|signalshift[4]~34_combout\);

-- Location: FF_X82_Y8_N31
\L0|L4|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[4]~34_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(5));

-- Location: LABCELL_X81_Y10_N6
\L0|L4|signalshift[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[6]~33_combout\ = !\L0|L4|signalshift\(5) $ (!\L0|L6|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift\(5),
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L4|signalshift[6]~33_combout\);

-- Location: FF_X81_Y10_N8
\L0|L4|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[6]~33_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[6]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N42
\L0|L4|signalshift[6]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[6]~32_combout\ = ( \L5|L6|Equal2~0_combout\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & (!\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L4|signalshift[6]~_emulated_q\)))) ) ) # ( !\L5|L6|Equal2~0_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L4|signalshift[6]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010001000101010101000100000100010000000000010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datad => \L0|L4|ALT_INV_signalshift[6]~_emulated_q\,
	dataf => \L5|L6|ALT_INV_Equal2~0_combout\,
	combout => \L0|L4|signalshift[6]~32_combout\);

-- Location: LABCELL_X80_Y10_N57
\L0|L4|signalshift[7]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[7]~31_combout\ = ( \L0|L4|signalshift[6]~32_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L4|signalshift[6]~32_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[6]~32_combout\,
	combout => \L0|L4|signalshift[7]~31_combout\);

-- Location: FF_X80_Y10_N59
\L0|L4|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[7]~31_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[7]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N54
\L0|L4|signalshift[7]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[7]~30_combout\ = ( \L0|L4|signalshift[7]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L6|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) ) # ( !\L0|L4|signalshift[7]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L6|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110100000000000111010000000000101110000000000010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L4|ALT_INV_signalshift[7]~_emulated_q\,
	combout => \L0|L4|signalshift[7]~30_combout\);

-- Location: FF_X80_Y10_N56
\L0|L4|signalshift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[7]~30_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(8));

-- Location: FF_X82_Y10_N13
\L0|L4|signalshift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L4|signalshift\(8),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(9));

-- Location: FF_X81_Y11_N38
\L0|L4|signalshift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L4|signalshift\(9),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(10));

-- Location: FF_X81_Y11_N13
\L0|L4|signalshift[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L4|signalshift\(10),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(11));

-- Location: MLABCELL_X84_Y11_N18
\L0|L4|signalshift[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[12]~feeder_combout\ = ( \L0|L4|signalshift\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L0|L4|ALT_INV_signalshift\(11),
	combout => \L0|L4|signalshift[12]~feeder_combout\);

-- Location: FF_X84_Y11_N19
\L0|L4|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[12]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(12));

-- Location: FF_X82_Y11_N34
\L0|L4|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L4|signalshift\(12),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(13));

-- Location: MLABCELL_X84_Y11_N0
\L0|L4|signalshift[14]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[14]~29_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( !\L0|L4|signalshift\(13) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( \L0|L4|signalshift\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift\(13),
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L4|signalshift[14]~29_combout\);

-- Location: FF_X84_Y11_N1
\L0|L4|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[14]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[14]~_emulated_q\);

-- Location: MLABCELL_X84_Y11_N33
\L0|L4|signalshift[14]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[14]~28_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L16|signalshift[22]~1_combout\ $ ((!\L0|L4|signalshift[14]~_emulated_q\)))) # (\L4|CS.E1~q\ & (((!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111101001010000111110100101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datac => \L0|L4|ALT_INV_signalshift[14]~_emulated_q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L4|signalshift[14]~28_combout\);

-- Location: MLABCELL_X84_Y11_N30
\L0|L4|signalshift[15]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[15]~27_combout\ = ( \L0|L4|signalshift[14]~28_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L4|signalshift[14]~28_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[14]~28_combout\,
	combout => \L0|L4|signalshift[15]~27_combout\);

-- Location: FF_X84_Y11_N31
\L0|L4|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[15]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[15]~_emulated_q\);

-- Location: MLABCELL_X84_Y11_N15
\L0|L4|signalshift[15]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[15]~26_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L4|signalshift[15]~_emulated_q\ $ ((!\L0|L16|signalshift[22]~1_combout\)))) # (\L4|CS.E1~q\ & (((!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001101111011000000110111101100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[15]~_emulated_q\,
	datab => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L4|signalshift[15]~26_combout\);

-- Location: MLABCELL_X84_Y11_N12
\L0|L4|signalshift[16]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[16]~25_combout\ = ( \L0|L4|signalshift[15]~26_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L4|signalshift[15]~26_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[15]~26_combout\,
	combout => \L0|L4|signalshift[16]~25_combout\);

-- Location: FF_X84_Y11_N13
\L0|L4|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[16]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[16]~_emulated_q\);

-- Location: MLABCELL_X84_Y11_N9
\L0|L4|signalshift[16]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[16]~24_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L4|signalshift[16]~_emulated_q\ $ ((!\L0|L16|signalshift[22]~1_combout\)))) # (\L4|CS.E1~q\ & (((!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001101111011000000110111101100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[16]~_emulated_q\,
	datab => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L4|signalshift[16]~24_combout\);

-- Location: MLABCELL_X84_Y11_N6
\L0|L4|signalshift[17]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[17]~23_combout\ = ( \L0|L4|signalshift[16]~24_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L4|signalshift[16]~24_combout\ & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[16]~24_combout\,
	combout => \L0|L4|signalshift[17]~23_combout\);

-- Location: FF_X84_Y11_N8
\L0|L4|signalshift[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[17]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[17]~_emulated_q\);

-- Location: MLABCELL_X84_Y11_N27
\L0|L4|signalshift[17]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[17]~22_combout\ = ( \L5|L17|m~0_combout\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & (!\L0|L4|signalshift[17]~_emulated_q\ $ (!\L0|L4|signalshift[17]~21_combout\)))) ) ) # ( !\L5|L17|m~0_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L4|signalshift[17]~_emulated_q\ $ (!\L0|L4|signalshift[17]~21_combout\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010001000101010101000100000100010000000000010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L4|ALT_INV_signalshift[17]~_emulated_q\,
	datad => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L5|L17|ALT_INV_m~0_combout\,
	combout => \L0|L4|signalshift[17]~22_combout\);

-- Location: LABCELL_X79_Y9_N33
\L0|L4|signalshift[18]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[18]~19_combout\ = !\L0|L4|signalshift[17]~22_combout\ $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift[17]~22_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L4|signalshift[18]~19_combout\);

-- Location: FF_X79_Y9_N34
\L0|L4|signalshift[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[18]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[18]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N30
\L0|L4|signalshift[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[18]~18_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L4|signalshift[18]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L0|L4|ALT_INV_signalshift[18]~_emulated_q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L4|signalshift[18]~18_combout\);

-- Location: LABCELL_X80_Y9_N33
\L0|L4|signalshift[19]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[19]~17_combout\ = !\L0|L4|signalshift[18]~18_combout\ $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift[18]~18_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L4|signalshift[19]~17_combout\);

-- Location: FF_X80_Y9_N34
\L0|L4|signalshift[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[19]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[19]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N12
\L0|L4|signalshift[19]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[19]~16_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L17|m[25]~1_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[19]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[19]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L4|signalshift[19]~16_combout\);

-- Location: FF_X80_Y9_N14
\L0|L4|signalshift[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[19]~16_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(20));

-- Location: FF_X79_Y9_N16
\L0|L4|signalshift[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L4|signalshift\(20),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(21));

-- Location: FF_X79_Y9_N5
\L0|L4|signalshift[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L4|signalshift\(21),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(22));

-- Location: MLABCELL_X82_Y7_N27
\L0|L4|signalshift[23]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[23]~1_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( !\L0|L4|signalshift\(22) ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( \L0|L4|signalshift\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift\(22),
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L4|signalshift[23]~1_combout\);

-- Location: FF_X81_Y7_N44
\L0|L4|signalshift[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L4|signalshift[23]~1_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[23]~_emulated_q\);

-- Location: LABCELL_X81_Y7_N15
\L0|L4|signalshift[23]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[23]~0_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L4|signalshift[23]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L4|signalshift[23]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010000000100010101000001000100010100000100010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L4|ALT_INV_signalshift[23]~_emulated_q\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L4|signalshift[23]~0_combout\);

-- Location: LABCELL_X81_Y7_N12
\L0|L4|signalshift[24]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[24]~3_combout\ = ( \L0|L4|signalshift[23]~0_combout\ & ( !\L0|L14|signalshift[22]~1_combout\ ) ) # ( !\L0|L4|signalshift[23]~0_combout\ & ( \L0|L14|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L14|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[23]~0_combout\,
	combout => \L0|L4|signalshift[24]~3_combout\);

-- Location: FF_X81_Y7_N13
\L0|L4|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[24]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[24]~_emulated_q\);

-- Location: MLABCELL_X78_Y10_N33
\L0|L4|signalshift[24]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[24]~2_combout\ = ( \L0|L14|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L4|signalshift[24]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\SW[8]~input_o\)))) ) ) # ( !\L0|L14|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ 
-- & ((!\L4|CS.E1~q\ & ((\L0|L4|signalshift[24]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001110000001000000111000001110000001000000111000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L4|ALT_INV_signalshift[24]~_emulated_q\,
	dataf => \L0|L14|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L4|signalshift[24]~2_combout\);

-- Location: LABCELL_X80_Y10_N33
\L0|L4|signalshift[25]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[25]~7_combout\ = ( \L0|L4|signalshift[24]~2_combout\ & ( !\L0|L4|signalshift[25]~5_combout\ ) ) # ( !\L0|L4|signalshift[24]~2_combout\ & ( \L0|L4|signalshift[25]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[24]~2_combout\,
	combout => \L0|L4|signalshift[25]~7_combout\);

-- Location: FF_X80_Y10_N34
\L0|L4|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[25]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[25]~_emulated_q\);

-- Location: MLABCELL_X78_Y10_N3
\L0|L4|signalshift[25]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[25]~6_combout\ = ( \L4|CS.E1~q\ & ( \L4|CS.E0~q\ & ( !\SW[7]~input_o\ ) ) ) # ( !\L4|CS.E1~q\ & ( \L4|CS.E0~q\ & ( !\L0|L4|signalshift[25]~5_combout\ $ (!\L0|L4|signalshift[25]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010010110101100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \L0|L4|ALT_INV_signalshift[25]~_emulated_q\,
	datae => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L4|signalshift[25]~6_combout\);

-- Location: LABCELL_X79_Y10_N9
\L0|L4|signalshift[26]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[26]~9_combout\ = ( \L0|L4|signalshift[25]~6_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L4|signalshift[25]~6_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[25]~6_combout\,
	combout => \L0|L4|signalshift[26]~9_combout\);

-- Location: FF_X79_Y10_N10
\L0|L4|signalshift[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[26]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[26]~_emulated_q\);

-- Location: MLABCELL_X78_Y10_N18
\L0|L4|signalshift[26]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[26]~8_combout\ = ( \L5|L6|Equal2~1_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & (!\L0|L4|signalshift[26]~_emulated_q\ $ (!\L0|L16|signalshift[22]~1_combout\)))) ) ) # ( !\L5|L6|Equal2~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L4|signalshift[26]~_emulated_q\ $ (!\L0|L16|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001101111000000000110111100000000011000000000000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[26]~_emulated_q\,
	datab => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L5|L6|ALT_INV_Equal2~1_combout\,
	combout => \L0|L4|signalshift[26]~8_combout\);

-- Location: MLABCELL_X78_Y10_N21
\L0|L4|signalshift[27]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[27]~11_combout\ = ( \L0|L4|signalshift[26]~8_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L4|signalshift[26]~8_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[26]~8_combout\,
	combout => \L0|L4|signalshift[27]~11_combout\);

-- Location: FF_X78_Y10_N23
\L0|L4|signalshift[27]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[27]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[27]~_emulated_q\);

-- Location: MLABCELL_X78_Y10_N36
\L0|L4|signalshift[27]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[27]~10_combout\ = ( \L4|CS.E1~q\ & ( \L0|L16|signalshift[22]~1_combout\ & ( (!\L5|L6|Equal2~1_combout\ & \L4|CS.E0~q\) ) ) ) # ( !\L4|CS.E1~q\ & ( \L0|L16|signalshift[22]~1_combout\ & ( (!\L0|L4|signalshift[27]~_emulated_q\ & 
-- \L4|CS.E0~q\) ) ) ) # ( \L4|CS.E1~q\ & ( !\L0|L16|signalshift[22]~1_combout\ & ( (!\L5|L6|Equal2~1_combout\ & \L4|CS.E0~q\) ) ) ) # ( !\L4|CS.E1~q\ & ( !\L0|L16|signalshift[22]~1_combout\ & ( (\L0|L4|signalshift[27]~_emulated_q\ & \L4|CS.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001010101000000000111100000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L0|L4|ALT_INV_signalshift[27]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	datae => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L4|signalshift[27]~10_combout\);

-- Location: LABCELL_X80_Y10_N15
\L0|L4|signalshift[28]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[28]~13_combout\ = ( \L0|L4|signalshift[27]~10_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L4|signalshift[27]~10_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[27]~10_combout\,
	combout => \L0|L4|signalshift[28]~13_combout\);

-- Location: FF_X80_Y10_N16
\L0|L4|signalshift[28]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[28]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[28]~_emulated_q\);

-- Location: MLABCELL_X78_Y10_N48
\L0|L4|signalshift[28]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[28]~12_combout\ = ( \L5|L6|Equal2~1_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & (!\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L4|signalshift[28]~_emulated_q\)))) ) ) # ( !\L5|L6|Equal2~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L4|signalshift[28]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111101000000000111110100000000001010000000000000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datac => \L0|L4|ALT_INV_signalshift[28]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L5|L6|ALT_INV_Equal2~1_combout\,
	combout => \L0|L4|signalshift[28]~12_combout\);

-- Location: MLABCELL_X78_Y10_N51
\L0|L4|signalshift[29]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[29]~15_combout\ = ( \L0|L4|signalshift[28]~12_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L4|signalshift[28]~12_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[28]~12_combout\,
	combout => \L0|L4|signalshift[29]~15_combout\);

-- Location: FF_X78_Y10_N53
\L0|L4|signalshift[29]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L4|signalshift[29]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift[29]~_emulated_q\);

-- Location: MLABCELL_X78_Y10_N45
\L0|L4|signalshift[29]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L4|signalshift[29]~14_combout\ = ( \L4|CS.E1~q\ & ( \L4|CS.E0~q\ & ( !\L5|L6|Equal2~1_combout\ ) ) ) # ( !\L4|CS.E1~q\ & ( \L4|CS.E0~q\ & ( !\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L4|signalshift[29]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datad => \L0|L4|ALT_INV_signalshift[29]~_emulated_q\,
	datae => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L4|signalshift[29]~14_combout\);

-- Location: FF_X78_Y10_N41
\L0|L4|signalshift[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L4|signalshift[29]~14_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(30));

-- Location: FF_X83_Y10_N5
\L0|L4|signalshift[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L4|signalshift\(30),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L4|signalshift\(31));

-- Location: LABCELL_X83_Y8_N9
\L0|L12|signalshift[25]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[25]~3_combout\ = ( \L0|L12|signalshift[25]~3_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\) # (\L5|L17|m~0_combout\))) ) ) # ( !\L0|L12|signalshift[25]~3_combout\ & ( (\L5|L17|m~0_combout\ & (\L4|CS.E0~q\ & \L4|CS.E1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L5|L17|ALT_INV_m~0_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	combout => \L0|L12|signalshift[25]~3_combout\);

-- Location: LABCELL_X80_Y9_N57
\L0|L5|signalshift[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[22]~1_combout\ = ( \L4|CS.E1~q\ & ( (\L5|L6|Equal2~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L0|L5|signalshift[22]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L5|signalshift[22]~1_combout\);

-- Location: LABCELL_X77_Y10_N9
\L0|L2|signalshift[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[22]~1_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\) # (\SW[8]~input_o\))) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & (\SW[8]~input_o\ & \L4|CS.E1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L2|signalshift[22]~1_combout\);

-- Location: LABCELL_X81_Y9_N57
\L0|L5|signalshift[23]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[23]~5_combout\ = ( \L4|CS.E1~q\ & ( (\SW[7]~input_o\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L0|L5|signalshift[23]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L5|signalshift[23]~5_combout\);

-- Location: FF_X81_Y9_N43
\L0|L12|signalshift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(31),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(0));

-- Location: FF_X80_Y8_N38
\L0|L12|signalshift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(0),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(1));

-- Location: LABCELL_X80_Y6_N3
\L0|L12|signalshift[2]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[2]~29_combout\ = ( \L0|L11|signalshift[22]~1_combout\ & ( !\L0|L12|signalshift\(1) ) ) # ( !\L0|L11|signalshift[22]~1_combout\ & ( \L0|L12|signalshift\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101001010101010101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L12|ALT_INV_signalshift\(1),
	datae => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L12|signalshift[2]~29_combout\);

-- Location: FF_X80_Y6_N4
\L0|L12|signalshift[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[2]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[2]~_emulated_q\);

-- Location: LABCELL_X80_Y6_N18
\L0|L12|signalshift[2]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[2]~28_combout\ = ( \L0|L11|signalshift[22]~1_combout\ & ( \L0|L12|signalshift[2]~_emulated_q\ & ( (\L5|L6|Equal2~2_combout\ & (\L4|CS.E0~q\ & \L4|CS.E1~q\)) ) ) ) # ( !\L0|L11|signalshift[22]~1_combout\ & ( 
-- \L0|L12|signalshift[2]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\) # (\L5|L6|Equal2~2_combout\))) ) ) ) # ( \L0|L11|signalshift[22]~1_combout\ & ( !\L0|L12|signalshift[2]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\) # 
-- (\L5|L6|Equal2~2_combout\))) ) ) ) # ( !\L0|L11|signalshift[22]~1_combout\ & ( !\L0|L12|signalshift[2]~_emulated_q\ & ( (\L5|L6|Equal2~2_combout\ & (\L4|CS.E0~q\ & \L4|CS.E1~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001001100010011000100110001001100010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~2_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datae => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L12|ALT_INV_signalshift[2]~_emulated_q\,
	combout => \L0|L12|signalshift[2]~28_combout\);

-- Location: FF_X80_Y6_N19
\L0|L12|signalshift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[2]~28_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(3));

-- Location: LABCELL_X83_Y6_N6
\L0|L12|signalshift[4]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[4]~27_combout\ = !\L0|L12|signalshift\(3) $ (!\L0|L16|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L12|ALT_INV_signalshift\(3),
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L12|signalshift[4]~27_combout\);

-- Location: FF_X83_Y6_N7
\L0|L12|signalshift[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[4]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[4]~_emulated_q\);

-- Location: MLABCELL_X84_Y6_N39
\L0|L12|signalshift[4]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[4]~26_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L12|signalshift[4]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L12|signalshift[4]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011100000000000101110000000000101011000000000010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L12|ALT_INV_signalshift[4]~_emulated_q\,
	datab => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L12|signalshift[4]~26_combout\);

-- Location: MLABCELL_X84_Y6_N36
\L0|L12|signalshift[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[5]~25_combout\ = ( \L0|L12|signalshift[4]~26_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L12|signalshift[4]~26_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L12|ALT_INV_signalshift[4]~26_combout\,
	combout => \L0|L12|signalshift[5]~25_combout\);

-- Location: FF_X84_Y6_N38
\L0|L12|signalshift[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[5]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[5]~_emulated_q\);

-- Location: MLABCELL_X84_Y6_N33
\L0|L12|signalshift[5]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[5]~24_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L12|signalshift[5]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L12|signalshift[5]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001110000000100000111000001110000000100000111000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L12|ALT_INV_signalshift[5]~_emulated_q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L12|signalshift[5]~24_combout\);

-- Location: MLABCELL_X84_Y6_N30
\L0|L12|signalshift[6]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[6]~23_combout\ = ( \L0|L12|signalshift[5]~24_combout\ & ( !\L0|L5|signalshift[23]~5_combout\ ) ) # ( !\L0|L12|signalshift[5]~24_combout\ & ( \L0|L5|signalshift[23]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	dataf => \L0|L12|ALT_INV_signalshift[5]~24_combout\,
	combout => \L0|L12|signalshift[6]~23_combout\);

-- Location: FF_X84_Y6_N32
\L0|L12|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[6]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[6]~_emulated_q\);

-- Location: MLABCELL_X84_Y6_N15
\L0|L12|signalshift[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[6]~22_combout\ = ( \L4|CS.E1~q\ & ( \L4|CS.E0~q\ & ( \SW[7]~input_o\ ) ) ) # ( !\L4|CS.E1~q\ & ( \L4|CS.E0~q\ & ( !\L0|L5|signalshift[23]~5_combout\ $ (!\L0|L12|signalshift[6]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010010110100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datac => \L0|L12|ALT_INV_signalshift[6]~_emulated_q\,
	datad => \ALT_INV_SW[7]~input_o\,
	datae => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L12|signalshift[6]~22_combout\);

-- Location: MLABCELL_X82_Y6_N51
\L0|L12|signalshift[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[7]~21_combout\ = ( \L0|L12|signalshift[6]~22_combout\ & ( !\L0|L5|signalshift[23]~5_combout\ ) ) # ( !\L0|L12|signalshift[6]~22_combout\ & ( \L0|L5|signalshift[23]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	dataf => \L0|L12|ALT_INV_signalshift[6]~22_combout\,
	combout => \L0|L12|signalshift[7]~21_combout\);

-- Location: FF_X82_Y6_N52
\L0|L12|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[7]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[7]~_emulated_q\);

-- Location: MLABCELL_X84_Y6_N45
\L0|L12|signalshift[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[7]~20_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \SW[7]~input_o\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[23]~5_combout\ $ (!\L0|L12|signalshift[7]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000000000000111100000110000001100000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datab => \L0|L12|ALT_INV_signalshift[7]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \ALT_INV_SW[7]~input_o\,
	datae => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L12|signalshift[7]~20_combout\);

-- Location: FF_X84_Y6_N46
\L0|L12|signalshift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[7]~20_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(8));

-- Location: FF_X83_Y10_N7
\L0|L12|signalshift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(8),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(9));

-- Location: FF_X80_Y10_N52
\L0|L12|signalshift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(9),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(10));

-- Location: LABCELL_X80_Y10_N48
\L0|L12|signalshift[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[11]~feeder_combout\ = \L0|L12|signalshift\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L12|ALT_INV_signalshift\(10),
	combout => \L0|L12|signalshift[11]~feeder_combout\);

-- Location: FF_X80_Y10_N50
\L0|L12|signalshift[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[11]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(11));

-- Location: LABCELL_X80_Y10_N21
\L0|L12|signalshift[12]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[12]~19_combout\ = ( \L0|L12|signalshift\(11) & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L12|signalshift\(11) & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L12|ALT_INV_signalshift\(11),
	combout => \L0|L12|signalshift[12]~19_combout\);

-- Location: FF_X81_Y10_N43
\L0|L12|signalshift[12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift[12]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[12]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N18
\L0|L12|signalshift[12]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[12]~18_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L6|Equal2~0_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L12|signalshift[12]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L0|L12|ALT_INV_signalshift[12]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L12|signalshift[12]~18_combout\);

-- Location: FF_X81_Y10_N46
\L0|L12|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift[12]~18_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(13));

-- Location: LABCELL_X81_Y8_N18
\L0|L12|signalshift[14]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[14]~17_combout\ = !\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L12|signalshift\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datac => \L0|L12|ALT_INV_signalshift\(13),
	combout => \L0|L12|signalshift[14]~17_combout\);

-- Location: FF_X81_Y8_N20
\L0|L12|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[14]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[14]~_emulated_q\);

-- Location: LABCELL_X80_Y8_N6
\L0|L12|signalshift[14]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[14]~16_combout\ = ( \L0|L12|signalshift[14]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L2|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\ & ((\SW[8]~input_o\))))) ) ) # ( !\L0|L12|signalshift[14]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L2|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\ & ((\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010101000000010100010100000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L0|L12|ALT_INV_signalshift[14]~_emulated_q\,
	combout => \L0|L12|signalshift[14]~16_combout\);

-- Location: LABCELL_X80_Y9_N15
\L0|L12|signalshift[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[15]~15_combout\ = ( \L0|L5|signalshift[22]~1_combout\ & ( !\L0|L12|signalshift[14]~16_combout\ ) ) # ( !\L0|L5|signalshift[22]~1_combout\ & ( \L0|L12|signalshift[14]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L12|ALT_INV_signalshift[14]~16_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L12|signalshift[15]~15_combout\);

-- Location: FF_X80_Y9_N16
\L0|L12|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[15]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[15]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N24
\L0|L12|signalshift[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[15]~14_combout\ = ( \L4|CS.E1~q\ & ( (\L5|L6|Equal2~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[22]~1_combout\ $ (!\L0|L12|signalshift[15]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	datab => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L0|L12|ALT_INV_signalshift[15]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L12|signalshift[15]~14_combout\);

-- Location: LABCELL_X80_Y10_N27
\L0|L12|signalshift[16]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[16]~13_combout\ = ( \L0|L12|signalshift[15]~14_combout\ & ( !\L0|L5|signalshift[22]~1_combout\ ) ) # ( !\L0|L12|signalshift[15]~14_combout\ & ( \L0|L5|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L12|ALT_INV_signalshift[15]~14_combout\,
	combout => \L0|L12|signalshift[16]~13_combout\);

-- Location: FF_X80_Y10_N29
\L0|L12|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[16]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[16]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N6
\L0|L12|signalshift[16]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[16]~12_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L5|L6|Equal2~0_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L12|signalshift[16]~_emulated_q\ $ (!\L0|L5|signalshift[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L0|L12|ALT_INV_signalshift[16]~_emulated_q\,
	datad => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L12|signalshift[16]~12_combout\);

-- Location: LABCELL_X80_Y10_N9
\L0|L12|signalshift[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[17]~11_combout\ = ( \L0|L12|signalshift[16]~12_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L12|signalshift[16]~12_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L12|ALT_INV_signalshift[16]~12_combout\,
	combout => \L0|L12|signalshift[17]~11_combout\);

-- Location: FF_X80_Y10_N11
\L0|L12|signalshift[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[17]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[17]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N39
\L0|L12|signalshift[17]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[17]~10_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L6|Equal2~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L12|signalshift[17]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datab => \L0|L12|ALT_INV_signalshift[17]~_emulated_q\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L12|signalshift[17]~10_combout\);

-- Location: LABCELL_X80_Y10_N36
\L0|L12|signalshift[18]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[18]~9_combout\ = ( \L0|L12|signalshift[17]~10_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L12|signalshift[17]~10_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L12|ALT_INV_signalshift[17]~10_combout\,
	combout => \L0|L12|signalshift[18]~9_combout\);

-- Location: FF_X80_Y10_N38
\L0|L12|signalshift[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[18]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[18]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N12
\L0|L12|signalshift[18]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[18]~8_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L6|Equal2~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L12|signalshift[18]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datab => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L12|ALT_INV_signalshift[18]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L12|signalshift[18]~8_combout\);

-- Location: LABCELL_X79_Y10_N27
\L0|L12|signalshift[19]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[19]~7_combout\ = ( !\L0|L14|signalshift[22]~1_combout\ & ( \L0|L12|signalshift[18]~8_combout\ ) ) # ( \L0|L14|signalshift[22]~1_combout\ & ( !\L0|L12|signalshift[18]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L0|L14|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L12|ALT_INV_signalshift[18]~8_combout\,
	combout => \L0|L12|signalshift[19]~7_combout\);

-- Location: FF_X79_Y10_N29
\L0|L12|signalshift[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[19]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[19]~_emulated_q\);

-- Location: MLABCELL_X82_Y6_N39
\L0|L12|signalshift[19]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[19]~6_combout\ = ( \L0|L14|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L12|signalshift[19]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\SW[8]~input_o\))))) ) ) # ( !\L0|L14|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L12|signalshift[19]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000000101010001000001000101010000000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L12|ALT_INV_signalshift[19]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L0|L14|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L12|signalshift[19]~6_combout\);

-- Location: FF_X82_Y6_N40
\L0|L12|signalshift[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[19]~6_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(20));

-- Location: FF_X82_Y6_N4
\L0|L12|signalshift[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(20),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(21));

-- Location: FF_X85_Y6_N5
\L0|L12|signalshift[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(21),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(22));

-- Location: FF_X85_Y6_N50
\L0|L12|signalshift[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(22),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(23));

-- Location: LABCELL_X85_Y6_N33
\L0|L12|signalshift[24]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[24]~1_combout\ = ( \L0|L12|signalshift\(23) & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L12|signalshift\(23) & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L12|ALT_INV_signalshift\(23),
	combout => \L0|L12|signalshift[24]~1_combout\);

-- Location: FF_X85_Y6_N35
\L0|L12|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[24]~1_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[24]~_emulated_q\);

-- Location: LABCELL_X85_Y6_N6
\L0|L12|signalshift[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[24]~0_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L6|Equal2~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L12|signalshift[24]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~0_combout\,
	datab => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datac => \L0|L12|ALT_INV_signalshift[24]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L12|signalshift[24]~0_combout\);

-- Location: MLABCELL_X82_Y8_N27
\L0|L12|signalshift[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[25]~5_combout\ = ( \L0|L12|signalshift[24]~0_combout\ & ( !\L0|L12|signalshift[25]~3_combout\ ) ) # ( !\L0|L12|signalshift[24]~0_combout\ & ( \L0|L12|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L12|ALT_INV_signalshift[24]~0_combout\,
	combout => \L0|L12|signalshift[25]~5_combout\);

-- Location: FF_X82_Y8_N29
\L0|L12|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L12|signalshift[25]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift[25]~_emulated_q\);

-- Location: MLABCELL_X82_Y8_N48
\L0|L12|signalshift[25]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L12|signalshift[25]~4_combout\ = ( \L0|L12|signalshift[25]~3_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L12|signalshift[25]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L17|m~0_combout\)))) ) ) # ( !\L0|L12|signalshift[25]~3_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L12|signalshift[25]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L17|m~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010101000101000000010100010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L17|ALT_INV_m~0_combout\,
	datad => \L0|L12|ALT_INV_signalshift[25]~_emulated_q\,
	dataf => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	combout => \L0|L12|signalshift[25]~4_combout\);

-- Location: FF_X82_Y11_N47
\L0|L12|signalshift[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift[25]~4_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(26));

-- Location: FF_X82_Y11_N23
\L0|L12|signalshift[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(26),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(27));

-- Location: FF_X82_Y11_N53
\L0|L12|signalshift[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(27),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(28));

-- Location: FF_X82_Y8_N41
\L0|L12|signalshift[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(28),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(29));

-- Location: FF_X85_Y8_N35
\L0|L12|signalshift[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(29),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(30));

-- Location: FF_X82_Y8_N20
\L0|L12|signalshift[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L12|signalshift\(30),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L12|signalshift\(31));

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LABCELL_X85_Y9_N42
\L0|L0|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector15~0_combout\ = ( \L0|L0|CS.E15~q\ & ( (!\SW[1]~input_o\) # (\SW[0]~input_o\) ) ) # ( !\L0|L0|CS.E15~q\ & ( (\SW[0]~input_o\ & (!\SW[1]~input_o\ & \L0|L0|CS.E14~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \L0|L0|ALT_INV_CS.E14~q\,
	dataf => \L0|L0|ALT_INV_CS.E15~q\,
	combout => \L0|L0|Selector15~0_combout\);

-- Location: FF_X85_Y9_N20
\L0|L0|CS.E15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector15~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E15~q\);

-- Location: LABCELL_X85_Y9_N18
\L0|L0|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector14~0_combout\ = ( \L0|L0|CS.E13~q\ & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\ & (\L0|L0|CS.E14~q\)) # (\SW[1]~input_o\ & ((\L0|L0|CS.E15~q\))))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\L0|L0|CS.E14~q\)))) ) ) # ( !\L0|L0|CS.E13~q\ & ( 
-- (!\SW[0]~input_o\ & ((!\SW[1]~input_o\ & (\L0|L0|CS.E14~q\)) # (\SW[1]~input_o\ & ((\L0|L0|CS.E15~q\))))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & (\L0|L0|CS.E14~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011000010010010101101001101011011110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \L0|L0|ALT_INV_CS.E14~q\,
	datad => \L0|L0|ALT_INV_CS.E15~q\,
	dataf => \L0|L0|ALT_INV_CS.E13~q\,
	combout => \L0|L0|Selector14~0_combout\);

-- Location: FF_X85_Y9_N2
\L0|L0|CS.E14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector14~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E14~q\);

-- Location: LABCELL_X85_Y9_N24
\L0|L0|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector13~0_combout\ = ( \L0|L0|CS.E13~q\ & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\L0|L0|CS.E14~q\)))) # (\SW[0]~input_o\ & (((\L0|L0|CS.E12~q\)) # (\SW[1]~input_o\))) ) ) # ( !\L0|L0|CS.E13~q\ & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- (\L0|L0|CS.E14~q\))) # (\SW[0]~input_o\ & (!\SW[1]~input_o\ & ((\L0|L0|CS.E12~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \L0|L0|ALT_INV_CS.E14~q\,
	datad => \L0|L0|ALT_INV_CS.E12~q\,
	dataf => \L0|L0|ALT_INV_CS.E13~q\,
	combout => \L0|L0|Selector13~0_combout\);

-- Location: FF_X85_Y9_N59
\L0|L0|CS.E13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector13~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E13~q\);

-- Location: LABCELL_X85_Y9_N45
\L0|L0|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector12~0_combout\ = ( \L0|L0|CS.E12~q\ & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\L0|L0|CS.E13~q\)))) # (\SW[0]~input_o\ & (((\L0|L0|CS.E11~q\)) # (\SW[1]~input_o\))) ) ) # ( !\L0|L0|CS.E12~q\ & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- (\L0|L0|CS.E13~q\))) # (\SW[0]~input_o\ & (!\SW[1]~input_o\ & ((\L0|L0|CS.E11~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \L0|L0|ALT_INV_CS.E13~q\,
	datad => \L0|L0|ALT_INV_CS.E11~q\,
	dataf => \L0|L0|ALT_INV_CS.E12~q\,
	combout => \L0|L0|Selector12~0_combout\);

-- Location: FF_X85_Y9_N26
\L0|L0|CS.E12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector12~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E12~q\);

-- Location: LABCELL_X85_Y9_N6
\L0|L0|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector11~0_combout\ = ( \L0|L0|CS.E11~q\ & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\L0|L0|CS.E12~q\)))) # (\SW[0]~input_o\ & (((\L0|L0|CS.E10~q\)) # (\SW[1]~input_o\))) ) ) # ( !\L0|L0|CS.E11~q\ & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- (\L0|L0|CS.E12~q\))) # (\SW[0]~input_o\ & (!\SW[1]~input_o\ & ((\L0|L0|CS.E10~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \L0|L0|ALT_INV_CS.E12~q\,
	datad => \L0|L0|ALT_INV_CS.E10~q\,
	dataf => \L0|L0|ALT_INV_CS.E11~q\,
	combout => \L0|L0|Selector11~0_combout\);

-- Location: FF_X85_Y9_N47
\L0|L0|CS.E11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector11~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E11~q\);

-- Location: LABCELL_X85_Y9_N21
\L0|L0|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector10~0_combout\ = ( \L0|L0|CS.E11~q\ & ( (!\SW[0]~input_o\ & (((\L0|L0|CS.E10~q\)) # (\SW[1]~input_o\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & ((\L0|L0|CS.E9~q\))) # (\SW[1]~input_o\ & (\L0|L0|CS.E10~q\)))) ) ) # ( !\L0|L0|CS.E11~q\ & ( 
-- (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & (\L0|L0|CS.E10~q\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & ((\L0|L0|CS.E9~q\))) # (\SW[1]~input_o\ & (\L0|L0|CS.E10~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101000010010100110100101011011011110010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \L0|L0|ALT_INV_CS.E10~q\,
	datad => \L0|L0|ALT_INV_CS.E9~q\,
	dataf => \L0|L0|ALT_INV_CS.E11~q\,
	combout => \L0|L0|Selector10~0_combout\);

-- Location: FF_X85_Y9_N8
\L0|L0|CS.E10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector10~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E10~q\);

-- Location: LABCELL_X88_Y9_N39
\L0|L0|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector9~0_combout\ = ( \L0|L0|CS.E10~q\ & ( (!\SW[0]~input_o\ & (((\SW[1]~input_o\)) # (\L0|L0|CS.E9~q\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & ((\L0|L0|CS.E8~q\))) # (\SW[1]~input_o\ & (\L0|L0|CS.E9~q\)))) ) ) # ( !\L0|L0|CS.E10~q\ & ( 
-- (!\SW[0]~input_o\ & (\L0|L0|CS.E9~q\ & (!\SW[1]~input_o\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & ((\L0|L0|CS.E8~q\))) # (\SW[1]~input_o\ & (\L0|L0|CS.E9~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000101110001001000010111000100101011011110110010101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \L0|L0|ALT_INV_CS.E9~q\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \L0|L0|ALT_INV_CS.E8~q\,
	dataf => \L0|L0|ALT_INV_CS.E10~q\,
	combout => \L0|L0|Selector9~0_combout\);

-- Location: FF_X85_Y9_N23
\L0|L0|CS.E9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector9~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E9~q\);

-- Location: LABCELL_X85_Y9_N54
\L0|L0|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector8~0_combout\ = ( \L0|L0|CS.E8~q\ & ( (!\SW[1]~input_o\ & (((!\SW[0]~input_o\) # (!\L0|L0|CS.E7~q\)))) # (\SW[1]~input_o\ & (((\SW[0]~input_o\)) # (\L0|L0|CS.E9~q\))) ) ) # ( !\L0|L0|CS.E8~q\ & ( (!\SW[1]~input_o\ & (((\SW[0]~input_o\ & 
-- !\L0|L0|CS.E7~q\)))) # (\SW[1]~input_o\ & (\L0|L0|CS.E9~q\ & (!\SW[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110000010000000111000001000011011111110100111101111111010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_CS.E9~q\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \L0|L0|ALT_INV_CS.E7~q\,
	dataf => \L0|L0|ALT_INV_CS.E8~q\,
	combout => \L0|L0|Selector8~0_combout\);

-- Location: FF_X85_Y9_N41
\L0|L0|CS.E8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector8~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E8~q\);

-- Location: LABCELL_X85_Y9_N39
\L0|L0|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector7~0_combout\ = ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & ((!\L0|L0|CS.E8~q\))) # (\SW[0]~input_o\ & (\L0|L0|CS.E7~q\)) ) ) # ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (\L0|L0|CS.E7~q\)) # (\SW[0]~input_o\ & ((!\L0|L0|CS.E6~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110001011100010111000101110011110101000001011111010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_CS.E7~q\,
	datab => \L0|L0|ALT_INV_CS.E6~q\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \L0|L0|ALT_INV_CS.E8~q\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \L0|L0|Selector7~0_combout\);

-- Location: FF_X85_Y9_N56
\L0|L0|CS.E7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector7~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E7~q\);

-- Location: LABCELL_X85_Y9_N36
\L0|L0|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector6~0_combout\ = ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (!\L0|L0|CS.E7~q\)) # (\SW[0]~input_o\ & ((\L0|L0|CS.E6~q\))) ) ) # ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (\L0|L0|CS.E6~q\)) # (\SW[0]~input_o\ & ((\L0|L0|CS.E5~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111110100011101000111010001110100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_CS.E7~q\,
	datab => \L0|L0|ALT_INV_CS.E6~q\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \L0|L0|ALT_INV_CS.E5~q\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \L0|L0|Selector6~0_combout\);

-- Location: FF_X85_Y9_N17
\L0|L0|CS.E6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector6~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E6~q\);

-- Location: LABCELL_X85_Y9_N15
\L0|L0|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector5~0_combout\ = ( \L0|L0|CS.E5~q\ & ( (!\SW[1]~input_o\ & (((!\SW[0]~input_o\)) # (\L0|L0|CS.E4~q\))) # (\SW[1]~input_o\ & (((\L0|L0|CS.E6~q\) # (\SW[0]~input_o\)))) ) ) # ( !\L0|L0|CS.E5~q\ & ( (!\SW[1]~input_o\ & (\L0|L0|CS.E4~q\ & 
-- (\SW[0]~input_o\))) # (\SW[1]~input_o\ & (((!\SW[0]~input_o\ & \L0|L0|CS.E6~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001000011010011000111111101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_CS.E4~q\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \L0|L0|ALT_INV_CS.E6~q\,
	dataf => \L0|L0|ALT_INV_CS.E5~q\,
	combout => \L0|L0|Selector5~0_combout\);

-- Location: FF_X85_Y9_N38
\L0|L0|CS.E5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector5~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E5~q\);

-- Location: LABCELL_X85_Y9_N12
\L0|L0|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector4~0_combout\ = ( \SW[0]~input_o\ & ( (!\SW[1]~input_o\ & ((\L0|L0|CS.E3~q\))) # (\SW[1]~input_o\ & (\L0|L0|CS.E4~q\)) ) ) # ( !\SW[0]~input_o\ & ( (!\SW[1]~input_o\ & (\L0|L0|CS.E4~q\)) # (\SW[1]~input_o\ & ((\L0|L0|CS.E5~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_CS.E4~q\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \L0|L0|ALT_INV_CS.E5~q\,
	datad => \L0|L0|ALT_INV_CS.E3~q\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \L0|L0|Selector4~0_combout\);

-- Location: FF_X85_Y9_N5
\L0|L0|CS.E4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector4~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E4~q\);

-- Location: LABCELL_X85_Y9_N9
\L0|L0|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector3~0_combout\ = ( \L0|L0|CS.E4~q\ & ( (!\SW[0]~input_o\ & (((\L0|L0|CS.E3~q\)) # (\SW[1]~input_o\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & ((\L0|L0|CS.E2~q\))) # (\SW[1]~input_o\ & (\L0|L0|CS.E3~q\)))) ) ) # ( !\L0|L0|CS.E4~q\ & ( 
-- (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & (\L0|L0|CS.E3~q\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & ((\L0|L0|CS.E2~q\))) # (\SW[1]~input_o\ & (\L0|L0|CS.E3~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101000010010100110100101011011011110010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \L0|L0|ALT_INV_CS.E3~q\,
	datad => \L0|L0|ALT_INV_CS.E2~q\,
	dataf => \L0|L0|ALT_INV_CS.E4~q\,
	combout => \L0|L0|Selector3~0_combout\);

-- Location: FF_X85_Y9_N14
\L0|L0|CS.E3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector3~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E3~q\);

-- Location: LABCELL_X77_Y7_N24
\L0|L0|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector0~0_combout\ = ( \L0|L0|CS.E1~q\ & ( (!\L0|L0|CS.E0~q\ & (\SW[1]~input_o\ & !\SW[0]~input_o\)) # (\L0|L0|CS.E0~q\ & ((!\SW[0]~input_o\) # (\SW[1]~input_o\))) ) ) # ( !\L0|L0|CS.E1~q\ & ( (\L0|L0|CS.E0~q\ & ((!\SW[0]~input_o\) # 
-- (\SW[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000101110001011100010111000101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_CS.E0~q\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \L0|L0|ALT_INV_CS.E1~q\,
	combout => \L0|L0|Selector0~0_combout\);

-- Location: FF_X85_Y9_N44
\L0|L0|CS.E0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector0~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E0~q\);

-- Location: LABCELL_X77_Y7_N30
\L0|L0|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector1~0_combout\ = ( \L0|L0|CS.E2~q\ & ( \L0|L0|CS.E1~q\ & ( (!\SW[0]~input_o\) # ((\L0|L0|CS.E0~q\) # (\SW[1]~input_o\)) ) ) ) # ( !\L0|L0|CS.E2~q\ & ( \L0|L0|CS.E1~q\ & ( (!\SW[0]~input_o\ & (!\SW[1]~input_o\)) # (\SW[0]~input_o\ & 
-- ((\L0|L0|CS.E0~q\) # (\SW[1]~input_o\))) ) ) ) # ( \L0|L0|CS.E2~q\ & ( !\L0|L0|CS.E1~q\ & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\)) # (\SW[0]~input_o\ & (!\SW[1]~input_o\ & \L0|L0|CS.E0~q\)) ) ) ) # ( !\L0|L0|CS.E2~q\ & ( !\L0|L0|CS.E1~q\ & ( 
-- (\SW[0]~input_o\ & (!\SW[1]~input_o\ & \L0|L0|CS.E0~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100001001100010011010011101100111011011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \L0|L0|ALT_INV_CS.E0~q\,
	datae => \L0|L0|ALT_INV_CS.E2~q\,
	dataf => \L0|L0|ALT_INV_CS.E1~q\,
	combout => \L0|L0|Selector1~0_combout\);

-- Location: FF_X85_Y9_N29
\L0|L0|CS.E1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector1~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E1~q\);

-- Location: LABCELL_X85_Y9_N27
\L0|L0|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|Selector2~0_combout\ = ( \L0|L0|CS.E2~q\ & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\L0|L0|CS.E3~q\)))) # (\SW[0]~input_o\ & (((\L0|L0|CS.E1~q\)) # (\SW[1]~input_o\))) ) ) # ( !\L0|L0|CS.E2~q\ & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- (\L0|L0|CS.E3~q\))) # (\SW[0]~input_o\ & (!\SW[1]~input_o\ & ((\L0|L0|CS.E1~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \L0|L0|ALT_INV_CS.E3~q\,
	datad => \L0|L0|ALT_INV_CS.E1~q\,
	dataf => \L0|L0|ALT_INV_CS.E2~q\,
	combout => \L0|L0|Selector2~0_combout\);

-- Location: FF_X85_Y9_N11
\L0|L0|CS.E2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|ALT_INV_m~combout\,
	asdata => \L0|L0|Selector2~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L0|CS.E2~q\);

-- Location: LABCELL_X85_Y9_N0
\L0|L0|WideOr17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|WideOr17~0_combout\ = ( !\L0|L0|CS.E0~q\ & ( (!\L0|L0|CS.E2~q\ & (!\L0|L0|CS.E3~q\ & !\L0|L0|CS.E1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L0|ALT_INV_CS.E2~q\,
	datac => \L0|L0|ALT_INV_CS.E3~q\,
	datad => \L0|L0|ALT_INV_CS.E1~q\,
	dataf => \L0|L0|ALT_INV_CS.E0~q\,
	combout => \L0|L0|WideOr17~0_combout\);

-- Location: LABCELL_X85_Y9_N48
\L0|L0|WideOr17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|WideOr17~1_combout\ = ( !\L0|L0|CS.E8~q\ & ( (!\L0|L0|CS.E10~q\ & (!\L0|L0|CS.E9~q\ & !\L0|L0|CS.E11~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L0|ALT_INV_CS.E10~q\,
	datac => \L0|L0|ALT_INV_CS.E9~q\,
	datad => \L0|L0|ALT_INV_CS.E11~q\,
	dataf => \L0|L0|ALT_INV_CS.E8~q\,
	combout => \L0|L0|WideOr17~1_combout\);

-- Location: LABCELL_X85_Y8_N51
\L0|L0|WideOr17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|WideOr17~combout\ = ( \L0|L0|WideOr17~1_combout\ & ( \L0|L0|WideOr17~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L0|ALT_INV_WideOr17~0_combout\,
	dataf => \L0|L0|ALT_INV_WideOr17~1_combout\,
	combout => \L0|L0|WideOr17~combout\);

-- Location: LABCELL_X83_Y7_N39
\L0|L10|signalshift[25]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[25]~3_combout\ = ( \L0|L10|signalshift[25]~3_combout\ & ( (\L4|CS.E0~q\ & ((!\L5|L6|Equal2~2_combout\) # (!\L4|CS.E1~q\))) ) ) # ( !\L0|L10|signalshift[25]~3_combout\ & ( (\L4|CS.E0~q\ & (!\L5|L6|Equal2~2_combout\ & \L4|CS.E1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000001010101010100000101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L6|ALT_INV_Equal2~2_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L10|ALT_INV_signalshift[25]~3_combout\,
	combout => \L0|L10|signalshift[25]~3_combout\);

-- Location: FF_X81_Y9_N17
\L0|L16|signalshift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift[31]~8_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(0));

-- Location: FF_X79_Y9_N28
\L0|L16|signalshift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(0),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(1));

-- Location: MLABCELL_X82_Y6_N57
\L0|L16|signalshift[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[2]~feeder_combout\ = \L0|L16|signalshift\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L16|ALT_INV_signalshift\(1),
	combout => \L0|L16|signalshift[2]~feeder_combout\);

-- Location: FF_X82_Y6_N58
\L0|L16|signalshift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[2]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(2));

-- Location: MLABCELL_X82_Y6_N0
\L0|L16|signalshift[3]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[3]~23_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( !\L0|L16|signalshift\(2) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( \L0|L16|signalshift\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L16|ALT_INV_signalshift\(2),
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L16|signalshift[3]~23_combout\);

-- Location: FF_X82_Y6_N2
\L0|L16|signalshift[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[3]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift[3]~_emulated_q\);

-- Location: MLABCELL_X82_Y6_N9
\L0|L16|signalshift[3]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[3]~22_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L16|signalshift[3]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L16|signalshift[3]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010100000001000101010001010100000001000101010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L16|ALT_INV_signalshift[3]~_emulated_q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L16|signalshift[3]~22_combout\);

-- Location: MLABCELL_X82_Y6_N6
\L0|L16|signalshift[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[4]~21_combout\ = ( \L0|L16|signalshift[3]~22_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L16|signalshift[3]~22_combout\ & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L16|ALT_INV_signalshift[3]~22_combout\,
	combout => \L0|L16|signalshift[4]~21_combout\);

-- Location: FF_X82_Y6_N7
\L0|L16|signalshift[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[4]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift[4]~_emulated_q\);

-- Location: LABCELL_X83_Y8_N33
\L0|L16|signalshift[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[4]~20_combout\ = ( \L0|L4|signalshift[17]~21_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L16|signalshift[4]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m~0_combout\))))) ) ) # ( !\L0|L4|signalshift[17]~21_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L16|signalshift[4]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010000000100010101000001000100010100000100010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L16|ALT_INV_signalshift[4]~_emulated_q\,
	datac => \L5|L17|ALT_INV_m~0_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	combout => \L0|L16|signalshift[4]~20_combout\);

-- Location: FF_X83_Y8_N35
\L0|L16|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[4]~20_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(5));

-- Location: LABCELL_X83_Y8_N30
\L0|L16|signalshift[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[6]~19_combout\ = ( \L0|L16|signalshift\(5) & ( !\L0|L10|signalshift[25]~3_combout\ ) ) # ( !\L0|L16|signalshift\(5) & ( \L0|L10|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L10|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L16|ALT_INV_signalshift\(5),
	combout => \L0|L16|signalshift[6]~19_combout\);

-- Location: FF_X83_Y8_N32
\L0|L16|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[6]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift[6]~_emulated_q\);

-- Location: LABCELL_X83_Y8_N39
\L0|L16|signalshift[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[6]~18_combout\ = ( \L5|L6|Equal2~2_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & (!\L0|L10|signalshift[25]~3_combout\ $ (!\L0|L16|signalshift[6]~_emulated_q\)))) ) ) # ( !\L5|L6|Equal2~2_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L10|signalshift[25]~3_combout\ $ (!\L0|L16|signalshift[6]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111011000000000111101100000000010010000000000001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L10|ALT_INV_signalshift[25]~3_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L16|ALT_INV_signalshift[6]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L5|L6|ALT_INV_Equal2~2_combout\,
	combout => \L0|L16|signalshift[6]~18_combout\);

-- Location: LABCELL_X83_Y8_N36
\L0|L16|signalshift[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[7]~17_combout\ = !\L0|L10|signalshift[25]~3_combout\ $ (!\L0|L16|signalshift[6]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L10|ALT_INV_signalshift[25]~3_combout\,
	datad => \L0|L16|ALT_INV_signalshift[6]~18_combout\,
	combout => \L0|L16|signalshift[7]~17_combout\);

-- Location: FF_X83_Y8_N37
\L0|L16|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[7]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift[7]~_emulated_q\);

-- Location: LABCELL_X83_Y8_N27
\L0|L16|signalshift[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[7]~16_combout\ = ( \L4|CS.E1~q\ & ( \L0|L10|signalshift[25]~3_combout\ & ( (\L4|CS.E0~q\ & !\L5|L6|Equal2~2_combout\) ) ) ) # ( !\L4|CS.E1~q\ & ( \L0|L10|signalshift[25]~3_combout\ & ( (!\L0|L16|signalshift[7]~_emulated_q\ & 
-- \L4|CS.E0~q\) ) ) ) # ( \L4|CS.E1~q\ & ( !\L0|L10|signalshift[25]~3_combout\ & ( (\L4|CS.E0~q\ & !\L5|L6|Equal2~2_combout\) ) ) ) # ( !\L4|CS.E1~q\ & ( !\L0|L10|signalshift[25]~3_combout\ & ( (\L0|L16|signalshift[7]~_emulated_q\ & \L4|CS.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000011110000000000001100000011000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L16|ALT_INV_signalshift[7]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L6|ALT_INV_Equal2~2_combout\,
	datae => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L10|ALT_INV_signalshift[25]~3_combout\,
	combout => \L0|L16|signalshift[7]~16_combout\);

-- Location: FF_X83_Y8_N28
\L0|L16|signalshift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[7]~16_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(8));

-- Location: FF_X83_Y8_N25
\L0|L16|signalshift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(8),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(9));

-- Location: LABCELL_X80_Y9_N36
\L0|L16|signalshift[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[10]~feeder_combout\ = \L0|L16|signalshift\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift\(9),
	combout => \L0|L16|signalshift[10]~feeder_combout\);

-- Location: FF_X80_Y9_N37
\L0|L16|signalshift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[10]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(10));

-- Location: FF_X80_Y9_N22
\L0|L16|signalshift[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(10),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(11));

-- Location: FF_X80_Y9_N29
\L0|L16|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(11),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(12));

-- Location: FF_X80_Y9_N25
\L0|L16|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(12),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(13));

-- Location: LABCELL_X80_Y9_N9
\L0|L16|signalshift[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[14]~15_combout\ = !\L0|L16|signalshift\(13) $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift\(13),
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L16|signalshift[14]~15_combout\);

-- Location: FF_X80_Y9_N11
\L0|L16|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[14]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift[14]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N6
\L0|L16|signalshift[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[14]~14_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L16|signalshift[14]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L0|L16|ALT_INV_signalshift[14]~_emulated_q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L16|signalshift[14]~14_combout\);

-- Location: LABCELL_X80_Y9_N45
\L0|L16|signalshift[15]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[15]~13_combout\ = ( \L0|L16|signalshift[14]~14_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L16|signalshift[14]~14_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L16|ALT_INV_signalshift[14]~14_combout\,
	combout => \L0|L16|signalshift[15]~13_combout\);

-- Location: FF_X80_Y9_N47
\L0|L16|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[15]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift[15]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N51
\L0|L16|signalshift[15]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[15]~12_combout\ = ( \L5|L17|m[25]~1_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L16|signalshift[15]~_emulated_q\)))) ) ) # ( !\L5|L17|m[25]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L16|signalshift[15]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111011000000000111101100000000010010000000000001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L16|ALT_INV_signalshift[15]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L5|L17|ALT_INV_m[25]~1_combout\,
	combout => \L0|L16|signalshift[15]~12_combout\);

-- Location: LABCELL_X80_Y9_N48
\L0|L16|signalshift[16]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[16]~11_combout\ = !\L0|L16|signalshift[15]~12_combout\ $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift[15]~12_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L16|signalshift[16]~11_combout\);

-- Location: FF_X80_Y9_N50
\L0|L16|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[16]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift[16]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N42
\L0|L16|signalshift[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[16]~10_combout\ = ( \L0|L16|signalshift[16]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~11_combout\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)))) ) ) # ( !\L0|L16|signalshift[16]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L5|signalshift[25]~11_combout\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000110010000000100011001000110010000000100011001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L16|ALT_INV_signalshift[16]~_emulated_q\,
	combout => \L0|L16|signalshift[16]~10_combout\);

-- Location: FF_X80_Y9_N43
\L0|L16|signalshift[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[16]~10_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(17));

-- Location: FF_X80_Y9_N19
\L0|L16|signalshift[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(17),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(18));

-- Location: LABCELL_X80_Y9_N39
\L0|L16|signalshift[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[19]~feeder_combout\ = \L0|L16|signalshift\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L16|ALT_INV_signalshift\(18),
	combout => \L0|L16|signalshift[19]~feeder_combout\);

-- Location: FF_X80_Y9_N40
\L0|L16|signalshift[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[19]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(19));

-- Location: FF_X80_Y9_N1
\L0|L16|signalshift[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(19),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(20));

-- Location: FF_X83_Y6_N29
\L0|L16|signalshift[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(20),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(21));

-- Location: MLABCELL_X82_Y6_N48
\L0|L16|signalshift[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[22]~3_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( !\L0|L16|signalshift\(21) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( \L0|L16|signalshift\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift\(21),
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L16|signalshift[22]~3_combout\);

-- Location: FF_X82_Y6_N50
\L0|L16|signalshift[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[22]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift[22]~_emulated_q\);

-- Location: MLABCELL_X82_Y6_N42
\L0|L16|signalshift[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[22]~2_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L16|signalshift[22]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L16|signalshift[22]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000100000001010100010001010000010001000101000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L0|L16|ALT_INV_signalshift[22]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L16|signalshift[22]~2_combout\);

-- Location: FF_X81_Y7_N31
\L0|L16|signalshift[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift[22]~2_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(23));

-- Location: MLABCELL_X82_Y6_N45
\L0|L16|signalshift[24]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[24]~5_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( !\L0|L16|signalshift\(23) ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( \L0|L16|signalshift\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift\(23),
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L16|signalshift[24]~5_combout\);

-- Location: FF_X82_Y6_N47
\L0|L16|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[24]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift[24]~_emulated_q\);

-- Location: MLABCELL_X82_Y6_N24
\L0|L16|signalshift[24]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[24]~4_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L16|signalshift[24]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L16|signalshift[24]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000001110000001000001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L16|ALT_INV_signalshift[24]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L6|ALT_INV_Equal2~0_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L16|signalshift[24]~4_combout\);

-- Location: MLABCELL_X82_Y7_N15
\L0|L16|signalshift[25]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[25]~7_combout\ = ( \L0|L16|signalshift[24]~4_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L16|signalshift[24]~4_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L16|ALT_INV_signalshift[24]~4_combout\,
	combout => \L0|L16|signalshift[25]~7_combout\);

-- Location: FF_X82_Y7_N16
\L0|L16|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[25]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift[25]~_emulated_q\);

-- Location: LABCELL_X85_Y7_N57
\L0|L16|signalshift[25]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[25]~6_combout\ = ( \L4|CS.E1~q\ & ( \L4|CS.E0~q\ & ( !\L5|L6|Equal2~0_combout\ ) ) ) # ( !\L4|CS.E1~q\ & ( \L4|CS.E0~q\ & ( !\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L16|signalshift[25]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L0|L16|ALT_INV_signalshift[25]~_emulated_q\,
	datae => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L16|signalshift[25]~6_combout\);

-- Location: FF_X82_Y7_N29
\L0|L16|signalshift[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift[25]~6_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(26));

-- Location: FF_X88_Y9_N2
\L0|L16|signalshift[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(26),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(27));

-- Location: FF_X88_Y9_N53
\L0|L16|signalshift[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(27),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(28));

-- Location: FF_X88_Y9_N59
\L0|L16|signalshift[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(28),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(29));

-- Location: FF_X88_Y9_N20
\L0|L16|signalshift[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L16|signalshift\(29),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift\(30));

-- Location: LABCELL_X88_Y9_N21
\L0|L16|signalshift[31]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[31]~9_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( !\L0|L16|signalshift\(30) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( \L0|L16|signalshift\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift\(30),
	dataf => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L16|signalshift[31]~9_combout\);

-- Location: FF_X88_Y9_N23
\L0|L16|signalshift[31]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L16|signalshift[31]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L16|signalshift[31]~_emulated_q\);

-- Location: MLABCELL_X84_Y9_N30
\L0|L16|signalshift[31]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L16|signalshift[31]~8_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L16|signalshift[31]~_emulated_q\)))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100101010100011110010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L16|ALT_INV_signalshift[31]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L16|signalshift[31]~8_combout\);

-- Location: LABCELL_X80_Y8_N15
\L0|L8|signalshift[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[0]~feeder_combout\ = \L0|L8|signalshift\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L8|ALT_INV_signalshift\(31),
	combout => \L0|L8|signalshift[0]~feeder_combout\);

-- Location: FF_X80_Y8_N16
\L0|L8|signalshift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[0]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(0));

-- Location: LABCELL_X80_Y8_N57
\L0|L8|signalshift[1]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[1]~25_combout\ = !\L0|L8|signalshift\(0) $ (!\L0|L16|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L8|ALT_INV_signalshift\(0),
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L8|signalshift[1]~25_combout\);

-- Location: FF_X80_Y8_N59
\L0|L8|signalshift[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[1]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[1]~_emulated_q\);

-- Location: LABCELL_X80_Y8_N54
\L0|L8|signalshift[1]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[1]~24_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L16|signalshift[22]~1_combout\ $ (((!\L0|L8|signalshift[1]~_emulated_q\))))) # (\L4|CS.E1~q\ & (((!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110100101110000111010010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datad => \L0|L8|ALT_INV_signalshift[1]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L8|signalshift[1]~24_combout\);

-- Location: LABCELL_X81_Y8_N57
\L0|L8|signalshift[2]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[2]~23_combout\ = ( \L0|L8|signalshift[1]~24_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L8|signalshift[1]~24_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L8|ALT_INV_signalshift[1]~24_combout\,
	combout => \L0|L8|signalshift[2]~23_combout\);

-- Location: FF_X81_Y8_N59
\L0|L8|signalshift[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[2]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[2]~_emulated_q\);

-- Location: LABCELL_X80_Y8_N9
\L0|L8|signalshift[2]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[2]~22_combout\ = ( \L5|L6|Equal2~1_combout\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & (!\L0|L8|signalshift[2]~_emulated_q\ $ (!\L0|L16|signalshift[22]~1_combout\)))) ) ) # ( !\L5|L6|Equal2~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L8|signalshift[2]~_emulated_q\ $ (!\L0|L16|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010001000101010101000100000100010000000000010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L8|ALT_INV_signalshift[2]~_emulated_q\,
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L5|L6|ALT_INV_Equal2~1_combout\,
	combout => \L0|L8|signalshift[2]~22_combout\);

-- Location: LABCELL_X80_Y8_N3
\L0|L8|signalshift[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[3]~21_combout\ = ( \L0|L8|signalshift[2]~22_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L8|signalshift[2]~22_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L8|ALT_INV_signalshift[2]~22_combout\,
	combout => \L0|L8|signalshift[3]~21_combout\);

-- Location: FF_X80_Y8_N5
\L0|L8|signalshift[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[3]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[3]~_emulated_q\);

-- Location: LABCELL_X80_Y8_N0
\L0|L8|signalshift[3]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[3]~20_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L16|signalshift[22]~1_combout\ $ ((!\L0|L8|signalshift[3]~_emulated_q\)))) # (\L4|CS.E1~q\ & (((!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111011010010000111101101001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L8|ALT_INV_signalshift[3]~_emulated_q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L8|signalshift[3]~20_combout\);

-- Location: FF_X80_Y9_N53
\L0|L8|signalshift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift[3]~20_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(4));

-- Location: FF_X80_Y7_N1
\L0|L8|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(4),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(5));

-- Location: LABCELL_X79_Y7_N30
\L0|L8|signalshift[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[6]~19_combout\ = ( \L0|L8|signalshift\(5) & ( !\L0|L12|signalshift[25]~3_combout\ ) ) # ( !\L0|L8|signalshift\(5) & ( \L0|L12|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L8|ALT_INV_signalshift\(5),
	combout => \L0|L8|signalshift[6]~19_combout\);

-- Location: FF_X79_Y7_N31
\L0|L8|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[6]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[6]~_emulated_q\);

-- Location: MLABCELL_X78_Y7_N3
\L0|L8|signalshift[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[6]~18_combout\ = ( \L0|L8|signalshift[6]~_emulated_q\ & ( \L4|CS.E1~q\ & ( (\L5|L17|m~0_combout\ & \L4|CS.E0~q\) ) ) ) # ( !\L0|L8|signalshift[6]~_emulated_q\ & ( \L4|CS.E1~q\ & ( (\L5|L17|m~0_combout\ & \L4|CS.E0~q\) ) ) ) # ( 
-- \L0|L8|signalshift[6]~_emulated_q\ & ( !\L4|CS.E1~q\ & ( (!\L0|L12|signalshift[25]~3_combout\ & \L4|CS.E0~q\) ) ) ) # ( !\L0|L8|signalshift[6]~_emulated_q\ & ( !\L4|CS.E1~q\ & ( (\L0|L12|signalshift[25]~3_combout\ & \L4|CS.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001010101000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	datac => \L5|L17|ALT_INV_m~0_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	datae => \L0|L8|ALT_INV_signalshift[6]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L8|signalshift[6]~18_combout\);

-- Location: LABCELL_X79_Y7_N24
\L0|L8|signalshift[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[7]~17_combout\ = !\L0|L8|signalshift[6]~18_combout\ $ (!\L0|L12|signalshift[25]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L8|ALT_INV_signalshift[6]~18_combout\,
	datad => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	combout => \L0|L8|signalshift[7]~17_combout\);

-- Location: FF_X79_Y7_N25
\L0|L8|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[7]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[7]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N57
\L0|L8|signalshift[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[7]~16_combout\ = ( \L0|L12|signalshift[25]~3_combout\ & ( \L0|L8|signalshift[7]~_emulated_q\ & ( (\L4|CS.E0~q\ & (\L4|CS.E1~q\ & \L5|L17|m~0_combout\)) ) ) ) # ( !\L0|L12|signalshift[25]~3_combout\ & ( \L0|L8|signalshift[7]~_emulated_q\ 
-- & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\) # (\L5|L17|m~0_combout\))) ) ) ) # ( \L0|L12|signalshift[25]~3_combout\ & ( !\L0|L8|signalshift[7]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\) # (\L5|L17|m~0_combout\))) ) ) ) # ( 
-- !\L0|L12|signalshift[25]~3_combout\ & ( !\L0|L8|signalshift[7]~_emulated_q\ & ( (\L4|CS.E0~q\ & (\L4|CS.E1~q\ & \L5|L17|m~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011001100000011001100110000001100110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L17|ALT_INV_m~0_combout\,
	datae => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L8|ALT_INV_signalshift[7]~_emulated_q\,
	combout => \L0|L8|signalshift[7]~16_combout\);

-- Location: FF_X79_Y7_N59
\L0|L8|signalshift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[7]~16_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(8));

-- Location: FF_X79_Y7_N55
\L0|L8|signalshift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(8),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(9));

-- Location: FF_X83_Y7_N25
\L0|L8|signalshift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(9),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(10));

-- Location: FF_X79_Y7_N14
\L0|L8|signalshift[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(10),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(11));

-- Location: FF_X79_Y7_N4
\L0|L8|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(11),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(12));

-- Location: LABCELL_X79_Y7_N0
\L0|L8|signalshift[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[13]~feeder_combout\ = ( \L0|L8|signalshift\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L0|L8|ALT_INV_signalshift\(12),
	combout => \L0|L8|signalshift[13]~feeder_combout\);

-- Location: FF_X79_Y7_N2
\L0|L8|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[13]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(13));

-- Location: LABCELL_X79_Y7_N45
\L0|L8|signalshift[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[14]~15_combout\ = !\L0|L11|signalshift[22]~1_combout\ $ (!\L0|L8|signalshift\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datad => \L0|L8|ALT_INV_signalshift\(13),
	combout => \L0|L8|signalshift[14]~15_combout\);

-- Location: FF_X81_Y7_N23
\L0|L8|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift[14]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[14]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N12
\L0|L8|signalshift[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[14]~14_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L5|L6|Equal2~2_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L8|signalshift[14]~_emulated_q\ $ (!\L0|L11|signalshift[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L8|ALT_INV_signalshift[14]~_emulated_q\,
	datab => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L6|ALT_INV_Equal2~2_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L8|signalshift[14]~14_combout\);

-- Location: LABCELL_X81_Y11_N15
\L0|L8|signalshift[15]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[15]~13_combout\ = !\L0|L4|signalshift[25]~5_combout\ $ (!\L0|L8|signalshift[14]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datad => \L0|L8|ALT_INV_signalshift[14]~14_combout\,
	combout => \L0|L8|signalshift[15]~13_combout\);

-- Location: FF_X81_Y11_N17
\L0|L8|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[15]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[15]~_emulated_q\);

-- Location: LABCELL_X81_Y11_N6
\L0|L8|signalshift[15]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[15]~12_combout\ = ( \L0|L8|signalshift[15]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L4|signalshift[25]~5_combout\)) # (\L4|CS.E1~q\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L0|L8|signalshift[15]~_emulated_q\ & ( (\L4|CS.E0~q\ 
-- & ((!\L4|CS.E1~q\ & (\L0|L4|signalshift[25]~5_combout\)) # (\L4|CS.E1~q\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000000101010001000001000101010000000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L0|L8|ALT_INV_signalshift[15]~_emulated_q\,
	combout => \L0|L8|signalshift[15]~12_combout\);

-- Location: LABCELL_X81_Y11_N9
\L0|L8|signalshift[16]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[16]~11_combout\ = ( \L0|L8|signalshift[15]~12_combout\ & ( !\L0|L4|signalshift[25]~5_combout\ ) ) # ( !\L0|L8|signalshift[15]~12_combout\ & ( \L0|L4|signalshift[25]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	dataf => \L0|L8|ALT_INV_signalshift[15]~12_combout\,
	combout => \L0|L8|signalshift[16]~11_combout\);

-- Location: FF_X81_Y11_N11
\L0|L8|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[16]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[16]~_emulated_q\);

-- Location: LABCELL_X81_Y11_N18
\L0|L8|signalshift[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[16]~10_combout\ = ( \L4|CS.E1~q\ & ( (!\SW[7]~input_o\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[25]~5_combout\ $ (!\L0|L8|signalshift[16]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datab => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datac => \L0|L8|ALT_INV_signalshift[16]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L8|signalshift[16]~10_combout\);

-- Location: LABCELL_X81_Y11_N21
\L0|L8|signalshift[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[17]~9_combout\ = ( \L0|L8|signalshift[16]~10_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L8|signalshift[16]~10_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L8|ALT_INV_signalshift[16]~10_combout\,
	combout => \L0|L8|signalshift[17]~9_combout\);

-- Location: FF_X81_Y11_N23
\L0|L8|signalshift[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[17]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[17]~_emulated_q\);

-- Location: LABCELL_X81_Y11_N27
\L0|L8|signalshift[17]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[17]~8_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L6|Equal2~1_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L8|signalshift[17]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datab => \L0|L8|ALT_INV_signalshift[17]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L8|signalshift[17]~8_combout\);

-- Location: FF_X81_Y11_N28
\L0|L8|signalshift[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[17]~8_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(18));

-- Location: LABCELL_X81_Y11_N24
\L0|L8|signalshift[19]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[19]~7_combout\ = ( \L0|L8|signalshift\(18) & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L8|signalshift\(18) & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L8|ALT_INV_signalshift\(18),
	combout => \L0|L8|signalshift[19]~7_combout\);

-- Location: FF_X81_Y11_N26
\L0|L8|signalshift[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[19]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[19]~_emulated_q\);

-- Location: LABCELL_X81_Y11_N12
\L0|L8|signalshift[19]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[19]~6_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L6|Equal2~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L8|signalshift[19]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datab => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datac => \L0|L8|ALT_INV_signalshift[19]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L8|signalshift[19]~6_combout\);

-- Location: LABCELL_X81_Y9_N36
\L0|L8|signalshift[20]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[20]~5_combout\ = !\L0|L8|signalshift[19]~6_combout\ $ (!\L0|L16|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L8|ALT_INV_signalshift[19]~6_combout\,
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L8|signalshift[20]~5_combout\);

-- Location: FF_X81_Y9_N37
\L0|L8|signalshift[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[20]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[20]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N45
\L0|L8|signalshift[20]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[20]~4_combout\ = ( \L5|L6|Equal2~1_combout\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & (!\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L8|signalshift[20]~_emulated_q\)))) ) ) # ( !\L5|L6|Equal2~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L8|signalshift[20]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010001000101010101000100000100010000000000010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datad => \L0|L8|ALT_INV_signalshift[20]~_emulated_q\,
	dataf => \L5|L6|ALT_INV_Equal2~1_combout\,
	combout => \L0|L8|signalshift[20]~4_combout\);

-- Location: LABCELL_X83_Y7_N36
\L0|L8|signalshift[21]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[21]~3_combout\ = !\L0|L8|signalshift[20]~4_combout\ $ (!\L0|L6|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L8|ALT_INV_signalshift[20]~4_combout\,
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L8|signalshift[21]~3_combout\);

-- Location: FF_X83_Y7_N38
\L0|L8|signalshift[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[21]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[21]~_emulated_q\);

-- Location: LABCELL_X83_Y7_N48
\L0|L8|signalshift[21]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[21]~2_combout\ = ( \L0|L8|signalshift[21]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L6|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~0_combout\)))) ) ) # ( !\L0|L8|signalshift[21]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L6|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001110000000000100111000000000111001000000000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L8|ALT_INV_signalshift[21]~_emulated_q\,
	combout => \L0|L8|signalshift[21]~2_combout\);

-- Location: FF_X83_Y7_N50
\L0|L8|signalshift[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[21]~2_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(22));

-- Location: FF_X83_Y7_N47
\L0|L8|signalshift[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(22),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(23));

-- Location: FF_X83_Y7_N17
\L0|L8|signalshift[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(23),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(24));

-- Location: LABCELL_X83_Y7_N6
\L0|L8|signalshift[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[25]~1_combout\ = ( \L0|L8|signalshift\(24) & ( !\L0|L11|signalshift[22]~1_combout\ ) ) # ( !\L0|L8|signalshift\(24) & ( \L0|L11|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L8|ALT_INV_signalshift\(24),
	combout => \L0|L8|signalshift[25]~1_combout\);

-- Location: FF_X83_Y7_N8
\L0|L8|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L8|signalshift[25]~1_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift[25]~_emulated_q\);

-- Location: MLABCELL_X82_Y7_N36
\L0|L8|signalshift[25]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L8|signalshift[25]~0_combout\ = ( \L0|L11|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L8|signalshift[25]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~2_combout\)))) ) ) # ( !\L0|L11|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L8|signalshift[25]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010101000101000000010100010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L6|ALT_INV_Equal2~2_combout\,
	datad => \L0|L8|ALT_INV_signalshift[25]~_emulated_q\,
	dataf => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L8|signalshift[25]~0_combout\);

-- Location: FF_X81_Y6_N41
\L0|L8|signalshift[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift[25]~0_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(26));

-- Location: FF_X81_Y6_N5
\L0|L8|signalshift[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(26),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(27));

-- Location: FF_X81_Y6_N53
\L0|L8|signalshift[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(27),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(28));

-- Location: FF_X81_Y6_N56
\L0|L8|signalshift[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(28),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(29));

-- Location: FF_X85_Y8_N5
\L0|L8|signalshift[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(29),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(30));

-- Location: FF_X85_Y8_N2
\L0|L8|signalshift[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L8|signalshift\(30),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L8|signalshift\(31));

-- Location: LABCELL_X85_Y9_N33
\L0|L0|WideOr16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|WideOr16~0_combout\ = ( !\L0|L0|CS.E6~q\ & ( (!\L0|L0|CS.E4~q\ & (\L0|L0|CS.E7~q\ & !\L0|L0|CS.E5~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_CS.E4~q\,
	datac => \L0|L0|ALT_INV_CS.E7~q\,
	datad => \L0|L0|ALT_INV_CS.E5~q\,
	dataf => \L0|L0|ALT_INV_CS.E6~q\,
	combout => \L0|L0|WideOr16~0_combout\);

-- Location: LABCELL_X85_Y8_N48
\L0|L0|WideOr16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|WideOr16~combout\ = ( \L0|L0|WideOr16~0_combout\ & ( !\L0|L0|WideOr17~0_combout\ ) ) # ( !\L0|L0|WideOr16~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L0|ALT_INV_WideOr17~0_combout\,
	dataf => \L0|L0|ALT_INV_WideOr16~0_combout\,
	combout => \L0|L0|WideOr16~combout\);

-- Location: LABCELL_X85_Y8_N0
\L5|L20|x[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L20|x[31]~0_combout\ = ( \L0|L8|signalshift\(31) & ( \L0|L0|WideOr16~combout\ & ( (\L0|L0|WideOr17~combout\) # (\L0|L4|signalshift\(31)) ) ) ) # ( !\L0|L8|signalshift\(31) & ( \L0|L0|WideOr16~combout\ & ( (\L0|L4|signalshift\(31) & 
-- !\L0|L0|WideOr17~combout\) ) ) ) # ( \L0|L8|signalshift\(31) & ( !\L0|L0|WideOr16~combout\ & ( (!\L0|L0|WideOr17~combout\ & (\L0|L12|signalshift\(31))) # (\L0|L0|WideOr17~combout\ & ((\L0|L16|signalshift[31]~8_combout\))) ) ) ) # ( 
-- !\L0|L8|signalshift\(31) & ( !\L0|L0|WideOr16~combout\ & ( (!\L0|L0|WideOr17~combout\ & (\L0|L12|signalshift\(31))) # (\L0|L0|WideOr17~combout\ & ((\L0|L16|signalshift[31]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift\(31),
	datab => \L0|L12|ALT_INV_signalshift\(31),
	datac => \L0|L0|ALT_INV_WideOr17~combout\,
	datad => \L0|L16|ALT_INV_signalshift[31]~8_combout\,
	datae => \L0|L8|ALT_INV_signalshift\(31),
	dataf => \L0|L0|ALT_INV_WideOr16~combout\,
	combout => \L5|L20|x[31]~0_combout\);

-- Location: FF_X80_Y9_N17
\L0|L13|signalshift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift[31]~10_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(0));

-- Location: FF_X78_Y9_N58
\L0|L13|signalshift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift\(0),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(1));

-- Location: LABCELL_X81_Y9_N51
\L0|L13|signalshift[2]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[2]~29_combout\ = ( \L0|L11|signalshift[22]~1_combout\ & ( !\L0|L13|signalshift\(1) ) ) # ( !\L0|L11|signalshift[22]~1_combout\ & ( \L0|L13|signalshift\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L13|ALT_INV_signalshift\(1),
	dataf => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L13|signalshift[2]~29_combout\);

-- Location: FF_X81_Y9_N52
\L0|L13|signalshift[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[2]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[2]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N33
\L0|L13|signalshift[2]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[2]~28_combout\ = ( \L4|CS.E1~q\ & ( (\L5|L6|Equal2~2_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L13|signalshift[2]~_emulated_q\ $ (!\L0|L11|signalshift[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~2_combout\,
	datab => \L0|L13|ALT_INV_signalshift[2]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L13|signalshift[2]~28_combout\);

-- Location: FF_X79_Y7_N34
\L0|L13|signalshift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[2]~28_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(3));

-- Location: LABCELL_X80_Y6_N9
\L0|L13|signalshift[4]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[4]~27_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( !\L0|L13|signalshift\(3) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( \L0|L13|signalshift\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L13|ALT_INV_signalshift\(3),
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L13|signalshift[4]~27_combout\);

-- Location: FF_X80_Y6_N11
\L0|L13|signalshift[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[4]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[4]~_emulated_q\);

-- Location: LABCELL_X80_Y6_N36
\L0|L13|signalshift[4]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[4]~26_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L13|signalshift[4]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L13|signalshift[4]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111010000000000011101000000000110010100000000011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datab => \L0|L13|ALT_INV_signalshift[4]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L13|signalshift[4]~26_combout\);

-- Location: LABCELL_X80_Y6_N27
\L0|L13|signalshift[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[5]~25_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( !\L0|L13|signalshift[4]~26_combout\ ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( \L0|L13|signalshift[4]~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L13|ALT_INV_signalshift[4]~26_combout\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L13|signalshift[5]~25_combout\);

-- Location: FF_X80_Y6_N29
\L0|L13|signalshift[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[5]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[5]~_emulated_q\);

-- Location: LABCELL_X80_Y6_N12
\L0|L13|signalshift[5]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[5]~24_combout\ = ( \L4|CS.E1~q\ & ( \L0|L16|signalshift[22]~1_combout\ & ( (!\L5|L6|Equal2~1_combout\ & \L4|CS.E0~q\) ) ) ) # ( !\L4|CS.E1~q\ & ( \L0|L16|signalshift[22]~1_combout\ & ( (!\L0|L13|signalshift[5]~_emulated_q\ & 
-- \L4|CS.E0~q\) ) ) ) # ( \L4|CS.E1~q\ & ( !\L0|L16|signalshift[22]~1_combout\ & ( (!\L5|L6|Equal2~1_combout\ & \L4|CS.E0~q\) ) ) ) # ( !\L4|CS.E1~q\ & ( !\L0|L16|signalshift[22]~1_combout\ & ( (\L0|L13|signalshift[5]~_emulated_q\ & \L4|CS.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001111000000000000101010100000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L13|ALT_INV_signalshift[5]~_emulated_q\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	datae => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L13|signalshift[5]~24_combout\);

-- Location: MLABCELL_X82_Y7_N30
\L0|L13|signalshift[6]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[6]~23_combout\ = ( \L0|L12|signalshift[25]~3_combout\ & ( !\L0|L13|signalshift[5]~24_combout\ ) ) # ( !\L0|L12|signalshift[25]~3_combout\ & ( \L0|L13|signalshift[5]~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L13|ALT_INV_signalshift[5]~24_combout\,
	dataf => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	combout => \L0|L13|signalshift[6]~23_combout\);

-- Location: FF_X82_Y7_N31
\L0|L13|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[6]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[6]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N9
\L0|L13|signalshift[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[6]~22_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L12|signalshift[25]~3_combout\ $ ((!\L0|L13|signalshift[6]~_emulated_q\)))) # (\L4|CS.E1~q\ & (((\L5|L17|m~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100000011011110110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	datab => \L0|L13|ALT_INV_signalshift[6]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L17|ALT_INV_m~0_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L13|signalshift[6]~22_combout\);

-- Location: LABCELL_X79_Y7_N6
\L0|L13|signalshift[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[7]~21_combout\ = ( \L0|L13|signalshift[6]~22_combout\ & ( !\L0|L12|signalshift[25]~3_combout\ ) ) # ( !\L0|L13|signalshift[6]~22_combout\ & ( \L0|L12|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L13|ALT_INV_signalshift[6]~22_combout\,
	combout => \L0|L13|signalshift[7]~21_combout\);

-- Location: FF_X79_Y7_N8
\L0|L13|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[7]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[7]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N39
\L0|L13|signalshift[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[7]~20_combout\ = ( \L0|L12|signalshift[25]~3_combout\ & ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L13|signalshift[7]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L17|m~0_combout\)) ) ) ) # ( !\L0|L12|signalshift[25]~3_combout\ & ( 
-- \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((\L0|L13|signalshift[7]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L17|m~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110101001101011100010111000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m~0_combout\,
	datab => \L0|L13|ALT_INV_signalshift[7]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datae => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L13|signalshift[7]~20_combout\);

-- Location: FF_X82_Y7_N22
\L0|L13|signalshift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift[7]~20_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(8));

-- Location: FF_X81_Y7_N1
\L0|L13|signalshift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift\(8),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(9));

-- Location: LABCELL_X79_Y7_N21
\L0|L13|signalshift[10]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[10]~19_combout\ = ( \L0|L13|signalshift\(9) & ( !\L0|L11|signalshift[22]~1_combout\ ) ) # ( !\L0|L13|signalshift\(9) & ( \L0|L11|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L13|ALT_INV_signalshift\(9),
	combout => \L0|L13|signalshift[10]~19_combout\);

-- Location: FF_X79_Y7_N22
\L0|L13|signalshift[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[10]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[10]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N18
\L0|L13|signalshift[10]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[10]~18_combout\ = ( \L0|L13|signalshift[10]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L11|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~2_combout\)))) ) ) # ( !\L0|L13|signalshift[10]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L11|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000000000011010100000000110001010000000011000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~2_combout\,
	datab => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L13|ALT_INV_signalshift[10]~_emulated_q\,
	combout => \L0|L13|signalshift[10]~18_combout\);

-- Location: FF_X79_Y7_N19
\L0|L13|signalshift[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[10]~18_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(11));

-- Location: LABCELL_X83_Y6_N3
\L0|L13|signalshift[12]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[12]~17_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( !\L0|L13|signalshift\(11) ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( \L0|L13|signalshift\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L13|ALT_INV_signalshift\(11),
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L13|signalshift[12]~17_combout\);

-- Location: FF_X83_Y6_N4
\L0|L13|signalshift[12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[12]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[12]~_emulated_q\);

-- Location: LABCELL_X83_Y6_N0
\L0|L13|signalshift[12]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[12]~16_combout\ = ( \L0|L13|signalshift[12]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L6|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) ) # ( !\L0|L13|signalshift[12]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L6|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110000000100010011000000100010001100000010001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L13|ALT_INV_signalshift[12]~_emulated_q\,
	combout => \L0|L13|signalshift[12]~16_combout\);

-- Location: FF_X83_Y6_N1
\L0|L13|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[12]~16_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(13));

-- Location: FF_X83_Y6_N41
\L0|L13|signalshift[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift\(13),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(14));

-- Location: LABCELL_X83_Y6_N36
\L0|L13|signalshift[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[15]~15_combout\ = !\L0|L13|signalshift\(14) $ (!\L0|L4|signalshift[25]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L13|ALT_INV_signalshift\(14),
	datab => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	combout => \L0|L13|signalshift[15]~15_combout\);

-- Location: FF_X83_Y6_N37
\L0|L13|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[15]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[15]~_emulated_q\);

-- Location: LABCELL_X83_Y6_N51
\L0|L13|signalshift[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[15]~14_combout\ = ( !\SW[7]~input_o\ & ( \L4|CS.E1~q\ & ( \L4|CS.E0~q\ ) ) ) # ( \SW[7]~input_o\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[25]~5_combout\ $ (!\L0|L13|signalshift[15]~_emulated_q\))) ) ) ) # ( 
-- !\SW[7]~input_o\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[25]~5_combout\ $ (!\L0|L13|signalshift[15]~_emulated_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datab => \L0|L13|ALT_INV_signalshift[15]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datae => \ALT_INV_SW[7]~input_o\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L13|signalshift[15]~14_combout\);

-- Location: FF_X83_Y6_N52
\L0|L13|signalshift[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[15]~14_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(16));

-- Location: LABCELL_X83_Y6_N57
\L0|L13|signalshift[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[17]~feeder_combout\ = ( \L0|L13|signalshift\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L0|L13|ALT_INV_signalshift\(16),
	combout => \L0|L13|signalshift[17]~feeder_combout\);

-- Location: FF_X83_Y6_N59
\L0|L13|signalshift[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[17]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(17));

-- Location: LABCELL_X83_Y6_N54
\L0|L13|signalshift[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[18]~feeder_combout\ = \L0|L13|signalshift\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L13|ALT_INV_signalshift\(17),
	combout => \L0|L13|signalshift[18]~feeder_combout\);

-- Location: FF_X83_Y6_N56
\L0|L13|signalshift[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[18]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(18));

-- Location: FF_X83_Y6_N22
\L0|L13|signalshift[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift\(18),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(19));

-- Location: FF_X83_Y6_N49
\L0|L13|signalshift[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift\(19),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(20));

-- Location: LABCELL_X83_Y6_N9
\L0|L13|signalshift[21]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[21]~13_combout\ = ( \L0|L13|signalshift\(20) & ( !\L0|L4|signalshift[25]~5_combout\ ) ) # ( !\L0|L13|signalshift\(20) & ( \L0|L4|signalshift[25]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	dataf => \L0|L13|ALT_INV_signalshift\(20),
	combout => \L0|L13|signalshift[21]~13_combout\);

-- Location: FF_X83_Y6_N11
\L0|L13|signalshift[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[21]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[21]~_emulated_q\);

-- Location: LABCELL_X83_Y6_N30
\L0|L13|signalshift[21]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[21]~12_combout\ = ( \L4|CS.E0~q\ & ( \L4|CS.E1~q\ & ( !\SW[7]~input_o\ ) ) ) # ( \L4|CS.E0~q\ & ( !\L4|CS.E1~q\ & ( !\L0|L4|signalshift[25]~5_combout\ $ (!\L0|L13|signalshift[21]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datab => \ALT_INV_SW[7]~input_o\,
	datad => \L0|L13|ALT_INV_signalshift[21]~_emulated_q\,
	datae => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L13|signalshift[21]~12_combout\);

-- Location: MLABCELL_X82_Y6_N33
\L0|L13|signalshift[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[22]~1_combout\ = ( !\L0|L5|signalshift[22]~1_combout\ & ( \L0|L13|signalshift[21]~12_combout\ ) ) # ( \L0|L5|signalshift[22]~1_combout\ & ( !\L0|L13|signalshift[21]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L13|ALT_INV_signalshift[21]~12_combout\,
	combout => \L0|L13|signalshift[22]~1_combout\);

-- Location: FF_X82_Y6_N35
\L0|L13|signalshift[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[22]~1_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[22]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N3
\L0|L13|signalshift[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[22]~0_combout\ = ( \L5|L6|Equal2~0_combout\ & ( \L4|CS.E1~q\ & ( \L4|CS.E0~q\ ) ) ) # ( \L5|L6|Equal2~0_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[22]~1_combout\ $ (!\L0|L13|signalshift[22]~_emulated_q\))) ) ) 
-- ) # ( !\L5|L6|Equal2~0_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[22]~1_combout\ $ (!\L0|L13|signalshift[22]~_emulated_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	datab => \L0|L13|ALT_INV_signalshift[22]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	datae => \L5|L6|ALT_INV_Equal2~0_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L13|signalshift[22]~0_combout\);

-- Location: FF_X81_Y8_N17
\L0|L13|signalshift[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift[22]~0_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(23));

-- Location: LABCELL_X80_Y11_N33
\L0|L13|signalshift[24]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[24]~3_combout\ = ( \L0|L5|signalshift[23]~5_combout\ & ( !\L0|L13|signalshift\(23) ) ) # ( !\L0|L5|signalshift[23]~5_combout\ & ( \L0|L13|signalshift\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L13|ALT_INV_signalshift\(23),
	dataf => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	combout => \L0|L13|signalshift[24]~3_combout\);

-- Location: FF_X80_Y11_N35
\L0|L13|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[24]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[24]~_emulated_q\);

-- Location: LABCELL_X80_Y11_N30
\L0|L13|signalshift[24]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[24]~2_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L5|signalshift[23]~5_combout\ $ (((!\L0|L13|signalshift[24]~_emulated_q\))))) # (\L4|CS.E1~q\ & (((\SW[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010001100110101101000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \L0|L13|ALT_INV_signalshift[24]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L13|signalshift[24]~2_combout\);

-- Location: LABCELL_X80_Y11_N15
\L0|L13|signalshift[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[25]~5_combout\ = ( \L0|L13|signalshift[24]~2_combout\ & ( !\L0|L5|signalshift[23]~5_combout\ ) ) # ( !\L0|L13|signalshift[24]~2_combout\ & ( \L0|L5|signalshift[23]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	dataf => \L0|L13|ALT_INV_signalshift[24]~2_combout\,
	combout => \L0|L13|signalshift[25]~5_combout\);

-- Location: FF_X80_Y11_N17
\L0|L13|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[25]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[25]~_emulated_q\);

-- Location: LABCELL_X80_Y11_N12
\L0|L13|signalshift[25]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[25]~4_combout\ = ( \L0|L13|signalshift[25]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[23]~5_combout\)) # (\L4|CS.E1~q\ & ((\SW[7]~input_o\))))) ) ) # ( !\L0|L13|signalshift[25]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[23]~5_combout\)) # (\L4|CS.E1~q\ & ((\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001010000001100001010000000110000101000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L13|ALT_INV_signalshift[25]~_emulated_q\,
	combout => \L0|L13|signalshift[25]~4_combout\);

-- Location: LABCELL_X80_Y11_N9
\L0|L13|signalshift[26]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[26]~7_combout\ = ( \L0|L13|signalshift[25]~4_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L13|signalshift[25]~4_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L13|ALT_INV_signalshift[25]~4_combout\,
	combout => \L0|L13|signalshift[26]~7_combout\);

-- Location: FF_X80_Y11_N11
\L0|L13|signalshift[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[26]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[26]~_emulated_q\);

-- Location: LABCELL_X80_Y11_N51
\L0|L13|signalshift[26]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[26]~6_combout\ = ( \L0|L13|signalshift[26]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) ) # ( !\L0|L13|signalshift[26]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000000101010001000001000101010000000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L0|L13|ALT_INV_signalshift[26]~_emulated_q\,
	combout => \L0|L13|signalshift[26]~6_combout\);

-- Location: LABCELL_X80_Y11_N48
\L0|L13|signalshift[27]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[27]~9_combout\ = ( \L0|L13|signalshift[26]~6_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L13|signalshift[26]~6_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L13|ALT_INV_signalshift[26]~6_combout\,
	combout => \L0|L13|signalshift[27]~9_combout\);

-- Location: FF_X80_Y11_N49
\L0|L13|signalshift[27]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L13|signalshift[27]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[27]~_emulated_q\);

-- Location: LABCELL_X77_Y11_N3
\L0|L13|signalshift[27]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[27]~8_combout\ = ( \L4|CS.E0~q\ & ( \L4|CS.E1~q\ & ( !\L5|L17|m[25]~1_combout\ ) ) ) # ( \L4|CS.E0~q\ & ( !\L4|CS.E1~q\ & ( !\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L13|signalshift[27]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L13|ALT_INV_signalshift[27]~_emulated_q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	datae => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L13|signalshift[27]~8_combout\);

-- Location: FF_X80_Y11_N38
\L0|L13|signalshift[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift[27]~8_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(28));

-- Location: FF_X78_Y9_N26
\L0|L13|signalshift[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift\(28),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(29));

-- Location: FF_X85_Y8_N29
\L0|L13|signalshift[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift\(29),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift\(30));

-- Location: LABCELL_X80_Y9_N21
\L0|L13|signalshift[31]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[31]~11_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( !\L0|L13|signalshift\(30) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( \L0|L13|signalshift\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L13|ALT_INV_signalshift\(30),
	datae => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L13|signalshift[31]~11_combout\);

-- Location: FF_X81_Y9_N41
\L0|L13|signalshift[31]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L13|signalshift[31]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L13|signalshift[31]~_emulated_q\);

-- Location: MLABCELL_X84_Y9_N45
\L0|L13|signalshift[31]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L13|signalshift[31]~10_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L13|signalshift[31]~_emulated_q\)))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100101010100011110010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L13|ALT_INV_signalshift[31]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L13|signalshift[31]~10_combout\);

-- Location: LABCELL_X79_Y8_N3
\L0|L17|signalshift[20]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[20]~19_combout\ = (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L17|signalshift[20]~19_combout\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001010000001100000101000000110000010100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	datab => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L17|signalshift[20]~19_combout\);

-- Location: LABCELL_X79_Y8_N48
\L0|L17|signalshift[19]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[19]~23_combout\ = ( \L0|L17|signalshift[19]~23_combout\ & ( \L4|CS.E0~q\ ) ) # ( !\L0|L17|signalshift[19]~23_combout\ & ( (\L4|CS.E1~q\ & \L4|CS.E0~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L17|ALT_INV_signalshift[19]~23_combout\,
	combout => \L0|L17|signalshift[19]~23_combout\);

-- Location: FF_X87_Y9_N16
\L0|L17|signalshift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L17|signalshift[31]~14_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift\(0));

-- Location: FF_X79_Y8_N31
\L0|L17|signalshift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L17|signalshift\(0),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift\(1));

-- Location: LABCELL_X79_Y8_N57
\L0|L17|signalshift[2]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[2]~55_combout\ = ( !\L0|L11|signalshift[22]~1_combout\ & ( \L0|L17|signalshift\(1) ) ) # ( \L0|L11|signalshift[22]~1_combout\ & ( !\L0|L17|signalshift\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift\(1),
	combout => \L0|L17|signalshift[2]~55_combout\);

-- Location: FF_X79_Y8_N59
\L0|L17|signalshift[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[2]~55_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[2]~_emulated_q\);

-- Location: MLABCELL_X78_Y8_N24
\L0|L17|signalshift[2]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[2]~54_combout\ = ( \L5|L6|Equal2~2_combout\ & ( \L4|CS.E1~q\ & ( \L4|CS.E0~q\ ) ) ) # ( \L5|L6|Equal2~2_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L11|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[2]~_emulated_q\))) ) ) 
-- ) # ( !\L5|L6|Equal2~2_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L11|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[2]~_emulated_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datab => \L0|L17|ALT_INV_signalshift[2]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	datae => \L5|L6|ALT_INV_Equal2~2_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L17|signalshift[2]~54_combout\);

-- Location: LABCELL_X79_Y8_N21
\L0|L17|signalshift[3]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[3]~53_combout\ = ( \L0|L17|signalshift[2]~54_combout\ & ( !\L0|L4|signalshift[25]~5_combout\ ) ) # ( !\L0|L17|signalshift[2]~54_combout\ & ( \L0|L4|signalshift[25]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[2]~54_combout\,
	combout => \L0|L17|signalshift[3]~53_combout\);

-- Location: FF_X79_Y8_N22
\L0|L17|signalshift[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[3]~53_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[3]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N24
\L0|L17|signalshift[3]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[3]~52_combout\ = ( \L4|CS.E1~q\ & ( (!\SW[7]~input_o\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[25]~5_combout\ $ (!\L0|L17|signalshift[3]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \L0|L17|ALT_INV_signalshift[3]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L17|signalshift[3]~52_combout\);

-- Location: MLABCELL_X78_Y9_N27
\L0|L17|signalshift[4]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[4]~51_combout\ = !\L0|L17|signalshift[3]~52_combout\ $ (!\L0|L4|signalshift[25]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L17|ALT_INV_signalshift[3]~52_combout\,
	datad => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	combout => \L0|L17|signalshift[4]~51_combout\);

-- Location: FF_X78_Y9_N29
\L0|L17|signalshift[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[4]~51_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[4]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N48
\L0|L17|signalshift[4]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[4]~50_combout\ = ( \L4|CS.E1~q\ & ( (!\SW[7]~input_o\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L17|signalshift[4]~_emulated_q\ $ (!\L0|L4|signalshift[25]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[4]~_emulated_q\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L17|signalshift[4]~50_combout\);

-- Location: MLABCELL_X78_Y9_N51
\L0|L17|signalshift[5]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[5]~49_combout\ = !\L0|L17|signalshift[4]~50_combout\ $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L17|ALT_INV_signalshift[4]~50_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L17|signalshift[5]~49_combout\);

-- Location: FF_X78_Y9_N52
\L0|L17|signalshift[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[5]~49_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[5]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N6
\L0|L17|signalshift[5]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[5]~48_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L17|signalshift[5]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L17|ALT_INV_signalshift[5]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L17|signalshift[5]~48_combout\);

-- Location: MLABCELL_X78_Y9_N9
\L0|L17|signalshift[6]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[6]~47_combout\ = ( \L0|L17|signalshift[5]~48_combout\ & ( !\L0|L5|signalshift[23]~5_combout\ ) ) # ( !\L0|L17|signalshift[5]~48_combout\ & ( \L0|L5|signalshift[23]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[5]~48_combout\,
	combout => \L0|L17|signalshift[6]~47_combout\);

-- Location: FF_X78_Y9_N11
\L0|L17|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[6]~47_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[6]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N42
\L0|L17|signalshift[6]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[6]~46_combout\ = ( \L0|L17|signalshift[6]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[23]~5_combout\)) # (\L4|CS.E1~q\ & ((\SW[7]~input_o\))))) ) ) # ( !\L0|L17|signalshift[6]~_emulated_q\ & ( (\L4|CS.E0~q\ 
-- & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[23]~5_combout\)) # (\L4|CS.E1~q\ & ((\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111000000100000011100001000000011010000100000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L0|L17|ALT_INV_signalshift[6]~_emulated_q\,
	combout => \L0|L17|signalshift[6]~46_combout\);

-- Location: MLABCELL_X78_Y9_N45
\L0|L17|signalshift[7]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[7]~45_combout\ = !\L0|L17|signalshift[6]~46_combout\ $ (!\L0|L5|signalshift[23]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L17|ALT_INV_signalshift[6]~46_combout\,
	datad => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	combout => \L0|L17|signalshift[7]~45_combout\);

-- Location: FF_X78_Y9_N47
\L0|L17|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[7]~45_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[7]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N39
\L0|L17|signalshift[7]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[7]~44_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \SW[7]~input_o\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[23]~5_combout\ $ (!\L0|L17|signalshift[7]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L0|L17|ALT_INV_signalshift[7]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L17|signalshift[7]~44_combout\);

-- Location: MLABCELL_X78_Y9_N36
\L0|L17|signalshift[8]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[8]~43_combout\ = ( \L0|L17|signalshift[7]~44_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[7]~44_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[7]~44_combout\,
	combout => \L0|L17|signalshift[8]~43_combout\);

-- Location: FF_X78_Y9_N37
\L0|L17|signalshift[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[8]~43_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[8]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N3
\L0|L17|signalshift[8]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[8]~42_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[8]~_emulated_q\)))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011011101100010001101110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datad => \L0|L17|ALT_INV_signalshift[8]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L17|signalshift[8]~42_combout\);

-- Location: LABCELL_X79_Y9_N36
\L0|L17|signalshift[9]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[9]~41_combout\ = ( \L0|L17|signalshift[8]~42_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[8]~42_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[8]~42_combout\,
	combout => \L0|L17|signalshift[9]~41_combout\);

-- Location: FF_X79_Y9_N37
\L0|L17|signalshift[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[9]~41_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[9]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N21
\L0|L17|signalshift[9]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[9]~40_combout\ = ( \L4|CS.E1~q\ & ( (\SW[8]~input_o\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[9]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L0|L17|ALT_INV_signalshift[9]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L17|signalshift[9]~40_combout\);

-- Location: MLABCELL_X78_Y9_N18
\L0|L17|signalshift[10]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[10]~39_combout\ = ( \L0|L17|signalshift[9]~40_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[9]~40_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[9]~40_combout\,
	combout => \L0|L17|signalshift[10]~39_combout\);

-- Location: FF_X78_Y9_N20
\L0|L17|signalshift[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[10]~39_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[10]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N15
\L0|L17|signalshift[10]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[10]~38_combout\ = ( \L4|CS.E1~q\ & ( (\SW[8]~input_o\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[10]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datab => \L0|L17|ALT_INV_signalshift[10]~_emulated_q\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L17|signalshift[10]~38_combout\);

-- Location: MLABCELL_X78_Y9_N12
\L0|L17|signalshift[11]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[11]~37_combout\ = ( \L0|L17|signalshift[10]~38_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[10]~38_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[10]~38_combout\,
	combout => \L0|L17|signalshift[11]~37_combout\);

-- Location: FF_X78_Y9_N13
\L0|L17|signalshift[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[11]~37_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[11]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N33
\L0|L17|signalshift[11]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[11]~36_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( \L0|L17|signalshift[11]~_emulated_q\ & ( (\L4|CS.E0~q\ & (\SW[8]~input_o\ & \L4|CS.E1~q\)) ) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( \L0|L17|signalshift[11]~_emulated_q\ 
-- & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\) # (\SW[8]~input_o\))) ) ) ) # ( \L0|L2|signalshift[22]~1_combout\ & ( !\L0|L17|signalshift[11]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\) # (\SW[8]~input_o\))) ) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( 
-- !\L0|L17|signalshift[11]~_emulated_q\ & ( (\L4|CS.E0~q\ & (\SW[8]~input_o\ & \L4|CS.E1~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001010100010101000101010001010100010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datae => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[11]~_emulated_q\,
	combout => \L0|L17|signalshift[11]~36_combout\);

-- Location: FF_X78_Y9_N34
\L0|L17|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[11]~36_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift\(12));

-- Location: FF_X78_Y9_N32
\L0|L17|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L17|signalshift\(12),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift\(13));

-- Location: MLABCELL_X78_Y9_N57
\L0|L17|signalshift[14]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[14]~35_combout\ = ( \L0|L17|signalshift\(13) & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L17|signalshift\(13) & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L17|ALT_INV_signalshift\(13),
	combout => \L0|L17|signalshift[14]~35_combout\);

-- Location: FF_X79_Y9_N32
\L0|L17|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L17|signalshift[14]~35_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[14]~_emulated_q\);

-- Location: LABCELL_X79_Y8_N9
\L0|L17|signalshift[14]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[14]~34_combout\ = ( \L5|L17|m[25]~1_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & (!\L0|L17|signalshift[14]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\)))) ) ) # ( !\L5|L17|m[25]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L17|signalshift[14]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110001000100110011000100000010001000000000001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L17|ALT_INV_signalshift[14]~_emulated_q\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L5|L17|ALT_INV_m[25]~1_combout\,
	combout => \L0|L17|signalshift[14]~34_combout\);

-- Location: LABCELL_X79_Y8_N18
\L0|L17|signalshift[15]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[15]~33_combout\ = ( \L0|L17|signalshift[14]~34_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[14]~34_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[14]~34_combout\,
	combout => \L0|L17|signalshift[15]~33_combout\);

-- Location: FF_X79_Y8_N19
\L0|L17|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[15]~33_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[15]~_emulated_q\);

-- Location: LABCELL_X79_Y8_N27
\L0|L17|signalshift[15]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[15]~32_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[15]~_emulated_q\)))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100010101010011110001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datac => \L0|L17|ALT_INV_signalshift[15]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L17|signalshift[15]~32_combout\);

-- Location: LABCELL_X79_Y8_N24
\L0|L17|signalshift[16]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[16]~31_combout\ = ( \L0|L17|signalshift[15]~32_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[15]~32_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[15]~32_combout\,
	combout => \L0|L17|signalshift[16]~31_combout\);

-- Location: FF_X79_Y8_N26
\L0|L17|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[16]~31_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[16]~_emulated_q\);

-- Location: LABCELL_X79_Y8_N15
\L0|L17|signalshift[16]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[16]~30_combout\ = ( \SW[8]~input_o\ & ( (\L4|CS.E0~q\ & ((!\L0|L17|signalshift[16]~_emulated_q\ $ (!\L0|L2|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\))) ) ) # ( !\SW[8]~input_o\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & 
-- (!\L0|L17|signalshift[16]~_emulated_q\ $ (!\L0|L2|signalshift[22]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000000000000100100000000000010010001100110001001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[16]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \L0|L17|signalshift[16]~30_combout\);

-- Location: LABCELL_X79_Y8_N12
\L0|L17|signalshift[17]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[17]~29_combout\ = ( \L0|L17|signalshift[16]~30_combout\ & ( !\L0|L11|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[16]~30_combout\ & ( \L0|L11|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[16]~30_combout\,
	combout => \L0|L17|signalshift[17]~29_combout\);

-- Location: FF_X79_Y8_N14
\L0|L17|signalshift[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[17]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[17]~_emulated_q\);

-- Location: LABCELL_X79_Y8_N45
\L0|L17|signalshift[17]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[17]~28_combout\ = ( \L0|L11|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L17|signalshift[17]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~2_combout\))))) ) ) # ( !\L0|L11|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L17|signalshift[17]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001100100000001100010010000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L17|ALT_INV_signalshift[17]~_emulated_q\,
	datad => \L5|L6|ALT_INV_Equal2~2_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L17|signalshift[17]~28_combout\);

-- Location: LABCELL_X80_Y8_N42
\L0|L17|signalshift[18]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[18]~27_combout\ = ( \L0|L17|signalshift[17]~28_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[17]~28_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[17]~28_combout\,
	combout => \L0|L17|signalshift[18]~27_combout\);

-- Location: FF_X80_Y8_N44
\L0|L17|signalshift[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[18]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[18]~_emulated_q\);

-- Location: LABCELL_X79_Y8_N51
\L0|L17|signalshift[18]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[18]~26_combout\ = ( \SW[8]~input_o\ & ( (\L4|CS.E0~q\ & ((!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[18]~_emulated_q\)) # (\L4|CS.E1~q\))) ) ) # ( !\SW[8]~input_o\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & 
-- (!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[18]~_emulated_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100000000000100010000000010011001100010001001100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datad => \L0|L17|ALT_INV_signalshift[18]~_emulated_q\,
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \L0|L17|signalshift[18]~26_combout\);

-- Location: LABCELL_X79_Y8_N36
\L0|L17|signalshift[19]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[19]~25_combout\ = ( \L0|L17|signalshift[18]~26_combout\ & ( !\L0|L17|signalshift[19]~23_combout\ ) ) # ( !\L0|L17|signalshift[18]~26_combout\ & ( \L0|L17|signalshift[19]~23_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[19]~23_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[18]~26_combout\,
	combout => \L0|L17|signalshift[19]~25_combout\);

-- Location: FF_X79_Y8_N38
\L0|L17|signalshift[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[19]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[19]~_emulated_q\);

-- Location: LABCELL_X79_Y8_N39
\L0|L17|signalshift[19]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[19]~24_combout\ = ( \L4|CS.E0~q\ & ( (!\L0|L17|signalshift[19]~23_combout\ $ (!\L0|L17|signalshift[19]~_emulated_q\)) # (\L4|CS.E1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111101011110101111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[19]~23_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L17|ALT_INV_signalshift[19]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L17|signalshift[19]~24_combout\);

-- Location: LABCELL_X79_Y8_N0
\L0|L17|signalshift[20]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[20]~21_combout\ = ( \L0|L17|signalshift[19]~24_combout\ & ( !\L0|L17|signalshift[20]~19_combout\ ) ) # ( !\L0|L17|signalshift[19]~24_combout\ & ( \L0|L17|signalshift[20]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[19]~24_combout\,
	combout => \L0|L17|signalshift[20]~21_combout\);

-- Location: FF_X79_Y8_N2
\L0|L17|signalshift[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[20]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[20]~_emulated_q\);

-- Location: LABCELL_X79_Y8_N6
\L0|L17|signalshift[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[20]~20_combout\ = ( \L0|L17|signalshift[20]~19_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L17|signalshift[20]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L17|signalshift[20]~19_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L17|signalshift[20]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001100100011000000010010001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datad => \L0|L17|ALT_INV_signalshift[20]~_emulated_q\,
	dataf => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	combout => \L0|L17|signalshift[20]~20_combout\);

-- Location: LABCELL_X81_Y9_N3
\L0|L17|signalshift[21]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[21]~17_combout\ = ( \L0|L17|signalshift[20]~20_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[20]~20_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[20]~20_combout\,
	combout => \L0|L17|signalshift[21]~17_combout\);

-- Location: FF_X81_Y9_N5
\L0|L17|signalshift[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[21]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[21]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N0
\L0|L17|signalshift[21]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[21]~16_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[21]~_emulated_q\)))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011011101100010001101110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datad => \L0|L17|ALT_INV_signalshift[21]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L17|signalshift[21]~16_combout\);

-- Location: MLABCELL_X78_Y9_N0
\L0|L17|signalshift[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[22]~1_combout\ = ( \L0|L17|signalshift[21]~16_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[21]~16_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[21]~16_combout\,
	combout => \L0|L17|signalshift[22]~1_combout\);

-- Location: FF_X78_Y9_N2
\L0|L17|signalshift[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[22]~1_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[22]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N18
\L0|L17|signalshift[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[22]~0_combout\ = ( \SW[8]~input_o\ & ( (\L4|CS.E0~q\ & ((!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[22]~_emulated_q\)) # (\L4|CS.E1~q\))) ) ) # ( !\SW[8]~input_o\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & 
-- (!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[22]~_emulated_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000000000000100100000000000010010001100110001001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L17|ALT_INV_signalshift[22]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \L0|L17|signalshift[22]~0_combout\);

-- Location: LABCELL_X77_Y9_N21
\L0|L17|signalshift[23]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[23]~3_combout\ = ( \L0|L17|signalshift[22]~0_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[22]~0_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[22]~0_combout\,
	combout => \L0|L17|signalshift[23]~3_combout\);

-- Location: FF_X77_Y9_N23
\L0|L17|signalshift[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[23]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[23]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N12
\L0|L17|signalshift[23]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[23]~2_combout\ = ( \SW[8]~input_o\ & ( (\L4|CS.E0~q\ & ((!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[23]~_emulated_q\)) # (\L4|CS.E1~q\))) ) ) # ( !\SW[8]~input_o\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & 
-- (!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L17|signalshift[23]~_emulated_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000100000000100000010000000010011001000110001001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L17|ALT_INV_signalshift[23]~_emulated_q\,
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \L0|L17|signalshift[23]~2_combout\);

-- Location: LABCELL_X77_Y9_N15
\L0|L17|signalshift[24]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[24]~5_combout\ = ( \L0|L17|signalshift[23]~2_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L17|signalshift[23]~2_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[23]~2_combout\,
	combout => \L0|L17|signalshift[24]~5_combout\);

-- Location: FF_X77_Y9_N17
\L0|L17|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[24]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[24]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N42
\L0|L17|signalshift[24]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[24]~4_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L17|signalshift[24]~_emulated_q\ $ (!\L0|L2|signalshift[22]~1_combout\)))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100010101010011110001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \L0|L17|ALT_INV_signalshift[24]~_emulated_q\,
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L17|signalshift[24]~4_combout\);

-- Location: LABCELL_X77_Y9_N45
\L0|L17|signalshift[25]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[25]~7_combout\ = ( \L0|L17|signalshift[24]~4_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L17|signalshift[24]~4_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[24]~4_combout\,
	combout => \L0|L17|signalshift[25]~7_combout\);

-- Location: FF_X77_Y9_N47
\L0|L17|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[25]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[25]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N24
\L0|L17|signalshift[25]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[25]~6_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L17|signalshift[25]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L5|L17|ALT_INV_m[25]~1_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L17|ALT_INV_signalshift[25]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L17|signalshift[25]~6_combout\);

-- Location: LABCELL_X77_Y9_N27
\L0|L17|signalshift[26]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[26]~9_combout\ = ( \L0|L17|signalshift[25]~6_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L17|signalshift[25]~6_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[25]~6_combout\,
	combout => \L0|L17|signalshift[26]~9_combout\);

-- Location: FF_X77_Y9_N29
\L0|L17|signalshift[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[26]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[26]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N6
\L0|L17|signalshift[26]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[26]~8_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L17|m[25]~1_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L17|signalshift[26]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[26]~_emulated_q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L17|signalshift[26]~8_combout\);

-- Location: LABCELL_X77_Y9_N9
\L0|L17|signalshift[27]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[27]~11_combout\ = ( \L0|L17|signalshift[26]~8_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L17|signalshift[26]~8_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[26]~8_combout\,
	combout => \L0|L17|signalshift[27]~11_combout\);

-- Location: FF_X77_Y9_N11
\L0|L17|signalshift[27]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[27]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[27]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N39
\L0|L17|signalshift[27]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[27]~10_combout\ = ( \L5|L17|m[25]~1_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L17|signalshift[27]~_emulated_q\)))) ) ) # ( !\L5|L17|m[25]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L17|signalshift[27]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111101000000000111110100000000001010000000000000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L17|ALT_INV_signalshift[27]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L5|L17|ALT_INV_m[25]~1_combout\,
	combout => \L0|L17|signalshift[27]~10_combout\);

-- Location: LABCELL_X77_Y9_N36
\L0|L17|signalshift[28]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[28]~13_combout\ = ( \L0|L17|signalshift[27]~10_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L17|signalshift[27]~10_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[27]~10_combout\,
	combout => \L0|L17|signalshift[28]~13_combout\);

-- Location: FF_X77_Y9_N38
\L0|L17|signalshift[28]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[28]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[28]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N57
\L0|L17|signalshift[28]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[28]~12_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (((!\L0|L17|signalshift[28]~_emulated_q\))))) # (\L4|CS.E1~q\ & (((!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011100101011000101110010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L5|L17|ALT_INV_m[25]~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L17|ALT_INV_signalshift[28]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L17|signalshift[28]~12_combout\);

-- Location: LABCELL_X77_Y9_N48
\L0|L17|signalshift[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[29]~feeder_combout\ = ( \L0|L17|signalshift[28]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L0|L17|ALT_INV_signalshift[28]~12_combout\,
	combout => \L0|L17|signalshift[29]~feeder_combout\);

-- Location: FF_X77_Y9_N50
\L0|L17|signalshift[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[29]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift\(29));

-- Location: FF_X78_Y9_N44
\L0|L17|signalshift[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L17|signalshift\(29),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift\(30));

-- Location: MLABCELL_X78_Y9_N54
\L0|L17|signalshift[31]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[31]~15_combout\ = ( \L0|L17|signalshift\(30) & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L17|signalshift\(30) & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L17|ALT_INV_signalshift\(30),
	combout => \L0|L17|signalshift[31]~15_combout\);

-- Location: FF_X78_Y9_N55
\L0|L17|signalshift[31]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L17|signalshift[31]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L17|signalshift[31]~_emulated_q\);

-- Location: MLABCELL_X84_Y9_N0
\L0|L17|signalshift[31]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L17|signalshift[31]~14_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L17|signalshift[31]~_emulated_q\)))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100101010100011110010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L17|ALT_INV_signalshift[31]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L17|signalshift[31]~14_combout\);

-- Location: LABCELL_X81_Y9_N9
\L0|L5|signalshift[0]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[0]~37_combout\ = ( \L0|L5|signalshift[31]~18_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L5|signalshift[31]~18_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[31]~18_combout\,
	combout => \L0|L5|signalshift[0]~37_combout\);

-- Location: FF_X81_Y9_N10
\L0|L5|signalshift[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[0]~37_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[0]~_emulated_q\);

-- Location: LABCELL_X81_Y9_N0
\L0|L5|signalshift[0]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[0]~36_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \SW[8]~input_o\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L5|signalshift[0]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L5|ALT_INV_signalshift[0]~_emulated_q\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L5|signalshift[0]~36_combout\);

-- Location: FF_X81_Y9_N2
\L0|L5|signalshift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[0]~36_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(1));

-- Location: FF_X81_Y9_N58
\L0|L5|signalshift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift\(1),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(2));

-- Location: FF_X81_Y9_N20
\L0|L5|signalshift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift\(2),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(3));

-- Location: LABCELL_X81_Y9_N21
\L0|L5|signalshift[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[4]~feeder_combout\ = \L0|L5|signalshift\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift\(3),
	combout => \L0|L5|signalshift[4]~feeder_combout\);

-- Location: FF_X81_Y9_N23
\L0|L5|signalshift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[4]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(4));

-- Location: FF_X83_Y7_N31
\L0|L5|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift\(4),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(5));

-- Location: LABCELL_X80_Y9_N54
\L0|L5|signalshift[6]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[6]~35_combout\ = !\L0|L5|signalshift\(5) $ (!\L0|L17|signalshift[20]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L5|ALT_INV_signalshift\(5),
	datad => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	combout => \L0|L5|signalshift[6]~35_combout\);

-- Location: FF_X80_Y9_N56
\L0|L5|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[6]~35_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[6]~_emulated_q\);

-- Location: MLABCELL_X78_Y8_N57
\L0|L5|signalshift[6]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[6]~34_combout\ = ( \L0|L17|signalshift[20]~19_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[6]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L17|signalshift[20]~19_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L5|signalshift[6]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011000000010000101100001011000000010000101100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L5|ALT_INV_signalshift[6]~_emulated_q\,
	dataf => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	combout => \L0|L5|signalshift[6]~34_combout\);

-- Location: MLABCELL_X78_Y8_N54
\L0|L5|signalshift[7]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[7]~33_combout\ = ( \L0|L5|signalshift[6]~34_combout\ & ( !\L0|L17|signalshift[20]~19_combout\ ) ) # ( !\L0|L5|signalshift[6]~34_combout\ & ( \L0|L17|signalshift[20]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[6]~34_combout\,
	combout => \L0|L5|signalshift[7]~33_combout\);

-- Location: FF_X78_Y8_N56
\L0|L5|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[7]~33_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[7]~_emulated_q\);

-- Location: MLABCELL_X78_Y8_N15
\L0|L5|signalshift[7]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[7]~32_combout\ = ( \L0|L17|signalshift[20]~19_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[7]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L17|signalshift[20]~19_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L5|signalshift[7]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000000010011000100110001000000010011000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L5|ALT_INV_signalshift[7]~_emulated_q\,
	dataf => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	combout => \L0|L5|signalshift[7]~32_combout\);

-- Location: MLABCELL_X78_Y8_N12
\L0|L5|signalshift[8]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[8]~31_combout\ = ( \L0|L5|signalshift[7]~32_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L5|signalshift[7]~32_combout\ & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[7]~32_combout\,
	combout => \L0|L5|signalshift[8]~31_combout\);

-- Location: FF_X78_Y8_N14
\L0|L5|signalshift[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[8]~31_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[8]~_emulated_q\);

-- Location: MLABCELL_X78_Y8_N21
\L0|L5|signalshift[8]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[8]~30_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L17|m~0_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[17]~21_combout\ $ (!\L0|L5|signalshift[8]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L5|ALT_INV_signalshift[8]~_emulated_q\,
	datad => \L5|L17|ALT_INV_m~0_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L5|signalshift[8]~30_combout\);

-- Location: MLABCELL_X78_Y8_N18
\L0|L5|signalshift[9]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[9]~29_combout\ = ( \L0|L5|signalshift[8]~30_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L5|signalshift[8]~30_combout\ & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[8]~30_combout\,
	combout => \L0|L5|signalshift[9]~29_combout\);

-- Location: FF_X78_Y8_N20
\L0|L5|signalshift[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[9]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[9]~_emulated_q\);

-- Location: MLABCELL_X78_Y8_N51
\L0|L5|signalshift[9]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[9]~28_combout\ = ( \L0|L5|signalshift[9]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L4|signalshift[17]~21_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m~0_combout\))))) ) ) # ( !\L0|L5|signalshift[9]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L4|signalshift[17]~21_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	datad => \L5|L17|ALT_INV_m~0_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[9]~_emulated_q\,
	combout => \L0|L5|signalshift[9]~28_combout\);

-- Location: MLABCELL_X78_Y8_N48
\L0|L5|signalshift[10]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[10]~27_combout\ = ( \L0|L5|signalshift[9]~28_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L5|signalshift[9]~28_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[9]~28_combout\,
	combout => \L0|L5|signalshift[10]~27_combout\);

-- Location: FF_X78_Y8_N49
\L0|L5|signalshift[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[10]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[10]~_emulated_q\);

-- Location: MLABCELL_X78_Y8_N6
\L0|L5|signalshift[10]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[10]~26_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ ((!\L0|L5|signalshift[10]~_emulated_q\)))) # (\L4|CS.E1~q\ & (((!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110111100000110011011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L0|L5|ALT_INV_signalshift[10]~_emulated_q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L5|signalshift[10]~26_combout\);

-- Location: MLABCELL_X78_Y8_N9
\L0|L5|signalshift[11]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[11]~25_combout\ = ( \L0|L5|signalshift[10]~26_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L5|signalshift[10]~26_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[10]~26_combout\,
	combout => \L0|L5|signalshift[11]~25_combout\);

-- Location: FF_X78_Y8_N11
\L0|L5|signalshift[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[11]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[11]~_emulated_q\);

-- Location: LABCELL_X79_Y8_N42
\L0|L5|signalshift[11]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[11]~24_combout\ = ( \L0|L5|signalshift[11]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~11_combout\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)))) ) ) # ( !\L0|L5|signalshift[11]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L5|signalshift[25]~11_combout\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110010000100000011001000110010000100000011001000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[11]~_emulated_q\,
	combout => \L0|L5|signalshift[11]~24_combout\);

-- Location: FF_X79_Y8_N43
\L0|L5|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[11]~24_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(12));

-- Location: FF_X78_Y8_N4
\L0|L5|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift\(12),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(13));

-- Location: MLABCELL_X78_Y8_N42
\L0|L5|signalshift[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[14]~feeder_combout\ = ( \L0|L5|signalshift\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L0|L5|ALT_INV_signalshift\(13),
	combout => \L0|L5|signalshift[14]~feeder_combout\);

-- Location: FF_X78_Y8_N43
\L0|L5|signalshift[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[14]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(14));

-- Location: FF_X79_Y8_N35
\L0|L5|signalshift[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift\(14),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(15));

-- Location: FF_X79_Y8_N55
\L0|L5|signalshift[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift\(15),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(16));

-- Location: FF_X78_Y9_N50
\L0|L5|signalshift[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift\(16),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(17));

-- Location: FF_X80_Y11_N1
\L0|L5|signalshift[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift\(17),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(18));

-- Location: FF_X79_Y11_N13
\L0|L5|signalshift[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift\(18),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(19));

-- Location: LABCELL_X81_Y11_N48
\L0|L5|signalshift[20]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[20]~23_combout\ = !\L0|L5|signalshift\(19) $ (!\L0|L11|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L5|ALT_INV_signalshift\(19),
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L5|signalshift[20]~23_combout\);

-- Location: FF_X81_Y11_N50
\L0|L5|signalshift[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[20]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[20]~_emulated_q\);

-- Location: LABCELL_X81_Y11_N51
\L0|L5|signalshift[20]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[20]~22_combout\ = ( \L0|L5|signalshift[20]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L11|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~2_combout\))))) ) ) # ( !\L0|L5|signalshift[20]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L11|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000000000101001100000000101000110000000010100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datab => \L5|L6|ALT_INV_Equal2~2_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L5|ALT_INV_signalshift[20]~_emulated_q\,
	combout => \L0|L5|signalshift[20]~22_combout\);

-- Location: LABCELL_X81_Y11_N0
\L0|L5|signalshift[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[21]~21_combout\ = ( \L0|L5|signalshift[20]~22_combout\ & ( !\L0|L11|signalshift[22]~1_combout\ ) ) # ( !\L0|L5|signalshift[20]~22_combout\ & ( \L0|L11|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[20]~22_combout\,
	combout => \L0|L5|signalshift[21]~21_combout\);

-- Location: FF_X81_Y11_N1
\L0|L5|signalshift[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[21]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[21]~_emulated_q\);

-- Location: LABCELL_X81_Y11_N3
\L0|L5|signalshift[21]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[21]~20_combout\ = ( \L4|CS.E1~q\ & ( (\L5|L6|Equal2~2_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L11|signalshift[22]~1_combout\ $ (!\L0|L5|signalshift[21]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datab => \L5|L6|ALT_INV_Equal2~2_combout\,
	datac => \L0|L5|ALT_INV_signalshift[21]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L5|signalshift[21]~20_combout\);

-- Location: LABCELL_X79_Y9_N57
\L0|L5|signalshift[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[22]~3_combout\ = ( \L0|L5|signalshift[22]~1_combout\ & ( !\L0|L5|signalshift[21]~20_combout\ ) ) # ( !\L0|L5|signalshift[22]~1_combout\ & ( \L0|L5|signalshift[21]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[21]~20_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L5|signalshift[22]~3_combout\);

-- Location: FF_X79_Y9_N59
\L0|L5|signalshift[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[22]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[22]~_emulated_q\);

-- Location: LABCELL_X79_Y9_N27
\L0|L5|signalshift[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[22]~2_combout\ = ( \L0|L5|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[22]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~0_combout\))))) ) ) # ( !\L0|L5|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[22]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001010000001100001010000000110000101000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[22]~_emulated_q\,
	datab => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L5|signalshift[22]~2_combout\);

-- Location: MLABCELL_X82_Y8_N12
\L0|L5|signalshift[23]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[23]~7_combout\ = ( \L0|L5|signalshift[22]~2_combout\ & ( !\L0|L5|signalshift[23]~5_combout\ ) ) # ( !\L0|L5|signalshift[22]~2_combout\ & ( \L0|L5|signalshift[23]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[22]~2_combout\,
	combout => \L0|L5|signalshift[23]~7_combout\);

-- Location: FF_X82_Y8_N14
\L0|L5|signalshift[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[23]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[23]~_emulated_q\);

-- Location: MLABCELL_X82_Y8_N15
\L0|L5|signalshift[23]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[23]~6_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L5|signalshift[23]~5_combout\ $ (((!\L0|L5|signalshift[23]~_emulated_q\))))) # (\L4|CS.E1~q\ & (((\SW[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010001100110101101000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \L0|L5|ALT_INV_signalshift[23]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L5|signalshift[23]~6_combout\);

-- Location: LABCELL_X80_Y11_N45
\L0|L5|signalshift[24]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[24]~9_combout\ = ( \L0|L5|signalshift[23]~6_combout\ & ( !\L0|L5|signalshift[23]~5_combout\ ) ) # ( !\L0|L5|signalshift[23]~6_combout\ & ( \L0|L5|signalshift[23]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[23]~6_combout\,
	combout => \L0|L5|signalshift[24]~9_combout\);

-- Location: FF_X80_Y11_N47
\L0|L5|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[24]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[24]~_emulated_q\);

-- Location: LABCELL_X80_Y11_N27
\L0|L5|signalshift[24]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[24]~8_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L5|signalshift[23]~5_combout\ $ (((!\L0|L5|signalshift[24]~_emulated_q\))))) # (\L4|CS.E1~q\ & (((\SW[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010001100110101101000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \L0|L5|ALT_INV_signalshift[24]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L5|signalshift[24]~8_combout\);

-- Location: LABCELL_X80_Y11_N24
\L0|L5|signalshift[25]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[25]~13_combout\ = ( \L0|L5|signalshift[24]~8_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L5|signalshift[24]~8_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[24]~8_combout\,
	combout => \L0|L5|signalshift[25]~13_combout\);

-- Location: FF_X80_Y11_N25
\L0|L5|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[25]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[25]~_emulated_q\);

-- Location: LABCELL_X83_Y11_N54
\L0|L5|signalshift[25]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[25]~12_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( 
-- \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((\L0|L5|signalshift[25]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000111111001111110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~_emulated_q\,
	datae => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L5|signalshift[25]~12_combout\);

-- Location: FF_X82_Y11_N11
\L0|L5|signalshift[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift[25]~12_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(26));

-- Location: FF_X82_Y11_N17
\L0|L5|signalshift[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift\(26),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(27));

-- Location: FF_X82_Y11_N59
\L0|L5|signalshift[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L5|signalshift\(27),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift\(28));

-- Location: LABCELL_X81_Y9_N12
\L0|L5|signalshift[29]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[29]~15_combout\ = !\L0|L5|signalshift\(28) $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L5|ALT_INV_signalshift\(28),
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L5|signalshift[29]~15_combout\);

-- Location: FF_X81_Y9_N14
\L0|L5|signalshift[29]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[29]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[29]~_emulated_q\);

-- Location: LABCELL_X81_Y9_N15
\L0|L5|signalshift[29]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[29]~14_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L17|m[25]~1_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L5|signalshift[29]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L0|L5|ALT_INV_signalshift[29]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L5|signalshift[29]~14_combout\);

-- Location: LABCELL_X81_Y9_N54
\L0|L5|signalshift[30]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[30]~17_combout\ = ( \L0|L5|signalshift[29]~14_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L5|signalshift[29]~14_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[29]~14_combout\,
	combout => \L0|L5|signalshift[30]~17_combout\);

-- Location: FF_X81_Y9_N56
\L0|L5|signalshift[30]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[30]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[30]~_emulated_q\);

-- Location: LABCELL_X81_Y9_N39
\L0|L5|signalshift[30]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[30]~16_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[30]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[30]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110100000000000111010000000000101110000000000010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[30]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L5|signalshift[30]~16_combout\);

-- Location: LABCELL_X81_Y9_N6
\L0|L5|signalshift[31]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[31]~19_combout\ = ( \L0|L5|signalshift[30]~16_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L5|signalshift[30]~16_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[30]~16_combout\,
	combout => \L0|L5|signalshift[31]~19_combout\);

-- Location: FF_X81_Y9_N7
\L0|L5|signalshift[31]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L5|signalshift[31]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L5|signalshift[31]~_emulated_q\);

-- Location: MLABCELL_X84_Y9_N33
\L0|L5|signalshift[31]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L5|signalshift[31]~18_combout\ = ( \L0|L5|signalshift[31]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~11_combout\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)))) ) ) # ( !\L0|L5|signalshift[31]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L5|signalshift[25]~11_combout\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001010000000110000101000001100000010100000110000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L5|ALT_INV_signalshift[31]~_emulated_q\,
	combout => \L0|L5|signalshift[31]~18_combout\);

-- Location: FF_X85_Y10_N28
\L0|L9|signalshift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift\(31),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(0));

-- Location: LABCELL_X81_Y9_N45
\L0|L9|signalshift[1]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[1]~31_combout\ = !\L0|L9|signalshift\(0) $ (!\L0|L16|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L9|ALT_INV_signalshift\(0),
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L9|signalshift[1]~31_combout\);

-- Location: FF_X81_Y9_N47
\L0|L9|signalshift[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[1]~31_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[1]~_emulated_q\);

-- Location: LABCELL_X81_Y9_N42
\L0|L9|signalshift[1]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[1]~30_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L6|Equal2~1_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L9|signalshift[1]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datad => \L0|L9|ALT_INV_signalshift[1]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L9|signalshift[1]~30_combout\);

-- Location: LABCELL_X81_Y9_N24
\L0|L9|signalshift[2]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[2]~29_combout\ = ( \L0|L9|signalshift[1]~30_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L9|signalshift[1]~30_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L9|ALT_INV_signalshift[1]~30_combout\,
	combout => \L0|L9|signalshift[2]~29_combout\);

-- Location: FF_X81_Y9_N26
\L0|L9|signalshift[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[2]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[2]~_emulated_q\);

-- Location: LABCELL_X81_Y9_N27
\L0|L9|signalshift[2]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[2]~28_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \SW[8]~input_o\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L9|signalshift[2]~_emulated_q\ $ (!\L0|L2|signalshift[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L9|ALT_INV_signalshift[2]~_emulated_q\,
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L9|signalshift[2]~28_combout\);

-- Location: LABCELL_X80_Y8_N51
\L0|L9|signalshift[3]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[3]~27_combout\ = ( \L0|L9|signalshift[2]~28_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L9|signalshift[2]~28_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L9|ALT_INV_signalshift[2]~28_combout\,
	combout => \L0|L9|signalshift[3]~27_combout\);

-- Location: FF_X80_Y8_N52
\L0|L9|signalshift[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[3]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[3]~_emulated_q\);

-- Location: LABCELL_X81_Y8_N42
\L0|L9|signalshift[3]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[3]~26_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L9|signalshift[3]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L5|L17|ALT_INV_m[25]~1_combout\,
	datac => \L0|L9|ALT_INV_signalshift[3]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L9|signalshift[3]~26_combout\);

-- Location: FF_X81_Y8_N44
\L0|L9|signalshift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[3]~26_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(4));

-- Location: FF_X80_Y8_N23
\L0|L9|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift\(4),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(5));

-- Location: LABCELL_X80_Y8_N18
\L0|L9|signalshift[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[6]~25_combout\ = ( !\L0|L9|signalshift\(5) & ( \L0|L2|signalshift[22]~1_combout\ ) ) # ( \L0|L9|signalshift\(5) & ( !\L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L0|L9|ALT_INV_signalshift\(5),
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L9|signalshift[6]~25_combout\);

-- Location: FF_X82_Y8_N59
\L0|L9|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift[6]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[6]~_emulated_q\);

-- Location: LABCELL_X80_Y8_N33
\L0|L9|signalshift[6]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[6]~24_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \SW[8]~input_o\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L9|signalshift[6]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L9|ALT_INV_signalshift[6]~_emulated_q\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L9|signalshift[6]~24_combout\);

-- Location: LABCELL_X80_Y8_N30
\L0|L9|signalshift[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[7]~23_combout\ = ( \L0|L9|signalshift[6]~24_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L9|signalshift[6]~24_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L9|ALT_INV_signalshift[6]~24_combout\,
	combout => \L0|L9|signalshift[7]~23_combout\);

-- Location: FF_X80_Y8_N32
\L0|L9|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[7]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[7]~_emulated_q\);

-- Location: LABCELL_X80_Y8_N45
\L0|L9|signalshift[7]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[7]~22_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \SW[8]~input_o\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L9|signalshift[7]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L9|ALT_INV_signalshift[7]~_emulated_q\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L9|signalshift[7]~22_combout\);

-- Location: FF_X81_Y8_N41
\L0|L9|signalshift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift[7]~22_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(8));

-- Location: FF_X81_Y8_N1
\L0|L9|signalshift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift\(8),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(9));

-- Location: FF_X81_Y8_N34
\L0|L9|signalshift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift\(9),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(10));

-- Location: LABCELL_X80_Y8_N12
\L0|L9|signalshift[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[11]~feeder_combout\ = \L0|L9|signalshift\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L9|ALT_INV_signalshift\(10),
	combout => \L0|L9|signalshift[11]~feeder_combout\);

-- Location: FF_X80_Y8_N13
\L0|L9|signalshift[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[11]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(11));

-- Location: FF_X81_Y7_N34
\L0|L9|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift\(11),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(12));

-- Location: LABCELL_X81_Y11_N45
\L0|L9|signalshift[13]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[13]~21_combout\ = !\L0|L9|signalshift\(12) $ (!\L0|L6|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L9|ALT_INV_signalshift\(12),
	datad => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L9|signalshift[13]~21_combout\);

-- Location: FF_X81_Y11_N47
\L0|L9|signalshift[13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[13]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[13]~_emulated_q\);

-- Location: LABCELL_X81_Y11_N30
\L0|L9|signalshift[13]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[13]~20_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L6|Equal2~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L9|signalshift[13]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datab => \L0|L9|ALT_INV_signalshift[13]~_emulated_q\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L9|signalshift[13]~20_combout\);

-- Location: LABCELL_X81_Y11_N33
\L0|L9|signalshift[14]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[14]~19_combout\ = ( \L0|L9|signalshift[13]~20_combout\ & ( !\L0|L11|signalshift[22]~1_combout\ ) ) # ( !\L0|L9|signalshift[13]~20_combout\ & ( \L0|L11|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L9|ALT_INV_signalshift[13]~20_combout\,
	combout => \L0|L9|signalshift[14]~19_combout\);

-- Location: FF_X81_Y11_N35
\L0|L9|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[14]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[14]~_emulated_q\);

-- Location: LABCELL_X81_Y11_N42
\L0|L9|signalshift[14]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[14]~18_combout\ = ( \L4|CS.E1~q\ & ( (\L5|L6|Equal2~2_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L11|signalshift[22]~1_combout\ $ (!\L0|L9|signalshift[14]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datab => \L5|L6|ALT_INV_Equal2~2_combout\,
	datac => \L0|L9|ALT_INV_signalshift[14]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L9|signalshift[14]~18_combout\);

-- Location: LABCELL_X81_Y11_N39
\L0|L9|signalshift[15]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[15]~17_combout\ = !\L0|L9|signalshift[14]~18_combout\ $ (!\L0|L4|signalshift[25]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L9|ALT_INV_signalshift[14]~18_combout\,
	datad => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	combout => \L0|L9|signalshift[15]~17_combout\);

-- Location: FF_X81_Y11_N41
\L0|L9|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[15]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[15]~_emulated_q\);

-- Location: LABCELL_X81_Y11_N36
\L0|L9|signalshift[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[15]~16_combout\ = ( \L0|L9|signalshift[15]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L4|signalshift[25]~5_combout\)) # (\L4|CS.E1~q\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L0|L9|signalshift[15]~_emulated_q\ & ( (\L4|CS.E0~q\ 
-- & ((!\L4|CS.E1~q\ & (\L0|L4|signalshift[25]~5_combout\)) # (\L4|CS.E1~q\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110100000000000111010000000000101110000000000010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L9|ALT_INV_signalshift[15]~_emulated_q\,
	combout => \L0|L9|signalshift[15]~16_combout\);

-- Location: LABCELL_X81_Y11_N57
\L0|L9|signalshift[16]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[16]~15_combout\ = ( \L0|L9|signalshift[15]~16_combout\ & ( !\L0|L4|signalshift[25]~5_combout\ ) ) # ( !\L0|L9|signalshift[15]~16_combout\ & ( \L0|L4|signalshift[25]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	dataf => \L0|L9|ALT_INV_signalshift[15]~16_combout\,
	combout => \L0|L9|signalshift[16]~15_combout\);

-- Location: FF_X81_Y11_N59
\L0|L9|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[16]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[16]~_emulated_q\);

-- Location: LABCELL_X81_Y11_N54
\L0|L9|signalshift[16]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[16]~14_combout\ = ( \L4|CS.E1~q\ & ( (!\SW[7]~input_o\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[25]~5_combout\ $ (!\L0|L9|signalshift[16]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datab => \L0|L9|ALT_INV_signalshift[16]~_emulated_q\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L9|signalshift[16]~14_combout\);

-- Location: LABCELL_X81_Y9_N48
\L0|L9|signalshift[17]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[17]~13_combout\ = !\L0|L9|signalshift[16]~14_combout\ $ (!\L0|L16|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L9|ALT_INV_signalshift[16]~14_combout\,
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L9|signalshift[17]~13_combout\);

-- Location: FF_X81_Y9_N49
\L0|L9|signalshift[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[17]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[17]~_emulated_q\);

-- Location: LABCELL_X81_Y9_N33
\L0|L9|signalshift[17]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[17]~12_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L6|Equal2~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L9|signalshift[17]~_emulated_q\ $ (!\L0|L16|signalshift[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L9|ALT_INV_signalshift[17]~_emulated_q\,
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L9|signalshift[17]~12_combout\);

-- Location: FF_X81_Y9_N34
\L0|L9|signalshift[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[17]~12_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(18));

-- Location: LABCELL_X81_Y9_N30
\L0|L9|signalshift[19]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[19]~11_combout\ = ( \L0|L9|signalshift\(18) & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L9|signalshift\(18) & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L9|ALT_INV_signalshift\(18),
	combout => \L0|L9|signalshift[19]~11_combout\);

-- Location: FF_X81_Y9_N31
\L0|L9|signalshift[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[19]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[19]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N30
\L0|L9|signalshift[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[19]~10_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L9|signalshift[19]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\)))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100101010100011110010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L9|ALT_INV_signalshift[19]~_emulated_q\,
	datac => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L9|signalshift[19]~10_combout\);

-- Location: LABCELL_X79_Y10_N6
\L0|L9|signalshift[20]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[20]~9_combout\ = !\L0|L9|signalshift[19]~10_combout\ $ (!\L0|L11|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L9|ALT_INV_signalshift[19]~10_combout\,
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L9|signalshift[20]~9_combout\);

-- Location: FF_X79_Y10_N8
\L0|L9|signalshift[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[20]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[20]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N39
\L0|L9|signalshift[20]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[20]~8_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L5|L6|Equal2~2_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L9|signalshift[20]~_emulated_q\ $ (!\L0|L11|signalshift[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L9|ALT_INV_signalshift[20]~_emulated_q\,
	datac => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datad => \L5|L6|ALT_INV_Equal2~2_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L9|signalshift[20]~8_combout\);

-- Location: LABCELL_X79_Y10_N36
\L0|L9|signalshift[21]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[21]~7_combout\ = ( \L0|L9|signalshift[20]~8_combout\ & ( !\L0|L12|signalshift[25]~3_combout\ ) ) # ( !\L0|L9|signalshift[20]~8_combout\ & ( \L0|L12|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L9|ALT_INV_signalshift[20]~8_combout\,
	combout => \L0|L9|signalshift[21]~7_combout\);

-- Location: FF_X79_Y10_N38
\L0|L9|signalshift[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[21]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[21]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N3
\L0|L9|signalshift[21]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[21]~6_combout\ = ( \L0|L12|signalshift[25]~3_combout\ & ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L5|L17|m~0_combout\) ) ) ) # ( !\L0|L12|signalshift[25]~3_combout\ & ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L5|L17|m~0_combout\) ) ) ) # ( 
-- \L0|L12|signalshift[25]~3_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L0|L9|signalshift[21]~_emulated_q\) ) ) ) # ( !\L0|L12|signalshift[25]~3_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L0|L9|signalshift[21]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010100000101000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L9|ALT_INV_signalshift[21]~_emulated_q\,
	datad => \L5|L17|ALT_INV_m~0_combout\,
	datae => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L9|signalshift[21]~6_combout\);

-- Location: FF_X80_Y9_N5
\L0|L9|signalshift[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[21]~6_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(22));

-- Location: FF_X83_Y7_N13
\L0|L9|signalshift[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift\(22),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(23));

-- Location: MLABCELL_X84_Y11_N48
\L0|L9|signalshift[24]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[24]~1_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( !\L0|L9|signalshift\(23) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( \L0|L9|signalshift\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L9|ALT_INV_signalshift\(23),
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L9|signalshift[24]~1_combout\);

-- Location: FF_X84_Y11_N50
\L0|L9|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[24]~1_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[24]~_emulated_q\);

-- Location: MLABCELL_X84_Y11_N57
\L0|L9|signalshift[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[24]~0_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L9|signalshift[24]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L9|signalshift[24]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000100000001110000010000001011000010000000101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L9|ALT_INV_signalshift[24]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L9|signalshift[24]~0_combout\);

-- Location: MLABCELL_X84_Y11_N54
\L0|L9|signalshift[25]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[25]~3_combout\ = ( \L0|L9|signalshift[24]~0_combout\ & ( !\L0|L14|signalshift[22]~1_combout\ ) ) # ( !\L0|L9|signalshift[24]~0_combout\ & ( \L0|L14|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L14|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L9|ALT_INV_signalshift[24]~0_combout\,
	combout => \L0|L9|signalshift[25]~3_combout\);

-- Location: FF_X84_Y11_N55
\L0|L9|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[25]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[25]~_emulated_q\);

-- Location: LABCELL_X81_Y6_N15
\L0|L9|signalshift[25]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[25]~2_combout\ = ( \L0|L14|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L9|signalshift[25]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\SW[8]~input_o\))))) ) ) # ( !\L0|L14|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ 
-- & ((!\L4|CS.E1~q\ & (\L0|L9|signalshift[25]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110000000100010011000000100010001100000010001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L9|ALT_INV_signalshift[25]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L14|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L9|signalshift[25]~2_combout\);

-- Location: LABCELL_X81_Y6_N12
\L0|L9|signalshift[26]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[26]~5_combout\ = ( \L0|L9|signalshift[25]~2_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L9|signalshift[25]~2_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L9|ALT_INV_signalshift[25]~2_combout\,
	combout => \L0|L9|signalshift[26]~5_combout\);

-- Location: FF_X81_Y6_N14
\L0|L9|signalshift[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L9|signalshift[26]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift[26]~_emulated_q\);

-- Location: LABCELL_X81_Y6_N57
\L0|L9|signalshift[26]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L9|signalshift[26]~4_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L9|signalshift[26]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~0_combout\)) ) ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( 
-- \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((\L0|L9|signalshift[26]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011101010101100110010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~0_combout\,
	datab => \L0|L9|ALT_INV_signalshift[26]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	datae => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L9|signalshift[26]~4_combout\);

-- Location: FF_X81_Y6_N35
\L0|L9|signalshift[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift[26]~4_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(27));

-- Location: FF_X79_Y9_N20
\L0|L9|signalshift[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift\(27),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(28));

-- Location: FF_X85_Y10_N59
\L0|L9|signalshift[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift\(28),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(29));

-- Location: FF_X85_Y10_N41
\L0|L9|signalshift[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift\(29),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(30));

-- Location: FF_X85_Y10_N38
\L0|L9|signalshift[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L9|signalshift\(30),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L9|signalshift\(31));

-- Location: LABCELL_X85_Y10_N36
\L5|L20|x[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L20|x[31]~1_combout\ = ( \L0|L9|signalshift\(31) & ( \L0|L0|WideOr17~combout\ & ( (\L0|L0|WideOr16~combout\) # (\L0|L17|signalshift[31]~14_combout\) ) ) ) # ( !\L0|L9|signalshift\(31) & ( \L0|L0|WideOr17~combout\ & ( 
-- (\L0|L17|signalshift[31]~14_combout\ & !\L0|L0|WideOr16~combout\) ) ) ) # ( \L0|L9|signalshift\(31) & ( !\L0|L0|WideOr17~combout\ & ( (!\L0|L0|WideOr16~combout\ & (\L0|L13|signalshift[31]~10_combout\)) # (\L0|L0|WideOr16~combout\ & 
-- ((\L0|L5|signalshift[31]~18_combout\))) ) ) ) # ( !\L0|L9|signalshift\(31) & ( !\L0|L0|WideOr17~combout\ & ( (!\L0|L0|WideOr16~combout\ & (\L0|L13|signalshift[31]~10_combout\)) # (\L0|L0|WideOr16~combout\ & ((\L0|L5|signalshift[31]~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L13|ALT_INV_signalshift[31]~10_combout\,
	datab => \L0|L17|ALT_INV_signalshift[31]~14_combout\,
	datac => \L0|L0|ALT_INV_WideOr16~combout\,
	datad => \L0|L5|ALT_INV_signalshift[31]~18_combout\,
	datae => \L0|L9|ALT_INV_signalshift\(31),
	dataf => \L0|L0|ALT_INV_WideOr17~combout\,
	combout => \L5|L20|x[31]~1_combout\);

-- Location: LABCELL_X85_Y7_N9
\L0|L14|signalshift[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[0]~feeder_combout\ = ( \L0|L14|signalshift[31]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L0|L14|ALT_INV_signalshift[31]~10_combout\,
	combout => \L0|L14|signalshift[0]~feeder_combout\);

-- Location: FF_X85_Y7_N10
\L0|L14|signalshift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[0]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(0));

-- Location: LABCELL_X85_Y7_N3
\L0|L14|signalshift[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[1]~feeder_combout\ = ( \L0|L14|signalshift\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L0|L14|ALT_INV_signalshift\(0),
	combout => \L0|L14|signalshift[1]~feeder_combout\);

-- Location: FF_X85_Y7_N4
\L0|L14|signalshift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[1]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(1));

-- Location: FF_X85_Y8_N10
\L0|L14|signalshift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift\(1),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(2));

-- Location: MLABCELL_X84_Y6_N9
\L0|L14|signalshift[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[3]~feeder_combout\ = \L0|L14|signalshift\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L14|ALT_INV_signalshift\(2),
	combout => \L0|L14|signalshift[3]~feeder_combout\);

-- Location: FF_X84_Y6_N10
\L0|L14|signalshift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[3]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(3));

-- Location: FF_X83_Y6_N34
\L0|L14|signalshift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift\(3),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(4));

-- Location: FF_X82_Y6_N31
\L0|L14|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift\(4),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(5));

-- Location: MLABCELL_X84_Y6_N57
\L0|L14|signalshift[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[6]~29_combout\ = ( \L0|L5|signalshift[23]~5_combout\ & ( !\L0|L14|signalshift\(5) ) ) # ( !\L0|L5|signalshift[23]~5_combout\ & ( \L0|L14|signalshift\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L14|ALT_INV_signalshift\(5),
	dataf => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	combout => \L0|L14|signalshift[6]~29_combout\);

-- Location: FF_X84_Y6_N58
\L0|L14|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[6]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[6]~_emulated_q\);

-- Location: MLABCELL_X84_Y6_N54
\L0|L14|signalshift[6]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[6]~28_combout\ = ( \SW[7]~input_o\ & ( (\L4|CS.E0~q\ & ((!\L0|L5|signalshift[23]~5_combout\ $ (!\L0|L14|signalshift[6]~_emulated_q\)) # (\L4|CS.E1~q\))) ) ) # ( !\SW[7]~input_o\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & 
-- (!\L0|L5|signalshift[23]~5_combout\ $ (!\L0|L14|signalshift[6]~_emulated_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000000000000100100000000000010010001100110001001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L14|ALT_INV_signalshift[6]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \L0|L14|signalshift[6]~28_combout\);

-- Location: MLABCELL_X84_Y6_N3
\L0|L14|signalshift[7]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[7]~27_combout\ = !\L0|L5|signalshift[23]~5_combout\ $ (!\L0|L14|signalshift[6]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datad => \L0|L14|ALT_INV_signalshift[6]~28_combout\,
	combout => \L0|L14|signalshift[7]~27_combout\);

-- Location: FF_X84_Y6_N5
\L0|L14|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[7]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[7]~_emulated_q\);

-- Location: MLABCELL_X84_Y6_N0
\L0|L14|signalshift[7]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[7]~26_combout\ = ( \L0|L14|signalshift[7]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[23]~5_combout\)) # (\L4|CS.E1~q\ & ((\SW[7]~input_o\))))) ) ) # ( !\L0|L14|signalshift[7]~_emulated_q\ & ( (\L4|CS.E0~q\ 
-- & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[23]~5_combout\)) # (\L4|CS.E1~q\ & ((\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011100000000100010110000000010001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L14|ALT_INV_signalshift[7]~_emulated_q\,
	combout => \L0|L14|signalshift[7]~26_combout\);

-- Location: FF_X84_Y6_N1
\L0|L14|signalshift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[7]~26_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(8));

-- Location: FF_X84_Y6_N28
\L0|L14|signalshift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift\(8),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(9));

-- Location: MLABCELL_X84_Y6_N18
\L0|L14|signalshift[10]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[10]~25_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( !\L0|L14|signalshift\(9) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( \L0|L14|signalshift\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L14|ALT_INV_signalshift\(9),
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L14|signalshift[10]~25_combout\);

-- Location: FF_X84_Y6_N19
\L0|L14|signalshift[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[10]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[10]~_emulated_q\);

-- Location: LABCELL_X80_Y7_N33
\L0|L14|signalshift[10]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[10]~24_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L6|Equal2~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L14|signalshift[10]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datab => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L14|ALT_INV_signalshift[10]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L14|signalshift[10]~24_combout\);

-- Location: LABCELL_X80_Y7_N30
\L0|L14|signalshift[11]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[11]~23_combout\ = ( \L0|L14|signalshift[10]~24_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L14|signalshift[10]~24_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L14|ALT_INV_signalshift[10]~24_combout\,
	combout => \L0|L14|signalshift[11]~23_combout\);

-- Location: FF_X80_Y7_N32
\L0|L14|signalshift[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[11]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[11]~_emulated_q\);

-- Location: LABCELL_X80_Y7_N15
\L0|L14|signalshift[11]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[11]~22_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( \L0|L14|signalshift[11]~_emulated_q\ & ( (\L4|CS.E0~q\ & (\L4|CS.E1~q\ & !\L5|L6|Equal2~1_combout\)) ) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- \L0|L14|signalshift[11]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\) # (!\L5|L6|Equal2~1_combout\))) ) ) ) # ( \L0|L16|signalshift[22]~1_combout\ & ( !\L0|L14|signalshift[11]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\) # 
-- (!\L5|L6|Equal2~1_combout\))) ) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( !\L0|L14|signalshift[11]~_emulated_q\ & ( (\L4|CS.E0~q\ & (\L4|CS.E1~q\ & !\L5|L6|Equal2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000010101000101010001010100010101000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datae => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L14|ALT_INV_signalshift[11]~_emulated_q\,
	combout => \L0|L14|signalshift[11]~22_combout\);

-- Location: FF_X80_Y7_N16
\L0|L14|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[11]~22_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(12));

-- Location: FF_X80_Y7_N13
\L0|L14|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift\(12),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(13));

-- Location: FF_X80_Y7_N40
\L0|L14|signalshift[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift\(13),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(14));

-- Location: LABCELL_X80_Y7_N57
\L0|L14|signalshift[15]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[15]~21_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( !\L0|L14|signalshift\(14) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( \L0|L14|signalshift\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L14|ALT_INV_signalshift\(14),
	dataf => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L14|signalshift[15]~21_combout\);

-- Location: FF_X80_Y7_N58
\L0|L14|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[15]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[15]~_emulated_q\);

-- Location: LABCELL_X80_Y7_N54
\L0|L14|signalshift[15]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[15]~20_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L17|m[25]~1_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L14|signalshift[15]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L14|ALT_INV_signalshift[15]~_emulated_q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L14|signalshift[15]~20_combout\);

-- Location: LABCELL_X80_Y7_N45
\L0|L14|signalshift[16]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[16]~19_combout\ = ( \L0|L14|signalshift[15]~20_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L14|signalshift[15]~20_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L14|ALT_INV_signalshift[15]~20_combout\,
	combout => \L0|L14|signalshift[16]~19_combout\);

-- Location: FF_X80_Y7_N47
\L0|L14|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[16]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[16]~_emulated_q\);

-- Location: LABCELL_X80_Y7_N51
\L0|L14|signalshift[16]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[16]~18_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L17|m[25]~1_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L14|signalshift[16]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L14|ALT_INV_signalshift[16]~_emulated_q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L14|signalshift[16]~18_combout\);

-- Location: LABCELL_X80_Y7_N48
\L0|L14|signalshift[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[17]~17_combout\ = ( \L0|L14|signalshift[16]~18_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L14|signalshift[16]~18_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L14|ALT_INV_signalshift[16]~18_combout\,
	combout => \L0|L14|signalshift[17]~17_combout\);

-- Location: FF_X80_Y7_N50
\L0|L14|signalshift[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[17]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[17]~_emulated_q\);

-- Location: LABCELL_X80_Y7_N42
\L0|L14|signalshift[17]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[17]~16_combout\ = ( \L0|L14|signalshift[17]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) ) # ( !\L0|L14|signalshift[17]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010000000100110001000000100011001000000010001100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L0|L14|ALT_INV_signalshift[17]~_emulated_q\,
	combout => \L0|L14|signalshift[17]~16_combout\);

-- Location: FF_X80_Y7_N44
\L0|L14|signalshift[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[17]~16_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(18));

-- Location: FF_X80_Y7_N38
\L0|L14|signalshift[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift\(18),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(19));

-- Location: LABCELL_X81_Y7_N6
\L0|L14|signalshift[20]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[20]~15_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( !\L0|L14|signalshift\(19) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( \L0|L14|signalshift\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L14|ALT_INV_signalshift\(19),
	dataf => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L14|signalshift[20]~15_combout\);

-- Location: FF_X81_Y7_N7
\L0|L14|signalshift[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[20]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[20]~_emulated_q\);

-- Location: LABCELL_X80_Y7_N9
\L0|L14|signalshift[20]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[20]~14_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L14|signalshift[20]~_emulated_q\ $ (((!\L0|L5|signalshift[25]~11_combout\))))) # (\L4|CS.E1~q\ & (((!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110100101110000111010010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L14|ALT_INV_signalshift[20]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L14|signalshift[20]~14_combout\);

-- Location: LABCELL_X80_Y7_N6
\L0|L14|signalshift[21]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[21]~13_combout\ = ( \L0|L14|signalshift[20]~14_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L14|signalshift[20]~14_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L14|ALT_INV_signalshift[20]~14_combout\,
	combout => \L0|L14|signalshift[21]~13_combout\);

-- Location: FF_X80_Y7_N7
\L0|L14|signalshift[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[21]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[21]~_emulated_q\);

-- Location: MLABCELL_X84_Y11_N24
\L0|L14|signalshift[21]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[21]~12_combout\ = ( \L0|L14|signalshift[21]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L16|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L14|signalshift[21]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L16|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010100000100000101010001010100000100000101010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L14|ALT_INV_signalshift[21]~_emulated_q\,
	combout => \L0|L14|signalshift[21]~12_combout\);

-- Location: MLABCELL_X84_Y11_N39
\L0|L14|signalshift[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[22]~3_combout\ = ( \L0|L14|signalshift[21]~12_combout\ & ( !\L0|L14|signalshift[22]~1_combout\ ) ) # ( !\L0|L14|signalshift[21]~12_combout\ & ( \L0|L14|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L14|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L14|ALT_INV_signalshift[21]~12_combout\,
	combout => \L0|L14|signalshift[22]~3_combout\);

-- Location: FF_X84_Y11_N41
\L0|L14|signalshift[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[22]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[22]~_emulated_q\);

-- Location: MLABCELL_X84_Y11_N42
\L0|L14|signalshift[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[22]~2_combout\ = ( \L0|L14|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L14|signalshift[22]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\SW[8]~input_o\)))) ) ) # ( !\L0|L14|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L14|signalshift[22]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001010000000110000101000001100000010100000110000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \L0|L14|ALT_INV_signalshift[22]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L14|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L14|signalshift[22]~2_combout\);

-- Location: LABCELL_X81_Y7_N45
\L0|L14|signalshift[23]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[23]~5_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( !\L0|L14|signalshift[22]~2_combout\ ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( \L0|L14|signalshift[22]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101001010101010101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L14|ALT_INV_signalshift[22]~2_combout\,
	datae => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L14|signalshift[23]~5_combout\);

-- Location: FF_X81_Y7_N47
\L0|L14|signalshift[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[23]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[23]~_emulated_q\);

-- Location: LABCELL_X81_Y7_N24
\L0|L14|signalshift[23]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[23]~4_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L14|signalshift[23]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L14|signalshift[23]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000001110000001000001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L14|ALT_INV_signalshift[23]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L6|ALT_INV_Equal2~0_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L14|signalshift[23]~4_combout\);

-- Location: MLABCELL_X82_Y7_N45
\L0|L14|signalshift[24]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[24]~7_combout\ = ( \L0|L14|signalshift[23]~4_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L14|signalshift[23]~4_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L14|ALT_INV_signalshift[23]~4_combout\,
	combout => \L0|L14|signalshift[24]~7_combout\);

-- Location: FF_X82_Y7_N46
\L0|L14|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[24]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[24]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N39
\L0|L14|signalshift[24]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[24]~6_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L14|signalshift[24]~_emulated_q\ $ ((!\L0|L6|signalshift[22]~1_combout\)))) # (\L4|CS.E1~q\ & (((!\L5|L6|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110111100000110011011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L14|ALT_INV_signalshift[24]~_emulated_q\,
	datab => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L14|signalshift[24]~6_combout\);

-- Location: FF_X82_Y11_N37
\L0|L14|signalshift[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift[24]~6_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(25));

-- Location: FF_X88_Y9_N4
\L0|L14|signalshift[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift\(25),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(26));

-- Location: FF_X88_Y9_N31
\L0|L14|signalshift[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift\(26),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(27));

-- Location: FF_X88_Y9_N35
\L0|L14|signalshift[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift\(27),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(28));

-- Location: FF_X88_Y9_N41
\L0|L14|signalshift[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L14|signalshift\(28),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift\(29));

-- Location: LABCELL_X81_Y7_N36
\L0|L14|signalshift[30]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[30]~9_combout\ = !\L0|L14|signalshift\(29) $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L14|ALT_INV_signalshift\(29),
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L14|signalshift[30]~9_combout\);

-- Location: FF_X81_Y7_N38
\L0|L14|signalshift[30]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[30]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[30]~_emulated_q\);

-- Location: LABCELL_X80_Y7_N27
\L0|L14|signalshift[30]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[30]~8_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L14|signalshift[30]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L14|ALT_INV_signalshift[30]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L14|signalshift[30]~8_combout\);

-- Location: MLABCELL_X82_Y6_N18
\L0|L14|signalshift[31]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[31]~11_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( !\L0|L14|signalshift[30]~8_combout\ ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( \L0|L14|signalshift[30]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L14|ALT_INV_signalshift[30]~8_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L14|signalshift[31]~11_combout\);

-- Location: FF_X82_Y6_N19
\L0|L14|signalshift[31]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L14|signalshift[31]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L14|signalshift[31]~_emulated_q\);

-- Location: MLABCELL_X84_Y9_N18
\L0|L14|signalshift[31]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L14|signalshift[31]~10_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L14|signalshift[31]~_emulated_q\)))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100101010100011110010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L14|ALT_INV_signalshift[31]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L14|signalshift[31]~10_combout\);

-- Location: FF_X83_Y11_N55
\L0|L2|signalshift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L2|signalshift[31]~20_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift\(0));

-- Location: LABCELL_X83_Y11_N27
\L0|L2|signalshift[1]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[1]~53_combout\ = ( \L0|L2|signalshift\(0) & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L2|signalshift\(0) & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L2|ALT_INV_signalshift\(0),
	combout => \L0|L2|signalshift[1]~53_combout\);

-- Location: FF_X83_Y11_N29
\L0|L2|signalshift[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[1]~53_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[1]~_emulated_q\);

-- Location: LABCELL_X83_Y11_N45
\L0|L2|signalshift[1]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[1]~52_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L2|signalshift[1]~_emulated_q\)))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111010110010100011101011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L2|ALT_INV_signalshift[1]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[1]~52_combout\);

-- Location: LABCELL_X83_Y11_N42
\L0|L2|signalshift[2]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[2]~51_combout\ = !\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L2|signalshift[1]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datad => \L0|L2|ALT_INV_signalshift[1]~52_combout\,
	combout => \L0|L2|signalshift[2]~51_combout\);

-- Location: FF_X83_Y11_N44
\L0|L2|signalshift[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[2]~51_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[2]~_emulated_q\);

-- Location: LABCELL_X83_Y11_N24
\L0|L2|signalshift[2]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[2]~50_combout\ = ( \L0|L2|signalshift[2]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) ) # ( !\L0|L2|signalshift[2]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010000000100010101000001000100010100000100010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L2|ALT_INV_signalshift[2]~_emulated_q\,
	combout => \L0|L2|signalshift[2]~50_combout\);

-- Location: FF_X83_Y11_N25
\L0|L2|signalshift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[2]~50_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift\(3));

-- Location: FF_X83_Y11_N58
\L0|L2|signalshift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L2|signalshift\(3),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift\(4));

-- Location: FF_X83_Y11_N32
\L0|L2|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L2|signalshift\(4),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift\(5));

-- Location: MLABCELL_X82_Y10_N30
\L0|L2|signalshift[6]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[6]~49_combout\ = ( \L0|L17|signalshift[20]~19_combout\ & ( !\L0|L2|signalshift\(5) ) ) # ( !\L0|L17|signalshift[20]~19_combout\ & ( \L0|L2|signalshift\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift\(5),
	dataf => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	combout => \L0|L2|signalshift[6]~49_combout\);

-- Location: FF_X82_Y10_N31
\L0|L2|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[6]~49_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[6]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N54
\L0|L2|signalshift[6]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[6]~48_combout\ = ( \L4|CS.E1~q\ & ( \L0|L2|signalshift[6]~_emulated_q\ & ( (\L5|L6|Equal2~1_combout\ & \L4|CS.E0~q\) ) ) ) # ( !\L4|CS.E1~q\ & ( \L0|L2|signalshift[6]~_emulated_q\ & ( (!\L0|L17|signalshift[20]~19_combout\ & 
-- \L4|CS.E0~q\) ) ) ) # ( \L4|CS.E1~q\ & ( !\L0|L2|signalshift[6]~_emulated_q\ & ( (\L5|L6|Equal2~1_combout\ & \L4|CS.E0~q\) ) ) ) # ( !\L4|CS.E1~q\ & ( !\L0|L2|signalshift[6]~_emulated_q\ & ( (\L0|L17|signalshift[20]~19_combout\ & \L4|CS.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001010000010100001100000011000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datab => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datae => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L2|ALT_INV_signalshift[6]~_emulated_q\,
	combout => \L0|L2|signalshift[6]~48_combout\);

-- Location: LABCELL_X81_Y10_N57
\L0|L2|signalshift[7]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[7]~47_combout\ = ( !\L0|L17|signalshift[20]~19_combout\ & ( \L0|L2|signalshift[6]~48_combout\ ) ) # ( \L0|L17|signalshift[20]~19_combout\ & ( !\L0|L2|signalshift[6]~48_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[6]~48_combout\,
	combout => \L0|L2|signalshift[7]~47_combout\);

-- Location: FF_X81_Y10_N58
\L0|L2|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[7]~47_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[7]~_emulated_q\);

-- Location: MLABCELL_X78_Y11_N9
\L0|L2|signalshift[7]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[7]~46_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L5|L6|Equal2~1_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L2|signalshift[7]~_emulated_q\ $ (!\L0|L17|signalshift[20]~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[7]~_emulated_q\,
	datab => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L2|signalshift[7]~46_combout\);

-- Location: MLABCELL_X78_Y11_N6
\L0|L2|signalshift[8]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[8]~45_combout\ = ( \L0|L2|signalshift[7]~46_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L2|signalshift[7]~46_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[7]~46_combout\,
	combout => \L0|L2|signalshift[8]~45_combout\);

-- Location: FF_X78_Y11_N8
\L0|L2|signalshift[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[8]~45_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[8]~_emulated_q\);

-- Location: MLABCELL_X78_Y11_N51
\L0|L2|signalshift[8]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[8]~44_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ ((!\L0|L2|signalshift[8]~_emulated_q\)))) # (\L4|CS.E1~q\ & (((!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001101111011000000110111101100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L0|L2|ALT_INV_signalshift[8]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[8]~44_combout\);

-- Location: MLABCELL_X78_Y11_N48
\L0|L2|signalshift[9]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[9]~43_combout\ = ( \L0|L2|signalshift[8]~44_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L2|signalshift[8]~44_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[8]~44_combout\,
	combout => \L0|L2|signalshift[9]~43_combout\);

-- Location: FF_X78_Y11_N49
\L0|L2|signalshift[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[9]~43_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[9]~_emulated_q\);

-- Location: MLABCELL_X78_Y11_N57
\L0|L2|signalshift[9]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[9]~42_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L2|signalshift[9]~_emulated_q\)))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101110111000100010111011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datad => \L0|L2|ALT_INV_signalshift[9]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[9]~42_combout\);

-- Location: MLABCELL_X78_Y11_N54
\L0|L2|signalshift[10]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[10]~41_combout\ = ( \L0|L2|signalshift[9]~42_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L2|signalshift[9]~42_combout\ & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[9]~42_combout\,
	combout => \L0|L2|signalshift[10]~41_combout\);

-- Location: FF_X78_Y11_N56
\L0|L2|signalshift[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[10]~41_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[10]~_emulated_q\);

-- Location: MLABCELL_X78_Y11_N15
\L0|L2|signalshift[10]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[10]~40_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L2|signalshift[10]~_emulated_q\ $ ((!\L0|L4|signalshift[17]~21_combout\)))) # (\L4|CS.E1~q\ & (((!\L5|L17|m~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110111100000110011011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[10]~_emulated_q\,
	datab => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	datac => \L5|L17|ALT_INV_m~0_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[10]~40_combout\);

-- Location: MLABCELL_X78_Y11_N12
\L0|L2|signalshift[11]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[11]~39_combout\ = ( \L0|L2|signalshift[10]~40_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L2|signalshift[10]~40_combout\ & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[10]~40_combout\,
	combout => \L0|L2|signalshift[11]~39_combout\);

-- Location: FF_X78_Y11_N13
\L0|L2|signalshift[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[11]~39_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[11]~_emulated_q\);

-- Location: MLABCELL_X78_Y11_N21
\L0|L2|signalshift[11]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[11]~38_combout\ = ( \L5|L17|m~0_combout\ & ( \L0|L4|signalshift[17]~21_combout\ & ( (!\L0|L2|signalshift[11]~_emulated_q\ & (!\L4|CS.E1~q\ & \L4|CS.E0~q\)) ) ) ) # ( !\L5|L17|m~0_combout\ & ( \L0|L4|signalshift[17]~21_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L0|L2|signalshift[11]~_emulated_q\) # (\L4|CS.E1~q\))) ) ) ) # ( \L5|L17|m~0_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ & ( (\L0|L2|signalshift[11]~_emulated_q\ & (!\L4|CS.E1~q\ & \L4|CS.E0~q\)) ) ) ) # ( !\L5|L17|m~0_combout\ & 
-- ( !\L0|L4|signalshift[17]~21_combout\ & ( (\L4|CS.E0~q\ & ((\L4|CS.E1~q\) # (\L0|L2|signalshift[11]~_emulated_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101000000000000101011110000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[11]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	datae => \L5|L17|ALT_INV_m~0_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	combout => \L0|L2|signalshift[11]~38_combout\);

-- Location: FF_X78_Y11_N23
\L0|L2|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[11]~38_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift\(12));

-- Location: FF_X78_Y11_N19
\L0|L2|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L2|signalshift\(12),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift\(13));

-- Location: MLABCELL_X78_Y11_N3
\L0|L2|signalshift[14]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[14]~37_combout\ = ( \L0|L2|signalshift\(13) & ( !\L0|L12|signalshift[25]~3_combout\ ) ) # ( !\L0|L2|signalshift\(13) & ( \L0|L12|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L2|ALT_INV_signalshift\(13),
	combout => \L0|L2|signalshift[14]~37_combout\);

-- Location: FF_X78_Y11_N5
\L0|L2|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[14]~37_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[14]~_emulated_q\);

-- Location: MLABCELL_X78_Y11_N0
\L0|L2|signalshift[14]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[14]~36_combout\ = ( \L4|CS.E1~q\ & ( (\L5|L17|m~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L12|signalshift[25]~3_combout\ $ (!\L0|L2|signalshift[14]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m~0_combout\,
	datab => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	datac => \L0|L2|ALT_INV_signalshift[14]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L2|signalshift[14]~36_combout\);

-- Location: MLABCELL_X78_Y11_N33
\L0|L2|signalshift[15]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[15]~35_combout\ = ( \L0|L17|signalshift[20]~19_combout\ & ( !\L0|L2|signalshift[14]~36_combout\ ) ) # ( !\L0|L17|signalshift[20]~19_combout\ & ( \L0|L2|signalshift[14]~36_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L2|ALT_INV_signalshift[14]~36_combout\,
	dataf => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	combout => \L0|L2|signalshift[15]~35_combout\);

-- Location: FF_X78_Y11_N35
\L0|L2|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[15]~35_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[15]~_emulated_q\);

-- Location: MLABCELL_X78_Y11_N30
\L0|L2|signalshift[15]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[15]~34_combout\ = ( \L4|CS.E1~q\ & ( (\L5|L6|Equal2~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L17|signalshift[20]~19_combout\ $ (!\L0|L2|signalshift[15]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datab => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	datac => \L0|L2|ALT_INV_signalshift[15]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L2|signalshift[15]~34_combout\);

-- Location: MLABCELL_X78_Y11_N27
\L0|L2|signalshift[16]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[16]~33_combout\ = ( \L0|L2|signalshift[15]~34_combout\ & ( !\L0|L17|signalshift[20]~19_combout\ ) ) # ( !\L0|L2|signalshift[15]~34_combout\ & ( \L0|L17|signalshift[20]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[15]~34_combout\,
	combout => \L0|L2|signalshift[16]~33_combout\);

-- Location: FF_X78_Y11_N29
\L0|L2|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[16]~33_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[16]~_emulated_q\);

-- Location: MLABCELL_X78_Y11_N24
\L0|L2|signalshift[16]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[16]~32_combout\ = ( \L4|CS.E1~q\ & ( (\L5|L6|Equal2~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L17|signalshift[20]~19_combout\ $ (!\L0|L2|signalshift[16]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datab => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	datac => \L0|L2|ALT_INV_signalshift[16]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L2|signalshift[16]~32_combout\);

-- Location: MLABCELL_X78_Y11_N45
\L0|L2|signalshift[17]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[17]~31_combout\ = ( \L0|L2|signalshift[16]~32_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L2|signalshift[16]~32_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[16]~32_combout\,
	combout => \L0|L2|signalshift[17]~31_combout\);

-- Location: FF_X78_Y11_N47
\L0|L2|signalshift[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[17]~31_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[17]~_emulated_q\);

-- Location: MLABCELL_X78_Y11_N39
\L0|L2|signalshift[17]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[17]~30_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ ((!\L0|L2|signalshift[17]~_emulated_q\)))) # (\L4|CS.E1~q\ & (((!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001101111011000000110111101100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L0|L2|ALT_INV_signalshift[17]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[17]~30_combout\);

-- Location: MLABCELL_X78_Y11_N36
\L0|L2|signalshift[18]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[18]~29_combout\ = ( \L0|L2|signalshift[17]~30_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L2|signalshift[17]~30_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[17]~30_combout\,
	combout => \L0|L2|signalshift[18]~29_combout\);

-- Location: FF_X78_Y11_N38
\L0|L2|signalshift[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[18]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[18]~_emulated_q\);

-- Location: MLABCELL_X78_Y11_N42
\L0|L2|signalshift[18]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[18]~28_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L2|signalshift[18]~_emulated_q\ $ ((!\L0|L5|signalshift[25]~11_combout\)))) # (\L4|CS.E1~q\ & (((!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110111100000110011011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[18]~_emulated_q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[18]~28_combout\);

-- Location: LABCELL_X77_Y9_N33
\L0|L2|signalshift[19]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[19]~27_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( !\L0|L2|signalshift[18]~28_combout\ ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( \L0|L2|signalshift[18]~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[18]~28_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L2|signalshift[19]~27_combout\);

-- Location: FF_X77_Y9_N34
\L0|L2|signalshift[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[19]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[19]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N39
\L0|L2|signalshift[19]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[19]~26_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L2|signalshift[22]~1_combout\ $ (((!\L0|L2|signalshift[19]~_emulated_q\))))) # (\L4|CS.E1~q\ & (((\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100111100011010010011110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \L0|L2|ALT_INV_signalshift[19]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[19]~26_combout\);

-- Location: LABCELL_X77_Y10_N36
\L0|L2|signalshift[20]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[20]~25_combout\ = ( \L0|L2|signalshift[19]~26_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L2|signalshift[19]~26_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[19]~26_combout\,
	combout => \L0|L2|signalshift[20]~25_combout\);

-- Location: FF_X77_Y10_N38
\L0|L2|signalshift[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[20]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[20]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N51
\L0|L2|signalshift[20]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[20]~24_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L2|signalshift[20]~_emulated_q\))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)))) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L4|CS.E1~q\ & ((\L0|L2|signalshift[20]~_emulated_q\))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001100100011000000010010001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \L0|L2|ALT_INV_signalshift[20]~_emulated_q\,
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L2|signalshift[20]~24_combout\);

-- Location: LABCELL_X77_Y10_N6
\L0|L2|signalshift[21]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[21]~23_combout\ = ( \L0|L2|signalshift[20]~24_combout\ & ( !\L0|L5|signalshift[22]~1_combout\ ) ) # ( !\L0|L2|signalshift[20]~24_combout\ & ( \L0|L5|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[20]~24_combout\,
	combout => \L0|L2|signalshift[21]~23_combout\);

-- Location: FF_X77_Y10_N7
\L0|L2|signalshift[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[21]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[21]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N48
\L0|L2|signalshift[21]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[21]~22_combout\ = ( \L0|L5|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L2|signalshift[21]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~0_combout\))))) ) ) # ( !\L0|L5|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L2|signalshift[21]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001100100000001100010010000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L2|ALT_INV_signalshift[21]~_emulated_q\,
	datad => \L5|L6|ALT_INV_Equal2~0_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L2|signalshift[21]~22_combout\);

-- Location: LABCELL_X77_Y10_N12
\L0|L2|signalshift[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[22]~3_combout\ = ( \L0|L2|signalshift[21]~22_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L2|signalshift[21]~22_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[21]~22_combout\,
	combout => \L0|L2|signalshift[22]~3_combout\);

-- Location: FF_X77_Y10_N13
\L0|L2|signalshift[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[22]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[22]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N18
\L0|L2|signalshift[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[22]~2_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L2|signalshift[22]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\SW[8]~input_o\))))) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L4|CS.E1~q\ & (\L0|L2|signalshift[22]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001010000001100001010000000110000101000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[22]~_emulated_q\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L2|signalshift[22]~2_combout\);

-- Location: LABCELL_X77_Y10_N21
\L0|L2|signalshift[23]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[23]~5_combout\ = ( \L0|L2|signalshift[22]~2_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L2|signalshift[22]~2_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[22]~2_combout\,
	combout => \L0|L2|signalshift[23]~5_combout\);

-- Location: FF_X77_Y10_N23
\L0|L2|signalshift[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[23]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[23]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N42
\L0|L2|signalshift[23]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[23]~4_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L2|signalshift[23]~_emulated_q\))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)))) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L4|CS.E1~q\ & ((\L0|L2|signalshift[23]~_emulated_q\))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001010001000101010000000100010101000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L0|L2|ALT_INV_signalshift[23]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L2|signalshift[23]~4_combout\);

-- Location: LABCELL_X77_Y10_N45
\L0|L2|signalshift[24]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[24]~7_combout\ = ( \L0|L2|signalshift[23]~4_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L2|signalshift[23]~4_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[23]~4_combout\,
	combout => \L0|L2|signalshift[24]~7_combout\);

-- Location: FF_X77_Y10_N47
\L0|L2|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[24]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[24]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N15
\L0|L2|signalshift[24]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[24]~6_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L2|signalshift[24]~_emulated_q\))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)))) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L4|CS.E1~q\ & ((\L0|L2|signalshift[24]~_emulated_q\))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000101100010000000010110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L0|L2|ALT_INV_signalshift[24]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L2|signalshift[24]~6_combout\);

-- Location: LABCELL_X83_Y11_N0
\L0|L2|signalshift[25]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[25]~9_combout\ = ( \L0|L2|signalshift[24]~6_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L2|signalshift[24]~6_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[24]~6_combout\,
	combout => \L0|L2|signalshift[25]~9_combout\);

-- Location: FF_X83_Y11_N2
\L0|L2|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[25]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[25]~_emulated_q\);

-- Location: LABCELL_X83_Y11_N21
\L0|L2|signalshift[25]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[25]~8_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L2|signalshift[22]~1_combout\ $ (((!\L0|L2|signalshift[25]~_emulated_q\))))) # (\L4|CS.E1~q\ & (((\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000111100010110100011110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \L0|L2|ALT_INV_signalshift[25]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[25]~8_combout\);

-- Location: LABCELL_X83_Y11_N18
\L0|L2|signalshift[26]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[26]~11_combout\ = ( \L0|L2|signalshift[25]~8_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L2|signalshift[25]~8_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[25]~8_combout\,
	combout => \L0|L2|signalshift[26]~11_combout\);

-- Location: FF_X83_Y11_N20
\L0|L2|signalshift[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[26]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[26]~_emulated_q\);

-- Location: LABCELL_X83_Y11_N15
\L0|L2|signalshift[26]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[26]~10_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L2|signalshift[26]~_emulated_q\ $ ((!\L0|L2|signalshift[22]~1_combout\)))) # (\L4|CS.E1~q\ & (((\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110000011110110011000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[26]~_emulated_q\,
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[26]~10_combout\);

-- Location: LABCELL_X83_Y11_N12
\L0|L2|signalshift[27]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[27]~13_combout\ = ( \L0|L2|signalshift[26]~10_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L2|signalshift[26]~10_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[26]~10_combout\,
	combout => \L0|L2|signalshift[27]~13_combout\);

-- Location: FF_X83_Y11_N14
\L0|L2|signalshift[27]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[27]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[27]~_emulated_q\);

-- Location: LABCELL_X83_Y11_N9
\L0|L2|signalshift[27]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[27]~12_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L2|signalshift[27]~_emulated_q\)))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100010101010011110001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datac => \L0|L2|ALT_INV_signalshift[27]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[27]~12_combout\);

-- Location: LABCELL_X83_Y11_N6
\L0|L2|signalshift[28]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[28]~15_combout\ = ( \L0|L2|signalshift[27]~12_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L2|signalshift[27]~12_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[27]~12_combout\,
	combout => \L0|L2|signalshift[28]~15_combout\);

-- Location: FF_X83_Y11_N8
\L0|L2|signalshift[28]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[28]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[28]~_emulated_q\);

-- Location: LABCELL_X83_Y11_N39
\L0|L2|signalshift[28]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[28]~14_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L2|signalshift[28]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\SW[8]~input_o\))))) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L4|CS.E1~q\ & (\L0|L2|signalshift[28]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100010000010101000100000001010100010000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L2|ALT_INV_signalshift[28]~_emulated_q\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L2|signalshift[28]~14_combout\);

-- Location: LABCELL_X83_Y11_N36
\L0|L2|signalshift[29]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[29]~17_combout\ = !\L0|L2|signalshift[28]~14_combout\ $ (!\L0|L11|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[28]~14_combout\,
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L2|signalshift[29]~17_combout\);

-- Location: FF_X83_Y11_N38
\L0|L2|signalshift[29]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[29]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[29]~_emulated_q\);

-- Location: LABCELL_X83_Y11_N51
\L0|L2|signalshift[29]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[29]~16_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L2|signalshift[29]~_emulated_q\ $ ((!\L0|L11|signalshift[22]~1_combout\)))) # (\L4|CS.E1~q\ & (((\L5|L6|Equal2~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100000011011110110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[29]~_emulated_q\,
	datab => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L6|ALT_INV_Equal2~2_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[29]~16_combout\);

-- Location: LABCELL_X83_Y11_N48
\L0|L2|signalshift[30]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[30]~19_combout\ = ( \L0|L2|signalshift[29]~16_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L2|signalshift[29]~16_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[29]~16_combout\,
	combout => \L0|L2|signalshift[30]~19_combout\);

-- Location: FF_X83_Y11_N50
\L0|L2|signalshift[30]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[30]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[30]~_emulated_q\);

-- Location: LABCELL_X83_Y11_N33
\L0|L2|signalshift[30]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[30]~18_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L2|signalshift[30]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( 
-- \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((\L0|L2|signalshift[30]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010111110101111101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L2|ALT_INV_signalshift[30]~_emulated_q\,
	datae => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[30]~18_combout\);

-- Location: LABCELL_X83_Y11_N3
\L0|L2|signalshift[31]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[31]~21_combout\ = ( \L0|L2|signalshift[30]~18_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L2|signalshift[30]~18_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L2|ALT_INV_signalshift[30]~18_combout\,
	combout => \L0|L2|signalshift[31]~21_combout\);

-- Location: FF_X83_Y11_N5
\L0|L2|signalshift[31]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L2|signalshift[31]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L2|signalshift[31]~_emulated_q\);

-- Location: MLABCELL_X84_Y9_N57
\L0|L2|signalshift[31]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L2|signalshift[31]~20_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L2|signalshift[31]~_emulated_q\)))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100101010100011110010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L2|ALT_INV_signalshift[31]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L2|signalshift[31]~20_combout\);

-- Location: LABCELL_X80_Y10_N30
\L0|L6|signalshift[0]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[0]~33_combout\ = ( \L0|L6|signalshift[31]~14_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L6|signalshift[31]~14_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[31]~14_combout\,
	combout => \L0|L6|signalshift[0]~33_combout\);

-- Location: FF_X80_Y10_N31
\L0|L6|signalshift[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[0]~33_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[0]~_emulated_q\);

-- Location: MLABCELL_X78_Y10_N30
\L0|L6|signalshift[0]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[0]~32_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L6|signalshift[0]~_emulated_q\))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)))) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L4|CS.E1~q\ & ((\L0|L6|signalshift[0]~_emulated_q\))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011000000010000101100001011000000010000101100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L6|ALT_INV_signalshift[0]~_emulated_q\,
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L6|signalshift[0]~32_combout\);

-- Location: FF_X78_Y10_N31
\L0|L6|signalshift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[0]~32_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(1));

-- Location: FF_X81_Y10_N16
\L0|L6|signalshift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L6|signalshift\(1),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(2));

-- Location: LABCELL_X81_Y10_N30
\L0|L6|signalshift[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[3]~feeder_combout\ = \L0|L6|signalshift\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L6|ALT_INV_signalshift\(2),
	combout => \L0|L6|signalshift[3]~feeder_combout\);

-- Location: FF_X81_Y10_N31
\L0|L6|signalshift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[3]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(3));

-- Location: LABCELL_X81_Y10_N33
\L0|L6|signalshift[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[4]~feeder_combout\ = ( \L0|L6|signalshift\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L0|L6|ALT_INV_signalshift\(3),
	combout => \L0|L6|signalshift[4]~feeder_combout\);

-- Location: FF_X81_Y10_N34
\L0|L6|signalshift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[4]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(4));

-- Location: FF_X81_Y10_N1
\L0|L6|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L6|signalshift\(4),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(5));

-- Location: LABCELL_X81_Y10_N3
\L0|L6|signalshift[6]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[6]~31_combout\ = ( \L0|L6|signalshift\(5) & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L6|signalshift\(5) & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L6|ALT_INV_signalshift\(5),
	combout => \L0|L6|signalshift[6]~31_combout\);

-- Location: FF_X81_Y10_N5
\L0|L6|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[6]~31_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[6]~_emulated_q\);

-- Location: LABCELL_X81_Y10_N18
\L0|L6|signalshift[6]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[6]~30_combout\ = ( \L5|L6|Equal2~0_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & (!\L0|L6|signalshift[6]~_emulated_q\ $ (!\L0|L6|signalshift[22]~1_combout\)))) ) ) # ( !\L5|L6|Equal2~0_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L6|signalshift[6]~_emulated_q\ $ (!\L0|L6|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001101111000000000110111100000000011000000000000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[6]~_emulated_q\,
	datab => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L5|L6|ALT_INV_Equal2~0_combout\,
	combout => \L0|L6|signalshift[6]~30_combout\);

-- Location: LABCELL_X81_Y10_N21
\L0|L6|signalshift[7]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[7]~29_combout\ = ( \L0|L6|signalshift[6]~30_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L6|signalshift[6]~30_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[6]~30_combout\,
	combout => \L0|L6|signalshift[7]~29_combout\);

-- Location: FF_X81_Y10_N23
\L0|L6|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[7]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[7]~_emulated_q\);

-- Location: LABCELL_X81_Y10_N24
\L0|L6|signalshift[7]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[7]~28_combout\ = ( \L5|L6|Equal2~0_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & (!\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L6|signalshift[7]~_emulated_q\)))) ) ) # ( !\L5|L6|Equal2~0_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L6|signalshift[7]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111101000000000111110100000000001010000000000000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datac => \L0|L6|ALT_INV_signalshift[7]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L5|L6|ALT_INV_Equal2~0_combout\,
	combout => \L0|L6|signalshift[7]~28_combout\);

-- Location: LABCELL_X81_Y10_N27
\L0|L6|signalshift[8]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[8]~27_combout\ = ( \L0|L6|signalshift[7]~28_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L6|signalshift[7]~28_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[7]~28_combout\,
	combout => \L0|L6|signalshift[8]~27_combout\);

-- Location: FF_X81_Y10_N29
\L0|L6|signalshift[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[8]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[8]~_emulated_q\);

-- Location: MLABCELL_X78_Y10_N12
\L0|L6|signalshift[8]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[8]~26_combout\ = ( \L0|L6|signalshift[8]~_emulated_q\ & ( \L0|L16|signalshift[22]~1_combout\ & ( (!\L5|L6|Equal2~1_combout\ & (\L4|CS.E1~q\ & \L4|CS.E0~q\)) ) ) ) # ( !\L0|L6|signalshift[8]~_emulated_q\ & ( 
-- \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L5|L6|Equal2~1_combout\) # (!\L4|CS.E1~q\))) ) ) ) # ( \L0|L6|signalshift[8]~_emulated_q\ & ( !\L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L5|L6|Equal2~1_combout\) # 
-- (!\L4|CS.E1~q\))) ) ) ) # ( !\L0|L6|signalshift[8]~_emulated_q\ & ( !\L0|L16|signalshift[22]~1_combout\ & ( (!\L5|L6|Equal2~1_combout\ & (\L4|CS.E1~q\ & \L4|CS.E0~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000001111101000000000111110100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	datae => \L0|L6|ALT_INV_signalshift[8]~_emulated_q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L6|signalshift[8]~26_combout\);

-- Location: LABCELL_X81_Y10_N9
\L0|L6|signalshift[9]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[9]~25_combout\ = ( \L0|L6|signalshift[8]~26_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L6|signalshift[8]~26_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[8]~26_combout\,
	combout => \L0|L6|signalshift[9]~25_combout\);

-- Location: FF_X81_Y10_N11
\L0|L6|signalshift[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[9]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[9]~_emulated_q\);

-- Location: LABCELL_X81_Y10_N48
\L0|L6|signalshift[9]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[9]~24_combout\ = ( \L4|CS.E1~q\ & ( \L0|L6|signalshift[9]~_emulated_q\ & ( (\L4|CS.E0~q\ & !\L5|L6|Equal2~1_combout\) ) ) ) # ( !\L4|CS.E1~q\ & ( \L0|L6|signalshift[9]~_emulated_q\ & ( (\L4|CS.E0~q\ & 
-- !\L0|L16|signalshift[22]~1_combout\) ) ) ) # ( \L4|CS.E1~q\ & ( !\L0|L6|signalshift[9]~_emulated_q\ & ( (\L4|CS.E0~q\ & !\L5|L6|Equal2~1_combout\) ) ) ) # ( !\L4|CS.E1~q\ & ( !\L0|L6|signalshift[9]~_emulated_q\ & ( (\L4|CS.E0~q\ & 
-- \L0|L16|signalshift[22]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010100000101000001010101000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datae => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L6|ALT_INV_signalshift[9]~_emulated_q\,
	combout => \L0|L6|signalshift[9]~24_combout\);

-- Location: FF_X81_Y10_N49
\L0|L6|signalshift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[9]~24_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(10));

-- Location: FF_X81_Y10_N52
\L0|L6|signalshift[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L6|signalshift\(10),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(11));

-- Location: FF_X81_Y10_N56
\L0|L6|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L6|signalshift\(11),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(12));

-- Location: FF_X81_Y10_N40
\L0|L6|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L6|signalshift\(12),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(13));

-- Location: LABCELL_X81_Y10_N12
\L0|L6|signalshift[14]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[14]~23_combout\ = !\L0|L6|signalshift\(13) $ (!\L0|L17|signalshift[20]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift\(13),
	datad => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	combout => \L0|L6|signalshift[14]~23_combout\);

-- Location: FF_X81_Y10_N14
\L0|L6|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[14]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[14]~_emulated_q\);

-- Location: LABCELL_X81_Y10_N42
\L0|L6|signalshift[14]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[14]~22_combout\ = ( \L4|CS.E0~q\ & ( \L0|L6|signalshift[14]~_emulated_q\ & ( (!\L4|CS.E1~q\ & (!\L0|L17|signalshift[20]~19_combout\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~1_combout\))) ) ) ) # ( \L4|CS.E0~q\ & ( 
-- !\L0|L6|signalshift[14]~_emulated_q\ & ( (!\L4|CS.E1~q\ & (\L0|L17|signalshift[20]~19_combout\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001001110010011100000000000000001000110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datae => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L6|ALT_INV_signalshift[14]~_emulated_q\,
	combout => \L0|L6|signalshift[14]~22_combout\);

-- Location: LABCELL_X79_Y10_N57
\L0|L6|signalshift[15]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[15]~21_combout\ = ( \L0|L6|signalshift[14]~22_combout\ & ( !\L0|L17|signalshift[19]~23_combout\ ) ) # ( !\L0|L6|signalshift[14]~22_combout\ & ( \L0|L17|signalshift[19]~23_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[19]~23_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[14]~22_combout\,
	combout => \L0|L6|signalshift[15]~21_combout\);

-- Location: FF_X79_Y10_N59
\L0|L6|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[15]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[15]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N54
\L0|L6|signalshift[15]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[15]~20_combout\ = ( \L4|CS.E1~q\ & ( \L4|CS.E0~q\ ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L17|signalshift[19]~23_combout\ $ (!\L0|L6|signalshift[15]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[19]~23_combout\,
	datab => \L0|L6|ALT_INV_signalshift[15]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L6|signalshift[15]~20_combout\);

-- Location: MLABCELL_X82_Y10_N21
\L0|L6|signalshift[16]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[16]~19_combout\ = ( \L0|L6|signalshift[15]~20_combout\ & ( !\L0|L12|signalshift[25]~3_combout\ ) ) # ( !\L0|L6|signalshift[15]~20_combout\ & ( \L0|L12|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[15]~20_combout\,
	combout => \L0|L6|signalshift[16]~19_combout\);

-- Location: FF_X82_Y10_N22
\L0|L6|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[16]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[16]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N54
\L0|L6|signalshift[16]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[16]~18_combout\ = ( \L0|L6|signalshift[16]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L12|signalshift[25]~3_combout\))) # (\L4|CS.E1~q\ & (\L5|L17|m~0_combout\)))) ) ) # ( !\L0|L6|signalshift[16]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L12|signalshift[25]~3_combout\))) # (\L4|CS.E1~q\ & (\L5|L17|m~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000110000010100001100000001010000110000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m~0_combout\,
	datab => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L6|ALT_INV_signalshift[16]~_emulated_q\,
	combout => \L0|L6|signalshift[16]~18_combout\);

-- Location: FF_X82_Y10_N56
\L0|L6|signalshift[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[16]~18_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(17));

-- Location: FF_X81_Y7_N10
\L0|L6|signalshift[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L6|signalshift\(17),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(18));

-- Location: FF_X81_Y7_N4
\L0|L6|signalshift[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L6|signalshift\(18),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(19));

-- Location: FF_X81_Y7_N53
\L0|L6|signalshift[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L6|signalshift\(19),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(20));

-- Location: MLABCELL_X82_Y7_N18
\L0|L6|signalshift[21]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[21]~17_combout\ = !\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L6|signalshift\(20))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datad => \L0|L6|ALT_INV_signalshift\(20),
	combout => \L0|L6|signalshift[21]~17_combout\);

-- Location: FF_X82_Y7_N19
\L0|L6|signalshift[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[21]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[21]~_emulated_q\);

-- Location: MLABCELL_X84_Y6_N51
\L0|L6|signalshift[21]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[21]~16_combout\ = ( \L4|CS.E0~q\ & ( \L0|L6|signalshift[22]~1_combout\ & ( (!\L4|CS.E1~q\ & ((!\L0|L6|signalshift[21]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~0_combout\)) ) ) ) # ( \L4|CS.E0~q\ & ( 
-- !\L0|L6|signalshift[22]~1_combout\ & ( (!\L4|CS.E1~q\ & ((\L0|L6|signalshift[21]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010101111101000000000000000001111101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L6|ALT_INV_signalshift[21]~_emulated_q\,
	datae => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L6|signalshift[21]~16_combout\);

-- Location: LABCELL_X83_Y6_N42
\L0|L6|signalshift[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[22]~3_combout\ = ( \L0|L6|signalshift[21]~16_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L6|signalshift[21]~16_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[21]~16_combout\,
	combout => \L0|L6|signalshift[22]~3_combout\);

-- Location: FF_X83_Y6_N44
\L0|L6|signalshift[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[22]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[22]~_emulated_q\);

-- Location: LABCELL_X83_Y6_N12
\L0|L6|signalshift[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[22]~2_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L6|signalshift[22]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L6|signalshift[22]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110010000000000111001000000000110110000000000011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L6|ALT_INV_signalshift[22]~_emulated_q\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L6|signalshift[22]~2_combout\);

-- Location: LABCELL_X83_Y6_N15
\L0|L6|signalshift[23]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[23]~5_combout\ = ( \L0|L6|signalshift[22]~2_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L6|signalshift[22]~2_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[22]~2_combout\,
	combout => \L0|L6|signalshift[23]~5_combout\);

-- Location: FF_X83_Y6_N17
\L0|L6|signalshift[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[23]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[23]~_emulated_q\);

-- Location: LABCELL_X83_Y6_N24
\L0|L6|signalshift[23]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[23]~4_combout\ = ( \L4|CS.E0~q\ & ( \L0|L6|signalshift[22]~1_combout\ & ( (!\L4|CS.E1~q\ & ((!\L0|L6|signalshift[23]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~0_combout\)) ) ) ) # ( \L4|CS.E0~q\ & ( 
-- !\L0|L6|signalshift[22]~1_combout\ & ( (!\L4|CS.E1~q\ & ((\L0|L6|signalshift[23]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111010101000000000000000001100110010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~0_combout\,
	datab => \L0|L6|ALT_INV_signalshift[23]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	datae => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L6|signalshift[23]~4_combout\);

-- Location: LABCELL_X83_Y7_N3
\L0|L6|signalshift[24]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[24]~7_combout\ = ( \L0|L6|signalshift[23]~4_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L6|signalshift[23]~4_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[23]~4_combout\,
	combout => \L0|L6|signalshift[24]~7_combout\);

-- Location: FF_X83_Y7_N5
\L0|L6|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[24]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[24]~_emulated_q\);

-- Location: LABCELL_X83_Y7_N0
\L0|L6|signalshift[24]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[24]~6_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L6|Equal2~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L6|signalshift[22]~1_combout\ $ (!\L0|L6|signalshift[24]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datab => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L0|L6|ALT_INV_signalshift[24]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L6|signalshift[24]~6_combout\);

-- Location: FF_X81_Y6_N37
\L0|L6|signalshift[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L6|signalshift[24]~6_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(25));

-- Location: LABCELL_X81_Y6_N21
\L0|L6|signalshift[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[26]~feeder_combout\ = ( \L0|L6|signalshift\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L0|L6|ALT_INV_signalshift\(25),
	combout => \L0|L6|signalshift[26]~feeder_combout\);

-- Location: FF_X81_Y6_N23
\L0|L6|signalshift[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[26]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(26));

-- Location: LABCELL_X81_Y6_N18
\L0|L6|signalshift[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[27]~feeder_combout\ = ( \L0|L6|signalshift\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L0|L6|ALT_INV_signalshift\(26),
	combout => \L0|L6|signalshift[27]~feeder_combout\);

-- Location: FF_X81_Y6_N20
\L0|L6|signalshift[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[27]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift\(27));

-- Location: LABCELL_X81_Y6_N45
\L0|L6|signalshift[28]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[28]~9_combout\ = !\L0|L6|signalshift\(27) $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift\(27),
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L6|signalshift[28]~9_combout\);

-- Location: FF_X81_Y6_N46
\L0|L6|signalshift[28]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[28]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[28]~_emulated_q\);

-- Location: LABCELL_X80_Y6_N45
\L0|L6|signalshift[28]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[28]~8_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L6|signalshift[28]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L6|signalshift[28]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L6|ALT_INV_signalshift[28]~_emulated_q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L6|signalshift[28]~8_combout\);

-- Location: LABCELL_X81_Y6_N27
\L0|L6|signalshift[29]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[29]~11_combout\ = !\L0|L6|signalshift[28]~8_combout\ $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[28]~8_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L6|signalshift[29]~11_combout\);

-- Location: FF_X81_Y6_N28
\L0|L6|signalshift[29]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[29]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[29]~_emulated_q\);

-- Location: LABCELL_X81_Y6_N9
\L0|L6|signalshift[29]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[29]~10_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ ((!\L0|L6|signalshift[29]~_emulated_q\)))) # (\L4|CS.E1~q\ & (((!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110111100000110011011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L0|L6|ALT_INV_signalshift[29]~_emulated_q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L6|signalshift[29]~10_combout\);

-- Location: LABCELL_X81_Y6_N6
\L0|L6|signalshift[30]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[30]~13_combout\ = ( \L0|L6|signalshift[29]~10_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L6|signalshift[29]~10_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L6|ALT_INV_signalshift[29]~10_combout\,
	combout => \L0|L6|signalshift[30]~13_combout\);

-- Location: FF_X81_Y6_N8
\L0|L6|signalshift[30]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[30]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[30]~_emulated_q\);

-- Location: LABCELL_X81_Y6_N24
\L0|L6|signalshift[30]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[30]~12_combout\ = ( \L0|L6|signalshift[30]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) ) # ( !\L0|L6|signalshift[30]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011100000000000101110000000000101011000000000010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L5|L17|ALT_INV_m[25]~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L6|ALT_INV_signalshift[30]~_emulated_q\,
	combout => \L0|L6|signalshift[30]~12_combout\);

-- Location: LABCELL_X83_Y7_N9
\L0|L6|signalshift[31]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[31]~15_combout\ = !\L0|L6|signalshift[30]~12_combout\ $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L6|ALT_INV_signalshift[30]~12_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L6|signalshift[31]~15_combout\);

-- Location: FF_X83_Y7_N10
\L0|L6|signalshift[31]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L6|signalshift[31]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L6|signalshift[31]~_emulated_q\);

-- Location: MLABCELL_X84_Y9_N21
\L0|L6|signalshift[31]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L6|signalshift[31]~14_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L6|signalshift[31]~_emulated_q\)))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100101010100011110010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L6|ALT_INV_signalshift[31]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L6|signalshift[31]~14_combout\);

-- Location: MLABCELL_X87_Y9_N54
\L0|L10|signalshift[0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[0]~29_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( !\L0|L10|signalshift\(31) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( \L0|L10|signalshift\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L10|ALT_INV_signalshift\(31),
	dataf => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L10|signalshift[0]~29_combout\);

-- Location: FF_X87_Y9_N56
\L0|L10|signalshift[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[0]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[0]~_emulated_q\);

-- Location: MLABCELL_X87_Y9_N51
\L0|L10|signalshift[0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[0]~28_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L10|signalshift[0]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)))) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L10|signalshift[0]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110010000100000011001000110010000100000011001000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L0|L10|ALT_INV_signalshift[0]~_emulated_q\,
	dataf => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L10|signalshift[0]~28_combout\);

-- Location: MLABCELL_X87_Y9_N12
\L0|L10|signalshift[1]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[1]~27_combout\ = ( \L0|L10|signalshift[0]~28_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L10|signalshift[0]~28_combout\ & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L10|ALT_INV_signalshift[0]~28_combout\,
	combout => \L0|L10|signalshift[1]~27_combout\);

-- Location: FF_X87_Y9_N14
\L0|L10|signalshift[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[1]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[1]~_emulated_q\);

-- Location: MLABCELL_X87_Y9_N57
\L0|L10|signalshift[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[1]~26_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L17|m~0_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[17]~21_combout\ $ (!\L0|L10|signalshift[1]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	datab => \L0|L10|ALT_INV_signalshift[1]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L17|ALT_INV_m~0_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L10|signalshift[1]~26_combout\);

-- Location: MLABCELL_X87_Y9_N36
\L0|L10|signalshift[2]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[2]~25_combout\ = ( \L0|L10|signalshift[1]~26_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L10|signalshift[1]~26_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L10|ALT_INV_signalshift[1]~26_combout\,
	combout => \L0|L10|signalshift[2]~25_combout\);

-- Location: FF_X87_Y9_N37
\L0|L10|signalshift[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[2]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[2]~_emulated_q\);

-- Location: MLABCELL_X87_Y9_N45
\L0|L10|signalshift[2]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[2]~24_combout\ = ( \L4|CS.E0~q\ & ( \L0|L10|signalshift[2]~_emulated_q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L16|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)) ) ) ) # ( \L4|CS.E0~q\ & ( 
-- !\L0|L10|signalshift[2]~_emulated_q\ & ( (!\L4|CS.E1~q\ & ((\L0|L16|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111100110000000000000000001111000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	datae => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L10|ALT_INV_signalshift[2]~_emulated_q\,
	combout => \L0|L10|signalshift[2]~24_combout\);

-- Location: FF_X87_Y9_N46
\L0|L10|signalshift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[2]~24_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(3));

-- Location: FF_X87_Y9_N43
\L0|L10|signalshift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(3),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(4));

-- Location: FF_X87_Y9_N5
\L0|L10|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(4),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(5));

-- Location: MLABCELL_X87_Y9_N0
\L0|L10|signalshift[6]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[6]~23_combout\ = ( \L0|L10|signalshift\(5) & ( !\L0|L12|signalshift[25]~3_combout\ ) ) # ( !\L0|L10|signalshift\(5) & ( \L0|L12|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	datae => \L0|L10|ALT_INV_signalshift\(5),
	combout => \L0|L10|signalshift[6]~23_combout\);

-- Location: FF_X87_Y9_N1
\L0|L10|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[6]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[6]~_emulated_q\);

-- Location: MLABCELL_X87_Y9_N33
\L0|L10|signalshift[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[6]~22_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L5|L17|m~0_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L12|signalshift[25]~3_combout\ $ (!\L0|L10|signalshift[6]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	datab => \L0|L10|ALT_INV_signalshift[6]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L17|ALT_INV_m~0_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L10|signalshift[6]~22_combout\);

-- Location: MLABCELL_X87_Y9_N30
\L0|L10|signalshift[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[7]~21_combout\ = ( \L0|L10|signalshift[6]~22_combout\ & ( !\L0|L12|signalshift[25]~3_combout\ ) ) # ( !\L0|L10|signalshift[6]~22_combout\ & ( \L0|L12|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L10|ALT_INV_signalshift[6]~22_combout\,
	combout => \L0|L10|signalshift[7]~21_combout\);

-- Location: FF_X87_Y9_N31
\L0|L10|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[7]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[7]~_emulated_q\);

-- Location: MLABCELL_X87_Y9_N27
\L0|L10|signalshift[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[7]~20_combout\ = ( \L5|L17|m~0_combout\ & ( \L0|L10|signalshift[7]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L0|L12|signalshift[25]~3_combout\) # (\L4|CS.E1~q\))) ) ) ) # ( !\L5|L17|m~0_combout\ & ( \L0|L10|signalshift[7]~_emulated_q\ & ( 
-- (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & !\L0|L12|signalshift[25]~3_combout\)) ) ) ) # ( \L5|L17|m~0_combout\ & ( !\L0|L10|signalshift[7]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((\L0|L12|signalshift[25]~3_combout\) # (\L4|CS.E1~q\))) ) ) ) # ( !\L5|L17|m~0_combout\ & ( 
-- !\L0|L10|signalshift[7]~_emulated_q\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & \L0|L12|signalshift[25]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000001010000111100001010000000000000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	datae => \L5|L17|ALT_INV_m~0_combout\,
	dataf => \L0|L10|ALT_INV_signalshift[7]~_emulated_q\,
	combout => \L0|L10|signalshift[7]~20_combout\);

-- Location: FF_X87_Y9_N28
\L0|L10|signalshift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[7]~20_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(8));

-- Location: FF_X87_Y9_N25
\L0|L10|signalshift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(8),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(9));

-- Location: MLABCELL_X87_Y9_N21
\L0|L10|signalshift[10]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[10]~19_combout\ = ( \L0|L10|signalshift\(9) & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L10|signalshift\(9) & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L10|ALT_INV_signalshift\(9),
	combout => \L0|L10|signalshift[10]~19_combout\);

-- Location: FF_X87_Y9_N23
\L0|L10|signalshift[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[10]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[10]~_emulated_q\);

-- Location: MLABCELL_X87_Y9_N18
\L0|L10|signalshift[10]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[10]~18_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[17]~21_combout\ $ (!\L0|L10|signalshift[10]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m~0_combout\,
	datab => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	datac => \L0|L10|ALT_INV_signalshift[10]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L10|signalshift[10]~18_combout\);

-- Location: MLABCELL_X87_Y9_N39
\L0|L10|signalshift[11]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[11]~17_combout\ = ( \L0|L10|signalshift[10]~18_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L10|signalshift[10]~18_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L10|ALT_INV_signalshift[10]~18_combout\,
	combout => \L0|L10|signalshift[11]~17_combout\);

-- Location: FF_X87_Y9_N40
\L0|L10|signalshift[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[11]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[11]~_emulated_q\);

-- Location: MLABCELL_X87_Y9_N6
\L0|L10|signalshift[11]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[11]~16_combout\ = ( !\L5|L6|Equal2~1_combout\ & ( \L4|CS.E1~q\ & ( \L4|CS.E0~q\ ) ) ) # ( \L5|L6|Equal2~1_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L10|signalshift[11]~_emulated_q\ $ (!\L0|L16|signalshift[22]~1_combout\))) ) 
-- ) ) # ( !\L5|L6|Equal2~1_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L10|signalshift[11]~_emulated_q\ $ (!\L0|L16|signalshift[22]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L10|ALT_INV_signalshift[11]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datae => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L10|signalshift[11]~16_combout\);

-- Location: FF_X87_Y9_N7
\L0|L10|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[11]~16_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(12));

-- Location: FF_X87_Y9_N10
\L0|L10|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(12),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(13));

-- Location: MLABCELL_X87_Y9_N48
\L0|L10|signalshift[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[14]~15_combout\ = ( \L0|L11|signalshift[22]~1_combout\ & ( !\L0|L10|signalshift\(13) ) ) # ( !\L0|L11|signalshift[22]~1_combout\ & ( \L0|L10|signalshift\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L10|ALT_INV_signalshift\(13),
	dataf => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L10|signalshift[14]~15_combout\);

-- Location: FF_X87_Y9_N49
\L0|L10|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[14]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[14]~_emulated_q\);

-- Location: MLABCELL_X82_Y7_N21
\L0|L10|signalshift[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[14]~14_combout\ = ( \L5|L6|Equal2~2_combout\ & ( (\L4|CS.E0~q\ & ((!\L0|L10|signalshift[14]~_emulated_q\ $ (!\L0|L11|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\))) ) ) # ( !\L5|L6|Equal2~2_combout\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & 
-- (!\L0|L10|signalshift[14]~_emulated_q\ $ (!\L0|L11|signalshift[22]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000000000000101000000000000010100010101010001010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L10|ALT_INV_signalshift[14]~_emulated_q\,
	datac => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L5|L6|ALT_INV_Equal2~2_combout\,
	combout => \L0|L10|signalshift[14]~14_combout\);

-- Location: MLABCELL_X82_Y8_N0
\L0|L10|signalshift[15]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[15]~13_combout\ = ( \L0|L4|signalshift[25]~5_combout\ & ( !\L0|L10|signalshift[14]~14_combout\ ) ) # ( !\L0|L4|signalshift[25]~5_combout\ & ( \L0|L10|signalshift[14]~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L10|ALT_INV_signalshift[14]~14_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	combout => \L0|L10|signalshift[15]~13_combout\);

-- Location: FF_X82_Y8_N2
\L0|L10|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[15]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[15]~_emulated_q\);

-- Location: MLABCELL_X82_Y8_N9
\L0|L10|signalshift[15]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[15]~12_combout\ = ( \SW[7]~input_o\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & (!\L0|L4|signalshift[25]~5_combout\ $ (!\L0|L10|signalshift[15]~_emulated_q\)))) ) ) # ( !\SW[7]~input_o\ & ( (\L4|CS.E0~q\ & ((!\L0|L4|signalshift[25]~5_combout\ 
-- $ (!\L0|L10|signalshift[15]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101000101000101010100010100010000010000000001000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L10|ALT_INV_signalshift[15]~_emulated_q\,
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \L0|L10|signalshift[15]~12_combout\);

-- Location: MLABCELL_X82_Y8_N6
\L0|L10|signalshift[16]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[16]~11_combout\ = ( \L0|L10|signalshift[15]~12_combout\ & ( !\L0|L4|signalshift[25]~5_combout\ ) ) # ( !\L0|L10|signalshift[15]~12_combout\ & ( \L0|L4|signalshift[25]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	dataf => \L0|L10|ALT_INV_signalshift[15]~12_combout\,
	combout => \L0|L10|signalshift[16]~11_combout\);

-- Location: FF_X82_Y8_N8
\L0|L10|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[16]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[16]~_emulated_q\);

-- Location: MLABCELL_X82_Y8_N57
\L0|L10|signalshift[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[16]~10_combout\ = ( \L4|CS.E1~q\ & ( (!\SW[7]~input_o\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[25]~5_combout\ $ (!\L0|L10|signalshift[16]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datab => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	datac => \L0|L10|ALT_INV_signalshift[16]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L10|signalshift[16]~10_combout\);

-- Location: MLABCELL_X82_Y8_N54
\L0|L10|signalshift[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[17]~9_combout\ = !\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L10|signalshift[16]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datad => \L0|L10|ALT_INV_signalshift[16]~10_combout\,
	combout => \L0|L10|signalshift[17]~9_combout\);

-- Location: FF_X82_Y8_N55
\L0|L10|signalshift[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[17]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[17]~_emulated_q\);

-- Location: MLABCELL_X82_Y7_N24
\L0|L10|signalshift[17]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[17]~8_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L10|signalshift[17]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L10|signalshift[17]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000100000001110000010000001011000010000000101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L10|ALT_INV_signalshift[17]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L10|signalshift[17]~8_combout\);

-- Location: FF_X82_Y7_N25
\L0|L10|signalshift[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[17]~8_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(18));

-- Location: FF_X82_Y6_N22
\L0|L10|signalshift[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(18),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(19));

-- Location: FF_X85_Y6_N14
\L0|L10|signalshift[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(19),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(20));

-- Location: LABCELL_X85_Y6_N15
\L0|L10|signalshift[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[21]~feeder_combout\ = \L0|L10|signalshift\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L10|ALT_INV_signalshift\(20),
	combout => \L0|L10|signalshift[21]~feeder_combout\);

-- Location: FF_X85_Y6_N16
\L0|L10|signalshift[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[21]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(21));

-- Location: FF_X85_Y6_N19
\L0|L10|signalshift[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(21),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(22));

-- Location: FF_X85_Y6_N23
\L0|L10|signalshift[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(22),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(23));

-- Location: LABCELL_X83_Y8_N48
\L0|L10|signalshift[24]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[24]~1_combout\ = !\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L10|signalshift\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datad => \L0|L10|ALT_INV_signalshift\(23),
	combout => \L0|L10|signalshift[24]~1_combout\);

-- Location: FF_X83_Y8_N49
\L0|L10|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[24]~1_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[24]~_emulated_q\);

-- Location: MLABCELL_X82_Y8_N3
\L0|L10|signalshift[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[24]~0_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L10|signalshift[24]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L10|signalshift[24]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000000101010001000001000101010000000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L10|ALT_INV_signalshift[24]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L10|signalshift[24]~0_combout\);

-- Location: LABCELL_X83_Y7_N27
\L0|L10|signalshift[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[25]~5_combout\ = ( \L0|L10|signalshift[25]~3_combout\ & ( !\L0|L10|signalshift[24]~0_combout\ ) ) # ( !\L0|L10|signalshift[25]~3_combout\ & ( \L0|L10|signalshift[24]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L10|ALT_INV_signalshift[24]~0_combout\,
	dataf => \L0|L10|ALT_INV_signalshift[25]~3_combout\,
	combout => \L0|L10|signalshift[25]~5_combout\);

-- Location: FF_X83_Y7_N29
\L0|L10|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[25]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[25]~_emulated_q\);

-- Location: LABCELL_X83_Y7_N21
\L0|L10|signalshift[25]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[25]~4_combout\ = ( \L0|L10|signalshift[25]~3_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L10|signalshift[25]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~2_combout\))))) ) ) # ( !\L0|L10|signalshift[25]~3_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L10|signalshift[25]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110010000000000111001000000000110110000000000011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L10|ALT_INV_signalshift[25]~_emulated_q\,
	datac => \L5|L6|ALT_INV_Equal2~2_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L10|ALT_INV_signalshift[25]~3_combout\,
	combout => \L0|L10|signalshift[25]~4_combout\);

-- Location: LABCELL_X83_Y7_N18
\L0|L10|signalshift[26]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[26]~7_combout\ = ( \L0|L10|signalshift[25]~4_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L10|signalshift[25]~4_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L10|ALT_INV_signalshift[25]~4_combout\,
	combout => \L0|L10|signalshift[26]~7_combout\);

-- Location: FF_X83_Y7_N20
\L0|L10|signalshift[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L10|signalshift[26]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift[26]~_emulated_q\);

-- Location: LABCELL_X83_Y7_N51
\L0|L10|signalshift[26]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L10|signalshift[26]~6_combout\ = ( \L0|L10|signalshift[26]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L6|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~0_combout\)))) ) ) # ( !\L0|L10|signalshift[26]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L6|signalshift[22]~1_combout\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001110000000000100111000000000111001000000000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L10|ALT_INV_signalshift[26]~_emulated_q\,
	combout => \L0|L10|signalshift[26]~6_combout\);

-- Location: FF_X82_Y11_N41
\L0|L10|signalshift[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift[26]~6_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(27));

-- Location: FF_X81_Y11_N44
\L0|L10|signalshift[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(27),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(28));

-- Location: FF_X85_Y8_N19
\L0|L10|signalshift[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(28),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(29));

-- Location: FF_X85_Y8_N31
\L0|L10|signalshift[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(29),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(30));

-- Location: FF_X85_Y10_N32
\L0|L10|signalshift[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L10|signalshift\(30),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L10|signalshift\(31));

-- Location: LABCELL_X85_Y10_N30
\L5|L20|x[31]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L20|x[31]~2_combout\ = ( \L0|L10|signalshift\(31) & ( \L0|L0|WideOr17~combout\ & ( (!\L0|L0|WideOr16~combout\ & (\L0|L14|signalshift[31]~10_combout\)) # (\L0|L0|WideOr16~combout\ & ((\L0|L6|signalshift[31]~14_combout\))) ) ) ) # ( 
-- !\L0|L10|signalshift\(31) & ( \L0|L0|WideOr17~combout\ & ( (!\L0|L0|WideOr16~combout\ & (\L0|L14|signalshift[31]~10_combout\)) # (\L0|L0|WideOr16~combout\ & ((\L0|L6|signalshift[31]~14_combout\))) ) ) ) # ( \L0|L10|signalshift\(31) & ( 
-- !\L0|L0|WideOr17~combout\ & ( (!\L0|L0|WideOr16~combout\) # (\L0|L2|signalshift[31]~20_combout\) ) ) ) # ( !\L0|L10|signalshift\(31) & ( !\L0|L0|WideOr17~combout\ & ( (\L0|L2|signalshift[31]~20_combout\ & \L0|L0|WideOr16~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L14|ALT_INV_signalshift[31]~10_combout\,
	datab => \L0|L2|ALT_INV_signalshift[31]~20_combout\,
	datac => \L0|L0|ALT_INV_WideOr16~combout\,
	datad => \L0|L6|ALT_INV_signalshift[31]~14_combout\,
	datae => \L0|L10|ALT_INV_signalshift\(31),
	dataf => \L0|L0|ALT_INV_WideOr17~combout\,
	combout => \L5|L20|x[31]~2_combout\);

-- Location: LABCELL_X85_Y9_N51
\L0|L0|WideOr19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|WideOr19~1_combout\ = ( !\L0|L0|CS.E2~q\ & ( (!\L0|L0|CS.E14~q\ & (!\L0|L0|CS.E10~q\ & !\L0|L0|CS.E6~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_CS.E14~q\,
	datab => \L0|L0|ALT_INV_CS.E10~q\,
	datac => \L0|L0|ALT_INV_CS.E6~q\,
	dataf => \L0|L0|ALT_INV_CS.E2~q\,
	combout => \L0|L0|WideOr19~1_combout\);

-- Location: LABCELL_X85_Y9_N30
\L0|L0|WideOr19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|WideOr19~0_combout\ = ( !\L0|L0|CS.E0~q\ & ( (!\L0|L0|CS.E8~q\ & (!\L0|L0|CS.E12~q\ & !\L0|L0|CS.E4~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L0|ALT_INV_CS.E8~q\,
	datac => \L0|L0|ALT_INV_CS.E12~q\,
	datad => \L0|L0|ALT_INV_CS.E4~q\,
	dataf => \L0|L0|ALT_INV_CS.E0~q\,
	combout => \L0|L0|WideOr19~0_combout\);

-- Location: LABCELL_X85_Y9_N3
\L0|L0|WideOr19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|WideOr19~combout\ = (\L0|L0|WideOr19~1_combout\ & \L0|L0|WideOr19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr19~1_combout\,
	datac => \L0|L0|ALT_INV_WideOr19~0_combout\,
	combout => \L0|L0|WideOr19~combout\);

-- Location: LABCELL_X85_Y9_N57
\L0|L0|WideOr18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|WideOr18~0_combout\ = ( \L0|L0|CS.E5~q\ ) # ( !\L0|L0|CS.E5~q\ & ( ((\L0|L0|CS.E13~q\) # (\L0|L0|CS.E1~q\)) # (\L0|L0|CS.E9~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_CS.E9~q\,
	datac => \L0|L0|ALT_INV_CS.E1~q\,
	datad => \L0|L0|ALT_INV_CS.E13~q\,
	dataf => \L0|L0|ALT_INV_CS.E5~q\,
	combout => \L0|L0|WideOr18~0_combout\);

-- Location: MLABCELL_X84_Y9_N15
\L0|L0|WideOr18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|WideOr18~combout\ = ( \L0|L0|WideOr19~0_combout\ & ( !\L0|L0|WideOr18~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L0|ALT_INV_WideOr18~0_combout\,
	dataf => \L0|L0|ALT_INV_WideOr19~0_combout\,
	combout => \L0|L0|WideOr18~combout\);

-- Location: LABCELL_X88_Y9_N15
\L0|L15|signalshift[0]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[0]~41_combout\ = ( \L0|L15|signalshift\(31) & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L15|signalshift\(31) & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L15|ALT_INV_signalshift\(31),
	combout => \L0|L15|signalshift[0]~41_combout\);

-- Location: FF_X88_Y9_N17
\L0|L15|signalshift[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[0]~41_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[0]~_emulated_q\);

-- Location: LABCELL_X88_Y9_N9
\L0|L15|signalshift[0]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[0]~40_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L17|m[25]~1_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L15|signalshift[0]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L15|ALT_INV_signalshift[0]~_emulated_q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L15|signalshift[0]~40_combout\);

-- Location: LABCELL_X88_Y9_N6
\L0|L15|signalshift[1]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[1]~39_combout\ = ( \L0|L15|signalshift[0]~40_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L15|signalshift[0]~40_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[0]~40_combout\,
	combout => \L0|L15|signalshift[1]~39_combout\);

-- Location: FF_X88_Y9_N8
\L0|L15|signalshift[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[1]~39_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[1]~_emulated_q\);

-- Location: LABCELL_X88_Y9_N12
\L0|L15|signalshift[1]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[1]~38_combout\ = ( \L0|L15|signalshift[1]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) ) # ( !\L0|L15|signalshift[1]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000001110000001000001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[1]~_emulated_q\,
	combout => \L0|L15|signalshift[1]~38_combout\);

-- Location: FF_X88_Y9_N13
\L0|L15|signalshift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[1]~38_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift\(2));

-- Location: FF_X88_Y9_N43
\L0|L15|signalshift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L15|signalshift\(2),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift\(3));

-- Location: LABCELL_X88_Y9_N45
\L0|L15|signalshift[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[4]~feeder_combout\ = ( \L0|L15|signalshift\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L0|L15|ALT_INV_signalshift\(3),
	combout => \L0|L15|signalshift[4]~feeder_combout\);

-- Location: FF_X88_Y9_N46
\L0|L15|signalshift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[4]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift\(4));

-- Location: FF_X88_Y9_N25
\L0|L15|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L15|signalshift\(4),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift\(5));

-- Location: LABCELL_X85_Y6_N30
\L0|L15|signalshift[6]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[6]~37_combout\ = ( \L0|L17|signalshift[19]~23_combout\ & ( !\L0|L15|signalshift\(5) ) ) # ( !\L0|L17|signalshift[19]~23_combout\ & ( \L0|L15|signalshift\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L15|ALT_INV_signalshift\(5),
	dataf => \L0|L17|ALT_INV_signalshift[19]~23_combout\,
	combout => \L0|L15|signalshift[6]~37_combout\);

-- Location: FF_X85_Y6_N32
\L0|L15|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[6]~37_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[6]~_emulated_q\);

-- Location: LABCELL_X85_Y6_N39
\L0|L15|signalshift[6]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[6]~36_combout\ = ( \L4|CS.E0~q\ & ( (!\L0|L17|signalshift[19]~23_combout\ $ (!\L0|L15|signalshift[6]~_emulated_q\)) # (\L4|CS.E1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[19]~23_combout\,
	datac => \L0|L15|ALT_INV_signalshift[6]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L15|signalshift[6]~36_combout\);

-- Location: MLABCELL_X82_Y6_N36
\L0|L15|signalshift[7]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[7]~35_combout\ = ( \L0|L15|signalshift[6]~36_combout\ & ( !\L0|L10|signalshift[25]~3_combout\ ) ) # ( !\L0|L15|signalshift[6]~36_combout\ & ( \L0|L10|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L10|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[6]~36_combout\,
	combout => \L0|L15|signalshift[7]~35_combout\);

-- Location: FF_X82_Y6_N37
\L0|L15|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[7]~35_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[7]~_emulated_q\);

-- Location: LABCELL_X81_Y8_N15
\L0|L15|signalshift[7]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[7]~34_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L6|Equal2~2_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L10|signalshift[25]~3_combout\ $ (!\L0|L15|signalshift[7]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L10|ALT_INV_signalshift[25]~3_combout\,
	datab => \L5|L6|ALT_INV_Equal2~2_combout\,
	datac => \L0|L15|ALT_INV_signalshift[7]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L15|signalshift[7]~34_combout\);

-- Location: LABCELL_X81_Y8_N9
\L0|L15|signalshift[8]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[8]~33_combout\ = ( \L0|L15|signalshift[7]~34_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L15|signalshift[7]~34_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[7]~34_combout\,
	combout => \L0|L15|signalshift[8]~33_combout\);

-- Location: FF_X81_Y8_N11
\L0|L15|signalshift[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[8]~33_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[8]~_emulated_q\);

-- Location: LABCELL_X81_Y8_N6
\L0|L15|signalshift[8]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[8]~32_combout\ = ( \L0|L15|signalshift[8]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) ) # ( !\L0|L15|signalshift[8]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110000000100010011000000100010001100000010001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L15|ALT_INV_signalshift[8]~_emulated_q\,
	combout => \L0|L15|signalshift[8]~32_combout\);

-- Location: FF_X81_Y8_N7
\L0|L15|signalshift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[8]~32_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift\(9));

-- Location: LABCELL_X81_Y8_N12
\L0|L15|signalshift[10]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[10]~31_combout\ = !\L0|L15|signalshift\(9) $ (!\L0|L16|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L15|ALT_INV_signalshift\(9),
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L15|signalshift[10]~31_combout\);

-- Location: FF_X81_Y8_N13
\L0|L15|signalshift[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[10]~31_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[10]~_emulated_q\);

-- Location: LABCELL_X80_Y8_N36
\L0|L15|signalshift[10]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[10]~30_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L15|signalshift[10]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))) ) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (\L0|L15|signalshift[10]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111100001100110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L15|ALT_INV_signalshift[10]~_emulated_q\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	datae => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L15|signalshift[10]~30_combout\);

-- Location: LABCELL_X81_Y8_N36
\L0|L15|signalshift[11]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[11]~29_combout\ = !\L0|L15|signalshift[10]~30_combout\ $ (!\L0|L4|signalshift[17]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L15|ALT_INV_signalshift[10]~30_combout\,
	datad => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	combout => \L0|L15|signalshift[11]~29_combout\);

-- Location: FF_X81_Y8_N37
\L0|L15|signalshift[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[11]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[11]~_emulated_q\);

-- Location: LABCELL_X81_Y8_N51
\L0|L15|signalshift[11]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[11]~28_combout\ = ( \L4|CS.E0~q\ & ( \L4|CS.E1~q\ & ( !\L5|L17|m~0_combout\ ) ) ) # ( \L4|CS.E0~q\ & ( !\L4|CS.E1~q\ & ( !\L0|L15|signalshift[11]~_emulated_q\ $ (!\L0|L4|signalshift[17]~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m~0_combout\,
	datab => \L0|L15|ALT_INV_signalshift[11]~_emulated_q\,
	datad => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	datae => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L15|signalshift[11]~28_combout\);

-- Location: FF_X81_Y8_N52
\L0|L15|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[11]~28_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift\(12));

-- Location: FF_X81_Y8_N50
\L0|L15|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L15|signalshift\(12),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift\(13));

-- Location: LABCELL_X81_Y8_N27
\L0|L15|signalshift[14]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[14]~27_combout\ = ( !\L0|L15|signalshift\(13) & ( \L0|L12|signalshift[25]~3_combout\ ) ) # ( \L0|L15|signalshift\(13) & ( !\L0|L12|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L0|L15|ALT_INV_signalshift\(13),
	dataf => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	combout => \L0|L15|signalshift[14]~27_combout\);

-- Location: FF_X81_Y8_N29
\L0|L15|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[14]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[14]~_emulated_q\);

-- Location: LABCELL_X81_Y8_N54
\L0|L15|signalshift[14]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[14]~26_combout\ = ( \L0|L12|signalshift[25]~3_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L15|signalshift[14]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L17|m~0_combout\)))) ) ) # ( !\L0|L12|signalshift[25]~3_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L15|signalshift[14]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L17|m~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010101000101000000010100010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L17|ALT_INV_m~0_combout\,
	datad => \L0|L15|ALT_INV_signalshift[14]~_emulated_q\,
	dataf => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	combout => \L0|L15|signalshift[14]~26_combout\);

-- Location: MLABCELL_X82_Y8_N33
\L0|L15|signalshift[15]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[15]~25_combout\ = ( \L0|L15|signalshift[14]~26_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L15|signalshift[14]~26_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[14]~26_combout\,
	combout => \L0|L15|signalshift[15]~25_combout\);

-- Location: FF_X82_Y8_N35
\L0|L15|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[15]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[15]~_emulated_q\);

-- Location: MLABCELL_X82_Y8_N24
\L0|L15|signalshift[15]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[15]~24_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \SW[8]~input_o\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L15|signalshift[15]~_emulated_q\ $ (!\L0|L2|signalshift[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L15|ALT_INV_signalshift[15]~_emulated_q\,
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L15|signalshift[15]~24_combout\);

-- Location: LABCELL_X81_Y8_N21
\L0|L15|signalshift[16]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[16]~23_combout\ = ( \L0|L15|signalshift[15]~24_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L15|signalshift[15]~24_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[15]~24_combout\,
	combout => \L0|L15|signalshift[16]~23_combout\);

-- Location: FF_X81_Y8_N22
\L0|L15|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[16]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[16]~_emulated_q\);

-- Location: LABCELL_X80_Y8_N48
\L0|L15|signalshift[16]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[16]~22_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L2|signalshift[22]~1_combout\ $ ((!\L0|L15|signalshift[16]~_emulated_q\)))) # (\L4|CS.E1~q\ & (((\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001000011110110100100001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L15|ALT_INV_signalshift[16]~_emulated_q\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L15|signalshift[16]~22_combout\);

-- Location: LABCELL_X81_Y8_N45
\L0|L15|signalshift[17]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[17]~21_combout\ = ( \L0|L15|signalshift[16]~22_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L15|signalshift[16]~22_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[16]~22_combout\,
	combout => \L0|L15|signalshift[17]~21_combout\);

-- Location: FF_X81_Y8_N47
\L0|L15|signalshift[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[17]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[17]~_emulated_q\);

-- Location: LABCELL_X81_Y8_N39
\L0|L15|signalshift[17]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[17]~20_combout\ = ( \L5|L17|m[25]~1_combout\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & (!\L0|L15|signalshift[17]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\)))) ) ) # ( !\L5|L17|m[25]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L15|signalshift[17]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010001000101010101000100000100010000000000010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L15|ALT_INV_signalshift[17]~_emulated_q\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L5|L17|ALT_INV_m[25]~1_combout\,
	combout => \L0|L15|signalshift[17]~20_combout\);

-- Location: LABCELL_X81_Y8_N3
\L0|L15|signalshift[18]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[18]~19_combout\ = ( !\L0|L5|signalshift[25]~11_combout\ & ( \L0|L15|signalshift[17]~20_combout\ ) ) # ( \L0|L5|signalshift[25]~11_combout\ & ( !\L0|L15|signalshift[17]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[17]~20_combout\,
	combout => \L0|L15|signalshift[18]~19_combout\);

-- Location: FF_X81_Y8_N5
\L0|L15|signalshift[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[18]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[18]~_emulated_q\);

-- Location: LABCELL_X80_Y8_N27
\L0|L15|signalshift[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[18]~18_combout\ = ( \L5|L17|m[25]~1_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L15|signalshift[18]~_emulated_q\)))) ) ) # ( !\L5|L17|m[25]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L15|signalshift[18]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001011000001110000101100000100000010000000010000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L15|ALT_INV_signalshift[18]~_emulated_q\,
	dataf => \L5|L17|ALT_INV_m[25]~1_combout\,
	combout => \L0|L15|signalshift[18]~18_combout\);

-- Location: LABCELL_X81_Y8_N30
\L0|L15|signalshift[19]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[19]~17_combout\ = ( !\L0|L5|signalshift[25]~11_combout\ & ( \L0|L15|signalshift[18]~18_combout\ ) ) # ( \L0|L5|signalshift[25]~11_combout\ & ( !\L0|L15|signalshift[18]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[18]~18_combout\,
	combout => \L0|L15|signalshift[19]~17_combout\);

-- Location: FF_X81_Y8_N31
\L0|L15|signalshift[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[19]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[19]~_emulated_q\);

-- Location: LABCELL_X80_Y8_N24
\L0|L15|signalshift[19]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[19]~16_combout\ = ( \L5|L17|m[25]~1_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L15|signalshift[19]~_emulated_q\)))) ) ) # ( !\L5|L17|m[25]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L15|signalshift[19]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111011000000000111101100000000010010000000000001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L15|ALT_INV_signalshift[19]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L5|L17|ALT_INV_m[25]~1_combout\,
	combout => \L0|L15|signalshift[19]~16_combout\);

-- Location: LABCELL_X85_Y6_N57
\L0|L15|signalshift[20]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[20]~15_combout\ = ( \L0|L15|signalshift[19]~16_combout\ & ( !\L0|L5|signalshift[23]~5_combout\ ) ) # ( !\L0|L15|signalshift[19]~16_combout\ & ( \L0|L5|signalshift[23]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[19]~16_combout\,
	combout => \L0|L15|signalshift[20]~15_combout\);

-- Location: FF_X85_Y6_N59
\L0|L15|signalshift[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[20]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[20]~_emulated_q\);

-- Location: LABCELL_X85_Y6_N54
\L0|L15|signalshift[20]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[20]~14_combout\ = ( \L4|CS.E1~q\ & ( (\SW[7]~input_o\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[23]~5_combout\ $ (!\L0|L15|signalshift[20]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datab => \L0|L15|ALT_INV_signalshift[20]~_emulated_q\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L15|signalshift[20]~14_combout\);

-- Location: LABCELL_X85_Y6_N27
\L0|L15|signalshift[21]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[21]~13_combout\ = ( \L0|L15|signalshift[20]~14_combout\ & ( !\L0|L5|signalshift[23]~5_combout\ ) ) # ( !\L0|L15|signalshift[20]~14_combout\ & ( \L0|L5|signalshift[23]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[20]~14_combout\,
	combout => \L0|L15|signalshift[21]~13_combout\);

-- Location: FF_X85_Y6_N29
\L0|L15|signalshift[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[21]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[21]~_emulated_q\);

-- Location: LABCELL_X85_Y6_N24
\L0|L15|signalshift[21]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[21]~12_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \SW[7]~input_o\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[23]~5_combout\ $ (!\L0|L15|signalshift[21]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[23]~5_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L0|L15|ALT_INV_signalshift[21]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L15|signalshift[21]~12_combout\);

-- Location: LABCELL_X85_Y6_N9
\L0|L15|signalshift[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[22]~1_combout\ = ( \L0|L15|signalshift[21]~12_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L15|signalshift[21]~12_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[21]~12_combout\,
	combout => \L0|L15|signalshift[22]~1_combout\);

-- Location: FF_X85_Y6_N10
\L0|L15|signalshift[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[22]~1_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[22]~_emulated_q\);

-- Location: LABCELL_X80_Y6_N24
\L0|L15|signalshift[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[22]~0_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L15|signalshift[22]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L15|signalshift[22]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110010000000000111001000000000110110000000000011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L15|ALT_INV_signalshift[22]~_emulated_q\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L15|signalshift[22]~0_combout\);

-- Location: LABCELL_X81_Y7_N27
\L0|L15|signalshift[23]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[23]~3_combout\ = ( \L0|L11|signalshift[22]~1_combout\ & ( !\L0|L15|signalshift[22]~0_combout\ ) ) # ( !\L0|L11|signalshift[22]~1_combout\ & ( \L0|L15|signalshift[22]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L15|ALT_INV_signalshift[22]~0_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L15|signalshift[23]~3_combout\);

-- Location: FF_X81_Y7_N28
\L0|L15|signalshift[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[23]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[23]~_emulated_q\);

-- Location: MLABCELL_X82_Y7_N51
\L0|L15|signalshift[23]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[23]~2_combout\ = ( \L5|L6|Equal2~2_combout\ & ( (\L4|CS.E0~q\ & ((!\L0|L11|signalshift[22]~1_combout\ $ (!\L0|L15|signalshift[23]~_emulated_q\)) # (\L4|CS.E1~q\))) ) ) # ( !\L5|L6|Equal2~2_combout\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & 
-- (!\L0|L11|signalshift[22]~1_combout\ $ (!\L0|L15|signalshift[23]~_emulated_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000000000001000100000000010101010100010001010101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datad => \L0|L15|ALT_INV_signalshift[23]~_emulated_q\,
	dataf => \L5|L6|ALT_INV_Equal2~2_combout\,
	combout => \L0|L15|signalshift[23]~2_combout\);

-- Location: MLABCELL_X82_Y7_N3
\L0|L15|signalshift[24]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[24]~5_combout\ = ( \L0|L15|signalshift[23]~2_combout\ & ( !\L0|L11|signalshift[22]~1_combout\ ) ) # ( !\L0|L15|signalshift[23]~2_combout\ & ( \L0|L11|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[23]~2_combout\,
	combout => \L0|L15|signalshift[24]~5_combout\);

-- Location: FF_X82_Y7_N5
\L0|L15|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[24]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[24]~_emulated_q\);

-- Location: MLABCELL_X82_Y7_N6
\L0|L15|signalshift[24]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[24]~4_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L15|signalshift[24]~_emulated_q\ $ ((!\L0|L11|signalshift[22]~1_combout\)))) # (\L4|CS.E1~q\ & (((\L5|L6|Equal2~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110000011110110011000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L15|ALT_INV_signalshift[24]~_emulated_q\,
	datab => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datac => \L5|L6|ALT_INV_Equal2~2_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L15|signalshift[24]~4_combout\);

-- Location: MLABCELL_X82_Y7_N9
\L0|L15|signalshift[25]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[25]~7_combout\ = ( \L0|L15|signalshift[24]~4_combout\ & ( !\L0|L4|signalshift[25]~5_combout\ ) ) # ( !\L0|L15|signalshift[24]~4_combout\ & ( \L0|L4|signalshift[25]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[24]~4_combout\,
	combout => \L0|L15|signalshift[25]~7_combout\);

-- Location: FF_X82_Y7_N11
\L0|L15|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[25]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[25]~_emulated_q\);

-- Location: MLABCELL_X82_Y7_N57
\L0|L15|signalshift[25]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[25]~6_combout\ = ( \L0|L4|signalshift[25]~5_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L15|signalshift[25]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\SW[7]~input_o\)))) ) ) # ( !\L0|L4|signalshift[25]~5_combout\ & ( (\L4|CS.E0~q\ 
-- & ((!\L4|CS.E1~q\ & ((\L0|L15|signalshift[25]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\SW[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101110000000000010111000000000111000100000000011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L15|ALT_INV_signalshift[25]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L4|ALT_INV_signalshift[25]~5_combout\,
	combout => \L0|L15|signalshift[25]~6_combout\);

-- Location: MLABCELL_X82_Y7_N54
\L0|L15|signalshift[26]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[26]~9_combout\ = ( \L0|L15|signalshift[25]~6_combout\ & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L15|signalshift[25]~6_combout\ & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[25]~6_combout\,
	combout => \L0|L15|signalshift[26]~9_combout\);

-- Location: FF_X82_Y7_N55
\L0|L15|signalshift[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[26]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[26]~_emulated_q\);

-- Location: MLABCELL_X82_Y8_N39
\L0|L15|signalshift[26]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[26]~8_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \SW[8]~input_o\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L15|signalshift[26]~_emulated_q\ $ (!\L0|L2|signalshift[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L15|ALT_INV_signalshift[26]~_emulated_q\,
	datab => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L15|signalshift[26]~8_combout\);

-- Location: LABCELL_X88_Y9_N36
\L0|L15|signalshift[27]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[27]~11_combout\ = !\L0|L15|signalshift[26]~8_combout\ $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L15|ALT_INV_signalshift[26]~8_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L15|signalshift[27]~11_combout\);

-- Location: FF_X88_Y9_N38
\L0|L15|signalshift[27]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L15|signalshift[27]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift[27]~_emulated_q\);

-- Location: LABCELL_X88_Y9_N27
\L0|L15|signalshift[27]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L15|signalshift[27]~10_combout\ = ( \L0|L15|signalshift[27]~_emulated_q\ & ( \L0|L5|signalshift[25]~11_combout\ & ( (\L4|CS.E0~q\ & (!\L5|L17|m[25]~1_combout\ & \L4|CS.E1~q\)) ) ) ) # ( !\L0|L15|signalshift[27]~_emulated_q\ & ( 
-- \L0|L5|signalshift[25]~11_combout\ & ( (\L4|CS.E0~q\ & ((!\L5|L17|m[25]~1_combout\) # (!\L4|CS.E1~q\))) ) ) ) # ( \L0|L15|signalshift[27]~_emulated_q\ & ( !\L0|L5|signalshift[25]~11_combout\ & ( (\L4|CS.E0~q\ & ((!\L5|L17|m[25]~1_combout\) # 
-- (!\L4|CS.E1~q\))) ) ) ) # ( !\L0|L15|signalshift[27]~_emulated_q\ & ( !\L0|L5|signalshift[25]~11_combout\ & ( (\L4|CS.E0~q\ & (!\L5|L17|m[25]~1_combout\ & \L4|CS.E1~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100010101010100010001010101010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	datae => \L0|L15|ALT_INV_signalshift[27]~_emulated_q\,
	dataf => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L15|signalshift[27]~10_combout\);

-- Location: FF_X88_Y9_N49
\L0|L15|signalshift[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L15|signalshift[27]~10_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift\(28));

-- Location: FF_X88_Y9_N55
\L0|L15|signalshift[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L15|signalshift\(28),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift\(29));

-- Location: FF_X85_Y8_N26
\L0|L15|signalshift[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L15|signalshift\(29),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift\(30));

-- Location: FF_X83_Y8_N53
\L0|L15|signalshift[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L15|signalshift\(30),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L15|signalshift\(31));

-- Location: FF_X83_Y8_N31
\L0|L3|signalshift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift\(31),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(0));

-- Location: FF_X80_Y8_N41
\L0|L3|signalshift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift\(0),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(1));

-- Location: FF_X81_Y8_N26
\L0|L3|signalshift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift\(1),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(2));

-- Location: LABCELL_X80_Y6_N39
\L0|L3|signalshift[3]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[3]~33_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( !\L0|L3|signalshift\(2) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( \L0|L3|signalshift\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L3|ALT_INV_signalshift\(2),
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L3|signalshift[3]~33_combout\);

-- Location: FF_X80_Y6_N41
\L0|L3|signalshift[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[3]~33_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[3]~_emulated_q\);

-- Location: LABCELL_X80_Y6_N57
\L0|L3|signalshift[3]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[3]~32_combout\ = ( \L4|CS.E0~q\ & ( \L0|L16|signalshift[22]~1_combout\ & ( (!\L4|CS.E1~q\ & (!\L0|L3|signalshift[3]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))) ) ) ) # ( \L4|CS.E0~q\ & ( 
-- !\L0|L16|signalshift[22]~1_combout\ & ( (!\L4|CS.E1~q\ & (\L0|L3|signalshift[3]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110000101000000000000000001111010110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L3|ALT_INV_signalshift[3]~_emulated_q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	datae => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L3|signalshift[3]~32_combout\);

-- Location: LABCELL_X81_Y6_N42
\L0|L3|signalshift[4]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[4]~31_combout\ = ( \L0|L3|signalshift[3]~32_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L3|signalshift[3]~32_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L3|ALT_INV_signalshift[3]~32_combout\,
	combout => \L0|L3|signalshift[4]~31_combout\);

-- Location: FF_X81_Y6_N43
\L0|L3|signalshift[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[4]~31_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[4]~_emulated_q\);

-- Location: LABCELL_X80_Y6_N42
\L0|L3|signalshift[4]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[4]~30_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L3|signalshift[4]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L3|signalshift[4]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L3|ALT_INV_signalshift[4]~_emulated_q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L3|signalshift[4]~30_combout\);

-- Location: FF_X80_Y6_N43
\L0|L3|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[4]~30_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(5));

-- Location: MLABCELL_X82_Y6_N15
\L0|L3|signalshift[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[6]~29_combout\ = ( \L0|L17|signalshift[20]~19_combout\ & ( !\L0|L3|signalshift\(5) ) ) # ( !\L0|L17|signalshift[20]~19_combout\ & ( \L0|L3|signalshift\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L3|ALT_INV_signalshift\(5),
	dataf => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	combout => \L0|L3|signalshift[6]~29_combout\);

-- Location: FF_X82_Y6_N16
\L0|L3|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[6]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[6]~_emulated_q\);

-- Location: LABCELL_X80_Y6_N48
\L0|L3|signalshift[6]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[6]~28_combout\ = ( \L5|L6|Equal2~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L0|L17|signalshift[20]~19_combout\ $ (!\L0|L3|signalshift[6]~_emulated_q\)) # (\L4|CS.E1~q\))) ) ) # ( !\L5|L6|Equal2~1_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & 
-- (!\L0|L17|signalshift[20]~19_combout\ $ (!\L0|L3|signalshift[6]~_emulated_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100000000000000110000000000000011011110000000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	datab => \L0|L3|ALT_INV_signalshift[6]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L5|L6|ALT_INV_Equal2~1_combout\,
	combout => \L0|L3|signalshift[6]~28_combout\);

-- Location: LABCELL_X80_Y6_N51
\L0|L3|signalshift[7]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[7]~27_combout\ = ( \L0|L3|signalshift[6]~28_combout\ & ( !\L0|L17|signalshift[20]~19_combout\ ) ) # ( !\L0|L3|signalshift[6]~28_combout\ & ( \L0|L17|signalshift[20]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	dataf => \L0|L3|ALT_INV_signalshift[6]~28_combout\,
	combout => \L0|L3|signalshift[7]~27_combout\);

-- Location: FF_X80_Y6_N52
\L0|L3|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[7]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[7]~_emulated_q\);

-- Location: LABCELL_X80_Y6_N30
\L0|L3|signalshift[7]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[7]~26_combout\ = ( \L0|L17|signalshift[20]~19_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L3|signalshift[7]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L17|signalshift[20]~19_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L3|signalshift[7]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000110001000100110000000100010011000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L3|ALT_INV_signalshift[7]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	combout => \L0|L3|signalshift[7]~26_combout\);

-- Location: FF_X80_Y6_N32
\L0|L3|signalshift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[7]~26_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(8));

-- Location: LABCELL_X80_Y6_N33
\L0|L3|signalshift[9]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[9]~25_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( !\L0|L3|signalshift\(8) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( \L0|L3|signalshift\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L3|ALT_INV_signalshift\(8),
	dataf => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L3|signalshift[9]~25_combout\);

-- Location: FF_X81_Y6_N25
\L0|L3|signalshift[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift[9]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[9]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N18
\L0|L3|signalshift[9]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[9]~24_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L3|signalshift[9]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L5|L17|ALT_INV_m[25]~1_combout\,
	datac => \L0|L3|ALT_INV_signalshift[9]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L3|signalshift[9]~24_combout\);

-- Location: LABCELL_X79_Y10_N21
\L0|L3|signalshift[10]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[10]~23_combout\ = ( \L0|L3|signalshift[9]~24_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L3|signalshift[9]~24_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L3|ALT_INV_signalshift[9]~24_combout\,
	combout => \L0|L3|signalshift[10]~23_combout\);

-- Location: FF_X79_Y10_N23
\L0|L3|signalshift[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[10]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[10]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N51
\L0|L3|signalshift[10]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[10]~22_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L3|signalshift[10]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L3|signalshift[10]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010100000100000101010001010100000100000101010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datad => \L0|L3|ALT_INV_signalshift[10]~_emulated_q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L3|signalshift[10]~22_combout\);

-- Location: LABCELL_X79_Y10_N3
\L0|L3|signalshift[11]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[11]~21_combout\ = ( \L0|L3|signalshift[10]~22_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L3|signalshift[10]~22_combout\ & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L3|ALT_INV_signalshift[10]~22_combout\,
	combout => \L0|L3|signalshift[11]~21_combout\);

-- Location: FF_X79_Y10_N4
\L0|L3|signalshift[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[11]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[11]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N0
\L0|L3|signalshift[11]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[11]~20_combout\ = ( \L0|L3|signalshift[11]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L4|signalshift[17]~21_combout\))) # (\L4|CS.E1~q\ & (!\L5|L17|m~0_combout\)))) ) ) # ( !\L0|L3|signalshift[11]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L4|signalshift[17]~21_combout\))) # (\L4|CS.E1~q\ & (!\L5|L17|m~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001110000000100000111000001110000000100000111000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m~0_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L3|ALT_INV_signalshift[11]~_emulated_q\,
	combout => \L0|L3|signalshift[11]~20_combout\);

-- Location: FF_X79_Y10_N1
\L0|L3|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[11]~20_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(12));

-- Location: FF_X81_Y10_N38
\L0|L3|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift\(12),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(13));

-- Location: LABCELL_X79_Y10_N30
\L0|L3|signalshift[14]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[14]~19_combout\ = ( \L0|L3|signalshift\(13) & ( !\L0|L11|signalshift[22]~1_combout\ ) ) # ( !\L0|L3|signalshift\(13) & ( \L0|L11|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L3|ALT_INV_signalshift\(13),
	combout => \L0|L3|signalshift[14]~19_combout\);

-- Location: FF_X79_Y10_N32
\L0|L3|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[14]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[14]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N27
\L0|L3|signalshift[14]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[14]~18_combout\ = ( \L4|CS.E1~q\ & ( \L4|CS.E0~q\ & ( \L5|L6|Equal2~2_combout\ ) ) ) # ( !\L4|CS.E1~q\ & ( \L4|CS.E0~q\ & ( !\L0|L11|signalshift[22]~1_combout\ $ (!\L0|L3|signalshift[14]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100001111000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~2_combout\,
	datab => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datac => \L0|L3|ALT_INV_signalshift[14]~_emulated_q\,
	datae => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L3|signalshift[14]~18_combout\);

-- Location: LABCELL_X79_Y10_N45
\L0|L3|signalshift[15]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[15]~17_combout\ = ( \L0|L3|signalshift[14]~18_combout\ & ( !\L0|L17|signalshift[19]~23_combout\ ) ) # ( !\L0|L3|signalshift[14]~18_combout\ & ( \L0|L17|signalshift[19]~23_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[19]~23_combout\,
	dataf => \L0|L3|ALT_INV_signalshift[14]~18_combout\,
	combout => \L0|L3|signalshift[15]~17_combout\);

-- Location: FF_X79_Y10_N47
\L0|L3|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[15]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[15]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N48
\L0|L3|signalshift[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[15]~16_combout\ = (\L4|CS.E0~q\ & ((!\L0|L17|signalshift[19]~23_combout\ $ (!\L0|L3|signalshift[15]~_emulated_q\)) # (\L4|CS.E1~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010001000101010101000100010101010100010001010101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L17|ALT_INV_signalshift[19]~23_combout\,
	datad => \L0|L3|ALT_INV_signalshift[15]~_emulated_q\,
	combout => \L0|L3|signalshift[15]~16_combout\);

-- Location: LABCELL_X79_Y9_N24
\L0|L3|signalshift[16]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[16]~15_combout\ = !\L0|L3|signalshift[15]~16_combout\ $ (!\L0|L5|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L3|ALT_INV_signalshift[15]~16_combout\,
	datad => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L3|signalshift[16]~15_combout\);

-- Location: FF_X79_Y9_N26
\L0|L3|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[16]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[16]~_emulated_q\);

-- Location: LABCELL_X79_Y9_N42
\L0|L3|signalshift[16]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[16]~14_combout\ = ( \L0|L5|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L3|signalshift[16]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~0_combout\)))) ) ) # ( !\L0|L5|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L3|signalshift[16]~_emulated_q\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000110001000100110000000100010011000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~0_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L3|ALT_INV_signalshift[16]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L3|signalshift[16]~14_combout\);

-- Location: LABCELL_X79_Y9_N45
\L0|L3|signalshift[17]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[17]~13_combout\ = ( \L0|L3|signalshift[16]~14_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L3|signalshift[16]~14_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L3|ALT_INV_signalshift[16]~14_combout\,
	combout => \L0|L3|signalshift[17]~13_combout\);

-- Location: FF_X79_Y9_N47
\L0|L3|signalshift[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[17]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[17]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N54
\L0|L3|signalshift[17]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[17]~12_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L3|signalshift[17]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L5|L17|ALT_INV_m[25]~1_combout\,
	datac => \L0|L3|ALT_INV_signalshift[17]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L3|signalshift[17]~12_combout\);

-- Location: LABCELL_X79_Y9_N54
\L0|L3|signalshift[18]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[18]~11_combout\ = ( \L0|L3|signalshift[17]~12_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L3|signalshift[17]~12_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L3|ALT_INV_signalshift[17]~12_combout\,
	combout => \L0|L3|signalshift[18]~11_combout\);

-- Location: FF_X79_Y9_N56
\L0|L3|signalshift[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[18]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[18]~_emulated_q\);

-- Location: LABCELL_X79_Y9_N48
\L0|L3|signalshift[18]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[18]~10_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L17|m[25]~1_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L3|signalshift[18]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L3|ALT_INV_signalshift[18]~_emulated_q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L3|signalshift[18]~10_combout\);

-- Location: LABCELL_X79_Y9_N51
\L0|L3|signalshift[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[19]~9_combout\ = ( \L0|L3|signalshift[18]~10_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L3|signalshift[18]~10_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L3|ALT_INV_signalshift[18]~10_combout\,
	combout => \L0|L3|signalshift[19]~9_combout\);

-- Location: FF_X79_Y9_N53
\L0|L3|signalshift[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[19]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[19]~_emulated_q\);

-- Location: LABCELL_X79_Y9_N18
\L0|L3|signalshift[19]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[19]~8_combout\ = ( \L0|L3|signalshift[19]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) ) # ( !\L0|L3|signalshift[19]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L5|signalshift[25]~11_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110000000100010011000000100010001100000010001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L3|ALT_INV_signalshift[19]~_emulated_q\,
	combout => \L0|L3|signalshift[19]~8_combout\);

-- Location: LABCELL_X79_Y9_N21
\L0|L3|signalshift[20]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[20]~7_combout\ = !\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L3|signalshift[19]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datad => \L0|L3|ALT_INV_signalshift[19]~8_combout\,
	combout => \L0|L3|signalshift[20]~7_combout\);

-- Location: FF_X79_Y9_N23
\L0|L3|signalshift[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[20]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[20]~_emulated_q\);

-- Location: LABCELL_X79_Y9_N30
\L0|L3|signalshift[20]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[20]~6_combout\ = ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L17|m[25]~1_combout\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L3|signalshift[20]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L3|ALT_INV_signalshift[20]~_emulated_q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L3|signalshift[20]~6_combout\);

-- Location: FF_X80_Y9_N31
\L0|L3|signalshift[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift[20]~6_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(21));

-- Location: FF_X79_Y9_N1
\L0|L3|signalshift[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift\(21),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(22));

-- Location: MLABCELL_X82_Y7_N39
\L0|L3|signalshift[23]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[23]~1_combout\ = ( \L0|L3|signalshift\(22) & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L3|signalshift\(22) & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L3|ALT_INV_signalshift\(22),
	combout => \L0|L3|signalshift[23]~1_combout\);

-- Location: FF_X82_Y7_N40
\L0|L3|signalshift[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[23]~1_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[23]~_emulated_q\);

-- Location: LABCELL_X81_Y7_N57
\L0|L3|signalshift[23]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[23]~0_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L6|signalshift[22]~1_combout\ $ (((!\L0|L3|signalshift[23]~_emulated_q\))))) # (\L4|CS.E1~q\ & (((!\L5|L6|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010110011000101101011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datab => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L0|L3|ALT_INV_signalshift[23]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L3|signalshift[23]~0_combout\);

-- Location: LABCELL_X81_Y7_N54
\L0|L3|signalshift[24]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[24]~3_combout\ = ( \L0|L3|signalshift[23]~0_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L3|signalshift[23]~0_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L3|ALT_INV_signalshift[23]~0_combout\,
	combout => \L0|L3|signalshift[24]~3_combout\);

-- Location: FF_X81_Y7_N56
\L0|L3|signalshift[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[24]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[24]~_emulated_q\);

-- Location: LABCELL_X81_Y7_N21
\L0|L3|signalshift[24]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[24]~2_combout\ = ( \L0|L6|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L3|signalshift[24]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) ) # ( !\L0|L6|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L3|signalshift[24]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110000000100010011000000100010001100000010001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L3|ALT_INV_signalshift[24]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L3|signalshift[24]~2_combout\);

-- Location: LABCELL_X81_Y7_N18
\L0|L3|signalshift[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[25]~5_combout\ = !\L0|L3|signalshift[24]~2_combout\ $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L3|ALT_INV_signalshift[24]~2_combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L3|signalshift[25]~5_combout\);

-- Location: FF_X81_Y7_N20
\L0|L3|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L3|signalshift[25]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift[25]~_emulated_q\);

-- Location: LABCELL_X81_Y7_N39
\L0|L3|signalshift[25]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L3|signalshift[25]~4_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L3|signalshift[25]~_emulated_q\ $ ((!\L0|L5|signalshift[25]~11_combout\)))) # (\L4|CS.E1~q\ & (((!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110111100000110011011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L3|ALT_INV_signalshift[25]~_emulated_q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L3|signalshift[25]~4_combout\);

-- Location: FF_X82_Y11_N2
\L0|L3|signalshift[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift[25]~4_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(26));

-- Location: FF_X82_Y11_N55
\L0|L3|signalshift[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift\(26),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(27));

-- Location: FF_X82_Y11_N13
\L0|L3|signalshift[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift\(27),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(28));

-- Location: FF_X82_Y11_N7
\L0|L3|signalshift[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift\(28),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(29));

-- Location: FF_X80_Y11_N5
\L0|L3|signalshift[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift\(29),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(30));

-- Location: FF_X85_Y8_N23
\L0|L3|signalshift[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L3|signalshift\(30),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L3|signalshift\(31));

-- Location: LABCELL_X79_Y9_N39
\L0|L11|signalshift[0]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[0]~37_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( !\L0|L11|signalshift\(31) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( \L0|L11|signalshift\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift\(31),
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L11|signalshift[0]~37_combout\);

-- Location: FF_X80_Y9_N8
\L0|L11|signalshift[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L11|signalshift[0]~37_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[0]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N3
\L0|L11|signalshift[0]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[0]~36_combout\ = ( \L4|CS.E1~q\ & ( (\SW[8]~input_o\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L2|signalshift[22]~1_combout\ $ (!\L0|L11|signalshift[0]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L0|L11|ALT_INV_signalshift[0]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L11|signalshift[0]~36_combout\);

-- Location: LABCELL_X79_Y9_N6
\L0|L11|signalshift[1]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[1]~35_combout\ = ( \L0|L11|signalshift[0]~36_combout\ & ( !\L0|L5|signalshift[22]~1_combout\ ) ) # ( !\L0|L11|signalshift[0]~36_combout\ & ( \L0|L5|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[0]~36_combout\,
	combout => \L0|L11|signalshift[1]~35_combout\);

-- Location: FF_X79_Y9_N7
\L0|L11|signalshift[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[1]~35_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[1]~_emulated_q\);

-- Location: LABCELL_X79_Y9_N9
\L0|L11|signalshift[1]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[1]~34_combout\ = ( \L5|L6|Equal2~0_combout\ & ( (\L4|CS.E0~q\ & ((!\L0|L11|signalshift[1]~_emulated_q\ $ (!\L0|L5|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\))) ) ) # ( !\L5|L6|Equal2~0_combout\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & 
-- (!\L0|L11|signalshift[1]~_emulated_q\ $ (!\L0|L5|signalshift[22]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000000000001100000000000000110000011110000011000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[1]~_emulated_q\,
	datab => \L0|L5|ALT_INV_signalshift[22]~1_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L5|L6|ALT_INV_Equal2~0_combout\,
	combout => \L0|L11|signalshift[1]~34_combout\);

-- Location: MLABCELL_X78_Y7_N42
\L0|L11|signalshift[2]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[2]~33_combout\ = ( !\L0|L16|signalshift[22]~1_combout\ & ( \L0|L11|signalshift[1]~34_combout\ ) ) # ( \L0|L16|signalshift[22]~1_combout\ & ( !\L0|L11|signalshift[1]~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[1]~34_combout\,
	combout => \L0|L11|signalshift[2]~33_combout\);

-- Location: FF_X78_Y7_N43
\L0|L11|signalshift[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[2]~33_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[2]~_emulated_q\);

-- Location: MLABCELL_X78_Y7_N12
\L0|L11|signalshift[2]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[2]~32_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L11|signalshift[2]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L11|signalshift[2]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000010001010100000000010101000100000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L0|L11|ALT_INV_signalshift[2]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	datae => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L11|signalshift[2]~32_combout\);

-- Location: FF_X78_Y7_N13
\L0|L11|signalshift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[2]~32_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(3));

-- Location: FF_X78_Y7_N11
\L0|L11|signalshift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L11|signalshift\(3),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(4));

-- Location: MLABCELL_X78_Y7_N6
\L0|L11|signalshift[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[5]~feeder_combout\ = \L0|L11|signalshift\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift\(4),
	combout => \L0|L11|signalshift[5]~feeder_combout\);

-- Location: FF_X78_Y7_N7
\L0|L11|signalshift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[5]~feeder_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(5));

-- Location: MLABCELL_X78_Y7_N51
\L0|L11|signalshift[6]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[6]~31_combout\ = ( \L0|L11|signalshift\(5) & ( !\L0|L17|signalshift[20]~19_combout\ ) ) # ( !\L0|L11|signalshift\(5) & ( \L0|L17|signalshift[20]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	dataf => \L0|L11|ALT_INV_signalshift\(5),
	combout => \L0|L11|signalshift[6]~31_combout\);

-- Location: FF_X78_Y7_N53
\L0|L11|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[6]~31_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[6]~_emulated_q\);

-- Location: MLABCELL_X78_Y7_N48
\L0|L11|signalshift[6]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[6]~30_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L11|signalshift[6]~_emulated_q\ $ ((!\L0|L17|signalshift[20]~19_combout\)))) # (\L4|CS.E1~q\ & (((\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100000011011110110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[6]~_emulated_q\,
	datab => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L11|signalshift[6]~30_combout\);

-- Location: LABCELL_X79_Y7_N42
\L0|L11|signalshift[7]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[7]~29_combout\ = ( \L0|L11|signalshift[6]~30_combout\ & ( !\L0|L17|signalshift[20]~19_combout\ ) ) # ( !\L0|L11|signalshift[6]~30_combout\ & ( \L0|L17|signalshift[20]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[6]~30_combout\,
	combout => \L0|L11|signalshift[7]~29_combout\);

-- Location: FF_X79_Y7_N43
\L0|L11|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[7]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[7]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N51
\L0|L11|signalshift[7]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[7]~28_combout\ = ( \L0|L11|signalshift[7]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L17|signalshift[20]~19_combout\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L11|signalshift[7]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L17|signalshift[20]~19_combout\))) # (\L4|CS.E1~q\ & (\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000000010000110100001101000000010000110100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[7]~_emulated_q\,
	combout => \L0|L11|signalshift[7]~28_combout\);

-- Location: FF_X79_Y7_N52
\L0|L11|signalshift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[7]~28_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(8));

-- Location: FF_X79_Y7_N17
\L0|L11|signalshift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L11|signalshift\(8),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(9));

-- Location: MLABCELL_X82_Y6_N27
\L0|L11|signalshift[10]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[10]~27_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( !\L0|L11|signalshift\(9) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( \L0|L11|signalshift\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L11|ALT_INV_signalshift\(9),
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L11|signalshift[10]~27_combout\);

-- Location: FF_X79_Y7_N37
\L0|L11|signalshift[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L11|signalshift[10]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[10]~_emulated_q\);

-- Location: MLABCELL_X78_Y7_N33
\L0|L11|signalshift[10]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[10]~26_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L6|Equal2~1_combout\) ) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( \L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L5|L6|Equal2~1_combout\) ) ) ) 
-- # ( \L0|L16|signalshift[22]~1_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & !\L0|L11|signalshift[10]~_emulated_q\) ) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & \L0|L11|signalshift[10]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010100000101000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L11|ALT_INV_signalshift[10]~_emulated_q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	datae => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L11|signalshift[10]~26_combout\);

-- Location: LABCELL_X80_Y7_N24
\L0|L11|signalshift[11]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[11]~25_combout\ = ( \L0|L11|signalshift[10]~26_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L11|signalshift[10]~26_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[10]~26_combout\,
	combout => \L0|L11|signalshift[11]~25_combout\);

-- Location: FF_X80_Y7_N25
\L0|L11|signalshift[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[11]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[11]~_emulated_q\);

-- Location: MLABCELL_X82_Y7_N48
\L0|L11|signalshift[11]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[11]~24_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L11|signalshift[11]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L11|signalshift[11]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010100000100000101010001010100000100000101010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datad => \L0|L11|ALT_INV_signalshift[11]~_emulated_q\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L11|signalshift[11]~24_combout\);

-- Location: FF_X82_Y7_N49
\L0|L11|signalshift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[11]~24_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(12));

-- Location: FF_X82_Y7_N1
\L0|L11|signalshift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L11|signalshift\(12),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(13));

-- Location: LABCELL_X79_Y7_N27
\L0|L11|signalshift[14]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[14]~23_combout\ = !\L0|L11|signalshift\(13) $ (!\L0|L5|signalshift[25]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L11|ALT_INV_signalshift\(13),
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L11|signalshift[14]~23_combout\);

-- Location: FF_X79_Y7_N28
\L0|L11|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[14]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[14]~_emulated_q\);

-- Location: MLABCELL_X78_Y7_N24
\L0|L11|signalshift[14]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[14]~22_combout\ = ( \L0|L5|signalshift[25]~11_combout\ & ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L11|signalshift[14]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))) ) ) ) # ( !\L0|L5|signalshift[25]~11_combout\ & ( 
-- \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (\L0|L11|signalshift[14]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m[25]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011100010111001010110010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[14]~_emulated_q\,
	datab => \L5|L17|ALT_INV_m[25]~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datae => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L11|signalshift[14]~22_combout\);

-- Location: LABCELL_X83_Y8_N54
\L0|L11|signalshift[15]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[15]~21_combout\ = ( \L0|L4|signalshift[17]~21_combout\ & ( !\L0|L11|signalshift[14]~22_combout\ ) ) # ( !\L0|L4|signalshift[17]~21_combout\ & ( \L0|L11|signalshift[14]~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L11|ALT_INV_signalshift[14]~22_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	combout => \L0|L11|signalshift[15]~21_combout\);

-- Location: FF_X83_Y8_N56
\L0|L11|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[15]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[15]~_emulated_q\);

-- Location: LABCELL_X83_Y8_N15
\L0|L11|signalshift[15]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[15]~20_combout\ = ( \L0|L4|signalshift[17]~21_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L11|signalshift[15]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m~0_combout\))))) ) ) # ( !\L0|L4|signalshift[17]~21_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L11|signalshift[15]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010000000100110001000000100011001000000010001100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[15]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L5|L17|ALT_INV_m~0_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	combout => \L0|L11|signalshift[15]~20_combout\);

-- Location: LABCELL_X83_Y8_N12
\L0|L11|signalshift[16]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[16]~19_combout\ = ( \L0|L11|signalshift[15]~20_combout\ & ( !\L0|L10|signalshift[25]~3_combout\ ) ) # ( !\L0|L11|signalshift[15]~20_combout\ & ( \L0|L10|signalshift[25]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L10|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[15]~20_combout\,
	combout => \L0|L11|signalshift[16]~19_combout\);

-- Location: FF_X83_Y8_N13
\L0|L11|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[16]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[16]~_emulated_q\);

-- Location: MLABCELL_X78_Y8_N39
\L0|L11|signalshift[16]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[16]~18_combout\ = ( !\L5|L6|Equal2~2_combout\ & ( \L4|CS.E1~q\ & ( \L4|CS.E0~q\ ) ) ) # ( \L5|L6|Equal2~2_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L10|signalshift[25]~3_combout\ $ (!\L0|L11|signalshift[16]~_emulated_q\))) ) 
-- ) ) # ( !\L5|L6|Equal2~2_combout\ & ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L10|signalshift[25]~3_combout\ $ (!\L0|L11|signalshift[16]~_emulated_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L10|ALT_INV_signalshift[25]~3_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L11|ALT_INV_signalshift[16]~_emulated_q\,
	datae => \L5|L6|ALT_INV_Equal2~2_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L11|signalshift[16]~18_combout\);

-- Location: MLABCELL_X82_Y8_N36
\L0|L11|signalshift[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[17]~17_combout\ = !\L0|L11|signalshift[16]~18_combout\ $ (!\L0|L14|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L11|ALT_INV_signalshift[16]~18_combout\,
	datad => \L0|L14|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L11|signalshift[17]~17_combout\);

-- Location: FF_X82_Y8_N38
\L0|L11|signalshift[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[17]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[17]~_emulated_q\);

-- Location: MLABCELL_X82_Y8_N51
\L0|L11|signalshift[17]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[17]~16_combout\ = ( \L0|L14|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L11|signalshift[17]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\SW[8]~input_o\)))) ) ) # ( !\L0|L14|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((\L0|L11|signalshift[17]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010100000100000101010001010100000100000101010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E0~q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \L0|L11|ALT_INV_signalshift[17]~_emulated_q\,
	dataf => \L0|L14|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L11|signalshift[17]~16_combout\);

-- Location: LABCELL_X83_Y8_N6
\L0|L11|signalshift[18]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[18]~15_combout\ = ( \L0|L11|signalshift[17]~16_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L11|signalshift[17]~16_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[17]~16_combout\,
	combout => \L0|L11|signalshift[18]~15_combout\);

-- Location: FF_X83_Y8_N7
\L0|L11|signalshift[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[18]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[18]~_emulated_q\);

-- Location: LABCELL_X83_Y8_N3
\L0|L11|signalshift[18]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[18]~14_combout\ = ( \L4|CS.E0~q\ & ( \L4|CS.E1~q\ & ( !\L5|L6|Equal2~0_combout\ ) ) ) # ( \L4|CS.E0~q\ & ( !\L4|CS.E1~q\ & ( !\L0|L11|signalshift[18]~_emulated_q\ $ (!\L0|L6|signalshift[22]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~0_combout\,
	datab => \L0|L11|ALT_INV_signalshift[18]~_emulated_q\,
	datad => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datae => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L11|signalshift[18]~14_combout\);

-- Location: FF_X83_Y8_N4
\L0|L11|signalshift[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[18]~14_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(19));

-- Location: FF_X83_Y8_N1
\L0|L11|signalshift[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L11|signalshift\(19),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(20));

-- Location: LABCELL_X83_Y8_N45
\L0|L11|signalshift[21]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[21]~13_combout\ = !\L0|L11|signalshift\(20) $ (!\L0|L11|signalshift[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L11|ALT_INV_signalshift\(20),
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L11|signalshift[21]~13_combout\);

-- Location: FF_X83_Y8_N47
\L0|L11|signalshift[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[21]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[21]~_emulated_q\);

-- Location: LABCELL_X83_Y8_N18
\L0|L11|signalshift[21]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[21]~12_combout\ = ( \L0|L11|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L11|signalshift[21]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~2_combout\))))) ) ) # ( !\L0|L11|signalshift[22]~1_combout\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L11|signalshift[21]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\L5|L6|Equal2~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100010000001100100010000000110010001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[21]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L5|L6|ALT_INV_Equal2~2_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L11|signalshift[21]~12_combout\);

-- Location: LABCELL_X83_Y8_N21
\L0|L11|signalshift[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[22]~3_combout\ = ( \L0|L11|signalshift[21]~12_combout\ & ( !\L0|L11|signalshift[22]~1_combout\ ) ) # ( !\L0|L11|signalshift[21]~12_combout\ & ( \L0|L11|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[21]~12_combout\,
	combout => \L0|L11|signalshift[22]~3_combout\);

-- Location: FF_X83_Y8_N23
\L0|L11|signalshift[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[22]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[22]~_emulated_q\);

-- Location: LABCELL_X83_Y8_N42
\L0|L11|signalshift[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[22]~2_combout\ = ( \L4|CS.E1~q\ & ( (\L5|L6|Equal2~2_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L11|signalshift[22]~_emulated_q\ $ (!\L0|L11|signalshift[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[22]~_emulated_q\,
	datab => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datac => \L5|L6|ALT_INV_Equal2~2_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L11|signalshift[22]~2_combout\);

-- Location: FF_X85_Y6_N53
\L0|L11|signalshift[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L11|signalshift[22]~2_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(23));

-- Location: FF_X83_Y8_N41
\L0|L11|signalshift[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L11|signalshift\(23),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(24));

-- Location: MLABCELL_X82_Y8_N42
\L0|L11|signalshift[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[25]~5_combout\ = ( \L0|L11|signalshift\(24) & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L11|signalshift\(24) & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L11|ALT_INV_signalshift\(24),
	combout => \L0|L11|signalshift[25]~5_combout\);

-- Location: FF_X82_Y8_N43
\L0|L11|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[25]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[25]~_emulated_q\);

-- Location: MLABCELL_X82_Y8_N45
\L0|L11|signalshift[25]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[25]~4_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L11|signalshift[25]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\SW[8]~input_o\))))) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L4|CS.E1~q\ & (\L0|L11|signalshift[25]~_emulated_q\)) # (\L4|CS.E1~q\ & ((\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011100000000100010110000000010001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[25]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L11|signalshift[25]~4_combout\);

-- Location: FF_X82_Y11_N19
\L0|L11|signalshift[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L11|signalshift[25]~4_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(26));

-- Location: FF_X83_Y11_N41
\L0|L11|signalshift[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L11|signalshift\(26),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(27));

-- Location: MLABCELL_X82_Y11_N30
\L0|L11|signalshift[28]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[28]~7_combout\ = ( !\L0|L5|signalshift[25]~11_combout\ & ( \L0|L11|signalshift\(27) ) ) # ( \L0|L5|signalshift[25]~11_combout\ & ( !\L0|L11|signalshift\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L11|ALT_INV_signalshift\(27),
	combout => \L0|L11|signalshift[28]~7_combout\);

-- Location: FF_X82_Y11_N32
\L0|L11|signalshift[28]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[28]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[28]~_emulated_q\);

-- Location: LABCELL_X80_Y11_N18
\L0|L11|signalshift[28]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[28]~6_combout\ = ( \L5|L17|m[25]~1_combout\ & ( \L0|L5|signalshift[25]~11_combout\ & ( (!\L4|CS.E1~q\ & (!\L0|L11|signalshift[28]~_emulated_q\ & \L4|CS.E0~q\)) ) ) ) # ( !\L5|L17|m[25]~1_combout\ & ( \L0|L5|signalshift[25]~11_combout\ 
-- & ( (\L4|CS.E0~q\ & ((!\L0|L11|signalshift[28]~_emulated_q\) # (\L4|CS.E1~q\))) ) ) ) # ( \L5|L17|m[25]~1_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ & ( (!\L4|CS.E1~q\ & (\L0|L11|signalshift[28]~_emulated_q\ & \L4|CS.E0~q\)) ) ) ) # ( 
-- !\L5|L17|m[25]~1_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ & ( (\L4|CS.E0~q\ & ((\L0|L11|signalshift[28]~_emulated_q\) # (\L4|CS.E1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000000101000000000111101010000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L11|ALT_INV_signalshift[28]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	datae => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	combout => \L0|L11|signalshift[28]~6_combout\);

-- Location: LABCELL_X79_Y11_N36
\L0|L11|signalshift[29]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[29]~9_combout\ = ( \L0|L11|signalshift[28]~6_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L11|signalshift[28]~6_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[28]~6_combout\,
	combout => \L0|L11|signalshift[29]~9_combout\);

-- Location: FF_X79_Y11_N37
\L0|L11|signalshift[29]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[29]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[29]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N39
\L0|L11|signalshift[29]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[29]~8_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L11|signalshift[29]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L11|ALT_INV_signalshift[29]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L11|signalshift[29]~8_combout\);

-- Location: LABCELL_X79_Y11_N54
\L0|L11|signalshift[30]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[30]~11_combout\ = ( \L0|L11|signalshift[29]~8_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L11|signalshift[29]~8_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L11|ALT_INV_signalshift[29]~8_combout\,
	combout => \L0|L11|signalshift[30]~11_combout\);

-- Location: FF_X79_Y11_N56
\L0|L11|signalshift[30]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L11|signalshift[30]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift[30]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N57
\L0|L11|signalshift[30]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L11|signalshift[30]~10_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L11|signalshift[30]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[30]~_emulated_q\,
	datab => \L5|L17|ALT_INV_m[25]~1_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L11|signalshift[30]~10_combout\);

-- Location: FF_X85_Y8_N17
\L0|L11|signalshift[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L11|signalshift[30]~10_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L11|signalshift\(31));

-- Location: MLABCELL_X82_Y10_N0
\L0|L7|signalshift[0]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[0]~45_combout\ = ( \L0|L11|signalshift[22]~1_combout\ & ( !\L0|L7|signalshift\(31) ) ) # ( !\L0|L11|signalshift[22]~1_combout\ & ( \L0|L7|signalshift\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L7|ALT_INV_signalshift\(31),
	dataf => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L7|signalshift[0]~45_combout\);

-- Location: FF_X82_Y10_N2
\L0|L7|signalshift[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[0]~45_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[0]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N9
\L0|L7|signalshift[0]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[0]~44_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L7|signalshift[0]~_emulated_q\ $ ((!\L0|L11|signalshift[22]~1_combout\)))) # (\L4|CS.E1~q\ & (((\L5|L6|Equal2~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110000011110110011000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L7|ALT_INV_signalshift[0]~_emulated_q\,
	datab => \L0|L11|ALT_INV_signalshift[22]~1_combout\,
	datac => \L5|L6|ALT_INV_Equal2~2_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L7|signalshift[0]~44_combout\);

-- Location: MLABCELL_X82_Y10_N6
\L0|L7|signalshift[1]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[1]~43_combout\ = ( \L0|L7|signalshift[0]~44_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L7|signalshift[0]~44_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[0]~44_combout\,
	combout => \L0|L7|signalshift[1]~43_combout\);

-- Location: FF_X82_Y10_N8
\L0|L7|signalshift[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[1]~43_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[1]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N33
\L0|L7|signalshift[1]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[1]~42_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L16|signalshift[22]~1_combout\ $ ((!\L0|L7|signalshift[1]~_emulated_q\)))) # (\L4|CS.E1~q\ & (((!\L5|L6|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110111100000110011011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datab => \L0|L7|ALT_INV_signalshift[1]~_emulated_q\,
	datac => \L5|L6|ALT_INV_Equal2~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L7|signalshift[1]~42_combout\);

-- Location: MLABCELL_X82_Y10_N3
\L0|L7|signalshift[2]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[2]~41_combout\ = ( \L0|L7|signalshift[1]~42_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L7|signalshift[1]~42_combout\ & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[1]~42_combout\,
	combout => \L0|L7|signalshift[2]~41_combout\);

-- Location: FF_X82_Y10_N4
\L0|L7|signalshift[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[2]~41_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[2]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N12
\L0|L7|signalshift[2]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[2]~40_combout\ = ( \L5|L17|m~0_combout\ & ( (!\L4|CS.E1~q\ & (\L4|CS.E0~q\ & (!\L0|L4|signalshift[17]~21_combout\ $ (!\L0|L7|signalshift[2]~_emulated_q\)))) ) ) # ( !\L5|L17|m~0_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L4|signalshift[17]~21_combout\ $ (!\L0|L7|signalshift[2]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111011000000000111101100000000010010000000000001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L7|ALT_INV_signalshift[2]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L5|L17|ALT_INV_m~0_combout\,
	combout => \L0|L7|signalshift[2]~40_combout\);

-- Location: LABCELL_X79_Y9_N12
\L0|L7|signalshift[3]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[3]~39_combout\ = ( \L0|L4|signalshift[17]~21_combout\ & ( !\L0|L7|signalshift[2]~40_combout\ ) ) # ( !\L0|L4|signalshift[17]~21_combout\ & ( \L0|L7|signalshift[2]~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L7|ALT_INV_signalshift[2]~40_combout\,
	dataf => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	combout => \L0|L7|signalshift[3]~39_combout\);

-- Location: FF_X79_Y9_N13
\L0|L7|signalshift[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[3]~39_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[3]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N6
\L0|L7|signalshift[3]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[3]~38_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[17]~21_combout\ $ (!\L0|L7|signalshift[3]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	datab => \L0|L7|ALT_INV_signalshift[3]~_emulated_q\,
	datac => \L5|L17|ALT_INV_m~0_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L7|signalshift[3]~38_combout\);

-- Location: LABCELL_X79_Y11_N33
\L0|L7|signalshift[4]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[4]~37_combout\ = ( \L0|L7|signalshift[3]~38_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L7|signalshift[3]~38_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[3]~38_combout\,
	combout => \L0|L7|signalshift[4]~37_combout\);

-- Location: FF_X79_Y11_N34
\L0|L7|signalshift[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[4]~37_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[4]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N30
\L0|L7|signalshift[4]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[4]~36_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L7|signalshift[4]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L7|ALT_INV_signalshift[4]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L7|signalshift[4]~36_combout\);

-- Location: LABCELL_X79_Y11_N27
\L0|L7|signalshift[5]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[5]~35_combout\ = ( \L0|L7|signalshift[4]~36_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L7|signalshift[4]~36_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[4]~36_combout\,
	combout => \L0|L7|signalshift[5]~35_combout\);

-- Location: FF_X79_Y11_N29
\L0|L7|signalshift[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[5]~35_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[5]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N24
\L0|L7|signalshift[5]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[5]~34_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L7|signalshift[5]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L7|ALT_INV_signalshift[5]~_emulated_q\,
	datad => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L7|signalshift[5]~34_combout\);

-- Location: LABCELL_X80_Y11_N6
\L0|L7|signalshift[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[6]~33_combout\ = ( \L0|L7|signalshift[5]~34_combout\ & ( !\L0|L17|signalshift[20]~19_combout\ ) ) # ( !\L0|L7|signalshift[5]~34_combout\ & ( \L0|L17|signalshift[20]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[5]~34_combout\,
	combout => \L0|L7|signalshift[6]~33_combout\);

-- Location: FF_X80_Y11_N8
\L0|L7|signalshift[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[6]~33_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[6]~_emulated_q\);

-- Location: LABCELL_X77_Y11_N9
\L0|L7|signalshift[6]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[6]~32_combout\ = ( \L4|CS.E0~q\ & ( \L4|CS.E1~q\ & ( \L5|L6|Equal2~1_combout\ ) ) ) # ( \L4|CS.E0~q\ & ( !\L4|CS.E1~q\ & ( !\L0|L17|signalshift[20]~19_combout\ $ (!\L0|L7|signalshift[6]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L6|ALT_INV_Equal2~1_combout\,
	datab => \L0|L17|ALT_INV_signalshift[20]~19_combout\,
	datac => \L0|L7|ALT_INV_signalshift[6]~_emulated_q\,
	datae => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L7|signalshift[6]~32_combout\);

-- Location: LABCELL_X77_Y7_N12
\L0|L7|signalshift[7]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[7]~31_combout\ = ( !\L0|L12|signalshift[25]~3_combout\ & ( \L0|L7|signalshift[6]~32_combout\ ) ) # ( \L0|L12|signalshift[25]~3_combout\ & ( !\L0|L7|signalshift[6]~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[6]~32_combout\,
	combout => \L0|L7|signalshift[7]~31_combout\);

-- Location: FF_X77_Y7_N13
\L0|L7|signalshift[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[7]~31_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[7]~_emulated_q\);

-- Location: MLABCELL_X78_Y7_N36
\L0|L7|signalshift[7]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[7]~30_combout\ = ( \L4|CS.E1~q\ & ( (\L5|L17|m~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L12|signalshift[25]~3_combout\ $ (!\L0|L7|signalshift[7]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L12|ALT_INV_signalshift[25]~3_combout\,
	datab => \L5|L17|ALT_INV_m~0_combout\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L0|L7|ALT_INV_signalshift[7]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L7|signalshift[7]~30_combout\);

-- Location: MLABCELL_X78_Y7_N39
\L0|L7|signalshift[8]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[8]~29_combout\ = ( \L0|L7|signalshift[7]~30_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L7|signalshift[7]~30_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[7]~30_combout\,
	combout => \L0|L7|signalshift[8]~29_combout\);

-- Location: FF_X78_Y7_N41
\L0|L7|signalshift[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[8]~29_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[8]~_emulated_q\);

-- Location: MLABCELL_X78_Y7_N21
\L0|L7|signalshift[8]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[8]~28_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L7|signalshift[8]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))) ) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (\L0|L7|signalshift[8]~_emulated_q\)) # (\L4|CS.E1~q\ & ((!\L5|L6|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111000010101111010110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datac => \L0|L7|ALT_INV_signalshift[8]~_emulated_q\,
	datad => \L5|L6|ALT_INV_Equal2~1_combout\,
	datae => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L7|signalshift[8]~28_combout\);

-- Location: LABCELL_X79_Y7_N48
\L0|L7|signalshift[9]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[9]~27_combout\ = ( \L0|L7|signalshift[8]~28_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L7|signalshift[8]~28_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[8]~28_combout\,
	combout => \L0|L7|signalshift[9]~27_combout\);

-- Location: FF_X79_Y7_N49
\L0|L7|signalshift[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[9]~27_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[9]~_emulated_q\);

-- Location: MLABCELL_X78_Y7_N54
\L0|L7|signalshift[9]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[9]~26_combout\ = ( \L0|L16|signalshift[22]~1_combout\ & ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((!\L0|L7|signalshift[9]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)) ) ) ) # ( !\L0|L16|signalshift[22]~1_combout\ & ( 
-- \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & ((\L0|L7|signalshift[9]~_emulated_q\))) # (\L4|CS.E1~q\ & (!\L5|L6|Equal2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100111111001111110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L5|L6|ALT_INV_Equal2~1_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L7|ALT_INV_signalshift[9]~_emulated_q\,
	datae => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L7|signalshift[9]~26_combout\);

-- Location: LABCELL_X79_Y11_N15
\L0|L7|signalshift[10]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[10]~25_combout\ = !\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L7|signalshift[9]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L7|ALT_INV_signalshift[9]~26_combout\,
	combout => \L0|L7|signalshift[10]~25_combout\);

-- Location: FF_X79_Y11_N16
\L0|L7|signalshift[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[10]~25_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[10]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N12
\L0|L7|signalshift[10]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[10]~24_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L7|signalshift[10]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L7|ALT_INV_signalshift[10]~_emulated_q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L7|signalshift[10]~24_combout\);

-- Location: LABCELL_X79_Y11_N45
\L0|L7|signalshift[11]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[11]~23_combout\ = ( \L0|L7|signalshift[10]~24_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L7|signalshift[10]~24_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[10]~24_combout\,
	combout => \L0|L7|signalshift[11]~23_combout\);

-- Location: FF_X79_Y11_N46
\L0|L7|signalshift[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[11]~23_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[11]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N42
\L0|L7|signalshift[11]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[11]~22_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L7|signalshift[11]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L7|ALT_INV_signalshift[11]~_emulated_q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L7|signalshift[11]~22_combout\);

-- Location: LABCELL_X79_Y11_N51
\L0|L7|signalshift[12]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[12]~21_combout\ = ( \L0|L7|signalshift[11]~22_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L7|signalshift[11]~22_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[11]~22_combout\,
	combout => \L0|L7|signalshift[12]~21_combout\);

-- Location: FF_X79_Y11_N53
\L0|L7|signalshift[12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[12]~21_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[12]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N48
\L0|L7|signalshift[12]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[12]~20_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L7|signalshift[12]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L17|ALT_INV_m[25]~1_combout\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L7|ALT_INV_signalshift[12]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L7|signalshift[12]~20_combout\);

-- Location: LABCELL_X79_Y11_N21
\L0|L7|signalshift[13]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[13]~19_combout\ = ( \L0|L7|signalshift[12]~20_combout\ & ( !\L0|L5|signalshift[25]~11_combout\ ) ) # ( !\L0|L7|signalshift[12]~20_combout\ & ( \L0|L5|signalshift[25]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[12]~20_combout\,
	combout => \L0|L7|signalshift[13]~19_combout\);

-- Location: FF_X79_Y11_N22
\L0|L7|signalshift[13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[13]~19_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[13]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N3
\L0|L7|signalshift[13]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[13]~18_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L17|m[25]~1_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L7|signalshift[13]~_emulated_q\ $ (!\L0|L5|signalshift[25]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L7|ALT_INV_signalshift[13]~_emulated_q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L5|L17|ALT_INV_m[25]~1_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L7|signalshift[13]~18_combout\);

-- Location: LABCELL_X79_Y11_N0
\L0|L7|signalshift[14]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[14]~17_combout\ = !\L0|L5|signalshift[25]~11_combout\ $ (!\L0|L7|signalshift[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datad => \L0|L7|ALT_INV_signalshift[13]~18_combout\,
	combout => \L0|L7|signalshift[14]~17_combout\);

-- Location: FF_X79_Y11_N2
\L0|L7|signalshift[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[14]~17_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[14]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N18
\L0|L7|signalshift[14]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[14]~16_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L5|signalshift[25]~11_combout\ $ ((!\L0|L7|signalshift[14]~_emulated_q\)))) # (\L4|CS.E1~q\ & (((!\L5|L17|m[25]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111101001010000111110100101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E1~q\,
	datab => \L0|L5|ALT_INV_signalshift[25]~11_combout\,
	datac => \L0|L7|ALT_INV_signalshift[14]~_emulated_q\,
	datad => \L5|L17|ALT_INV_m[25]~1_combout\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L7|signalshift[14]~16_combout\);

-- Location: LABCELL_X79_Y11_N9
\L0|L7|signalshift[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[15]~15_combout\ = ( \L0|L7|signalshift[14]~16_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L7|signalshift[14]~16_combout\ & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[14]~16_combout\,
	combout => \L0|L7|signalshift[15]~15_combout\);

-- Location: FF_X79_Y11_N10
\L0|L7|signalshift[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[15]~15_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[15]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N15
\L0|L7|signalshift[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[15]~14_combout\ = ( \L0|L7|signalshift[15]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (!\L0|L4|signalshift[17]~21_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m~0_combout\))))) ) ) # ( !\L0|L7|signalshift[15]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & (\L0|L4|signalshift[17]~21_combout\)) # (\L4|CS.E1~q\ & ((!\L5|L17|m~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110100000000000111010000000000101110000000000010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	datab => \L4|ALT_INV_CS.E1~q\,
	datac => \L5|L17|ALT_INV_m~0_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L0|L7|ALT_INV_signalshift[15]~_emulated_q\,
	combout => \L0|L7|signalshift[15]~14_combout\);

-- Location: MLABCELL_X82_Y10_N18
\L0|L7|signalshift[16]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[16]~13_combout\ = ( \L0|L7|signalshift[15]~14_combout\ & ( !\L0|L4|signalshift[17]~21_combout\ ) ) # ( !\L0|L7|signalshift[15]~14_combout\ & ( \L0|L4|signalshift[17]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[15]~14_combout\,
	combout => \L0|L7|signalshift[16]~13_combout\);

-- Location: FF_X82_Y10_N19
\L0|L7|signalshift[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[16]~13_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[16]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N51
\L0|L7|signalshift[16]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[16]~12_combout\ = ( \L5|L17|m~0_combout\ & ( \L0|L7|signalshift[16]~_emulated_q\ & ( (\L4|CS.E0~q\ & (!\L0|L4|signalshift[17]~21_combout\ & !\L4|CS.E1~q\)) ) ) ) # ( !\L5|L17|m~0_combout\ & ( \L0|L7|signalshift[16]~_emulated_q\ & ( 
-- (\L4|CS.E0~q\ & ((!\L0|L4|signalshift[17]~21_combout\) # (\L4|CS.E1~q\))) ) ) ) # ( \L5|L17|m~0_combout\ & ( !\L0|L7|signalshift[16]~_emulated_q\ & ( (\L4|CS.E0~q\ & (\L0|L4|signalshift[17]~21_combout\ & !\L4|CS.E1~q\)) ) ) ) # ( !\L5|L17|m~0_combout\ & ( 
-- !\L0|L7|signalshift[16]~_emulated_q\ & ( (\L4|CS.E0~q\ & ((\L4|CS.E1~q\) # (\L0|L4|signalshift[17]~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110000000000110000001100110011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L4|ALT_INV_signalshift[17]~21_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	datae => \L5|L17|ALT_INV_m~0_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[16]~_emulated_q\,
	combout => \L0|L7|signalshift[16]~12_combout\);

-- Location: FF_X82_Y10_N52
\L0|L7|signalshift[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[16]~12_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift\(17));

-- Location: FF_X82_Y10_N50
\L0|L7|signalshift[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L7|signalshift\(17),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift\(18));

-- Location: MLABCELL_X82_Y10_N27
\L0|L7|signalshift[19]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[19]~11_combout\ = ( \L0|L7|signalshift\(18) & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L7|signalshift\(18) & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L7|ALT_INV_signalshift\(18),
	combout => \L0|L7|signalshift[19]~11_combout\);

-- Location: FF_X82_Y10_N29
\L0|L7|signalshift[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[19]~11_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[19]~_emulated_q\);

-- Location: LABCELL_X81_Y10_N15
\L0|L7|signalshift[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[19]~10_combout\ = ( \L5|L6|Equal2~1_combout\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & (!\L0|L7|signalshift[19]~_emulated_q\ $ (!\L0|L16|signalshift[22]~1_combout\)))) ) ) # ( !\L5|L6|Equal2~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L7|signalshift[19]~_emulated_q\ $ (!\L0|L16|signalshift[22]~1_combout\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000110011000100100011001100010010000000000001001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L7|ALT_INV_signalshift[19]~_emulated_q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L5|L6|ALT_INV_Equal2~1_combout\,
	combout => \L0|L7|signalshift[19]~10_combout\);

-- Location: MLABCELL_X82_Y10_N36
\L0|L7|signalshift[20]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[20]~9_combout\ = ( \L0|L7|signalshift[19]~10_combout\ & ( !\L0|L16|signalshift[22]~1_combout\ ) ) # ( !\L0|L7|signalshift[19]~10_combout\ & ( \L0|L16|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[19]~10_combout\,
	combout => \L0|L7|signalshift[20]~9_combout\);

-- Location: FF_X82_Y10_N38
\L0|L7|signalshift[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[20]~9_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[20]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N24
\L0|L7|signalshift[20]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[20]~8_combout\ = ( \L5|L6|Equal2~1_combout\ & ( (\L4|CS.E0~q\ & (!\L4|CS.E1~q\ & (!\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L7|signalshift[20]~_emulated_q\)))) ) ) # ( !\L5|L6|Equal2~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L0|L16|signalshift[22]~1_combout\ $ (!\L0|L7|signalshift[20]~_emulated_q\)) # (\L4|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000110011000100100011001100010010000000000001001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L16|ALT_INV_signalshift[22]~1_combout\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L0|L7|ALT_INV_signalshift[20]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L5|L6|ALT_INV_Equal2~1_combout\,
	combout => \L0|L7|signalshift[20]~8_combout\);

-- Location: MLABCELL_X82_Y10_N57
\L0|L7|signalshift[21]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[21]~7_combout\ = ( \L0|L7|signalshift[20]~8_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L7|signalshift[20]~8_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[20]~8_combout\,
	combout => \L0|L7|signalshift[21]~7_combout\);

-- Location: FF_X82_Y10_N59
\L0|L7|signalshift[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[21]~7_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[21]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N42
\L0|L7|signalshift[21]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[21]~6_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L6|signalshift[22]~1_combout\ $ (((!\L0|L7|signalshift[21]~_emulated_q\))))) # (\L4|CS.E1~q\ & (((!\L5|L6|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011100101011000101110010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datab => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L4|ALT_INV_CS.E1~q\,
	datad => \L0|L7|ALT_INV_signalshift[21]~_emulated_q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L7|signalshift[21]~6_combout\);

-- Location: MLABCELL_X82_Y10_N15
\L0|L7|signalshift[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[22]~1_combout\ = ( \L0|L7|signalshift[21]~6_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L7|signalshift[21]~6_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[21]~6_combout\,
	combout => \L0|L7|signalshift[22]~1_combout\);

-- Location: FF_X82_Y10_N17
\L0|L7|signalshift[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[22]~1_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[22]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N45
\L0|L7|signalshift[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[22]~0_combout\ = ( \L4|CS.E0~q\ & ( (!\L4|CS.E1~q\ & (!\L0|L6|signalshift[22]~1_combout\ $ (((!\L0|L7|signalshift[22]~_emulated_q\))))) # (\L4|CS.E1~q\ & (((!\L5|L6|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011010110011000101101011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datab => \L5|L6|ALT_INV_Equal2~0_combout\,
	datac => \L0|L7|ALT_INV_signalshift[22]~_emulated_q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L0|L7|signalshift[22]~0_combout\);

-- Location: LABCELL_X83_Y7_N54
\L0|L7|signalshift[23]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[23]~3_combout\ = ( \L0|L7|signalshift[22]~0_combout\ & ( !\L0|L6|signalshift[22]~1_combout\ ) ) # ( !\L0|L7|signalshift[22]~0_combout\ & ( \L0|L6|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L7|ALT_INV_signalshift[22]~0_combout\,
	combout => \L0|L7|signalshift[23]~3_combout\);

-- Location: FF_X83_Y7_N56
\L0|L7|signalshift[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[23]~3_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[23]~_emulated_q\);

-- Location: LABCELL_X83_Y7_N57
\L0|L7|signalshift[23]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[23]~2_combout\ = ( \L4|CS.E1~q\ & ( (!\L5|L6|Equal2~0_combout\ & \L4|CS.E0~q\) ) ) # ( !\L4|CS.E1~q\ & ( (\L4|CS.E0~q\ & (!\L0|L7|signalshift[23]~_emulated_q\ $ (!\L0|L6|signalshift[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L7|ALT_INV_signalshift[23]~_emulated_q\,
	datab => \L0|L6|ALT_INV_signalshift[22]~1_combout\,
	datac => \L5|L6|ALT_INV_Equal2~0_combout\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E1~q\,
	combout => \L0|L7|signalshift[23]~2_combout\);

-- Location: FF_X83_Y7_N35
\L0|L7|signalshift[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L7|signalshift[23]~2_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift\(24));

-- Location: MLABCELL_X82_Y7_N12
\L0|L7|signalshift[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[25]~5_combout\ = ( \L0|L7|signalshift\(24) & ( !\L0|L2|signalshift[22]~1_combout\ ) ) # ( !\L0|L7|signalshift\(24) & ( \L0|L2|signalshift[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	dataf => \L0|L7|ALT_INV_signalshift\(24),
	combout => \L0|L7|signalshift[25]~5_combout\);

-- Location: FF_X82_Y7_N14
\L0|L7|signalshift[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	d => \L0|L7|signalshift[25]~5_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift[25]~_emulated_q\);

-- Location: MLABCELL_X82_Y7_N42
\L0|L7|signalshift[25]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L7|signalshift[25]~4_combout\ = ( \L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & ((!\L4|CS.E1~q\ & ((!\L0|L7|signalshift[25]~_emulated_q\))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)))) ) ) # ( !\L0|L2|signalshift[22]~1_combout\ & ( (\L4|CS.E0~q\ & 
-- ((!\L4|CS.E1~q\ & ((\L0|L7|signalshift[25]~_emulated_q\))) # (\L4|CS.E1~q\ & (\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000110000010100001100000001010000110000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \L0|L7|ALT_INV_signalshift[25]~_emulated_q\,
	datac => \L4|ALT_INV_CS.E0~q\,
	datad => \L4|ALT_INV_CS.E1~q\,
	dataf => \L0|L2|ALT_INV_signalshift[22]~1_combout\,
	combout => \L0|L7|signalshift[25]~4_combout\);

-- Location: FF_X81_Y6_N1
\L0|L7|signalshift[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L7|signalshift[25]~4_combout\,
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift\(26));

-- Location: FF_X81_Y6_N31
\L0|L7|signalshift[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L7|signalshift\(26),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift\(27));

-- Location: FF_X81_Y6_N49
\L0|L7|signalshift[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L7|signalshift\(27),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift\(28));

-- Location: FF_X85_Y8_N55
\L0|L7|signalshift[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L7|signalshift\(28),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift\(29));

-- Location: FF_X83_Y8_N44
\L0|L7|signalshift[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L7|signalshift\(29),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift\(30));

-- Location: FF_X85_Y8_N13
\L0|L7|signalshift[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L0|L7|signalshift\(30),
	clrn => \L4|ALT_INV_STATES~1_combout\,
	sload => VCC,
	ena => \L0|L0|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L7|signalshift\(31));

-- Location: LABCELL_X85_Y8_N12
\L5|L20|x[31]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L20|x[31]~3_combout\ = ( \L0|L7|signalshift\(31) & ( \L0|L0|WideOr16~combout\ & ( (\L0|L0|WideOr17~combout\) # (\L0|L3|signalshift\(31)) ) ) ) # ( !\L0|L7|signalshift\(31) & ( \L0|L0|WideOr16~combout\ & ( (\L0|L3|signalshift\(31) & 
-- !\L0|L0|WideOr17~combout\) ) ) ) # ( \L0|L7|signalshift\(31) & ( !\L0|L0|WideOr16~combout\ & ( (!\L0|L0|WideOr17~combout\ & ((\L0|L11|signalshift\(31)))) # (\L0|L0|WideOr17~combout\ & (\L0|L15|signalshift\(31))) ) ) ) # ( !\L0|L7|signalshift\(31) & ( 
-- !\L0|L0|WideOr16~combout\ & ( (!\L0|L0|WideOr17~combout\ & ((\L0|L11|signalshift\(31)))) # (\L0|L0|WideOr17~combout\ & (\L0|L15|signalshift\(31))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L15|ALT_INV_signalshift\(31),
	datab => \L0|L3|ALT_INV_signalshift\(31),
	datac => \L0|L0|ALT_INV_WideOr17~combout\,
	datad => \L0|L11|ALT_INV_signalshift\(31),
	datae => \L0|L7|ALT_INV_signalshift\(31),
	dataf => \L0|L0|ALT_INV_WideOr16~combout\,
	combout => \L5|L20|x[31]~3_combout\);

-- Location: LABCELL_X85_Y10_N54
\L5|L20|x[31]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L20|x[31]~4_combout\ = ( \L0|L0|WideOr18~combout\ & ( \L5|L20|x[31]~3_combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L5|L20|x[31]~0_combout\)) # (\L0|L0|WideOr19~combout\ & ((\L5|L20|x[31]~1_combout\))) ) ) ) # ( !\L0|L0|WideOr18~combout\ & ( 
-- \L5|L20|x[31]~3_combout\ & ( (\L0|L0|WideOr19~combout\) # (\L5|L20|x[31]~2_combout\) ) ) ) # ( \L0|L0|WideOr18~combout\ & ( !\L5|L20|x[31]~3_combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L5|L20|x[31]~0_combout\)) # (\L0|L0|WideOr19~combout\ & 
-- ((\L5|L20|x[31]~1_combout\))) ) ) ) # ( !\L0|L0|WideOr18~combout\ & ( !\L5|L20|x[31]~3_combout\ & ( (\L5|L20|x[31]~2_combout\ & !\L0|L0|WideOr19~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L20|ALT_INV_x[31]~0_combout\,
	datab => \L5|L20|ALT_INV_x[31]~1_combout\,
	datac => \L5|L20|ALT_INV_x[31]~2_combout\,
	datad => \L0|L0|ALT_INV_WideOr19~combout\,
	datae => \L0|L0|ALT_INV_WideOr18~combout\,
	dataf => \L5|L20|ALT_INV_x[31]~3_combout\,
	combout => \L5|L20|x[31]~4_combout\);

-- Location: MLABCELL_X84_Y10_N18
\L1|L3|counter[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L3|counter[0]~1_combout\ = !\L1|L3|counter\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L3|ALT_INV_counter\(0),
	combout => \L1|L3|counter[0]~1_combout\);

-- Location: LABCELL_X85_Y10_N48
\L1|L3|enter\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L3|enter~combout\ = (\L5|L20|x[31]~4_combout\ & \L4|CS.E2~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L5|L20|ALT_INV_x[31]~4_combout\,
	datad => \L4|ALT_INV_CS.E2~q\,
	combout => \L1|L3|enter~combout\);

-- Location: FF_X84_Y10_N56
\L1|L3|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L3|counter[0]~1_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L1|L3|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L3|counter\(0));

-- Location: LABCELL_X85_Y10_N42
\L1|L3|counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L3|counter[1]~0_combout\ = ( \L1|L3|counter\(0) & ( !\L1|L3|counter\(1) $ (((!\L5|L20|x[31]~4_combout\) # (!\L4|CS.E2~q\))) ) ) # ( !\L1|L3|counter\(0) & ( \L1|L3|counter\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L3|ALT_INV_counter\(1),
	datab => \L5|L20|ALT_INV_x[31]~4_combout\,
	datac => \L4|ALT_INV_CS.E2~q\,
	dataf => \L1|L3|ALT_INV_counter\(0),
	combout => \L1|L3|counter[1]~0_combout\);

-- Location: FF_X85_Y10_N53
\L1|L3|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L3|counter[1]~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L3|counter\(1));

-- Location: LABCELL_X85_Y10_N45
\L1|L3|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L3|Add0~2_combout\ = ( \L1|L3|counter\(2) & ( \L1|L3|counter\(3) ) ) # ( !\L1|L3|counter\(2) & ( !\L1|L3|counter\(3) $ (((!\L1|L3|counter\(1)) # (!\L1|L3|counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111010000001011111101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L3|ALT_INV_counter\(1),
	datac => \L1|L3|ALT_INV_counter\(0),
	datad => \L1|L3|ALT_INV_counter\(3),
	dataf => \L1|L3|ALT_INV_counter\(2),
	combout => \L1|L3|Add0~2_combout\);

-- Location: FF_X84_Y10_N5
\L1|L3|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L3|Add0~2_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L1|L3|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L3|counter\(3));

-- Location: LABCELL_X85_Y10_N51
\L1|L3|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L3|Add0~1_combout\ = ( \L1|L3|counter\(4) & ( ((!\L1|L3|counter\(0)) # ((!\L1|L3|counter\(1)) # (\L1|L3|counter\(2)))) # (\L1|L3|counter\(3)) ) ) # ( !\L1|L3|counter\(4) & ( (!\L1|L3|counter\(3) & (\L1|L3|counter\(0) & (!\L1|L3|counter\(2) & 
-- \L1|L3|counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000011111111110111111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L3|ALT_INV_counter\(3),
	datab => \L1|L3|ALT_INV_counter\(0),
	datac => \L1|L3|ALT_INV_counter\(2),
	datad => \L1|L3|ALT_INV_counter\(1),
	dataf => \L1|L3|ALT_INV_counter\(4),
	combout => \L1|L3|Add0~1_combout\);

-- Location: FF_X84_Y10_N53
\L1|L3|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L3|Add0~1_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L1|L3|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L3|counter\(4));

-- Location: MLABCELL_X84_Y10_N24
\L2|L2|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L2|Equal0~0_combout\ = ( \L1|L3|counter\(1) & ( (!\L1|L3|counter\(3) & (!\L1|L3|counter\(2) & (!\L1|L3|counter\(4) & \L1|L3|counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L3|ALT_INV_counter\(3),
	datab => \L1|L3|ALT_INV_counter\(2),
	datac => \L1|L3|ALT_INV_counter\(4),
	datad => \L1|L3|ALT_INV_counter\(0),
	dataf => \L1|L3|ALT_INV_counter\(1),
	combout => \L2|L2|Equal0~0_combout\);

-- Location: MLABCELL_X84_Y10_N21
\L4|P2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L4|P2~0_combout\ = ( !\L2|L2|Equal0~0_combout\ & ( ((!\L2|L1|Equal0~1_combout\) # ((!\L2|L1|Equal0~0_combout\) # (\L1|L2|counter\(5)))) # (\L1|L2|counter\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011111111111111101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(4),
	datab => \L2|L1|ALT_INV_Equal0~1_combout\,
	datac => \L1|L2|ALT_INV_counter\(5),
	datad => \L2|L1|ALT_INV_Equal0~0_combout\,
	dataf => \L2|L2|ALT_INV_Equal0~0_combout\,
	combout => \L4|P2~0_combout\);

-- Location: MLABCELL_X84_Y9_N36
\L4|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L4|Selector3~0_combout\ = ( \L4|CS.E3~q\ & ( \L6|btn1state.SaidaAtiva~q\ & ( (\L4|CS.E2~q\ & ((!\L4|P2~0_combout\) # ((\L2|L0|Equal0~1_combout\ & \L2|L0|Equal0~0_combout\)))) ) ) ) # ( !\L4|CS.E3~q\ & ( \L6|btn1state.SaidaAtiva~q\ & ( (\L4|CS.E2~q\ & 
-- ((!\L4|P2~0_combout\) # ((\L2|L0|Equal0~1_combout\ & \L2|L0|Equal0~0_combout\)))) ) ) ) # ( \L4|CS.E3~q\ & ( !\L6|btn1state.SaidaAtiva~q\ ) ) # ( !\L4|CS.E3~q\ & ( !\L6|btn1state.SaidaAtiva~q\ & ( (\L4|CS.E2~q\ & ((!\L4|P2~0_combout\) # 
-- ((\L2|L0|Equal0~1_combout\ & \L2|L0|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100011111111111111111100100010001000110010001000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_P2~0_combout\,
	datab => \L4|ALT_INV_CS.E2~q\,
	datac => \L2|L0|ALT_INV_Equal0~1_combout\,
	datad => \L2|L0|ALT_INV_Equal0~0_combout\,
	datae => \L4|ALT_INV_CS.E3~q\,
	dataf => \L6|ALT_INV_btn1state.SaidaAtiva~q\,
	combout => \L4|Selector3~0_combout\);

-- Location: FF_X84_Y9_N38
\L4|CS.E3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock_50~inputCLKENA0_outclk\,
	d => \L4|Selector3~0_combout\,
	clrn => \L6|ALT_INV_btn0state.SaidaAtiva~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L4|CS.E3~q\);

-- Location: MLABCELL_X84_Y9_N42
\L4|CS.E0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L4|CS.E0~0_combout\ = ( !\L4|CS.E3~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L4|ALT_INV_CS.E3~q\,
	combout => \L4|CS.E0~0_combout\);

-- Location: FF_X84_Y9_N44
\L4|CS.E0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock_50~inputCLKENA0_outclk\,
	d => \L4|CS.E0~0_combout\,
	clrn => \L6|ALT_INV_btn0state.SaidaAtiva~q\,
	ena => \L6|btn1state.SaidaAtiva~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L4|CS.E0~q\);

-- Location: FF_X83_Y9_N17
\L0|L1|CS.E5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock_50~inputCLKENA0_outclk\,
	d => \L0|L1|Selector5~0_combout\,
	clrn => \L4|CS.E0~q\,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L1|CS.E5~q\);

-- Location: LABCELL_X83_Y9_N21
\L0|L1|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L1|Selector4~0_combout\ = ( \L6|btn2state.SaidaAtiva~q\ & ( (!\L6|btn3state.SaidaAtiva~q\ & (\L0|L1|CS.E3~q\)) # (\L6|btn3state.SaidaAtiva~q\ & ((\L0|L1|CS.E4~q\))) ) ) # ( !\L6|btn2state.SaidaAtiva~q\ & ( (!\L6|btn3state.SaidaAtiva~q\ & 
-- ((\L0|L1|CS.E4~q\))) # (\L6|btn3state.SaidaAtiva~q\ & (\L0|L1|CS.E5~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E3~q\,
	datab => \L0|L1|ALT_INV_CS.E5~q\,
	datac => \L6|ALT_INV_btn3state.SaidaAtiva~q\,
	datad => \L0|L1|ALT_INV_CS.E4~q\,
	dataf => \L6|ALT_INV_btn2state.SaidaAtiva~q\,
	combout => \L0|L1|Selector4~0_combout\);

-- Location: FF_X83_Y9_N23
\L0|L1|CS.E4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock_50~inputCLKENA0_outclk\,
	d => \L0|L1|Selector4~0_combout\,
	clrn => \L4|CS.E0~q\,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L1|CS.E4~q\);

-- Location: LABCELL_X83_Y9_N54
\L0|L1|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L1|Selector3~0_combout\ = ( \L6|btn2state.SaidaAtiva~q\ & ( (!\L6|btn3state.SaidaAtiva~q\ & (\L0|L1|CS.E2~q\)) # (\L6|btn3state.SaidaAtiva~q\ & ((\L0|L1|CS.E3~q\))) ) ) # ( !\L6|btn2state.SaidaAtiva~q\ & ( (!\L6|btn3state.SaidaAtiva~q\ & 
-- ((\L0|L1|CS.E3~q\))) # (\L6|btn3state.SaidaAtiva~q\ & (\L0|L1|CS.E4~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E4~q\,
	datab => \L0|L1|ALT_INV_CS.E2~q\,
	datac => \L6|ALT_INV_btn3state.SaidaAtiva~q\,
	datad => \L0|L1|ALT_INV_CS.E3~q\,
	dataf => \L6|ALT_INV_btn2state.SaidaAtiva~q\,
	combout => \L0|L1|Selector3~0_combout\);

-- Location: FF_X83_Y9_N56
\L0|L1|CS.E3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock_50~inputCLKENA0_outclk\,
	d => \L0|L1|Selector3~0_combout\,
	clrn => \L4|CS.E0~q\,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L1|CS.E3~q\);

-- Location: LABCELL_X83_Y9_N33
\L0|L1|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L1|Selector0~0_combout\ = ( \L6|btn2state.SaidaAtiva~q\ & ( (!\L6|btn3state.SaidaAtiva~q\) # (\L0|L1|CS.E0~q\) ) ) # ( !\L6|btn2state.SaidaAtiva~q\ & ( (\L0|L1|CS.E0~q\ & ((!\L6|btn3state.SaidaAtiva~q\) # (!\L0|L1|CS.E1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101010101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_btn3state.SaidaAtiva~q\,
	datac => \L0|L1|ALT_INV_CS.E1~q\,
	datad => \L0|L1|ALT_INV_CS.E0~q\,
	dataf => \L6|ALT_INV_btn2state.SaidaAtiva~q\,
	combout => \L0|L1|Selector0~0_combout\);

-- Location: FF_X83_Y9_N35
\L0|L1|CS.E0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock_50~inputCLKENA0_outclk\,
	d => \L0|L1|Selector0~0_combout\,
	clrn => \L4|CS.E0~q\,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L1|CS.E0~q\);

-- Location: LABCELL_X83_Y9_N12
\L0|L1|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L1|Selector1~0_combout\ = ( \L0|L1|CS.E0~q\ & ( (!\L6|btn2state.SaidaAtiva~q\ & ((!\L6|btn3state.SaidaAtiva~q\ & ((\L0|L1|CS.E1~q\))) # (\L6|btn3state.SaidaAtiva~q\ & (\L0|L1|CS.E2~q\)))) # (\L6|btn2state.SaidaAtiva~q\ & (\L6|btn3state.SaidaAtiva~q\ & 
-- ((\L0|L1|CS.E1~q\)))) ) ) # ( !\L0|L1|CS.E0~q\ & ( (!\L6|btn2state.SaidaAtiva~q\ & ((!\L6|btn3state.SaidaAtiva~q\ & ((\L0|L1|CS.E1~q\))) # (\L6|btn3state.SaidaAtiva~q\ & (\L0|L1|CS.E2~q\)))) # (\L6|btn2state.SaidaAtiva~q\ & ((!\L6|btn3state.SaidaAtiva~q\) 
-- # ((\L0|L1|CS.E1~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011011011111010001101101111100000010100110110000001010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_btn2state.SaidaAtiva~q\,
	datab => \L6|ALT_INV_btn3state.SaidaAtiva~q\,
	datac => \L0|L1|ALT_INV_CS.E2~q\,
	datad => \L0|L1|ALT_INV_CS.E1~q\,
	dataf => \L0|L1|ALT_INV_CS.E0~q\,
	combout => \L0|L1|Selector1~0_combout\);

-- Location: FF_X83_Y9_N13
\L0|L1|CS.E1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock_50~inputCLKENA0_outclk\,
	d => \L0|L1|Selector1~0_combout\,
	clrn => \L4|CS.E0~q\,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L1|CS.E1~q\);

-- Location: LABCELL_X83_Y9_N9
\L0|L1|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L1|Selector2~0_combout\ = ( \L6|btn2state.SaidaAtiva~q\ & ( (!\L6|btn3state.SaidaAtiva~q\ & (\L0|L1|CS.E1~q\)) # (\L6|btn3state.SaidaAtiva~q\ & ((\L0|L1|CS.E2~q\))) ) ) # ( !\L6|btn2state.SaidaAtiva~q\ & ( (!\L6|btn3state.SaidaAtiva~q\ & 
-- ((\L0|L1|CS.E2~q\))) # (\L6|btn3state.SaidaAtiva~q\ & (\L0|L1|CS.E3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E3~q\,
	datab => \L0|L1|ALT_INV_CS.E1~q\,
	datac => \L6|ALT_INV_btn3state.SaidaAtiva~q\,
	datad => \L0|L1|ALT_INV_CS.E2~q\,
	dataf => \L6|ALT_INV_btn2state.SaidaAtiva~q\,
	combout => \L0|L1|Selector2~0_combout\);

-- Location: FF_X83_Y9_N11
\L0|L1|CS.E2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock_50~inputCLKENA0_outclk\,
	d => \L0|L1|Selector2~0_combout\,
	clrn => \L4|CS.E0~q\,
	ena => \L4|CS.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L0|L1|CS.E2~q\);

-- Location: MLABCELL_X84_Y9_N12
\L0|L0|enter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L0|L0|enter~0_combout\ = ( !\L0|L1|CS.E5~q\ & ( (!\L0|L1|CS.E2~q\ & (!\L0|L1|CS.E4~q\ & (!\L0|L1|CS.E0~q\ & !\L0|L1|CS.E3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E2~q\,
	datab => \L0|L1|ALT_INV_CS.E4~q\,
	datac => \L0|L1|ALT_INV_CS.E0~q\,
	datad => \L0|L1|ALT_INV_CS.E3~q\,
	dataf => \L0|L1|ALT_INV_CS.E5~q\,
	combout => \L0|L0|enter~0_combout\);

-- Location: LABCELL_X70_Y10_N0
\L1|L0|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~81_sumout\ = SUM(( !\L1|L0|cont2[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \L1|L0|Add1~82\ = CARRY(( !\L1|L0|cont2[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \L1|L0|Add1~81_sumout\,
	cout => \L1|L0|Add1~82\);

-- Location: LABCELL_X70_Y9_N54
\L1|L0|cont2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|cont2~0_combout\ = ( \L1|L0|Equal1~6_combout\ & ( \L1|L0|Add1~81_sumout\ ) ) # ( \L1|L0|Equal1~6_combout\ & ( !\L1|L0|Add1~81_sumout\ ) ) # ( !\L1|L0|Equal1~6_combout\ & ( !\L1|L0|Add1~81_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L1|L0|ALT_INV_Equal1~6_combout\,
	dataf => \L1|L0|ALT_INV_Add1~81_sumout\,
	combout => \L1|L0|cont2~0_combout\);

-- Location: FF_X70_Y9_N56
\L1|L0|cont2[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|cont2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2[0]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y10_N3
\L1|L0|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~93_sumout\ = SUM(( \L1|L0|cont2\(1) ) + ( GND ) + ( \L1|L0|Add1~82\ ))
-- \L1|L0|Add1~94\ = CARRY(( \L1|L0|cont2\(1) ) + ( GND ) + ( \L1|L0|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(1),
	cin => \L1|L0|Add1~82\,
	sumout => \L1|L0|Add1~93_sumout\,
	cout => \L1|L0|Add1~94\);

-- Location: FF_X70_Y10_N4
\L1|L0|cont2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~93_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(1));

-- Location: LABCELL_X70_Y10_N6
\L1|L0|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~97_sumout\ = SUM(( \L1|L0|cont2\(2) ) + ( GND ) + ( \L1|L0|Add1~94\ ))
-- \L1|L0|Add1~98\ = CARRY(( \L1|L0|cont2\(2) ) + ( GND ) + ( \L1|L0|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(2),
	cin => \L1|L0|Add1~94\,
	sumout => \L1|L0|Add1~97_sumout\,
	cout => \L1|L0|Add1~98\);

-- Location: FF_X70_Y10_N7
\L1|L0|cont2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~97_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(2));

-- Location: LABCELL_X70_Y10_N9
\L1|L0|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~105_sumout\ = SUM(( \L1|L0|cont2\(3) ) + ( GND ) + ( \L1|L0|Add1~98\ ))
-- \L1|L0|Add1~106\ = CARRY(( \L1|L0|cont2\(3) ) + ( GND ) + ( \L1|L0|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(3),
	cin => \L1|L0|Add1~98\,
	sumout => \L1|L0|Add1~105_sumout\,
	cout => \L1|L0|Add1~106\);

-- Location: FF_X70_Y10_N10
\L1|L0|cont2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~105_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(3));

-- Location: LABCELL_X70_Y10_N12
\L1|L0|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~109_sumout\ = SUM(( \L1|L0|cont2\(4) ) + ( GND ) + ( \L1|L0|Add1~106\ ))
-- \L1|L0|Add1~110\ = CARRY(( \L1|L0|cont2\(4) ) + ( GND ) + ( \L1|L0|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(4),
	cin => \L1|L0|Add1~106\,
	sumout => \L1|L0|Add1~109_sumout\,
	cout => \L1|L0|Add1~110\);

-- Location: FF_X70_Y10_N13
\L1|L0|cont2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~109_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(4));

-- Location: LABCELL_X70_Y10_N15
\L1|L0|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~113_sumout\ = SUM(( \L1|L0|cont2\(5) ) + ( GND ) + ( \L1|L0|Add1~110\ ))
-- \L1|L0|Add1~114\ = CARRY(( \L1|L0|cont2\(5) ) + ( GND ) + ( \L1|L0|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(5),
	cin => \L1|L0|Add1~110\,
	sumout => \L1|L0|Add1~113_sumout\,
	cout => \L1|L0|Add1~114\);

-- Location: FF_X70_Y10_N16
\L1|L0|cont2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~113_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(5));

-- Location: LABCELL_X70_Y10_N18
\L1|L0|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~117_sumout\ = SUM(( \L1|L0|cont2\(6) ) + ( GND ) + ( \L1|L0|Add1~114\ ))
-- \L1|L0|Add1~118\ = CARRY(( \L1|L0|cont2\(6) ) + ( GND ) + ( \L1|L0|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(6),
	cin => \L1|L0|Add1~114\,
	sumout => \L1|L0|Add1~117_sumout\,
	cout => \L1|L0|Add1~118\);

-- Location: FF_X70_Y10_N19
\L1|L0|cont2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~117_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(6));

-- Location: LABCELL_X70_Y10_N21
\L1|L0|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~121_sumout\ = SUM(( \L1|L0|cont2\(7) ) + ( GND ) + ( \L1|L0|Add1~118\ ))
-- \L1|L0|Add1~122\ = CARRY(( \L1|L0|cont2\(7) ) + ( GND ) + ( \L1|L0|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(7),
	cin => \L1|L0|Add1~118\,
	sumout => \L1|L0|Add1~121_sumout\,
	cout => \L1|L0|Add1~122\);

-- Location: FF_X70_Y10_N22
\L1|L0|cont2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~121_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(7));

-- Location: LABCELL_X70_Y10_N24
\L1|L0|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~85_sumout\ = SUM(( \L1|L0|cont2\(8) ) + ( GND ) + ( \L1|L0|Add1~122\ ))
-- \L1|L0|Add1~86\ = CARRY(( \L1|L0|cont2\(8) ) + ( GND ) + ( \L1|L0|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(8),
	cin => \L1|L0|Add1~122\,
	sumout => \L1|L0|Add1~85_sumout\,
	cout => \L1|L0|Add1~86\);

-- Location: FF_X70_Y10_N25
\L1|L0|cont2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~85_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(8));

-- Location: LABCELL_X70_Y10_N27
\L1|L0|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~57_sumout\ = SUM(( \L1|L0|cont2\(9) ) + ( GND ) + ( \L1|L0|Add1~86\ ))
-- \L1|L0|Add1~58\ = CARRY(( \L1|L0|cont2\(9) ) + ( GND ) + ( \L1|L0|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(9),
	cin => \L1|L0|Add1~86\,
	sumout => \L1|L0|Add1~57_sumout\,
	cout => \L1|L0|Add1~58\);

-- Location: FF_X70_Y10_N29
\L1|L0|cont2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~57_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(9));

-- Location: LABCELL_X70_Y10_N30
\L1|L0|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~65_sumout\ = SUM(( \L1|L0|cont2\(10) ) + ( GND ) + ( \L1|L0|Add1~58\ ))
-- \L1|L0|Add1~66\ = CARRY(( \L1|L0|cont2\(10) ) + ( GND ) + ( \L1|L0|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(10),
	cin => \L1|L0|Add1~58\,
	sumout => \L1|L0|Add1~65_sumout\,
	cout => \L1|L0|Add1~66\);

-- Location: FF_X70_Y10_N31
\L1|L0|cont2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~65_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(10));

-- Location: LABCELL_X70_Y10_N33
\L1|L0|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~69_sumout\ = SUM(( \L1|L0|cont2\(11) ) + ( GND ) + ( \L1|L0|Add1~66\ ))
-- \L1|L0|Add1~70\ = CARRY(( \L1|L0|cont2\(11) ) + ( GND ) + ( \L1|L0|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(11),
	cin => \L1|L0|Add1~66\,
	sumout => \L1|L0|Add1~69_sumout\,
	cout => \L1|L0|Add1~70\);

-- Location: FF_X70_Y10_N35
\L1|L0|cont2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~69_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(11));

-- Location: LABCELL_X70_Y10_N36
\L1|L0|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~73_sumout\ = SUM(( \L1|L0|cont2\(12) ) + ( GND ) + ( \L1|L0|Add1~70\ ))
-- \L1|L0|Add1~74\ = CARRY(( \L1|L0|cont2\(12) ) + ( GND ) + ( \L1|L0|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(12),
	cin => \L1|L0|Add1~70\,
	sumout => \L1|L0|Add1~73_sumout\,
	cout => \L1|L0|Add1~74\);

-- Location: FF_X70_Y10_N37
\L1|L0|cont2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~73_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(12));

-- Location: LABCELL_X70_Y10_N39
\L1|L0|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~77_sumout\ = SUM(( \L1|L0|cont2\(13) ) + ( GND ) + ( \L1|L0|Add1~74\ ))
-- \L1|L0|Add1~78\ = CARRY(( \L1|L0|cont2\(13) ) + ( GND ) + ( \L1|L0|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(13),
	cin => \L1|L0|Add1~74\,
	sumout => \L1|L0|Add1~77_sumout\,
	cout => \L1|L0|Add1~78\);

-- Location: FF_X70_Y10_N41
\L1|L0|cont2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~77_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(13));

-- Location: LABCELL_X70_Y10_N42
\L1|L0|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~49_sumout\ = SUM(( \L1|L0|cont2\(14) ) + ( GND ) + ( \L1|L0|Add1~78\ ))
-- \L1|L0|Add1~50\ = CARRY(( \L1|L0|cont2\(14) ) + ( GND ) + ( \L1|L0|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(14),
	cin => \L1|L0|Add1~78\,
	sumout => \L1|L0|Add1~49_sumout\,
	cout => \L1|L0|Add1~50\);

-- Location: FF_X70_Y10_N43
\L1|L0|cont2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~49_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(14));

-- Location: LABCELL_X70_Y10_N45
\L1|L0|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~53_sumout\ = SUM(( \L1|L0|cont2\(15) ) + ( GND ) + ( \L1|L0|Add1~50\ ))
-- \L1|L0|Add1~54\ = CARRY(( \L1|L0|cont2\(15) ) + ( GND ) + ( \L1|L0|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(15),
	cin => \L1|L0|Add1~50\,
	sumout => \L1|L0|Add1~53_sumout\,
	cout => \L1|L0|Add1~54\);

-- Location: FF_X70_Y10_N46
\L1|L0|cont2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~53_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(15));

-- Location: LABCELL_X70_Y10_N48
\L1|L0|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~125_sumout\ = SUM(( \L1|L0|cont2\(16) ) + ( GND ) + ( \L1|L0|Add1~54\ ))
-- \L1|L0|Add1~126\ = CARRY(( \L1|L0|cont2\(16) ) + ( GND ) + ( \L1|L0|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(16),
	cin => \L1|L0|Add1~54\,
	sumout => \L1|L0|Add1~125_sumout\,
	cout => \L1|L0|Add1~126\);

-- Location: FF_X70_Y10_N49
\L1|L0|cont2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~125_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(16));

-- Location: LABCELL_X70_Y10_N51
\L1|L0|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~9_sumout\ = SUM(( \L1|L0|cont2\(17) ) + ( GND ) + ( \L1|L0|Add1~126\ ))
-- \L1|L0|Add1~10\ = CARRY(( \L1|L0|cont2\(17) ) + ( GND ) + ( \L1|L0|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(17),
	cin => \L1|L0|Add1~126\,
	sumout => \L1|L0|Add1~9_sumout\,
	cout => \L1|L0|Add1~10\);

-- Location: FF_X70_Y10_N52
\L1|L0|cont2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~9_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(17));

-- Location: LABCELL_X70_Y10_N54
\L1|L0|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~45_sumout\ = SUM(( \L1|L0|cont2\(18) ) + ( GND ) + ( \L1|L0|Add1~10\ ))
-- \L1|L0|Add1~46\ = CARRY(( \L1|L0|cont2\(18) ) + ( GND ) + ( \L1|L0|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(18),
	cin => \L1|L0|Add1~10\,
	sumout => \L1|L0|Add1~45_sumout\,
	cout => \L1|L0|Add1~46\);

-- Location: FF_X70_Y10_N56
\L1|L0|cont2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~45_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(18));

-- Location: LABCELL_X70_Y10_N57
\L1|L0|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~41_sumout\ = SUM(( \L1|L0|cont2\(19) ) + ( GND ) + ( \L1|L0|Add1~46\ ))
-- \L1|L0|Add1~42\ = CARRY(( \L1|L0|cont2\(19) ) + ( GND ) + ( \L1|L0|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(19),
	cin => \L1|L0|Add1~46\,
	sumout => \L1|L0|Add1~41_sumout\,
	cout => \L1|L0|Add1~42\);

-- Location: FF_X70_Y10_N58
\L1|L0|cont2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~41_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(19));

-- Location: LABCELL_X70_Y9_N0
\L1|L0|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~37_sumout\ = SUM(( \L1|L0|cont2\(20) ) + ( GND ) + ( \L1|L0|Add1~42\ ))
-- \L1|L0|Add1~38\ = CARRY(( \L1|L0|cont2\(20) ) + ( GND ) + ( \L1|L0|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(20),
	cin => \L1|L0|Add1~42\,
	sumout => \L1|L0|Add1~37_sumout\,
	cout => \L1|L0|Add1~38\);

-- Location: FF_X70_Y9_N1
\L1|L0|cont2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~37_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(20));

-- Location: LABCELL_X70_Y9_N3
\L1|L0|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~33_sumout\ = SUM(( \L1|L0|cont2\(21) ) + ( GND ) + ( \L1|L0|Add1~38\ ))
-- \L1|L0|Add1~34\ = CARRY(( \L1|L0|cont2\(21) ) + ( GND ) + ( \L1|L0|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(21),
	cin => \L1|L0|Add1~38\,
	sumout => \L1|L0|Add1~33_sumout\,
	cout => \L1|L0|Add1~34\);

-- Location: FF_X70_Y9_N4
\L1|L0|cont2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~33_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(21));

-- Location: LABCELL_X70_Y9_N6
\L1|L0|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~61_sumout\ = SUM(( \L1|L0|cont2\(22) ) + ( GND ) + ( \L1|L0|Add1~34\ ))
-- \L1|L0|Add1~62\ = CARRY(( \L1|L0|cont2\(22) ) + ( GND ) + ( \L1|L0|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(22),
	cin => \L1|L0|Add1~34\,
	sumout => \L1|L0|Add1~61_sumout\,
	cout => \L1|L0|Add1~62\);

-- Location: FF_X70_Y9_N7
\L1|L0|cont2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~61_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(22));

-- Location: LABCELL_X70_Y9_N9
\L1|L0|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~101_sumout\ = SUM(( \L1|L0|cont2\(23) ) + ( GND ) + ( \L1|L0|Add1~62\ ))
-- \L1|L0|Add1~102\ = CARRY(( \L1|L0|cont2\(23) ) + ( GND ) + ( \L1|L0|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(23),
	cin => \L1|L0|Add1~62\,
	sumout => \L1|L0|Add1~101_sumout\,
	cout => \L1|L0|Add1~102\);

-- Location: FF_X70_Y9_N10
\L1|L0|cont2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~101_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(23));

-- Location: LABCELL_X70_Y9_N12
\L1|L0|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~89_sumout\ = SUM(( \L1|L0|cont2\(24) ) + ( GND ) + ( \L1|L0|Add1~102\ ))
-- \L1|L0|Add1~90\ = CARRY(( \L1|L0|cont2\(24) ) + ( GND ) + ( \L1|L0|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(24),
	cin => \L1|L0|Add1~102\,
	sumout => \L1|L0|Add1~89_sumout\,
	cout => \L1|L0|Add1~90\);

-- Location: FF_X70_Y9_N13
\L1|L0|cont2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~89_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(24));

-- Location: LABCELL_X70_Y9_N15
\L1|L0|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~1_sumout\ = SUM(( \L1|L0|cont2\(25) ) + ( GND ) + ( \L1|L0|Add1~90\ ))
-- \L1|L0|Add1~2\ = CARRY(( \L1|L0|cont2\(25) ) + ( GND ) + ( \L1|L0|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(25),
	cin => \L1|L0|Add1~90\,
	sumout => \L1|L0|Add1~1_sumout\,
	cout => \L1|L0|Add1~2\);

-- Location: FF_X70_Y9_N17
\L1|L0|cont2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~1_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(25));

-- Location: LABCELL_X70_Y9_N18
\L1|L0|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~29_sumout\ = SUM(( \L1|L0|cont2\(26) ) + ( GND ) + ( \L1|L0|Add1~2\ ))
-- \L1|L0|Add1~30\ = CARRY(( \L1|L0|cont2\(26) ) + ( GND ) + ( \L1|L0|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(26),
	cin => \L1|L0|Add1~2\,
	sumout => \L1|L0|Add1~29_sumout\,
	cout => \L1|L0|Add1~30\);

-- Location: FF_X70_Y9_N19
\L1|L0|cont2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~29_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(26));

-- Location: LABCELL_X70_Y9_N21
\L1|L0|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~21_sumout\ = SUM(( \L1|L0|cont2\(27) ) + ( GND ) + ( \L1|L0|Add1~30\ ))
-- \L1|L0|Add1~22\ = CARRY(( \L1|L0|cont2\(27) ) + ( GND ) + ( \L1|L0|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(27),
	cin => \L1|L0|Add1~30\,
	sumout => \L1|L0|Add1~21_sumout\,
	cout => \L1|L0|Add1~22\);

-- Location: FF_X70_Y9_N22
\L1|L0|cont2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~21_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(27));

-- Location: LABCELL_X70_Y9_N24
\L1|L0|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~17_sumout\ = SUM(( \L1|L0|cont2\(28) ) + ( GND ) + ( \L1|L0|Add1~22\ ))
-- \L1|L0|Add1~18\ = CARRY(( \L1|L0|cont2\(28) ) + ( GND ) + ( \L1|L0|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(28),
	cin => \L1|L0|Add1~22\,
	sumout => \L1|L0|Add1~17_sumout\,
	cout => \L1|L0|Add1~18\);

-- Location: FF_X70_Y9_N25
\L1|L0|cont2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~17_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(28));

-- Location: LABCELL_X70_Y9_N27
\L1|L0|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~13_sumout\ = SUM(( \L1|L0|cont2\(29) ) + ( GND ) + ( \L1|L0|Add1~18\ ))
-- \L1|L0|Add1~14\ = CARRY(( \L1|L0|cont2\(29) ) + ( GND ) + ( \L1|L0|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(29),
	cin => \L1|L0|Add1~18\,
	sumout => \L1|L0|Add1~13_sumout\,
	cout => \L1|L0|Add1~14\);

-- Location: FF_X70_Y9_N28
\L1|L0|cont2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~13_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(29));

-- Location: LABCELL_X70_Y9_N30
\L1|L0|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~5_sumout\ = SUM(( \L1|L0|cont2\(30) ) + ( GND ) + ( \L1|L0|Add1~14\ ))
-- \L1|L0|Add1~6\ = CARRY(( \L1|L0|cont2\(30) ) + ( GND ) + ( \L1|L0|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(30),
	cin => \L1|L0|Add1~14\,
	sumout => \L1|L0|Add1~5_sumout\,
	cout => \L1|L0|Add1~6\);

-- Location: FF_X70_Y9_N32
\L1|L0|cont2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~5_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(30));

-- Location: LABCELL_X70_Y9_N51
\L1|L0|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal1~0_combout\ = ( !\L1|L0|cont2\(30) & ( !\L1|L0|cont2\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L0|ALT_INV_cont2\(25),
	dataf => \L1|L0|ALT_INV_cont2\(30),
	combout => \L1|L0|Equal1~0_combout\);

-- Location: LABCELL_X70_Y9_N33
\L1|L0|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add1~25_sumout\ = SUM(( \L1|L0|cont2\(31) ) + ( GND ) + ( \L1|L0|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont2\(31),
	cin => \L1|L0|Add1~6\,
	sumout => \L1|L0|Add1~25_sumout\);

-- Location: FF_X70_Y9_N34
\L1|L0|cont2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add1~25_sumout\,
	sclr => \L1|L0|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(31));

-- Location: LABCELL_X71_Y9_N6
\L1|L0|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal1~1_combout\ = ( !\L1|L0|cont2\(31) & ( !\L1|L0|cont2\(17) & ( (!\L1|L0|cont2\(29) & (!\L1|L0|cont2\(26) & (!\L1|L0|cont2\(27) & !\L1|L0|cont2\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont2\(29),
	datab => \L1|L0|ALT_INV_cont2\(26),
	datac => \L1|L0|ALT_INV_cont2\(27),
	datad => \L1|L0|ALT_INV_cont2\(28),
	datae => \L1|L0|ALT_INV_cont2\(31),
	dataf => \L1|L0|ALT_INV_cont2\(17),
	combout => \L1|L0|Equal1~1_combout\);

-- Location: FF_X70_Y9_N55
\L1|L0|cont2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|cont2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont2\(0));

-- Location: LABCELL_X71_Y9_N48
\L1|L0|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal1~4_combout\ = ( !\L1|L0|cont2\(1) & ( !\L1|L0|cont2\(2) & ( (\L1|L0|cont2\(24) & (!\L1|L0|cont2\(8) & (\L1|L0|cont2\(0) & !\L1|L0|cont2\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont2\(24),
	datab => \L1|L0|ALT_INV_cont2\(8),
	datac => \L1|L0|ALT_INV_cont2\(0),
	datad => \L1|L0|ALT_INV_cont2\(23),
	datae => \L1|L0|ALT_INV_cont2\(1),
	dataf => \L1|L0|ALT_INV_cont2\(2),
	combout => \L1|L0|Equal1~4_combout\);

-- Location: LABCELL_X71_Y10_N27
\L1|L0|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal1~5_combout\ = ( \L1|L0|cont2\(16) & ( \L1|L0|cont2\(6) & ( (!\L1|L0|cont2\(4) & (!\L1|L0|cont2\(3) & (!\L1|L0|cont2\(5) & !\L1|L0|cont2\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont2\(4),
	datab => \L1|L0|ALT_INV_cont2\(3),
	datac => \L1|L0|ALT_INV_cont2\(5),
	datad => \L1|L0|ALT_INV_cont2\(7),
	datae => \L1|L0|ALT_INV_cont2\(16),
	dataf => \L1|L0|ALT_INV_cont2\(6),
	combout => \L1|L0|Equal1~5_combout\);

-- Location: LABCELL_X71_Y9_N54
\L1|L0|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal1~2_combout\ = ( \L1|L0|cont2\(19) & ( \L1|L0|cont2\(18) & ( (\L1|L0|cont2\(20) & (\L1|L0|cont2\(21) & (!\L1|L0|cont2\(15) & \L1|L0|cont2\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont2\(20),
	datab => \L1|L0|ALT_INV_cont2\(21),
	datac => \L1|L0|ALT_INV_cont2\(15),
	datad => \L1|L0|ALT_INV_cont2\(14),
	datae => \L1|L0|ALT_INV_cont2\(19),
	dataf => \L1|L0|ALT_INV_cont2\(18),
	combout => \L1|L0|Equal1~2_combout\);

-- Location: LABCELL_X71_Y9_N18
\L1|L0|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal1~3_combout\ = ( !\L1|L0|cont2\(10) & ( \L1|L0|cont2\(11) & ( (\L1|L0|cont2\(22) & (\L1|L0|cont2\(13) & (!\L1|L0|cont2\(9) & \L1|L0|cont2\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont2\(22),
	datab => \L1|L0|ALT_INV_cont2\(13),
	datac => \L1|L0|ALT_INV_cont2\(9),
	datad => \L1|L0|ALT_INV_cont2\(12),
	datae => \L1|L0|ALT_INV_cont2\(10),
	dataf => \L1|L0|ALT_INV_cont2\(11),
	combout => \L1|L0|Equal1~3_combout\);

-- Location: LABCELL_X71_Y9_N36
\L1|L0|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal1~6_combout\ = ( \L1|L0|Equal1~2_combout\ & ( \L1|L0|Equal1~3_combout\ & ( (\L1|L0|Equal1~0_combout\ & (\L1|L0|Equal1~1_combout\ & (\L1|L0|Equal1~4_combout\ & \L1|L0|Equal1~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_Equal1~0_combout\,
	datab => \L1|L0|ALT_INV_Equal1~1_combout\,
	datac => \L1|L0|ALT_INV_Equal1~4_combout\,
	datad => \L1|L0|ALT_INV_Equal1~5_combout\,
	datae => \L1|L0|ALT_INV_Equal1~2_combout\,
	dataf => \L1|L0|ALT_INV_Equal1~3_combout\,
	combout => \L1|L0|Equal1~6_combout\);

-- Location: FF_X71_Y9_N34
\L1|L0|CLK2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	asdata => \L1|L0|Equal1~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|CLK2~q\);

-- Location: LABCELL_X83_Y9_N0
\L5|L19|Equal5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L19|Equal5~3_combout\ = ( !\L0|L1|CS.E5~q\ & ( (!\L0|L1|CS.E4~q\ & (((!\L0|L1|CS.E0~q\ & \L0|L1|CS.E3~q\)) # (\L0|L1|CS.E2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000010110000001100001011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E0~q\,
	datab => \L0|L1|ALT_INV_CS.E2~q\,
	datac => \L0|L1|ALT_INV_CS.E4~q\,
	datad => \L0|L1|ALT_INV_CS.E3~q\,
	dataf => \L0|L1|ALT_INV_CS.E5~q\,
	combout => \L5|L19|Equal5~3_combout\);

-- Location: LABCELL_X83_Y9_N24
\L5|L19|Equal5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L19|Equal5~2_combout\ = ( !\L0|L1|CS.E5~q\ & ( (\L0|L1|CS.E0~q\ & (!\L0|L1|CS.E2~q\ & (!\L0|L1|CS.E4~q\ & \L0|L1|CS.E3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E0~q\,
	datab => \L0|L1|ALT_INV_CS.E2~q\,
	datac => \L0|L1|ALT_INV_CS.E4~q\,
	datad => \L0|L1|ALT_INV_CS.E3~q\,
	dataf => \L0|L1|ALT_INV_CS.E5~q\,
	combout => \L5|L19|Equal5~2_combout\);

-- Location: LABCELL_X71_Y7_N0
\L1|L0|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~81_sumout\ = SUM(( !\L1|L0|cont3\(0) ) + ( VCC ) + ( !VCC ))
-- \L1|L0|Add2~82\ = CARRY(( !\L1|L0|cont3\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(0),
	cin => GND,
	sumout => \L1|L0|Add2~81_sumout\,
	cout => \L1|L0|Add2~82\);

-- Location: LABCELL_X70_Y7_N6
\L1|L0|cont3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|cont3~0_combout\ = ( \L1|L0|Add2~81_sumout\ & ( \L1|L0|Equal2~6_combout\ ) ) # ( !\L1|L0|Add2~81_sumout\ & ( \L1|L0|Equal2~6_combout\ ) ) # ( !\L1|L0|Add2~81_sumout\ & ( !\L1|L0|Equal2~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L1|L0|ALT_INV_Add2~81_sumout\,
	dataf => \L1|L0|ALT_INV_Equal2~6_combout\,
	combout => \L1|L0|cont3~0_combout\);

-- Location: FF_X70_Y7_N7
\L1|L0|cont3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|cont3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(0));

-- Location: LABCELL_X71_Y7_N3
\L1|L0|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~13_sumout\ = SUM(( \L1|L0|cont3\(1) ) + ( GND ) + ( \L1|L0|Add2~82\ ))
-- \L1|L0|Add2~14\ = CARRY(( \L1|L0|cont3\(1) ) + ( GND ) + ( \L1|L0|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(1),
	cin => \L1|L0|Add2~82\,
	sumout => \L1|L0|Add2~13_sumout\,
	cout => \L1|L0|Add2~14\);

-- Location: FF_X71_Y7_N5
\L1|L0|cont3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~13_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(1));

-- Location: LABCELL_X71_Y7_N6
\L1|L0|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~9_sumout\ = SUM(( \L1|L0|cont3\(2) ) + ( GND ) + ( \L1|L0|Add2~14\ ))
-- \L1|L0|Add2~10\ = CARRY(( \L1|L0|cont3\(2) ) + ( GND ) + ( \L1|L0|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(2),
	cin => \L1|L0|Add2~14\,
	sumout => \L1|L0|Add2~9_sumout\,
	cout => \L1|L0|Add2~10\);

-- Location: FF_X71_Y7_N7
\L1|L0|cont3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~9_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(2));

-- Location: LABCELL_X71_Y7_N9
\L1|L0|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~53_sumout\ = SUM(( \L1|L0|cont3\(3) ) + ( GND ) + ( \L1|L0|Add2~10\ ))
-- \L1|L0|Add2~54\ = CARRY(( \L1|L0|cont3\(3) ) + ( GND ) + ( \L1|L0|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(3),
	cin => \L1|L0|Add2~10\,
	sumout => \L1|L0|Add2~53_sumout\,
	cout => \L1|L0|Add2~54\);

-- Location: FF_X71_Y7_N11
\L1|L0|cont3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~53_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(3));

-- Location: LABCELL_X71_Y7_N12
\L1|L0|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~49_sumout\ = SUM(( \L1|L0|cont3\(4) ) + ( GND ) + ( \L1|L0|Add2~54\ ))
-- \L1|L0|Add2~50\ = CARRY(( \L1|L0|cont3\(4) ) + ( GND ) + ( \L1|L0|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(4),
	cin => \L1|L0|Add2~54\,
	sumout => \L1|L0|Add2~49_sumout\,
	cout => \L1|L0|Add2~50\);

-- Location: FF_X71_Y7_N14
\L1|L0|cont3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~49_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(4));

-- Location: LABCELL_X71_Y7_N15
\L1|L0|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~45_sumout\ = SUM(( \L1|L0|cont3\(5) ) + ( GND ) + ( \L1|L0|Add2~50\ ))
-- \L1|L0|Add2~46\ = CARRY(( \L1|L0|cont3\(5) ) + ( GND ) + ( \L1|L0|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(5),
	cin => \L1|L0|Add2~50\,
	sumout => \L1|L0|Add2~45_sumout\,
	cout => \L1|L0|Add2~46\);

-- Location: FF_X71_Y7_N17
\L1|L0|cont3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~45_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(5));

-- Location: LABCELL_X71_Y7_N18
\L1|L0|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~41_sumout\ = SUM(( \L1|L0|cont3\(6) ) + ( GND ) + ( \L1|L0|Add2~46\ ))
-- \L1|L0|Add2~42\ = CARRY(( \L1|L0|cont3\(6) ) + ( GND ) + ( \L1|L0|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(6),
	cin => \L1|L0|Add2~46\,
	sumout => \L1|L0|Add2~41_sumout\,
	cout => \L1|L0|Add2~42\);

-- Location: FF_X71_Y7_N20
\L1|L0|cont3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~41_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(6));

-- Location: LABCELL_X71_Y7_N21
\L1|L0|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~37_sumout\ = SUM(( \L1|L0|cont3\(7) ) + ( GND ) + ( \L1|L0|Add2~42\ ))
-- \L1|L0|Add2~38\ = CARRY(( \L1|L0|cont3\(7) ) + ( GND ) + ( \L1|L0|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(7),
	cin => \L1|L0|Add2~42\,
	sumout => \L1|L0|Add2~37_sumout\,
	cout => \L1|L0|Add2~38\);

-- Location: FF_X71_Y7_N23
\L1|L0|cont3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~37_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(7));

-- Location: LABCELL_X71_Y7_N24
\L1|L0|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~33_sumout\ = SUM(( \L1|L0|cont3\(8) ) + ( GND ) + ( \L1|L0|Add2~38\ ))
-- \L1|L0|Add2~34\ = CARRY(( \L1|L0|cont3\(8) ) + ( GND ) + ( \L1|L0|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(8),
	cin => \L1|L0|Add2~38\,
	sumout => \L1|L0|Add2~33_sumout\,
	cout => \L1|L0|Add2~34\);

-- Location: FF_X71_Y7_N26
\L1|L0|cont3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~33_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(8));

-- Location: LABCELL_X70_Y7_N24
\L1|L0|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal2~2_combout\ = ( \L1|L0|cont3\(5) & ( !\L1|L0|cont3\(4) & ( (!\L1|L0|cont3\(7) & (!\L1|L0|cont3\(6) & (\L1|L0|cont3\(3) & !\L1|L0|cont3\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont3\(7),
	datab => \L1|L0|ALT_INV_cont3\(6),
	datac => \L1|L0|ALT_INV_cont3\(3),
	datad => \L1|L0|ALT_INV_cont3\(8),
	datae => \L1|L0|ALT_INV_cont3\(5),
	dataf => \L1|L0|ALT_INV_cont3\(4),
	combout => \L1|L0|Equal2~2_combout\);

-- Location: LABCELL_X71_Y7_N27
\L1|L0|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~77_sumout\ = SUM(( \L1|L0|cont3\(9) ) + ( GND ) + ( \L1|L0|Add2~34\ ))
-- \L1|L0|Add2~78\ = CARRY(( \L1|L0|cont3\(9) ) + ( GND ) + ( \L1|L0|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(9),
	cin => \L1|L0|Add2~34\,
	sumout => \L1|L0|Add2~77_sumout\,
	cout => \L1|L0|Add2~78\);

-- Location: FF_X71_Y7_N29
\L1|L0|cont3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~77_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(9));

-- Location: LABCELL_X71_Y7_N30
\L1|L0|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~73_sumout\ = SUM(( \L1|L0|cont3\(10) ) + ( GND ) + ( \L1|L0|Add2~78\ ))
-- \L1|L0|Add2~74\ = CARRY(( \L1|L0|cont3\(10) ) + ( GND ) + ( \L1|L0|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(10),
	cin => \L1|L0|Add2~78\,
	sumout => \L1|L0|Add2~73_sumout\,
	cout => \L1|L0|Add2~74\);

-- Location: FF_X71_Y7_N32
\L1|L0|cont3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~73_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(10));

-- Location: LABCELL_X71_Y7_N33
\L1|L0|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~69_sumout\ = SUM(( \L1|L0|cont3\(11) ) + ( GND ) + ( \L1|L0|Add2~74\ ))
-- \L1|L0|Add2~70\ = CARRY(( \L1|L0|cont3\(11) ) + ( GND ) + ( \L1|L0|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(11),
	cin => \L1|L0|Add2~74\,
	sumout => \L1|L0|Add2~69_sumout\,
	cout => \L1|L0|Add2~70\);

-- Location: FF_X71_Y7_N34
\L1|L0|cont3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~69_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(11));

-- Location: LABCELL_X71_Y7_N36
\L1|L0|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~65_sumout\ = SUM(( \L1|L0|cont3\(12) ) + ( GND ) + ( \L1|L0|Add2~70\ ))
-- \L1|L0|Add2~66\ = CARRY(( \L1|L0|cont3\(12) ) + ( GND ) + ( \L1|L0|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(12),
	cin => \L1|L0|Add2~70\,
	sumout => \L1|L0|Add2~65_sumout\,
	cout => \L1|L0|Add2~66\);

-- Location: FF_X71_Y7_N38
\L1|L0|cont3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~65_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(12));

-- Location: LABCELL_X71_Y7_N39
\L1|L0|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~89_sumout\ = SUM(( \L1|L0|cont3\(13) ) + ( GND ) + ( \L1|L0|Add2~66\ ))
-- \L1|L0|Add2~90\ = CARRY(( \L1|L0|cont3\(13) ) + ( GND ) + ( \L1|L0|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(13),
	cin => \L1|L0|Add2~66\,
	sumout => \L1|L0|Add2~89_sumout\,
	cout => \L1|L0|Add2~90\);

-- Location: FF_X71_Y7_N41
\L1|L0|cont3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~89_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(13));

-- Location: LABCELL_X71_Y7_N42
\L1|L0|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~85_sumout\ = SUM(( \L1|L0|cont3\(14) ) + ( GND ) + ( \L1|L0|Add2~90\ ))
-- \L1|L0|Add2~86\ = CARRY(( \L1|L0|cont3\(14) ) + ( GND ) + ( \L1|L0|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(14),
	cin => \L1|L0|Add2~90\,
	sumout => \L1|L0|Add2~85_sumout\,
	cout => \L1|L0|Add2~86\);

-- Location: FF_X71_Y7_N44
\L1|L0|cont3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~85_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(14));

-- Location: LABCELL_X71_Y7_N45
\L1|L0|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~93_sumout\ = SUM(( \L1|L0|cont3\(15) ) + ( GND ) + ( \L1|L0|Add2~86\ ))
-- \L1|L0|Add2~94\ = CARRY(( \L1|L0|cont3\(15) ) + ( GND ) + ( \L1|L0|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(15),
	cin => \L1|L0|Add2~86\,
	sumout => \L1|L0|Add2~93_sumout\,
	cout => \L1|L0|Add2~94\);

-- Location: FF_X71_Y7_N47
\L1|L0|cont3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~93_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(15));

-- Location: LABCELL_X71_Y7_N48
\L1|L0|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~97_sumout\ = SUM(( \L1|L0|cont3\(16) ) + ( GND ) + ( \L1|L0|Add2~94\ ))
-- \L1|L0|Add2~98\ = CARRY(( \L1|L0|cont3\(16) ) + ( GND ) + ( \L1|L0|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(16),
	cin => \L1|L0|Add2~94\,
	sumout => \L1|L0|Add2~97_sumout\,
	cout => \L1|L0|Add2~98\);

-- Location: FF_X71_Y7_N50
\L1|L0|cont3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~97_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(16));

-- Location: LABCELL_X71_Y7_N51
\L1|L0|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~101_sumout\ = SUM(( \L1|L0|cont3\(17) ) + ( GND ) + ( \L1|L0|Add2~98\ ))
-- \L1|L0|Add2~102\ = CARRY(( \L1|L0|cont3\(17) ) + ( GND ) + ( \L1|L0|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(17),
	cin => \L1|L0|Add2~98\,
	sumout => \L1|L0|Add2~101_sumout\,
	cout => \L1|L0|Add2~102\);

-- Location: FF_X71_Y7_N53
\L1|L0|cont3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~101_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(17));

-- Location: LABCELL_X71_Y7_N54
\L1|L0|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~105_sumout\ = SUM(( \L1|L0|cont3\(18) ) + ( GND ) + ( \L1|L0|Add2~102\ ))
-- \L1|L0|Add2~106\ = CARRY(( \L1|L0|cont3\(18) ) + ( GND ) + ( \L1|L0|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(18),
	cin => \L1|L0|Add2~102\,
	sumout => \L1|L0|Add2~105_sumout\,
	cout => \L1|L0|Add2~106\);

-- Location: FF_X71_Y7_N56
\L1|L0|cont3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~105_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(18));

-- Location: LABCELL_X71_Y7_N57
\L1|L0|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~109_sumout\ = SUM(( \L1|L0|cont3\(19) ) + ( GND ) + ( \L1|L0|Add2~106\ ))
-- \L1|L0|Add2~110\ = CARRY(( \L1|L0|cont3\(19) ) + ( GND ) + ( \L1|L0|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(19),
	cin => \L1|L0|Add2~106\,
	sumout => \L1|L0|Add2~109_sumout\,
	cout => \L1|L0|Add2~110\);

-- Location: FF_X71_Y7_N59
\L1|L0|cont3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~109_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(19));

-- Location: LABCELL_X71_Y6_N0
\L1|L0|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~113_sumout\ = SUM(( \L1|L0|cont3\(20) ) + ( GND ) + ( \L1|L0|Add2~110\ ))
-- \L1|L0|Add2~114\ = CARRY(( \L1|L0|cont3\(20) ) + ( GND ) + ( \L1|L0|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(20),
	cin => \L1|L0|Add2~110\,
	sumout => \L1|L0|Add2~113_sumout\,
	cout => \L1|L0|Add2~114\);

-- Location: FF_X71_Y6_N1
\L1|L0|cont3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~113_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(20));

-- Location: LABCELL_X71_Y6_N3
\L1|L0|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~117_sumout\ = SUM(( \L1|L0|cont3\(21) ) + ( GND ) + ( \L1|L0|Add2~114\ ))
-- \L1|L0|Add2~118\ = CARRY(( \L1|L0|cont3\(21) ) + ( GND ) + ( \L1|L0|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(21),
	cin => \L1|L0|Add2~114\,
	sumout => \L1|L0|Add2~117_sumout\,
	cout => \L1|L0|Add2~118\);

-- Location: FF_X71_Y6_N5
\L1|L0|cont3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~117_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(21));

-- Location: LABCELL_X71_Y6_N6
\L1|L0|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~121_sumout\ = SUM(( \L1|L0|cont3\(22) ) + ( GND ) + ( \L1|L0|Add2~118\ ))
-- \L1|L0|Add2~122\ = CARRY(( \L1|L0|cont3\(22) ) + ( GND ) + ( \L1|L0|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(22),
	cin => \L1|L0|Add2~118\,
	sumout => \L1|L0|Add2~121_sumout\,
	cout => \L1|L0|Add2~122\);

-- Location: FF_X71_Y6_N8
\L1|L0|cont3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~121_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(22));

-- Location: LABCELL_X71_Y6_N9
\L1|L0|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~125_sumout\ = SUM(( \L1|L0|cont3\(23) ) + ( GND ) + ( \L1|L0|Add2~122\ ))
-- \L1|L0|Add2~126\ = CARRY(( \L1|L0|cont3\(23) ) + ( GND ) + ( \L1|L0|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(23),
	cin => \L1|L0|Add2~122\,
	sumout => \L1|L0|Add2~125_sumout\,
	cout => \L1|L0|Add2~126\);

-- Location: FF_X71_Y6_N11
\L1|L0|cont3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~125_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(23));

-- Location: LABCELL_X71_Y6_N12
\L1|L0|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~57_sumout\ = SUM(( \L1|L0|cont3\(24) ) + ( GND ) + ( \L1|L0|Add2~126\ ))
-- \L1|L0|Add2~58\ = CARRY(( \L1|L0|cont3\(24) ) + ( GND ) + ( \L1|L0|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(24),
	cin => \L1|L0|Add2~126\,
	sumout => \L1|L0|Add2~57_sumout\,
	cout => \L1|L0|Add2~58\);

-- Location: FF_X71_Y6_N13
\L1|L0|cont3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~57_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(24));

-- Location: LABCELL_X71_Y6_N15
\L1|L0|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~17_sumout\ = SUM(( \L1|L0|cont3\(25) ) + ( GND ) + ( \L1|L0|Add2~58\ ))
-- \L1|L0|Add2~18\ = CARRY(( \L1|L0|cont3\(25) ) + ( GND ) + ( \L1|L0|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(25),
	cin => \L1|L0|Add2~58\,
	sumout => \L1|L0|Add2~17_sumout\,
	cout => \L1|L0|Add2~18\);

-- Location: FF_X71_Y6_N17
\L1|L0|cont3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~17_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(25));

-- Location: LABCELL_X71_Y6_N18
\L1|L0|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~61_sumout\ = SUM(( \L1|L0|cont3\(26) ) + ( GND ) + ( \L1|L0|Add2~18\ ))
-- \L1|L0|Add2~62\ = CARRY(( \L1|L0|cont3\(26) ) + ( GND ) + ( \L1|L0|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(26),
	cin => \L1|L0|Add2~18\,
	sumout => \L1|L0|Add2~61_sumout\,
	cout => \L1|L0|Add2~62\);

-- Location: FF_X71_Y6_N19
\L1|L0|cont3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~61_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(26));

-- Location: LABCELL_X71_Y6_N21
\L1|L0|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~5_sumout\ = SUM(( \L1|L0|cont3\(27) ) + ( GND ) + ( \L1|L0|Add2~62\ ))
-- \L1|L0|Add2~6\ = CARRY(( \L1|L0|cont3\(27) ) + ( GND ) + ( \L1|L0|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(27),
	cin => \L1|L0|Add2~62\,
	sumout => \L1|L0|Add2~5_sumout\,
	cout => \L1|L0|Add2~6\);

-- Location: FF_X71_Y6_N23
\L1|L0|cont3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~5_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(27));

-- Location: LABCELL_X71_Y6_N24
\L1|L0|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~21_sumout\ = SUM(( \L1|L0|cont3\(28) ) + ( GND ) + ( \L1|L0|Add2~6\ ))
-- \L1|L0|Add2~22\ = CARRY(( \L1|L0|cont3\(28) ) + ( GND ) + ( \L1|L0|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(28),
	cin => \L1|L0|Add2~6\,
	sumout => \L1|L0|Add2~21_sumout\,
	cout => \L1|L0|Add2~22\);

-- Location: FF_X71_Y6_N26
\L1|L0|cont3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~21_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(28));

-- Location: LABCELL_X71_Y6_N27
\L1|L0|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~25_sumout\ = SUM(( \L1|L0|cont3\(29) ) + ( GND ) + ( \L1|L0|Add2~22\ ))
-- \L1|L0|Add2~26\ = CARRY(( \L1|L0|cont3\(29) ) + ( GND ) + ( \L1|L0|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(29),
	cin => \L1|L0|Add2~22\,
	sumout => \L1|L0|Add2~25_sumout\,
	cout => \L1|L0|Add2~26\);

-- Location: FF_X71_Y6_N29
\L1|L0|cont3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~25_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(29));

-- Location: LABCELL_X71_Y6_N30
\L1|L0|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~29_sumout\ = SUM(( \L1|L0|cont3\(30) ) + ( GND ) + ( \L1|L0|Add2~26\ ))
-- \L1|L0|Add2~30\ = CARRY(( \L1|L0|cont3\(30) ) + ( GND ) + ( \L1|L0|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(30),
	cin => \L1|L0|Add2~26\,
	sumout => \L1|L0|Add2~29_sumout\,
	cout => \L1|L0|Add2~30\);

-- Location: FF_X71_Y6_N32
\L1|L0|cont3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~29_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(30));

-- Location: LABCELL_X71_Y6_N33
\L1|L0|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add2~1_sumout\ = SUM(( \L1|L0|cont3\(31) ) + ( GND ) + ( \L1|L0|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont3\(31),
	cin => \L1|L0|Add2~30\,
	sumout => \L1|L0|Add2~1_sumout\);

-- Location: FF_X71_Y6_N35
\L1|L0|cont3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add2~1_sumout\,
	sclr => \L1|L0|Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3\(31));

-- Location: LABCELL_X70_Y6_N51
\L1|L0|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal2~0_combout\ = ( !\L1|L0|cont3\(27) & ( !\L1|L0|cont3\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L1|L0|ALT_INV_cont3\(27),
	dataf => \L1|L0|ALT_INV_cont3\(31),
	combout => \L1|L0|Equal2~0_combout\);

-- Location: LABCELL_X70_Y7_N18
\L1|L0|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal2~3_combout\ = ( !\L1|L0|cont3\(9) & ( !\L1|L0|cont3\(24) & ( (!\L1|L0|cont3\(10) & (!\L1|L0|cont3\(11) & (!\L1|L0|cont3\(26) & \L1|L0|cont3\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont3\(10),
	datab => \L1|L0|ALT_INV_cont3\(11),
	datac => \L1|L0|ALT_INV_cont3\(26),
	datad => \L1|L0|ALT_INV_cont3\(12),
	datae => \L1|L0|ALT_INV_cont3\(9),
	dataf => \L1|L0|ALT_INV_cont3\(24),
	combout => \L1|L0|Equal2~3_combout\);

-- Location: FF_X70_Y7_N8
\L1|L0|cont3[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|cont3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont3[0]~DUPLICATE_q\);

-- Location: LABCELL_X70_Y7_N42
\L1|L0|Equal2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal2~4_combout\ = ( \L1|L0|cont3\(14) & ( !\L1|L0|cont3\(13) & ( (!\L1|L0|cont3\(15) & (\L1|L0|cont3[0]~DUPLICATE_q\ & (\L1|L0|cont3\(17) & !\L1|L0|cont3\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont3\(15),
	datab => \L1|L0|ALT_INV_cont3[0]~DUPLICATE_q\,
	datac => \L1|L0|ALT_INV_cont3\(17),
	datad => \L1|L0|ALT_INV_cont3\(16),
	datae => \L1|L0|ALT_INV_cont3\(14),
	dataf => \L1|L0|ALT_INV_cont3\(13),
	combout => \L1|L0|Equal2~4_combout\);

-- Location: LABCELL_X70_Y7_N36
\L1|L0|Equal2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal2~5_combout\ = ( \L1|L0|cont3\(19) & ( \L1|L0|cont3\(23) & ( (\L1|L0|cont3\(21) & (\L1|L0|cont3\(18) & (\L1|L0|cont3\(20) & \L1|L0|cont3\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont3\(21),
	datab => \L1|L0|ALT_INV_cont3\(18),
	datac => \L1|L0|ALT_INV_cont3\(20),
	datad => \L1|L0|ALT_INV_cont3\(22),
	datae => \L1|L0|ALT_INV_cont3\(19),
	dataf => \L1|L0|ALT_INV_cont3\(23),
	combout => \L1|L0|Equal2~5_combout\);

-- Location: LABCELL_X71_Y6_N54
\L1|L0|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal2~1_combout\ = ( !\L1|L0|cont3\(2) & ( \L1|L0|cont3\(1) & ( (!\L1|L0|cont3\(29) & (!\L1|L0|cont3\(25) & (!\L1|L0|cont3\(28) & !\L1|L0|cont3\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont3\(29),
	datab => \L1|L0|ALT_INV_cont3\(25),
	datac => \L1|L0|ALT_INV_cont3\(28),
	datad => \L1|L0|ALT_INV_cont3\(30),
	datae => \L1|L0|ALT_INV_cont3\(2),
	dataf => \L1|L0|ALT_INV_cont3\(1),
	combout => \L1|L0|Equal2~1_combout\);

-- Location: LABCELL_X70_Y7_N12
\L1|L0|Equal2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal2~6_combout\ = ( \L1|L0|Equal2~5_combout\ & ( \L1|L0|Equal2~1_combout\ & ( (\L1|L0|Equal2~2_combout\ & (\L1|L0|Equal2~0_combout\ & (\L1|L0|Equal2~3_combout\ & \L1|L0|Equal2~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_Equal2~2_combout\,
	datab => \L1|L0|ALT_INV_Equal2~0_combout\,
	datac => \L1|L0|ALT_INV_Equal2~3_combout\,
	datad => \L1|L0|ALT_INV_Equal2~4_combout\,
	datae => \L1|L0|ALT_INV_Equal2~5_combout\,
	dataf => \L1|L0|ALT_INV_Equal2~1_combout\,
	combout => \L1|L0|Equal2~6_combout\);

-- Location: LABCELL_X70_Y7_N48
\L1|L0|CLK3~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|CLK3~feeder_combout\ = ( \L1|L0|Equal2~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L1|L0|ALT_INV_Equal2~6_combout\,
	combout => \L1|L0|CLK3~feeder_combout\);

-- Location: FF_X70_Y7_N49
\L1|L0|CLK3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|CLK3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|CLK3~q\);

-- Location: MLABCELL_X72_Y10_N0
\L1|L0|Add3~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~81_sumout\ = SUM(( !\L1|L0|cont4\(0) ) + ( VCC ) + ( !VCC ))
-- \L1|L0|Add3~82\ = CARRY(( !\L1|L0|cont4\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(0),
	cin => GND,
	sumout => \L1|L0|Add3~81_sumout\,
	cout => \L1|L0|Add3~82\);

-- Location: LABCELL_X73_Y9_N0
\L1|L0|cont4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|cont4~0_combout\ = ( \L1|L0|Add3~81_sumout\ & ( \L1|L0|Equal3~6_combout\ ) ) # ( !\L1|L0|Add3~81_sumout\ & ( \L1|L0|Equal3~6_combout\ ) ) # ( !\L1|L0|Add3~81_sumout\ & ( !\L1|L0|Equal3~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L1|L0|ALT_INV_Add3~81_sumout\,
	dataf => \L1|L0|ALT_INV_Equal3~6_combout\,
	combout => \L1|L0|cont4~0_combout\);

-- Location: FF_X73_Y9_N2
\L1|L0|cont4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|cont4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(0));

-- Location: MLABCELL_X72_Y10_N3
\L1|L0|Add3~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~117_sumout\ = SUM(( \L1|L0|cont4\(1) ) + ( GND ) + ( \L1|L0|Add3~82\ ))
-- \L1|L0|Add3~118\ = CARRY(( \L1|L0|cont4\(1) ) + ( GND ) + ( \L1|L0|Add3~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(1),
	cin => \L1|L0|Add3~82\,
	sumout => \L1|L0|Add3~117_sumout\,
	cout => \L1|L0|Add3~118\);

-- Location: FF_X72_Y10_N4
\L1|L0|cont4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~117_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(1));

-- Location: MLABCELL_X72_Y10_N6
\L1|L0|Add3~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~113_sumout\ = SUM(( \L1|L0|cont4\(2) ) + ( GND ) + ( \L1|L0|Add3~118\ ))
-- \L1|L0|Add3~114\ = CARRY(( \L1|L0|cont4\(2) ) + ( GND ) + ( \L1|L0|Add3~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(2),
	cin => \L1|L0|Add3~118\,
	sumout => \L1|L0|Add3~113_sumout\,
	cout => \L1|L0|Add3~114\);

-- Location: FF_X72_Y10_N7
\L1|L0|cont4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~113_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(2));

-- Location: MLABCELL_X72_Y10_N9
\L1|L0|Add3~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~109_sumout\ = SUM(( \L1|L0|cont4\(3) ) + ( GND ) + ( \L1|L0|Add3~114\ ))
-- \L1|L0|Add3~110\ = CARRY(( \L1|L0|cont4\(3) ) + ( GND ) + ( \L1|L0|Add3~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(3),
	cin => \L1|L0|Add3~114\,
	sumout => \L1|L0|Add3~109_sumout\,
	cout => \L1|L0|Add3~110\);

-- Location: FF_X72_Y10_N10
\L1|L0|cont4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~109_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(3));

-- Location: MLABCELL_X72_Y10_N12
\L1|L0|Add3~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~105_sumout\ = SUM(( \L1|L0|cont4\(4) ) + ( GND ) + ( \L1|L0|Add3~110\ ))
-- \L1|L0|Add3~106\ = CARRY(( \L1|L0|cont4\(4) ) + ( GND ) + ( \L1|L0|Add3~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(4),
	cin => \L1|L0|Add3~110\,
	sumout => \L1|L0|Add3~105_sumout\,
	cout => \L1|L0|Add3~106\);

-- Location: FF_X72_Y10_N13
\L1|L0|cont4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~105_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(4));

-- Location: MLABCELL_X72_Y10_N15
\L1|L0|Add3~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~101_sumout\ = SUM(( \L1|L0|cont4\(5) ) + ( GND ) + ( \L1|L0|Add3~106\ ))
-- \L1|L0|Add3~102\ = CARRY(( \L1|L0|cont4\(5) ) + ( GND ) + ( \L1|L0|Add3~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(5),
	cin => \L1|L0|Add3~106\,
	sumout => \L1|L0|Add3~101_sumout\,
	cout => \L1|L0|Add3~102\);

-- Location: FF_X72_Y10_N16
\L1|L0|cont4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~101_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(5));

-- Location: MLABCELL_X72_Y10_N18
\L1|L0|Add3~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~97_sumout\ = SUM(( \L1|L0|cont4\(6) ) + ( GND ) + ( \L1|L0|Add3~102\ ))
-- \L1|L0|Add3~98\ = CARRY(( \L1|L0|cont4\(6) ) + ( GND ) + ( \L1|L0|Add3~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(6),
	cin => \L1|L0|Add3~102\,
	sumout => \L1|L0|Add3~97_sumout\,
	cout => \L1|L0|Add3~98\);

-- Location: FF_X72_Y10_N19
\L1|L0|cont4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~97_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(6));

-- Location: MLABCELL_X72_Y10_N21
\L1|L0|Add3~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~85_sumout\ = SUM(( \L1|L0|cont4\(7) ) + ( GND ) + ( \L1|L0|Add3~98\ ))
-- \L1|L0|Add3~86\ = CARRY(( \L1|L0|cont4\(7) ) + ( GND ) + ( \L1|L0|Add3~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(7),
	cin => \L1|L0|Add3~98\,
	sumout => \L1|L0|Add3~85_sumout\,
	cout => \L1|L0|Add3~86\);

-- Location: FF_X72_Y10_N22
\L1|L0|cont4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~85_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(7));

-- Location: MLABCELL_X72_Y10_N24
\L1|L0|Add3~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~89_sumout\ = SUM(( \L1|L0|cont4\(8) ) + ( GND ) + ( \L1|L0|Add3~86\ ))
-- \L1|L0|Add3~90\ = CARRY(( \L1|L0|cont4\(8) ) + ( GND ) + ( \L1|L0|Add3~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(8),
	cin => \L1|L0|Add3~86\,
	sumout => \L1|L0|Add3~89_sumout\,
	cout => \L1|L0|Add3~90\);

-- Location: FF_X72_Y10_N25
\L1|L0|cont4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~89_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(8));

-- Location: MLABCELL_X72_Y10_N27
\L1|L0|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~33_sumout\ = SUM(( \L1|L0|cont4\(9) ) + ( GND ) + ( \L1|L0|Add3~90\ ))
-- \L1|L0|Add3~34\ = CARRY(( \L1|L0|cont4\(9) ) + ( GND ) + ( \L1|L0|Add3~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(9),
	cin => \L1|L0|Add3~90\,
	sumout => \L1|L0|Add3~33_sumout\,
	cout => \L1|L0|Add3~34\);

-- Location: FF_X72_Y10_N29
\L1|L0|cont4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~33_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(9));

-- Location: MLABCELL_X72_Y10_N30
\L1|L0|Add3~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~77_sumout\ = SUM(( \L1|L0|cont4\(10) ) + ( GND ) + ( \L1|L0|Add3~34\ ))
-- \L1|L0|Add3~78\ = CARRY(( \L1|L0|cont4\(10) ) + ( GND ) + ( \L1|L0|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(10),
	cin => \L1|L0|Add3~34\,
	sumout => \L1|L0|Add3~77_sumout\,
	cout => \L1|L0|Add3~78\);

-- Location: FF_X72_Y10_N31
\L1|L0|cont4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~77_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(10));

-- Location: MLABCELL_X72_Y10_N33
\L1|L0|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~1_sumout\ = SUM(( \L1|L0|cont4\(11) ) + ( GND ) + ( \L1|L0|Add3~78\ ))
-- \L1|L0|Add3~2\ = CARRY(( \L1|L0|cont4\(11) ) + ( GND ) + ( \L1|L0|Add3~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(11),
	cin => \L1|L0|Add3~78\,
	sumout => \L1|L0|Add3~1_sumout\,
	cout => \L1|L0|Add3~2\);

-- Location: FF_X72_Y10_N34
\L1|L0|cont4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~1_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(11));

-- Location: MLABCELL_X72_Y10_N36
\L1|L0|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~29_sumout\ = SUM(( \L1|L0|cont4\(12) ) + ( GND ) + ( \L1|L0|Add3~2\ ))
-- \L1|L0|Add3~30\ = CARRY(( \L1|L0|cont4\(12) ) + ( GND ) + ( \L1|L0|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(12),
	cin => \L1|L0|Add3~2\,
	sumout => \L1|L0|Add3~29_sumout\,
	cout => \L1|L0|Add3~30\);

-- Location: FF_X72_Y10_N37
\L1|L0|cont4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~29_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(12));

-- Location: MLABCELL_X72_Y10_N39
\L1|L0|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~25_sumout\ = SUM(( \L1|L0|cont4\(13) ) + ( GND ) + ( \L1|L0|Add3~30\ ))
-- \L1|L0|Add3~26\ = CARRY(( \L1|L0|cont4\(13) ) + ( GND ) + ( \L1|L0|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(13),
	cin => \L1|L0|Add3~30\,
	sumout => \L1|L0|Add3~25_sumout\,
	cout => \L1|L0|Add3~26\);

-- Location: FF_X72_Y10_N40
\L1|L0|cont4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~25_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(13));

-- Location: MLABCELL_X72_Y10_N42
\L1|L0|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~21_sumout\ = SUM(( \L1|L0|cont4\(14) ) + ( GND ) + ( \L1|L0|Add3~26\ ))
-- \L1|L0|Add3~22\ = CARRY(( \L1|L0|cont4\(14) ) + ( GND ) + ( \L1|L0|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(14),
	cin => \L1|L0|Add3~26\,
	sumout => \L1|L0|Add3~21_sumout\,
	cout => \L1|L0|Add3~22\);

-- Location: FF_X72_Y10_N44
\L1|L0|cont4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~21_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(14));

-- Location: MLABCELL_X72_Y10_N45
\L1|L0|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~17_sumout\ = SUM(( \L1|L0|cont4\(15) ) + ( GND ) + ( \L1|L0|Add3~22\ ))
-- \L1|L0|Add3~18\ = CARRY(( \L1|L0|cont4\(15) ) + ( GND ) + ( \L1|L0|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(15),
	cin => \L1|L0|Add3~22\,
	sumout => \L1|L0|Add3~17_sumout\,
	cout => \L1|L0|Add3~18\);

-- Location: FF_X72_Y10_N46
\L1|L0|cont4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~17_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(15));

-- Location: MLABCELL_X72_Y10_N48
\L1|L0|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~13_sumout\ = SUM(( \L1|L0|cont4\(16) ) + ( GND ) + ( \L1|L0|Add3~18\ ))
-- \L1|L0|Add3~14\ = CARRY(( \L1|L0|cont4\(16) ) + ( GND ) + ( \L1|L0|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(16),
	cin => \L1|L0|Add3~18\,
	sumout => \L1|L0|Add3~13_sumout\,
	cout => \L1|L0|Add3~14\);

-- Location: FF_X72_Y10_N49
\L1|L0|cont4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~13_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(16));

-- Location: MLABCELL_X72_Y10_N51
\L1|L0|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~5_sumout\ = SUM(( \L1|L0|cont4\(17) ) + ( GND ) + ( \L1|L0|Add3~14\ ))
-- \L1|L0|Add3~6\ = CARRY(( \L1|L0|cont4\(17) ) + ( GND ) + ( \L1|L0|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(17),
	cin => \L1|L0|Add3~14\,
	sumout => \L1|L0|Add3~5_sumout\,
	cout => \L1|L0|Add3~6\);

-- Location: FF_X72_Y10_N52
\L1|L0|cont4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~5_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(17));

-- Location: MLABCELL_X72_Y10_N54
\L1|L0|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~9_sumout\ = SUM(( \L1|L0|cont4\(18) ) + ( GND ) + ( \L1|L0|Add3~6\ ))
-- \L1|L0|Add3~10\ = CARRY(( \L1|L0|cont4\(18) ) + ( GND ) + ( \L1|L0|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(18),
	cin => \L1|L0|Add3~6\,
	sumout => \L1|L0|Add3~9_sumout\,
	cout => \L1|L0|Add3~10\);

-- Location: FF_X72_Y10_N56
\L1|L0|cont4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~9_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(18));

-- Location: MLABCELL_X72_Y10_N57
\L1|L0|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~53_sumout\ = SUM(( \L1|L0|cont4\(19) ) + ( GND ) + ( \L1|L0|Add3~10\ ))
-- \L1|L0|Add3~54\ = CARRY(( \L1|L0|cont4\(19) ) + ( GND ) + ( \L1|L0|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(19),
	cin => \L1|L0|Add3~10\,
	sumout => \L1|L0|Add3~53_sumout\,
	cout => \L1|L0|Add3~54\);

-- Location: FF_X72_Y10_N58
\L1|L0|cont4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~53_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(19));

-- Location: MLABCELL_X72_Y9_N0
\L1|L0|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~49_sumout\ = SUM(( \L1|L0|cont4\(20) ) + ( GND ) + ( \L1|L0|Add3~54\ ))
-- \L1|L0|Add3~50\ = CARRY(( \L1|L0|cont4\(20) ) + ( GND ) + ( \L1|L0|Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(20),
	cin => \L1|L0|Add3~54\,
	sumout => \L1|L0|Add3~49_sumout\,
	cout => \L1|L0|Add3~50\);

-- Location: FF_X72_Y9_N2
\L1|L0|cont4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~49_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(20));

-- Location: MLABCELL_X72_Y9_N3
\L1|L0|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~45_sumout\ = SUM(( \L1|L0|cont4\(21) ) + ( GND ) + ( \L1|L0|Add3~50\ ))
-- \L1|L0|Add3~46\ = CARRY(( \L1|L0|cont4\(21) ) + ( GND ) + ( \L1|L0|Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(21),
	cin => \L1|L0|Add3~50\,
	sumout => \L1|L0|Add3~45_sumout\,
	cout => \L1|L0|Add3~46\);

-- Location: FF_X72_Y9_N5
\L1|L0|cont4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~45_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(21));

-- Location: MLABCELL_X72_Y9_N6
\L1|L0|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~41_sumout\ = SUM(( \L1|L0|cont4\(22) ) + ( GND ) + ( \L1|L0|Add3~46\ ))
-- \L1|L0|Add3~42\ = CARRY(( \L1|L0|cont4\(22) ) + ( GND ) + ( \L1|L0|Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(22),
	cin => \L1|L0|Add3~46\,
	sumout => \L1|L0|Add3~41_sumout\,
	cout => \L1|L0|Add3~42\);

-- Location: FF_X72_Y9_N8
\L1|L0|cont4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~41_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(22));

-- Location: MLABCELL_X72_Y9_N9
\L1|L0|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~37_sumout\ = SUM(( \L1|L0|cont4\(23) ) + ( GND ) + ( \L1|L0|Add3~42\ ))
-- \L1|L0|Add3~38\ = CARRY(( \L1|L0|cont4\(23) ) + ( GND ) + ( \L1|L0|Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(23),
	cin => \L1|L0|Add3~42\,
	sumout => \L1|L0|Add3~37_sumout\,
	cout => \L1|L0|Add3~38\);

-- Location: FF_X72_Y9_N11
\L1|L0|cont4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~37_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(23));

-- Location: MLABCELL_X72_Y9_N12
\L1|L0|Add3~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~121_sumout\ = SUM(( \L1|L0|cont4\(24) ) + ( GND ) + ( \L1|L0|Add3~38\ ))
-- \L1|L0|Add3~122\ = CARRY(( \L1|L0|cont4\(24) ) + ( GND ) + ( \L1|L0|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(24),
	cin => \L1|L0|Add3~38\,
	sumout => \L1|L0|Add3~121_sumout\,
	cout => \L1|L0|Add3~122\);

-- Location: FF_X72_Y9_N13
\L1|L0|cont4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~121_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(24));

-- Location: MLABCELL_X72_Y9_N15
\L1|L0|Add3~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~125_sumout\ = SUM(( \L1|L0|cont4\(25) ) + ( GND ) + ( \L1|L0|Add3~122\ ))
-- \L1|L0|Add3~126\ = CARRY(( \L1|L0|cont4\(25) ) + ( GND ) + ( \L1|L0|Add3~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(25),
	cin => \L1|L0|Add3~122\,
	sumout => \L1|L0|Add3~125_sumout\,
	cout => \L1|L0|Add3~126\);

-- Location: FF_X72_Y9_N16
\L1|L0|cont4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~125_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(25));

-- Location: MLABCELL_X72_Y9_N18
\L1|L0|Add3~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~93_sumout\ = SUM(( \L1|L0|cont4\(26) ) + ( GND ) + ( \L1|L0|Add3~126\ ))
-- \L1|L0|Add3~94\ = CARRY(( \L1|L0|cont4\(26) ) + ( GND ) + ( \L1|L0|Add3~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(26),
	cin => \L1|L0|Add3~126\,
	sumout => \L1|L0|Add3~93_sumout\,
	cout => \L1|L0|Add3~94\);

-- Location: FF_X72_Y9_N19
\L1|L0|cont4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~93_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(26));

-- Location: LABCELL_X73_Y9_N36
\L1|L0|Equal3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal3~4_combout\ = ( !\L1|L0|cont4\(8) & ( \L1|L0|cont4\(5) & ( (\L1|L0|cont4\(0) & (!\L1|L0|cont4\(26) & (!\L1|L0|cont4\(6) & !\L1|L0|cont4\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont4\(0),
	datab => \L1|L0|ALT_INV_cont4\(26),
	datac => \L1|L0|ALT_INV_cont4\(6),
	datad => \L1|L0|ALT_INV_cont4\(7),
	datae => \L1|L0|ALT_INV_cont4\(8),
	dataf => \L1|L0|ALT_INV_cont4\(5),
	combout => \L1|L0|Equal3~4_combout\);

-- Location: LABCELL_X73_Y9_N30
\L1|L0|Equal3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal3~5_combout\ = ( !\L1|L0|cont4\(3) & ( !\L1|L0|cont4\(4) & ( (!\L1|L0|cont4\(1) & (!\L1|L0|cont4\(25) & (!\L1|L0|cont4\(24) & !\L1|L0|cont4\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont4\(1),
	datab => \L1|L0|ALT_INV_cont4\(25),
	datac => \L1|L0|ALT_INV_cont4\(24),
	datad => \L1|L0|ALT_INV_cont4\(2),
	datae => \L1|L0|ALT_INV_cont4\(3),
	dataf => \L1|L0|ALT_INV_cont4\(4),
	combout => \L1|L0|Equal3~5_combout\);

-- Location: LABCELL_X73_Y9_N27
\L1|L0|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal3~0_combout\ = ( \L1|L0|cont4\(17) & ( \L1|L0|cont4\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L1|L0|ALT_INV_cont4\(17),
	dataf => \L1|L0|ALT_INV_cont4\(11),
	combout => \L1|L0|Equal3~0_combout\);

-- Location: MLABCELL_X72_Y9_N21
\L1|L0|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~57_sumout\ = SUM(( \L1|L0|cont4\(27) ) + ( GND ) + ( \L1|L0|Add3~94\ ))
-- \L1|L0|Add3~58\ = CARRY(( \L1|L0|cont4\(27) ) + ( GND ) + ( \L1|L0|Add3~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(27),
	cin => \L1|L0|Add3~94\,
	sumout => \L1|L0|Add3~57_sumout\,
	cout => \L1|L0|Add3~58\);

-- Location: FF_X72_Y9_N22
\L1|L0|cont4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~57_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(27));

-- Location: MLABCELL_X72_Y9_N24
\L1|L0|Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~61_sumout\ = SUM(( \L1|L0|cont4\(28) ) + ( GND ) + ( \L1|L0|Add3~58\ ))
-- \L1|L0|Add3~62\ = CARRY(( \L1|L0|cont4\(28) ) + ( GND ) + ( \L1|L0|Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(28),
	cin => \L1|L0|Add3~58\,
	sumout => \L1|L0|Add3~61_sumout\,
	cout => \L1|L0|Add3~62\);

-- Location: FF_X72_Y9_N26
\L1|L0|cont4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~61_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(28));

-- Location: MLABCELL_X72_Y9_N27
\L1|L0|Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~65_sumout\ = SUM(( \L1|L0|cont4\(29) ) + ( GND ) + ( \L1|L0|Add3~62\ ))
-- \L1|L0|Add3~66\ = CARRY(( \L1|L0|cont4\(29) ) + ( GND ) + ( \L1|L0|Add3~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(29),
	cin => \L1|L0|Add3~62\,
	sumout => \L1|L0|Add3~65_sumout\,
	cout => \L1|L0|Add3~66\);

-- Location: FF_X72_Y9_N29
\L1|L0|cont4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~65_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(29));

-- Location: MLABCELL_X72_Y9_N30
\L1|L0|Add3~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~69_sumout\ = SUM(( \L1|L0|cont4\(30) ) + ( GND ) + ( \L1|L0|Add3~66\ ))
-- \L1|L0|Add3~70\ = CARRY(( \L1|L0|cont4\(30) ) + ( GND ) + ( \L1|L0|Add3~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(30),
	cin => \L1|L0|Add3~66\,
	sumout => \L1|L0|Add3~69_sumout\,
	cout => \L1|L0|Add3~70\);

-- Location: FF_X72_Y9_N32
\L1|L0|cont4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~69_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(30));

-- Location: MLABCELL_X72_Y9_N33
\L1|L0|Add3~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add3~73_sumout\ = SUM(( \L1|L0|cont4\(31) ) + ( GND ) + ( \L1|L0|Add3~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont4\(31),
	cin => \L1|L0|Add3~70\,
	sumout => \L1|L0|Add3~73_sumout\);

-- Location: FF_X72_Y9_N35
\L1|L0|cont4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add3~73_sumout\,
	sclr => \L1|L0|Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont4\(31));

-- Location: MLABCELL_X72_Y9_N42
\L1|L0|Equal3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal3~3_combout\ = ( !\L1|L0|cont4\(29) & ( \L1|L0|cont4\(10) & ( (!\L1|L0|cont4\(28) & (!\L1|L0|cont4\(30) & (!\L1|L0|cont4\(31) & !\L1|L0|cont4\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont4\(28),
	datab => \L1|L0|ALT_INV_cont4\(30),
	datac => \L1|L0|ALT_INV_cont4\(31),
	datad => \L1|L0|ALT_INV_cont4\(27),
	datae => \L1|L0|ALT_INV_cont4\(29),
	dataf => \L1|L0|ALT_INV_cont4\(10),
	combout => \L1|L0|Equal3~3_combout\);

-- Location: MLABCELL_X72_Y9_N48
\L1|L0|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal3~2_combout\ = ( \L1|L0|cont4\(20) & ( !\L1|L0|cont4\(9) & ( (\L1|L0|cont4\(21) & (\L1|L0|cont4\(23) & (\L1|L0|cont4\(19) & !\L1|L0|cont4\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont4\(21),
	datab => \L1|L0|ALT_INV_cont4\(23),
	datac => \L1|L0|ALT_INV_cont4\(19),
	datad => \L1|L0|ALT_INV_cont4\(22),
	datae => \L1|L0|ALT_INV_cont4\(20),
	dataf => \L1|L0|ALT_INV_cont4\(9),
	combout => \L1|L0|Equal3~2_combout\);

-- Location: LABCELL_X73_Y9_N18
\L1|L0|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal3~1_combout\ = ( !\L1|L0|cont4\(16) & ( \L1|L0|cont4\(15) & ( (\L1|L0|cont4\(12) & (!\L1|L0|cont4\(14) & (\L1|L0|cont4\(13) & \L1|L0|cont4\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont4\(12),
	datab => \L1|L0|ALT_INV_cont4\(14),
	datac => \L1|L0|ALT_INV_cont4\(13),
	datad => \L1|L0|ALT_INV_cont4\(18),
	datae => \L1|L0|ALT_INV_cont4\(16),
	dataf => \L1|L0|ALT_INV_cont4\(15),
	combout => \L1|L0|Equal3~1_combout\);

-- Location: LABCELL_X73_Y9_N48
\L1|L0|Equal3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal3~6_combout\ = ( \L1|L0|Equal3~2_combout\ & ( \L1|L0|Equal3~1_combout\ & ( (\L1|L0|Equal3~4_combout\ & (\L1|L0|Equal3~5_combout\ & (\L1|L0|Equal3~0_combout\ & \L1|L0|Equal3~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_Equal3~4_combout\,
	datab => \L1|L0|ALT_INV_Equal3~5_combout\,
	datac => \L1|L0|ALT_INV_Equal3~0_combout\,
	datad => \L1|L0|ALT_INV_Equal3~3_combout\,
	datae => \L1|L0|ALT_INV_Equal3~2_combout\,
	dataf => \L1|L0|ALT_INV_Equal3~1_combout\,
	combout => \L1|L0|Equal3~6_combout\);

-- Location: LABCELL_X73_Y9_N15
\L1|L0|CLK4~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|CLK4~feeder_combout\ = ( \L1|L0|Equal3~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L1|L0|ALT_INV_Equal3~6_combout\,
	combout => \L1|L0|CLK4~feeder_combout\);

-- Location: FF_X73_Y9_N16
\L1|L0|CLK4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|CLK4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|CLK4~q\);

-- Location: MLABCELL_X72_Y7_N0
\L1|L0|Add4~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~81_sumout\ = SUM(( !\L1|L0|cont5\(0) ) + ( VCC ) + ( !VCC ))
-- \L1|L0|Add4~82\ = CARRY(( !\L1|L0|cont5\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(0),
	cin => GND,
	sumout => \L1|L0|Add4~81_sumout\,
	cout => \L1|L0|Add4~82\);

-- Location: LABCELL_X73_Y7_N6
\L1|L0|cont5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|cont5~0_combout\ = ( \L1|L0|Equal4~6_combout\ ) # ( !\L1|L0|Equal4~6_combout\ & ( !\L1|L0|Add4~81_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L0|ALT_INV_Add4~81_sumout\,
	dataf => \L1|L0|ALT_INV_Equal4~6_combout\,
	combout => \L1|L0|cont5~0_combout\);

-- Location: FF_X73_Y7_N8
\L1|L0|cont5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|cont5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(0));

-- Location: MLABCELL_X72_Y7_N3
\L1|L0|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~5_sumout\ = SUM(( \L1|L0|cont5\(1) ) + ( GND ) + ( \L1|L0|Add4~82\ ))
-- \L1|L0|Add4~6\ = CARRY(( \L1|L0|cont5\(1) ) + ( GND ) + ( \L1|L0|Add4~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(1),
	cin => \L1|L0|Add4~82\,
	sumout => \L1|L0|Add4~5_sumout\,
	cout => \L1|L0|Add4~6\);

-- Location: FF_X72_Y7_N4
\L1|L0|cont5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~5_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(1));

-- Location: MLABCELL_X72_Y7_N6
\L1|L0|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~1_sumout\ = SUM(( \L1|L0|cont5\(2) ) + ( GND ) + ( \L1|L0|Add4~6\ ))
-- \L1|L0|Add4~2\ = CARRY(( \L1|L0|cont5\(2) ) + ( GND ) + ( \L1|L0|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(2),
	cin => \L1|L0|Add4~6\,
	sumout => \L1|L0|Add4~1_sumout\,
	cout => \L1|L0|Add4~2\);

-- Location: FF_X72_Y7_N7
\L1|L0|cont5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~1_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(2));

-- Location: MLABCELL_X72_Y7_N9
\L1|L0|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~29_sumout\ = SUM(( \L1|L0|cont5\(3) ) + ( GND ) + ( \L1|L0|Add4~2\ ))
-- \L1|L0|Add4~30\ = CARRY(( \L1|L0|cont5\(3) ) + ( GND ) + ( \L1|L0|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(3),
	cin => \L1|L0|Add4~2\,
	sumout => \L1|L0|Add4~29_sumout\,
	cout => \L1|L0|Add4~30\);

-- Location: FF_X72_Y7_N10
\L1|L0|cont5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~29_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(3));

-- Location: MLABCELL_X72_Y7_N12
\L1|L0|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~25_sumout\ = SUM(( \L1|L0|cont5\(4) ) + ( GND ) + ( \L1|L0|Add4~30\ ))
-- \L1|L0|Add4~26\ = CARRY(( \L1|L0|cont5\(4) ) + ( GND ) + ( \L1|L0|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(4),
	cin => \L1|L0|Add4~30\,
	sumout => \L1|L0|Add4~25_sumout\,
	cout => \L1|L0|Add4~26\);

-- Location: FF_X72_Y7_N14
\L1|L0|cont5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~25_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(4));

-- Location: MLABCELL_X72_Y7_N15
\L1|L0|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~21_sumout\ = SUM(( \L1|L0|cont5\(5) ) + ( GND ) + ( \L1|L0|Add4~26\ ))
-- \L1|L0|Add4~22\ = CARRY(( \L1|L0|cont5\(5) ) + ( GND ) + ( \L1|L0|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(5),
	cin => \L1|L0|Add4~26\,
	sumout => \L1|L0|Add4~21_sumout\,
	cout => \L1|L0|Add4~22\);

-- Location: FF_X72_Y7_N16
\L1|L0|cont5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~21_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(5));

-- Location: MLABCELL_X72_Y7_N18
\L1|L0|Add4~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~61_sumout\ = SUM(( \L1|L0|cont5\(6) ) + ( GND ) + ( \L1|L0|Add4~22\ ))
-- \L1|L0|Add4~62\ = CARRY(( \L1|L0|cont5\(6) ) + ( GND ) + ( \L1|L0|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(6),
	cin => \L1|L0|Add4~22\,
	sumout => \L1|L0|Add4~61_sumout\,
	cout => \L1|L0|Add4~62\);

-- Location: FF_X72_Y7_N19
\L1|L0|cont5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~61_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(6));

-- Location: MLABCELL_X72_Y7_N21
\L1|L0|Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~57_sumout\ = SUM(( \L1|L0|cont5\(7) ) + ( GND ) + ( \L1|L0|Add4~62\ ))
-- \L1|L0|Add4~58\ = CARRY(( \L1|L0|cont5\(7) ) + ( GND ) + ( \L1|L0|Add4~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(7),
	cin => \L1|L0|Add4~62\,
	sumout => \L1|L0|Add4~57_sumout\,
	cout => \L1|L0|Add4~58\);

-- Location: FF_X72_Y7_N23
\L1|L0|cont5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~57_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(7));

-- Location: MLABCELL_X72_Y7_N24
\L1|L0|Add4~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~125_sumout\ = SUM(( \L1|L0|cont5\(8) ) + ( GND ) + ( \L1|L0|Add4~58\ ))
-- \L1|L0|Add4~126\ = CARRY(( \L1|L0|cont5\(8) ) + ( GND ) + ( \L1|L0|Add4~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(8),
	cin => \L1|L0|Add4~58\,
	sumout => \L1|L0|Add4~125_sumout\,
	cout => \L1|L0|Add4~126\);

-- Location: FF_X72_Y7_N25
\L1|L0|cont5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~125_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(8));

-- Location: MLABCELL_X72_Y7_N27
\L1|L0|Add4~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~121_sumout\ = SUM(( \L1|L0|cont5\(9) ) + ( GND ) + ( \L1|L0|Add4~126\ ))
-- \L1|L0|Add4~122\ = CARRY(( \L1|L0|cont5\(9) ) + ( GND ) + ( \L1|L0|Add4~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(9),
	cin => \L1|L0|Add4~126\,
	sumout => \L1|L0|Add4~121_sumout\,
	cout => \L1|L0|Add4~122\);

-- Location: FF_X72_Y7_N28
\L1|L0|cont5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~121_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(9));

-- Location: MLABCELL_X72_Y7_N30
\L1|L0|Add4~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~117_sumout\ = SUM(( \L1|L0|cont5\(10) ) + ( GND ) + ( \L1|L0|Add4~122\ ))
-- \L1|L0|Add4~118\ = CARRY(( \L1|L0|cont5\(10) ) + ( GND ) + ( \L1|L0|Add4~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(10),
	cin => \L1|L0|Add4~122\,
	sumout => \L1|L0|Add4~117_sumout\,
	cout => \L1|L0|Add4~118\);

-- Location: FF_X72_Y7_N31
\L1|L0|cont5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~117_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(10));

-- Location: MLABCELL_X72_Y7_N33
\L1|L0|Add4~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~113_sumout\ = SUM(( \L1|L0|cont5\(11) ) + ( GND ) + ( \L1|L0|Add4~118\ ))
-- \L1|L0|Add4~114\ = CARRY(( \L1|L0|cont5\(11) ) + ( GND ) + ( \L1|L0|Add4~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(11),
	cin => \L1|L0|Add4~118\,
	sumout => \L1|L0|Add4~113_sumout\,
	cout => \L1|L0|Add4~114\);

-- Location: FF_X72_Y7_N35
\L1|L0|cont5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~113_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(11));

-- Location: MLABCELL_X72_Y7_N36
\L1|L0|Add4~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~109_sumout\ = SUM(( \L1|L0|cont5\(12) ) + ( GND ) + ( \L1|L0|Add4~114\ ))
-- \L1|L0|Add4~110\ = CARRY(( \L1|L0|cont5\(12) ) + ( GND ) + ( \L1|L0|Add4~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(12),
	cin => \L1|L0|Add4~114\,
	sumout => \L1|L0|Add4~109_sumout\,
	cout => \L1|L0|Add4~110\);

-- Location: FF_X72_Y7_N37
\L1|L0|cont5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~109_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(12));

-- Location: MLABCELL_X72_Y7_N39
\L1|L0|Add4~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~105_sumout\ = SUM(( \L1|L0|cont5\(13) ) + ( GND ) + ( \L1|L0|Add4~110\ ))
-- \L1|L0|Add4~106\ = CARRY(( \L1|L0|cont5\(13) ) + ( GND ) + ( \L1|L0|Add4~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(13),
	cin => \L1|L0|Add4~110\,
	sumout => \L1|L0|Add4~105_sumout\,
	cout => \L1|L0|Add4~106\);

-- Location: FF_X72_Y7_N41
\L1|L0|cont5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~105_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(13));

-- Location: MLABCELL_X72_Y7_N42
\L1|L0|Add4~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~101_sumout\ = SUM(( \L1|L0|cont5\(14) ) + ( GND ) + ( \L1|L0|Add4~106\ ))
-- \L1|L0|Add4~102\ = CARRY(( \L1|L0|cont5\(14) ) + ( GND ) + ( \L1|L0|Add4~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(14),
	cin => \L1|L0|Add4~106\,
	sumout => \L1|L0|Add4~101_sumout\,
	cout => \L1|L0|Add4~102\);

-- Location: FF_X72_Y7_N43
\L1|L0|cont5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~101_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(14));

-- Location: MLABCELL_X72_Y7_N45
\L1|L0|Add4~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~97_sumout\ = SUM(( \L1|L0|cont5\(15) ) + ( GND ) + ( \L1|L0|Add4~102\ ))
-- \L1|L0|Add4~98\ = CARRY(( \L1|L0|cont5\(15) ) + ( GND ) + ( \L1|L0|Add4~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(15),
	cin => \L1|L0|Add4~102\,
	sumout => \L1|L0|Add4~97_sumout\,
	cout => \L1|L0|Add4~98\);

-- Location: FF_X72_Y7_N47
\L1|L0|cont5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~97_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(15));

-- Location: MLABCELL_X72_Y7_N48
\L1|L0|Add4~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~93_sumout\ = SUM(( \L1|L0|cont5\(16) ) + ( GND ) + ( \L1|L0|Add4~98\ ))
-- \L1|L0|Add4~94\ = CARRY(( \L1|L0|cont5\(16) ) + ( GND ) + ( \L1|L0|Add4~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(16),
	cin => \L1|L0|Add4~98\,
	sumout => \L1|L0|Add4~93_sumout\,
	cout => \L1|L0|Add4~94\);

-- Location: FF_X72_Y7_N49
\L1|L0|cont5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~93_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(16));

-- Location: MLABCELL_X72_Y7_N51
\L1|L0|Add4~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~85_sumout\ = SUM(( \L1|L0|cont5\(17) ) + ( GND ) + ( \L1|L0|Add4~94\ ))
-- \L1|L0|Add4~86\ = CARRY(( \L1|L0|cont5\(17) ) + ( GND ) + ( \L1|L0|Add4~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(17),
	cin => \L1|L0|Add4~94\,
	sumout => \L1|L0|Add4~85_sumout\,
	cout => \L1|L0|Add4~86\);

-- Location: FF_X72_Y7_N53
\L1|L0|cont5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~85_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(17));

-- Location: FF_X73_Y7_N7
\L1|L0|cont5[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|cont5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5[0]~DUPLICATE_q\);

-- Location: MLABCELL_X72_Y7_N54
\L1|L0|Add4~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~89_sumout\ = SUM(( \L1|L0|cont5\(18) ) + ( GND ) + ( \L1|L0|Add4~86\ ))
-- \L1|L0|Add4~90\ = CARRY(( \L1|L0|cont5\(18) ) + ( GND ) + ( \L1|L0|Add4~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(18),
	cin => \L1|L0|Add4~86\,
	sumout => \L1|L0|Add4~89_sumout\,
	cout => \L1|L0|Add4~90\);

-- Location: FF_X72_Y7_N56
\L1|L0|cont5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~89_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(18));

-- Location: MLABCELL_X72_Y6_N36
\L1|L0|Equal4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal4~4_combout\ = ( !\L1|L0|cont5\(18) & ( !\L1|L0|cont5\(14) & ( (\L1|L0|cont5\(15) & (!\L1|L0|cont5\(16) & (!\L1|L0|cont5\(17) & \L1|L0|cont5[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont5\(15),
	datab => \L1|L0|ALT_INV_cont5\(16),
	datac => \L1|L0|ALT_INV_cont5\(17),
	datad => \L1|L0|ALT_INV_cont5[0]~DUPLICATE_q\,
	datae => \L1|L0|ALT_INV_cont5\(18),
	dataf => \L1|L0|ALT_INV_cont5\(14),
	combout => \L1|L0|Equal4~4_combout\);

-- Location: MLABCELL_X72_Y7_N57
\L1|L0|Add4~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~65_sumout\ = SUM(( \L1|L0|cont5\(19) ) + ( GND ) + ( \L1|L0|Add4~90\ ))
-- \L1|L0|Add4~66\ = CARRY(( \L1|L0|cont5\(19) ) + ( GND ) + ( \L1|L0|Add4~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(19),
	cin => \L1|L0|Add4~90\,
	sumout => \L1|L0|Add4~65_sumout\,
	cout => \L1|L0|Add4~66\);

-- Location: FF_X72_Y7_N59
\L1|L0|cont5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~65_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(19));

-- Location: MLABCELL_X72_Y6_N0
\L1|L0|Add4~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~69_sumout\ = SUM(( \L1|L0|cont5\(20) ) + ( GND ) + ( \L1|L0|Add4~66\ ))
-- \L1|L0|Add4~70\ = CARRY(( \L1|L0|cont5\(20) ) + ( GND ) + ( \L1|L0|Add4~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(20),
	cin => \L1|L0|Add4~66\,
	sumout => \L1|L0|Add4~69_sumout\,
	cout => \L1|L0|Add4~70\);

-- Location: FF_X72_Y6_N1
\L1|L0|cont5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~69_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(20));

-- Location: MLABCELL_X72_Y6_N3
\L1|L0|Add4~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~73_sumout\ = SUM(( \L1|L0|cont5\(21) ) + ( GND ) + ( \L1|L0|Add4~70\ ))
-- \L1|L0|Add4~74\ = CARRY(( \L1|L0|cont5\(21) ) + ( GND ) + ( \L1|L0|Add4~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(21),
	cin => \L1|L0|Add4~70\,
	sumout => \L1|L0|Add4~73_sumout\,
	cout => \L1|L0|Add4~74\);

-- Location: FF_X72_Y6_N5
\L1|L0|cont5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~73_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(21));

-- Location: MLABCELL_X72_Y6_N6
\L1|L0|Add4~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~77_sumout\ = SUM(( \L1|L0|cont5\(22) ) + ( GND ) + ( \L1|L0|Add4~74\ ))
-- \L1|L0|Add4~78\ = CARRY(( \L1|L0|cont5\(22) ) + ( GND ) + ( \L1|L0|Add4~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(22),
	cin => \L1|L0|Add4~74\,
	sumout => \L1|L0|Add4~77_sumout\,
	cout => \L1|L0|Add4~78\);

-- Location: FF_X72_Y6_N8
\L1|L0|cont5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~77_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(22));

-- Location: MLABCELL_X72_Y6_N9
\L1|L0|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~33_sumout\ = SUM(( \L1|L0|cont5\(23) ) + ( GND ) + ( \L1|L0|Add4~78\ ))
-- \L1|L0|Add4~34\ = CARRY(( \L1|L0|cont5\(23) ) + ( GND ) + ( \L1|L0|Add4~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(23),
	cin => \L1|L0|Add4~78\,
	sumout => \L1|L0|Add4~33_sumout\,
	cout => \L1|L0|Add4~34\);

-- Location: FF_X72_Y6_N11
\L1|L0|cont5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~33_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(23));

-- Location: MLABCELL_X72_Y6_N12
\L1|L0|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~37_sumout\ = SUM(( \L1|L0|cont5\(24) ) + ( GND ) + ( \L1|L0|Add4~34\ ))
-- \L1|L0|Add4~38\ = CARRY(( \L1|L0|cont5\(24) ) + ( GND ) + ( \L1|L0|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(24),
	cin => \L1|L0|Add4~34\,
	sumout => \L1|L0|Add4~37_sumout\,
	cout => \L1|L0|Add4~38\);

-- Location: FF_X72_Y6_N14
\L1|L0|cont5[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~37_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(24));

-- Location: MLABCELL_X72_Y6_N15
\L1|L0|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~41_sumout\ = SUM(( \L1|L0|cont5\(25) ) + ( GND ) + ( \L1|L0|Add4~38\ ))
-- \L1|L0|Add4~42\ = CARRY(( \L1|L0|cont5\(25) ) + ( GND ) + ( \L1|L0|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(25),
	cin => \L1|L0|Add4~38\,
	sumout => \L1|L0|Add4~41_sumout\,
	cout => \L1|L0|Add4~42\);

-- Location: FF_X72_Y6_N17
\L1|L0|cont5[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~41_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(25));

-- Location: MLABCELL_X72_Y6_N18
\L1|L0|Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~45_sumout\ = SUM(( \L1|L0|cont5\(26) ) + ( GND ) + ( \L1|L0|Add4~42\ ))
-- \L1|L0|Add4~46\ = CARRY(( \L1|L0|cont5\(26) ) + ( GND ) + ( \L1|L0|Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(26),
	cin => \L1|L0|Add4~42\,
	sumout => \L1|L0|Add4~45_sumout\,
	cout => \L1|L0|Add4~46\);

-- Location: FF_X72_Y6_N20
\L1|L0|cont5[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~45_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(26));

-- Location: MLABCELL_X72_Y6_N21
\L1|L0|Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~49_sumout\ = SUM(( \L1|L0|cont5\(27) ) + ( GND ) + ( \L1|L0|Add4~46\ ))
-- \L1|L0|Add4~50\ = CARRY(( \L1|L0|cont5\(27) ) + ( GND ) + ( \L1|L0|Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(27),
	cin => \L1|L0|Add4~46\,
	sumout => \L1|L0|Add4~49_sumout\,
	cout => \L1|L0|Add4~50\);

-- Location: FF_X72_Y6_N23
\L1|L0|cont5[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~49_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(27));

-- Location: MLABCELL_X72_Y6_N24
\L1|L0|Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~53_sumout\ = SUM(( \L1|L0|cont5\(28) ) + ( GND ) + ( \L1|L0|Add4~50\ ))
-- \L1|L0|Add4~54\ = CARRY(( \L1|L0|cont5\(28) ) + ( GND ) + ( \L1|L0|Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(28),
	cin => \L1|L0|Add4~50\,
	sumout => \L1|L0|Add4~53_sumout\,
	cout => \L1|L0|Add4~54\);

-- Location: FF_X72_Y6_N26
\L1|L0|cont5[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~53_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(28));

-- Location: MLABCELL_X72_Y6_N42
\L1|L0|Equal4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal4~2_combout\ = ( !\L1|L0|cont5\(27) & ( !\L1|L0|cont5\(24) & ( (!\L1|L0|cont5\(26) & (\L1|L0|cont5\(23) & (!\L1|L0|cont5\(28) & !\L1|L0|cont5\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont5\(26),
	datab => \L1|L0|ALT_INV_cont5\(23),
	datac => \L1|L0|ALT_INV_cont5\(28),
	datad => \L1|L0|ALT_INV_cont5\(25),
	datae => \L1|L0|ALT_INV_cont5\(27),
	dataf => \L1|L0|ALT_INV_cont5\(24),
	combout => \L1|L0|Equal4~2_combout\);

-- Location: MLABCELL_X72_Y6_N27
\L1|L0|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~9_sumout\ = SUM(( \L1|L0|cont5\(29) ) + ( GND ) + ( \L1|L0|Add4~54\ ))
-- \L1|L0|Add4~10\ = CARRY(( \L1|L0|cont5\(29) ) + ( GND ) + ( \L1|L0|Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(29),
	cin => \L1|L0|Add4~54\,
	sumout => \L1|L0|Add4~9_sumout\,
	cout => \L1|L0|Add4~10\);

-- Location: FF_X72_Y6_N28
\L1|L0|cont5[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~9_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(29));

-- Location: MLABCELL_X72_Y6_N30
\L1|L0|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~13_sumout\ = SUM(( \L1|L0|cont5\(30) ) + ( GND ) + ( \L1|L0|Add4~10\ ))
-- \L1|L0|Add4~14\ = CARRY(( \L1|L0|cont5\(30) ) + ( GND ) + ( \L1|L0|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(30),
	cin => \L1|L0|Add4~10\,
	sumout => \L1|L0|Add4~13_sumout\,
	cout => \L1|L0|Add4~14\);

-- Location: FF_X72_Y6_N31
\L1|L0|cont5[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~13_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(30));

-- Location: MLABCELL_X72_Y6_N33
\L1|L0|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Add4~17_sumout\ = SUM(( \L1|L0|cont5\(31) ) + ( GND ) + ( \L1|L0|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L1|L0|ALT_INV_cont5\(31),
	cin => \L1|L0|Add4~14\,
	sumout => \L1|L0|Add4~17_sumout\);

-- Location: FF_X72_Y6_N34
\L1|L0|cont5[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \L1|L0|Add4~17_sumout\,
	sclr => \L1|L0|Equal4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|cont5\(31));

-- Location: LABCELL_X73_Y6_N30
\L1|L0|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal4~1_combout\ = ( !\L1|L0|cont5\(5) & ( !\L1|L0|cont5\(4) & ( (!\L1|L0|cont5\(29) & (!\L1|L0|cont5\(31) & (!\L1|L0|cont5\(30) & !\L1|L0|cont5\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont5\(29),
	datab => \L1|L0|ALT_INV_cont5\(31),
	datac => \L1|L0|ALT_INV_cont5\(30),
	datad => \L1|L0|ALT_INV_cont5\(3),
	datae => \L1|L0|ALT_INV_cont5\(5),
	dataf => \L1|L0|ALT_INV_cont5\(4),
	combout => \L1|L0|Equal4~1_combout\);

-- Location: LABCELL_X71_Y6_N48
\L1|L0|Equal4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal4~3_combout\ = ( \L1|L0|cont5\(7) & ( \L1|L0|cont5\(19) & ( (!\L1|L0|cont5\(21) & (\L1|L0|cont5\(20) & (!\L1|L0|cont5\(22) & !\L1|L0|cont5\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont5\(21),
	datab => \L1|L0|ALT_INV_cont5\(20),
	datac => \L1|L0|ALT_INV_cont5\(22),
	datad => \L1|L0|ALT_INV_cont5\(6),
	datae => \L1|L0|ALT_INV_cont5\(7),
	dataf => \L1|L0|ALT_INV_cont5\(19),
	combout => \L1|L0|Equal4~3_combout\);

-- Location: MLABCELL_X72_Y6_N54
\L1|L0|Equal4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal4~5_combout\ = ( \L1|L0|cont5\(9) & ( !\L1|L0|cont5\(13) & ( (!\L1|L0|cont5\(11) & (\L1|L0|cont5\(10) & (!\L1|L0|cont5\(8) & \L1|L0|cont5\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_cont5\(11),
	datab => \L1|L0|ALT_INV_cont5\(10),
	datac => \L1|L0|ALT_INV_cont5\(8),
	datad => \L1|L0|ALT_INV_cont5\(12),
	datae => \L1|L0|ALT_INV_cont5\(9),
	dataf => \L1|L0|ALT_INV_cont5\(13),
	combout => \L1|L0|Equal4~5_combout\);

-- Location: LABCELL_X73_Y6_N12
\L1|L0|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal4~0_combout\ = ( !\L1|L0|cont5\(1) & ( !\L1|L0|cont5\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L1|L0|ALT_INV_cont5\(1),
	dataf => \L1|L0|ALT_INV_cont5\(2),
	combout => \L1|L0|Equal4~0_combout\);

-- Location: MLABCELL_X72_Y6_N48
\L1|L0|Equal4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L0|Equal4~6_combout\ = ( \L1|L0|Equal4~5_combout\ & ( \L1|L0|Equal4~0_combout\ & ( (\L1|L0|Equal4~4_combout\ & (\L1|L0|Equal4~2_combout\ & (\L1|L0|Equal4~1_combout\ & \L1|L0|Equal4~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L0|ALT_INV_Equal4~4_combout\,
	datab => \L1|L0|ALT_INV_Equal4~2_combout\,
	datac => \L1|L0|ALT_INV_Equal4~1_combout\,
	datad => \L1|L0|ALT_INV_Equal4~3_combout\,
	datae => \L1|L0|ALT_INV_Equal4~5_combout\,
	dataf => \L1|L0|ALT_INV_Equal4~0_combout\,
	combout => \L1|L0|Equal4~6_combout\);

-- Location: FF_X72_Y6_N52
\L1|L0|CLK5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	asdata => \L1|L0|Equal4~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L0|CLK5~q\);

-- Location: LABCELL_X83_Y9_N42
\L5|L19|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L19|Equal5~0_combout\ = ( !\L0|L1|CS.E2~q\ & ( (\L0|L1|CS.E0~q\ & (\L0|L1|CS.E5~q\ & (!\L0|L1|CS.E4~q\ & !\L0|L1|CS.E3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E0~q\,
	datab => \L0|L1|ALT_INV_CS.E5~q\,
	datac => \L0|L1|ALT_INV_CS.E4~q\,
	datad => \L0|L1|ALT_INV_CS.E3~q\,
	dataf => \L0|L1|ALT_INV_CS.E2~q\,
	combout => \L5|L19|Equal5~0_combout\);

-- Location: LABCELL_X83_Y9_N36
\L5|L19|m~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L19|m~4_combout\ = ( \L5|L19|Equal5~0_combout\ & ( !\L1|L0|CLK5~q\ ) ) # ( !\L5|L19|Equal5~0_combout\ & ( !\L1|L0|CLK1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L0|ALT_INV_CLK5~q\,
	datad => \L1|L0|ALT_INV_CLK1~q\,
	dataf => \L5|L19|ALT_INV_Equal5~0_combout\,
	combout => \L5|L19|m~4_combout\);

-- Location: LABCELL_X83_Y9_N39
\L5|L19|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L19|Equal5~1_combout\ = ( \L0|L1|CS.E0~q\ & ( (\L0|L1|CS.E4~q\ & (!\L0|L1|CS.E2~q\ & !\L0|L1|CS.E3~q\)) ) ) # ( !\L0|L1|CS.E0~q\ & ( (!\L0|L1|CS.E2~q\ & (!\L0|L1|CS.E3~q\ & ((\L0|L1|CS.E5~q\) # (\L0|L1|CS.E4~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110000000000010011000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E4~q\,
	datab => \L0|L1|ALT_INV_CS.E2~q\,
	datac => \L0|L1|ALT_INV_CS.E5~q\,
	datad => \L0|L1|ALT_INV_CS.E3~q\,
	dataf => \L0|L1|ALT_INV_CS.E0~q\,
	combout => \L5|L19|Equal5~1_combout\);

-- Location: LABCELL_X83_Y9_N6
\L5|L19|m~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L19|m~3_combout\ = ( \L5|L19|Equal5~1_combout\ & ( !\L1|L0|CLK4~q\ ) ) # ( !\L5|L19|Equal5~1_combout\ & ( \L5|L19|m~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L0|ALT_INV_CLK4~q\,
	datad => \L5|L19|ALT_INV_m~4_combout\,
	dataf => \L5|L19|ALT_INV_Equal5~1_combout\,
	combout => \L5|L19|m~3_combout\);

-- Location: LABCELL_X83_Y9_N30
\L5|L19|m~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L19|m~2_combout\ = ( \L5|L19|m~3_combout\ & ( (\L5|L19|Equal5~2_combout\ & \L1|L0|CLK3~q\) ) ) # ( !\L5|L19|m~3_combout\ & ( (!\L5|L19|Equal5~2_combout\) # (\L1|L0|CLK3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L5|L19|ALT_INV_Equal5~2_combout\,
	datad => \L1|L0|ALT_INV_CLK3~q\,
	dataf => \L5|L19|ALT_INV_m~3_combout\,
	combout => \L5|L19|m~2_combout\);

-- Location: LABCELL_X83_Y9_N45
\L5|L19|m~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L19|m~1_combout\ = ( \L5|L19|m~2_combout\ & ( (!\L1|L0|CLK2~q\ & \L5|L19|Equal5~3_combout\) ) ) # ( !\L5|L19|m~2_combout\ & ( (!\L1|L0|CLK2~q\) # (!\L5|L19|Equal5~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L0|ALT_INV_CLK2~q\,
	datad => \L5|L19|ALT_INV_Equal5~3_combout\,
	dataf => \L5|L19|ALT_INV_m~2_combout\,
	combout => \L5|L19|m~1_combout\);

-- Location: LABCELL_X83_Y9_N51
\L5|L19|Equal5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L19|Equal5~4_combout\ = ( \L0|L1|CS.E0~q\ & ( (!\L0|L1|CS.E4~q\ & (!\L0|L1|CS.E2~q\ & (!\L0|L1|CS.E5~q\ & !\L0|L1|CS.E3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E4~q\,
	datab => \L0|L1|ALT_INV_CS.E2~q\,
	datac => \L0|L1|ALT_INV_CS.E5~q\,
	datad => \L0|L1|ALT_INV_CS.E3~q\,
	dataf => \L0|L1|ALT_INV_CS.E0~q\,
	combout => \L5|L19|Equal5~4_combout\);

-- Location: MLABCELL_X82_Y9_N39
\L5|L19|m~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L19|m~0_combout\ = ( \L5|L19|Equal5~4_combout\ & ( !\L1|L0|CLK1~q\ ) ) # ( !\L5|L19|Equal5~4_combout\ & ( \L5|L19|m~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L0|ALT_INV_CLK1~q\,
	datad => \L5|L19|ALT_INV_m~1_combout\,
	dataf => \L5|L19|ALT_INV_Equal5~4_combout\,
	combout => \L5|L19|m~0_combout\);

-- Location: MLABCELL_X82_Y9_N15
\L5|L19|m\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L19|m~combout\ = LCELL(( \L5|L19|m~0_combout\ & ( (\L1|L0|CLK1~q\ & \L0|L0|enter~0_combout\) ) ) # ( !\L5|L19|m~0_combout\ & ( (!\L0|L0|enter~0_combout\) # (\L1|L0|CLK1~q\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L0|ALT_INV_CLK1~q\,
	datad => \L0|L0|ALT_INV_enter~0_combout\,
	dataf => \L5|L19|ALT_INV_m~0_combout\,
	combout => \L5|L19|m~combout\);

-- Location: MLABCELL_X84_Y10_N54
\L1|L3|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|L3|Add0~0_combout\ = ( \L1|L3|counter\(1) & ( !\L1|L3|counter\(2) $ (!\L1|L3|counter\(0)) ) ) # ( !\L1|L3|counter\(1) & ( \L1|L3|counter\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L3|ALT_INV_counter\(2),
	datad => \L1|L3|ALT_INV_counter\(0),
	dataf => \L1|L3|ALT_INV_counter\(1),
	combout => \L1|L3|Add0~0_combout\);

-- Location: FF_X84_Y10_N11
\L1|L3|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L5|L19|m~combout\,
	asdata => \L1|L3|Add0~0_combout\,
	clrn => \L4|CS.E0~q\,
	sload => VCC,
	ena => \L1|L3|enter~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|L3|counter\(2));

-- Location: LABCELL_X85_Y10_N0
\L2|L3|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L3|Add0~13_sumout\ = SUM(( \L1|L2|counter\(1) ) + ( !\L1|L3|counter\(0) ) + ( !VCC ))
-- \L2|L3|Add0~14\ = CARRY(( \L1|L2|counter\(1) ) + ( !\L1|L3|counter\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L2|ALT_INV_counter\(1),
	dataf => \L1|L3|ALT_INV_counter\(0),
	cin => GND,
	sumout => \L2|L3|Add0~13_sumout\,
	cout => \L2|L3|Add0~14\);

-- Location: LABCELL_X85_Y10_N3
\L2|L3|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L3|Add0~1_sumout\ = SUM(( \L1|L2|counter\(2) ) + ( !\L1|L3|counter\(1) ) + ( \L2|L3|Add0~14\ ))
-- \L2|L3|Add0~2\ = CARRY(( \L1|L2|counter\(2) ) + ( !\L1|L3|counter\(1) ) + ( \L2|L3|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(2),
	dataf => \L1|L3|ALT_INV_counter\(1),
	cin => \L2|L3|Add0~14\,
	sumout => \L2|L3|Add0~1_sumout\,
	cout => \L2|L3|Add0~2\);

-- Location: LABCELL_X85_Y10_N6
\L2|L3|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L3|Add0~5_sumout\ = SUM(( \L1|L3|counter\(2) ) + ( \L1|L2|counter\(3) ) + ( \L2|L3|Add0~2\ ))
-- \L2|L3|Add0~6\ = CARRY(( \L1|L3|counter\(2) ) + ( \L1|L2|counter\(3) ) + ( \L2|L3|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L3|ALT_INV_counter\(2),
	dataf => \L1|L2|ALT_INV_counter\(3),
	cin => \L2|L3|Add0~2\,
	sumout => \L2|L3|Add0~5_sumout\,
	cout => \L2|L3|Add0~6\);

-- Location: MLABCELL_X82_Y9_N30
\L4|STATES~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L4|STATES~0_combout\ = ( !\L4|CS.E2~q\ & ( \L4|CS.E0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L4|ALT_INV_CS.E2~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L4|STATES~0_combout\);

-- Location: MLABCELL_X82_Y9_N0
\L5|L23|F[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L23|F[4]~0_combout\ = ( !\L4|CS.E3~q\ & ( \L4|CS.E0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E3~q\,
	combout => \L5|L23|F[4]~0_combout\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: MLABCELL_X82_Y9_N6
\L5|L18|m[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[3]~1_combout\ = ( \L5|L23|F[4]~0_combout\ & ( \SW[9]~input_o\ & ( (!\L4|STATES~0_combout\ & !\L1|L1|counter\(3)) ) ) ) # ( !\L5|L23|F[4]~0_combout\ & ( \SW[9]~input_o\ & ( (!\L4|STATES~0_combout\) # (\L2|L3|Add0~5_sumout\) ) ) ) # ( 
-- \L5|L23|F[4]~0_combout\ & ( !\SW[9]~input_o\ & ( (!\L4|STATES~0_combout\ & \L1|L2|counter\(3)) ) ) ) # ( !\L5|L23|F[4]~0_combout\ & ( !\SW[9]~input_o\ & ( (!\L4|STATES~0_combout\) # (\L2|L3|Add0~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000000001100110011011101110111011100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L2|L3|ALT_INV_Add0~5_sumout\,
	datab => \L4|ALT_INV_STATES~0_combout\,
	datac => \L1|L1|ALT_INV_counter\(3),
	datad => \L1|L2|ALT_INV_counter\(3),
	datae => \L5|L23|ALT_INV_F[4]~0_combout\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \L5|L18|m[3]~1_combout\);

-- Location: LABCELL_X85_Y10_N9
\L2|L3|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L3|Add0~9_sumout\ = SUM(( \L1|L3|counter\(3) ) + ( \L1|L2|counter\(4) ) + ( \L2|L3|Add0~6\ ))
-- \L2|L3|Add0~10\ = CARRY(( \L1|L3|counter\(3) ) + ( \L1|L2|counter\(4) ) + ( \L2|L3|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L3|ALT_INV_counter\(3),
	datac => \L1|L2|ALT_INV_counter\(4),
	cin => \L2|L3|Add0~6\,
	sumout => \L2|L3|Add0~9_sumout\,
	cout => \L2|L3|Add0~10\);

-- Location: MLABCELL_X82_Y9_N27
\L5|L18|m[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[4]~2_combout\ = ( \L2|L3|Add0~9_sumout\ & ( \L4|STATES~0_combout\ & ( !\L5|L23|F[4]~0_combout\ ) ) ) # ( \L2|L3|Add0~9_sumout\ & ( !\L4|STATES~0_combout\ & ( (\L5|L23|F[4]~0_combout\ & ((!\SW[9]~input_o\ & (\L1|L2|counter\(4))) # 
-- (\SW[9]~input_o\ & ((\L1|L1|counter\(4)))))) ) ) ) # ( !\L2|L3|Add0~9_sumout\ & ( !\L4|STATES~0_combout\ & ( (\L5|L23|F[4]~0_combout\ & ((!\SW[9]~input_o\ & (\L1|L2|counter\(4))) # (\SW[9]~input_o\ & ((\L1|L1|counter\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(4),
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \L1|L1|ALT_INV_counter\(4),
	datad => \L5|L23|ALT_INV_F[4]~0_combout\,
	datae => \L2|L3|ALT_INV_Add0~9_sumout\,
	dataf => \L4|ALT_INV_STATES~0_combout\,
	combout => \L5|L18|m[4]~2_combout\);

-- Location: MLABCELL_X82_Y9_N54
\L5|L18|m[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[0]~5_combout\ = ( \SW[7]~input_o\ & ( \L1|L2|counter\(0) & ( (\L5|L23|F[4]~0_combout\ & (!\L4|STATES~0_combout\ & (\L1|L1|counter\(0) & \SW[9]~input_o\))) ) ) ) # ( !\SW[7]~input_o\ & ( \L1|L2|counter\(0) & ( (\L5|L23|F[4]~0_combout\ & 
-- (((\L1|L1|counter\(0) & \SW[9]~input_o\)) # (\L4|STATES~0_combout\))) ) ) ) # ( \SW[7]~input_o\ & ( !\L1|L2|counter\(0) & ( (!\L5|L23|F[4]~0_combout\ & (\L4|STATES~0_combout\)) # (\L5|L23|F[4]~0_combout\ & (!\L4|STATES~0_combout\ & ((!\SW[9]~input_o\) # 
-- (\L1|L1|counter\(0))))) ) ) ) # ( !\SW[7]~input_o\ & ( !\L1|L2|counter\(0) & ( ((\L5|L23|F[4]~0_combout\ & ((!\SW[9]~input_o\) # (\L1|L1|counter\(0))))) # (\L4|STATES~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100110111011001100010011000010001000101010000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L23|ALT_INV_F[4]~0_combout\,
	datab => \L4|ALT_INV_STATES~0_combout\,
	datac => \L1|L1|ALT_INV_counter\(0),
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \ALT_INV_SW[7]~input_o\,
	dataf => \L1|L2|ALT_INV_counter\(0),
	combout => \L5|L18|m[0]~5_combout\);

-- Location: MLABCELL_X82_Y9_N42
\L5|L18|m[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[2]~0_combout\ = ( \L2|L3|Add0~1_sumout\ & ( \L4|STATES~0_combout\ & ( !\L5|L23|F[4]~0_combout\ ) ) ) # ( \L2|L3|Add0~1_sumout\ & ( !\L4|STATES~0_combout\ & ( (!\L5|L23|F[4]~0_combout\) # ((!\SW[9]~input_o\ & ((\L1|L2|counter\(2)))) # 
-- (\SW[9]~input_o\ & (\L1|L1|counter\(2)))) ) ) ) # ( !\L2|L3|Add0~1_sumout\ & ( !\L4|STATES~0_combout\ & ( (!\L5|L23|F[4]~0_combout\) # ((!\SW[9]~input_o\ & ((\L1|L2|counter\(2)))) # (\SW[9]~input_o\ & (\L1|L1|counter\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111011101110011111101110100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L1|ALT_INV_counter\(2),
	datab => \L5|L23|ALT_INV_F[4]~0_combout\,
	datac => \L1|L2|ALT_INV_counter\(2),
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \L2|L3|ALT_INV_Add0~1_sumout\,
	dataf => \L4|ALT_INV_STATES~0_combout\,
	combout => \L5|L18|m[2]~0_combout\);

-- Location: MLABCELL_X82_Y9_N3
\L5|L18|m[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[1]~4_combout\ = (\L4|CS.E3~q\ & (\L4|CS.E0~q\ & (!\L4|CS.E2~q\ & !\L2|L3|Add0~13_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E3~q\,
	datab => \L4|ALT_INV_CS.E0~q\,
	datac => \L4|ALT_INV_CS.E2~q\,
	datad => \L2|L3|ALT_INV_Add0~13_sumout\,
	combout => \L5|L18|m[1]~4_combout\);

-- Location: MLABCELL_X87_Y10_N0
\L5|L18|m[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[1]~3_combout\ = ( \L5|L23|F[4]~0_combout\ & ( \SW[9]~input_o\ & ( (!\L4|STATES~0_combout\ & ((!\L1|L1|counter\(1)))) # (\L4|STATES~0_combout\ & (!\SW[8]~input_o\)) ) ) ) # ( \L5|L23|F[4]~0_combout\ & ( !\SW[9]~input_o\ & ( 
-- (!\L4|STATES~0_combout\ & (!\L1|L2|counter\(1))) # (\L4|STATES~0_combout\ & ((!\SW[8]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011001010110000000000000000001111110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(1),
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L4|ALT_INV_STATES~0_combout\,
	datad => \L1|L1|ALT_INV_counter\(1),
	datae => \L5|L23|ALT_INV_F[4]~0_combout\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \L5|L18|m[1]~3_combout\);

-- Location: LABCELL_X88_Y11_N24
\L5|L26|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L26|F[0]~0_combout\ = ( \L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[2]~0_combout\ & (!\L5|L18|m[4]~2_combout\ $ (((\L5|L18|m[0]~5_combout\) # (\L5|L18|m[3]~1_combout\))))) # (\L5|L18|m[2]~0_combout\ & ((!\L5|L18|m[3]~1_combout\ 
-- $ (!\L5|L18|m[0]~5_combout\)) # (\L5|L18|m[4]~2_combout\))) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[2]~0_combout\ & (!\L5|L18|m[4]~2_combout\ $ (((\L5|L18|m[0]~5_combout\) # (\L5|L18|m[3]~1_combout\))))) # 
-- (\L5|L18|m[2]~0_combout\ & ((!\L5|L18|m[3]~1_combout\ $ (!\L5|L18|m[0]~5_combout\)) # (\L5|L18|m[4]~2_combout\))) ) ) ) # ( \L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[2]~0_combout\ & (!\L5|L18|m[4]~2_combout\ $ 
-- (((\L5|L18|m[0]~5_combout\) # (\L5|L18|m[3]~1_combout\))))) # (\L5|L18|m[2]~0_combout\ & ((!\L5|L18|m[3]~1_combout\ $ (!\L5|L18|m[0]~5_combout\)) # (\L5|L18|m[4]~2_combout\))) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[1]~3_combout\ & ( 
-- ((\L5|L18|m[3]~1_combout\ & (!\L5|L18|m[0]~5_combout\ & !\L5|L18|m[2]~0_combout\))) # (\L5|L18|m[4]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100110011100100110111101110010011011110111001001101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[3]~1_combout\,
	datab => \L5|L18|ALT_INV_m[4]~2_combout\,
	datac => \L5|L18|ALT_INV_m[0]~5_combout\,
	datad => \L5|L18|ALT_INV_m[2]~0_combout\,
	datae => \L5|L18|ALT_INV_m[1]~4_combout\,
	dataf => \L5|L18|ALT_INV_m[1]~3_combout\,
	combout => \L5|L26|F[0]~0_combout\);

-- Location: LABCELL_X88_Y11_N30
\L5|L26|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L26|F[1]~1_combout\ = ( \L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[3]~1_combout\ & ((!\L5|L18|m[0]~5_combout\ & ((\L5|L18|m[2]~0_combout\))) # (\L5|L18|m[0]~5_combout\ & (\L5|L18|m[4]~2_combout\)))) # (\L5|L18|m[3]~1_combout\ 
-- & (((\L5|L18|m[0]~5_combout\ & \L5|L18|m[2]~0_combout\)) # (\L5|L18|m[4]~2_combout\))) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[3]~1_combout\ & ((!\L5|L18|m[0]~5_combout\ & ((\L5|L18|m[2]~0_combout\))) # 
-- (\L5|L18|m[0]~5_combout\ & (\L5|L18|m[4]~2_combout\)))) # (\L5|L18|m[3]~1_combout\ & (((\L5|L18|m[0]~5_combout\ & \L5|L18|m[2]~0_combout\)) # (\L5|L18|m[4]~2_combout\))) ) ) ) # ( \L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[1]~3_combout\ & ( 
-- (!\L5|L18|m[3]~1_combout\ & ((!\L5|L18|m[0]~5_combout\ & ((\L5|L18|m[2]~0_combout\))) # (\L5|L18|m[0]~5_combout\ & (\L5|L18|m[4]~2_combout\)))) # (\L5|L18|m[3]~1_combout\ & (((\L5|L18|m[0]~5_combout\ & \L5|L18|m[2]~0_combout\)) # 
-- (\L5|L18|m[4]~2_combout\))) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[0]~5_combout\ & (((\L5|L18|m[4]~2_combout\ & \L5|L18|m[2]~0_combout\)) # (\L5|L18|m[3]~1_combout\))) # (\L5|L18|m[0]~5_combout\ & 
-- (((\L5|L18|m[2]~0_combout\) # (\L5|L18|m[4]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101111111000100111011011100010011101101110001001110110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[3]~1_combout\,
	datab => \L5|L18|ALT_INV_m[4]~2_combout\,
	datac => \L5|L18|ALT_INV_m[0]~5_combout\,
	datad => \L5|L18|ALT_INV_m[2]~0_combout\,
	datae => \L5|L18|ALT_INV_m[1]~4_combout\,
	dataf => \L5|L18|ALT_INV_m[1]~3_combout\,
	combout => \L5|L26|F[1]~1_combout\);

-- Location: LABCELL_X88_Y11_N48
\L5|L26|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L26|F[2]~2_combout\ = ( \L5|L18|m[1]~4_combout\ & ( \L5|L18|m[0]~5_combout\ & ( (!\L5|L18|m[4]~2_combout\ & (\L5|L18|m[3]~1_combout\ & \L5|L18|m[2]~0_combout\)) # (\L5|L18|m[4]~2_combout\ & ((\L5|L18|m[2]~0_combout\) # (\L5|L18|m[3]~1_combout\))) ) ) 
-- ) # ( !\L5|L18|m[1]~4_combout\ & ( \L5|L18|m[0]~5_combout\ & ( (!\L5|L18|m[3]~1_combout\ & ((!\L5|L18|m[2]~0_combout\ & (!\L5|L18|m[1]~3_combout\)) # (\L5|L18|m[2]~0_combout\ & ((\L5|L18|m[4]~2_combout\))))) # (\L5|L18|m[3]~1_combout\ & 
-- (((\L5|L18|m[2]~0_combout\) # (\L5|L18|m[4]~2_combout\)))) ) ) ) # ( \L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[0]~5_combout\ & ( \L5|L18|m[4]~2_combout\ ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[0]~5_combout\ & ( (!\L5|L18|m[1]~3_combout\ & 
-- ((!\L5|L18|m[4]~2_combout\ & (\L5|L18|m[3]~1_combout\ & \L5|L18|m[2]~0_combout\)) # (\L5|L18|m[4]~2_combout\ & ((\L5|L18|m[2]~0_combout\) # (\L5|L18|m[3]~1_combout\))))) # (\L5|L18|m[1]~3_combout\ & (\L5|L18|m[4]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100111011001100110011001110100011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[1]~3_combout\,
	datab => \L5|L18|ALT_INV_m[4]~2_combout\,
	datac => \L5|L18|ALT_INV_m[3]~1_combout\,
	datad => \L5|L18|ALT_INV_m[2]~0_combout\,
	datae => \L5|L18|ALT_INV_m[1]~4_combout\,
	dataf => \L5|L18|ALT_INV_m[0]~5_combout\,
	combout => \L5|L26|F[2]~2_combout\);

-- Location: LABCELL_X88_Y11_N54
\L5|L26|F[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L26|F[3]~3_combout\ = ( \L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[3]~1_combout\ & ((!\L5|L18|m[4]~2_combout\ & (!\L5|L18|m[0]~5_combout\ $ (\L5|L18|m[2]~0_combout\))) # (\L5|L18|m[4]~2_combout\ & ((!\L5|L18|m[0]~5_combout\) # 
-- (!\L5|L18|m[2]~0_combout\))))) # (\L5|L18|m[3]~1_combout\ & (\L5|L18|m[4]~2_combout\)) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[3]~1_combout\ & ((!\L5|L18|m[4]~2_combout\ & (!\L5|L18|m[0]~5_combout\ $ 
-- (\L5|L18|m[2]~0_combout\))) # (\L5|L18|m[4]~2_combout\ & ((!\L5|L18|m[0]~5_combout\) # (!\L5|L18|m[2]~0_combout\))))) # (\L5|L18|m[3]~1_combout\ & (\L5|L18|m[4]~2_combout\)) ) ) ) # ( \L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[1]~3_combout\ & ( 
-- (!\L5|L18|m[3]~1_combout\ & ((!\L5|L18|m[4]~2_combout\ & (!\L5|L18|m[0]~5_combout\ $ (\L5|L18|m[2]~0_combout\))) # (\L5|L18|m[4]~2_combout\ & ((!\L5|L18|m[0]~5_combout\) # (!\L5|L18|m[2]~0_combout\))))) # (\L5|L18|m[3]~1_combout\ & 
-- (\L5|L18|m[4]~2_combout\)) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[2]~0_combout\ & (\L5|L18|m[3]~1_combout\ & ((\L5|L18|m[0]~5_combout\) # (\L5|L18|m[4]~2_combout\)))) # (\L5|L18|m[2]~0_combout\ & 
-- (((!\L5|L18|m[0]~5_combout\) # (\L5|L18|m[4]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010111110011101100110011100110110011001110011011001100111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[3]~1_combout\,
	datab => \L5|L18|ALT_INV_m[4]~2_combout\,
	datac => \L5|L18|ALT_INV_m[0]~5_combout\,
	datad => \L5|L18|ALT_INV_m[2]~0_combout\,
	datae => \L5|L18|ALT_INV_m[1]~4_combout\,
	dataf => \L5|L18|ALT_INV_m[1]~3_combout\,
	combout => \L5|L26|F[3]~3_combout\);

-- Location: LABCELL_X88_Y11_N36
\L5|L26|F[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L26|F[4]~4_combout\ = ( \L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[4]~2_combout\ & ((!\L5|L18|m[2]~0_combout\ & ((!\L5|L18|m[0]~5_combout\))) # (\L5|L18|m[2]~0_combout\ & (!\L5|L18|m[3]~1_combout\)))) # 
-- (\L5|L18|m[4]~2_combout\ & (((!\L5|L18|m[0]~5_combout\ & \L5|L18|m[2]~0_combout\)) # (\L5|L18|m[3]~1_combout\))) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[4]~2_combout\ & ((!\L5|L18|m[2]~0_combout\ & 
-- ((!\L5|L18|m[0]~5_combout\))) # (\L5|L18|m[2]~0_combout\ & (!\L5|L18|m[3]~1_combout\)))) # (\L5|L18|m[4]~2_combout\ & (((!\L5|L18|m[0]~5_combout\ & \L5|L18|m[2]~0_combout\)) # (\L5|L18|m[3]~1_combout\))) ) ) ) # ( \L5|L18|m[1]~4_combout\ & ( 
-- !\L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[4]~2_combout\ & ((!\L5|L18|m[2]~0_combout\ & ((!\L5|L18|m[0]~5_combout\))) # (\L5|L18|m[2]~0_combout\ & (!\L5|L18|m[3]~1_combout\)))) # (\L5|L18|m[4]~2_combout\ & (((!\L5|L18|m[0]~5_combout\ & 
-- \L5|L18|m[2]~0_combout\)) # (\L5|L18|m[3]~1_combout\))) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[3]~1_combout\ & ((!\L5|L18|m[4]~2_combout\ & (!\L5|L18|m[0]~5_combout\)) # (\L5|L18|m[4]~2_combout\ & 
-- ((\L5|L18|m[2]~0_combout\))))) # (\L5|L18|m[3]~1_combout\ & (\L5|L18|m[4]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000110110011110100011011100111010001101110011101000110111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[3]~1_combout\,
	datab => \L5|L18|ALT_INV_m[4]~2_combout\,
	datac => \L5|L18|ALT_INV_m[0]~5_combout\,
	datad => \L5|L18|ALT_INV_m[2]~0_combout\,
	datae => \L5|L18|ALT_INV_m[1]~4_combout\,
	dataf => \L5|L18|ALT_INV_m[1]~3_combout\,
	combout => \L5|L26|F[4]~4_combout\);

-- Location: LABCELL_X88_Y11_N6
\L5|L26|F[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L26|F[5]~5_combout\ = ( \L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[4]~2_combout\ & (!\L5|L18|m[0]~5_combout\ & (!\L5|L18|m[3]~1_combout\ $ (\L5|L18|m[2]~0_combout\)))) # (\L5|L18|m[4]~2_combout\ & ((!\L5|L18|m[0]~5_combout\ $ 
-- (!\L5|L18|m[2]~0_combout\)) # (\L5|L18|m[3]~1_combout\))) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[4]~2_combout\ & (!\L5|L18|m[0]~5_combout\ & (!\L5|L18|m[3]~1_combout\ $ (\L5|L18|m[2]~0_combout\)))) # 
-- (\L5|L18|m[4]~2_combout\ & ((!\L5|L18|m[0]~5_combout\ $ (!\L5|L18|m[2]~0_combout\)) # (\L5|L18|m[3]~1_combout\))) ) ) ) # ( \L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[4]~2_combout\ & (!\L5|L18|m[0]~5_combout\ & 
-- (!\L5|L18|m[3]~1_combout\ $ (\L5|L18|m[2]~0_combout\)))) # (\L5|L18|m[4]~2_combout\ & ((!\L5|L18|m[0]~5_combout\ $ (!\L5|L18|m[2]~0_combout\)) # (\L5|L18|m[3]~1_combout\))) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[1]~3_combout\ & ( 
-- (!\L5|L18|m[3]~1_combout\ & ((!\L5|L18|m[4]~2_combout\ & ((!\L5|L18|m[0]~5_combout\) # (!\L5|L18|m[2]~0_combout\))) # (\L5|L18|m[4]~2_combout\ & ((\L5|L18|m[2]~0_combout\))))) # (\L5|L18|m[3]~1_combout\ & (\L5|L18|m[4]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110110011100100110111000110010011011100011001001101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[3]~1_combout\,
	datab => \L5|L18|ALT_INV_m[4]~2_combout\,
	datac => \L5|L18|ALT_INV_m[0]~5_combout\,
	datad => \L5|L18|ALT_INV_m[2]~0_combout\,
	datae => \L5|L18|ALT_INV_m[1]~4_combout\,
	dataf => \L5|L18|ALT_INV_m[1]~3_combout\,
	combout => \L5|L26|F[5]~5_combout\);

-- Location: LABCELL_X88_Y11_N0
\L5|L26|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L26|F[6]~6_combout\ = ( \L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[3]~1_combout\ & (!\L5|L18|m[4]~2_combout\ $ (((\L5|L18|m[2]~0_combout\))))) # (\L5|L18|m[3]~1_combout\ & (((\L5|L18|m[0]~5_combout\ & \L5|L18|m[2]~0_combout\)) 
-- # (\L5|L18|m[4]~2_combout\))) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( \L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[3]~1_combout\ & (!\L5|L18|m[4]~2_combout\ $ (((\L5|L18|m[2]~0_combout\))))) # (\L5|L18|m[3]~1_combout\ & (((\L5|L18|m[0]~5_combout\ & 
-- \L5|L18|m[2]~0_combout\)) # (\L5|L18|m[4]~2_combout\))) ) ) ) # ( \L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[3]~1_combout\ & (!\L5|L18|m[4]~2_combout\ $ (((\L5|L18|m[2]~0_combout\))))) # (\L5|L18|m[3]~1_combout\ & 
-- (((\L5|L18|m[0]~5_combout\ & \L5|L18|m[2]~0_combout\)) # (\L5|L18|m[4]~2_combout\))) ) ) ) # ( !\L5|L18|m[1]~4_combout\ & ( !\L5|L18|m[1]~3_combout\ & ( (!\L5|L18|m[3]~1_combout\ & ((!\L5|L18|m[4]~2_combout\ & (!\L5|L18|m[0]~5_combout\ & 
-- \L5|L18|m[2]~0_combout\)) # (\L5|L18|m[4]~2_combout\ & ((!\L5|L18|m[0]~5_combout\) # (\L5|L18|m[2]~0_combout\))))) # (\L5|L18|m[3]~1_combout\ & (\L5|L18|m[4]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000110110011100110010011011110011001001101111001100100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[3]~1_combout\,
	datab => \L5|L18|ALT_INV_m[4]~2_combout\,
	datac => \L5|L18|ALT_INV_m[0]~5_combout\,
	datad => \L5|L18|ALT_INV_m[2]~0_combout\,
	datae => \L5|L18|ALT_INV_m[1]~4_combout\,
	dataf => \L5|L18|ALT_INV_m[1]~3_combout\,
	combout => \L5|L26|F[6]~6_combout\);

-- Location: LABCELL_X85_Y10_N12
\L2|L3|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L3|Add0~21_sumout\ = SUM(( \L1|L3|counter\(4) ) + ( \L1|L2|counter\(5) ) + ( \L2|L3|Add0~10\ ))
-- \L2|L3|Add0~22\ = CARRY(( \L1|L3|counter\(4) ) + ( \L1|L2|counter\(5) ) + ( \L2|L3|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L3|ALT_INV_counter\(4),
	datac => \L1|L2|ALT_INV_counter\(5),
	cin => \L2|L3|Add0~10\,
	sumout => \L2|L3|Add0~21_sumout\,
	cout => \L2|L3|Add0~22\);

-- Location: MLABCELL_X87_Y10_N48
\L5|L18|m[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[5]~7_combout\ = ( \L5|L23|F[4]~0_combout\ & ( \L1|L2|counter\(5) & ( (\L1|L1|counter\(5) & (!\L4|STATES~0_combout\ & \SW[9]~input_o\)) ) ) ) # ( !\L5|L23|F[4]~0_combout\ & ( \L1|L2|counter\(5) & ( (!\L2|L3|Add0~21_sumout\ & 
-- \L4|STATES~0_combout\) ) ) ) # ( \L5|L23|F[4]~0_combout\ & ( !\L1|L2|counter\(5) & ( (!\L4|STATES~0_combout\ & ((!\SW[9]~input_o\) # (\L1|L1|counter\(5)))) ) ) ) # ( !\L5|L23|F[4]~0_combout\ & ( !\L1|L2|counter\(5) & ( (!\L2|L3|Add0~21_sumout\ & 
-- \L4|STATES~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100111100000101000000001100000011000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L1|ALT_INV_counter\(5),
	datab => \L2|L3|ALT_INV_Add0~21_sumout\,
	datac => \L4|ALT_INV_STATES~0_combout\,
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \L5|L23|ALT_INV_F[4]~0_combout\,
	dataf => \L1|L2|ALT_INV_counter\(5),
	combout => \L5|L18|m[5]~7_combout\);

-- Location: LABCELL_X85_Y10_N15
\L2|L3|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L3|Add0~17_sumout\ = SUM(( \L1|L2|counter\(6) ) + ( GND ) + ( \L2|L3|Add0~22\ ))
-- \L2|L3|Add0~18\ = CARRY(( \L1|L2|counter\(6) ) + ( GND ) + ( \L2|L3|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(6),
	cin => \L2|L3|Add0~22\,
	sumout => \L2|L3|Add0~17_sumout\,
	cout => \L2|L3|Add0~18\);

-- Location: LABCELL_X85_Y10_N18
\L2|L3|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L3|Add0~33_sumout\ = SUM(( \L1|L2|counter\(7) ) + ( GND ) + ( \L2|L3|Add0~18\ ))
-- \L2|L3|Add0~34\ = CARRY(( \L1|L2|counter\(7) ) + ( GND ) + ( \L2|L3|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L1|L2|ALT_INV_counter\(7),
	cin => \L2|L3|Add0~18\,
	sumout => \L2|L3|Add0~33_sumout\,
	cout => \L2|L3|Add0~34\);

-- Location: LABCELL_X85_Y10_N21
\L2|L3|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L3|Add0~29_sumout\ = SUM(( \L1|L2|counter\(8) ) + ( GND ) + ( \L2|L3|Add0~34\ ))
-- \L2|L3|Add0~30\ = CARRY(( \L1|L2|counter\(8) ) + ( GND ) + ( \L2|L3|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L2|ALT_INV_counter\(8),
	cin => \L2|L3|Add0~34\,
	sumout => \L2|L3|Add0~29_sumout\,
	cout => \L2|L3|Add0~30\);

-- Location: LABCELL_X85_Y10_N24
\L2|L3|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L2|L3|Add0~25_sumout\ = SUM(( \L1|L2|counter\(9) ) + ( GND ) + ( \L2|L3|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L1|L2|ALT_INV_counter\(9),
	cin => \L2|L3|Add0~30\,
	sumout => \L2|L3|Add0~25_sumout\);

-- Location: MLABCELL_X87_Y10_N30
\L5|L18|m[9]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[9]~8_combout\ = ( \L2|L3|Add0~25_sumout\ & ( \L1|L2|counter\(9) & ( ((\L5|L23|F[4]~0_combout\ & ((!\SW[9]~input_o\) # (\L1|L1|counter\(9))))) # (\L4|STATES~0_combout\) ) ) ) # ( !\L2|L3|Add0~25_sumout\ & ( \L1|L2|counter\(9) & ( 
-- (\L5|L23|F[4]~0_combout\ & (((!\SW[9]~input_o\) # (\L1|L1|counter\(9))) # (\L4|STATES~0_combout\))) ) ) ) # ( \L2|L3|Add0~25_sumout\ & ( !\L1|L2|counter\(9) & ( ((\SW[9]~input_o\ & (\L1|L1|counter\(9) & \L5|L23|F[4]~0_combout\))) # (\L4|STATES~0_combout\) 
-- ) ) ) # ( !\L2|L3|Add0~25_sumout\ & ( !\L1|L2|counter\(9) & ( (\L5|L23|F[4]~0_combout\ & (((\SW[9]~input_o\ & \L1|L1|counter\(9))) # (\L4|STATES~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010111010101010101011100000000110111110101010111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_STATES~0_combout\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \L1|L1|ALT_INV_counter\(9),
	datad => \L5|L23|ALT_INV_F[4]~0_combout\,
	datae => \L2|L3|ALT_INV_Add0~25_sumout\,
	dataf => \L1|L2|ALT_INV_counter\(9),
	combout => \L5|L18|m[9]~8_combout\);

-- Location: MLABCELL_X87_Y10_N18
\L5|L18|m[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[6]~6_combout\ = ( \L5|L23|F[4]~0_combout\ & ( \L1|L2|counter\(6) & ( ((!\L1|L1|counter\(6) & \SW[9]~input_o\)) # (\L4|STATES~0_combout\) ) ) ) # ( !\L5|L23|F[4]~0_combout\ & ( \L1|L2|counter\(6) & ( (\L4|STATES~0_combout\ & 
-- !\L2|L3|Add0~17_sumout\) ) ) ) # ( \L5|L23|F[4]~0_combout\ & ( !\L1|L2|counter\(6) & ( ((!\L1|L1|counter\(6)) # (!\SW[9]~input_o\)) # (\L4|STATES~0_combout\) ) ) ) # ( !\L5|L23|F[4]~0_combout\ & ( !\L1|L2|counter\(6) & ( (\L4|STATES~0_combout\ & 
-- !\L2|L3|Add0~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000111111111101110101010000010100000101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_STATES~0_combout\,
	datab => \L1|L1|ALT_INV_counter\(6),
	datac => \L2|L3|ALT_INV_Add0~17_sumout\,
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \L5|L23|ALT_INV_F[4]~0_combout\,
	dataf => \L1|L2|ALT_INV_counter\(6),
	combout => \L5|L18|m[6]~6_combout\);

-- Location: MLABCELL_X87_Y10_N54
\L5|L18|m[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[7]~10_combout\ = ( \L5|L23|F[4]~0_combout\ & ( \L1|L2|counter\(7) & ( ((!\L1|L1|counter\(7) & \SW[9]~input_o\)) # (\L4|STATES~0_combout\) ) ) ) # ( !\L5|L23|F[4]~0_combout\ & ( \L1|L2|counter\(7) & ( (\L4|STATES~0_combout\ & 
-- !\L2|L3|Add0~33_sumout\) ) ) ) # ( \L5|L23|F[4]~0_combout\ & ( !\L1|L2|counter\(7) & ( ((!\L1|L1|counter\(7)) # (!\SW[9]~input_o\)) # (\L4|STATES~0_combout\) ) ) ) # ( !\L5|L23|F[4]~0_combout\ & ( !\L1|L2|counter\(7) & ( (\L4|STATES~0_combout\ & 
-- !\L2|L3|Add0~33_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100111111111111010101000100010001000101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_STATES~0_combout\,
	datab => \L2|L3|ALT_INV_Add0~33_sumout\,
	datac => \L1|L1|ALT_INV_counter\(7),
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \L5|L23|ALT_INV_F[4]~0_combout\,
	dataf => \L1|L2|ALT_INV_counter\(7),
	combout => \L5|L18|m[7]~10_combout\);

-- Location: MLABCELL_X87_Y10_N12
\L5|L18|m[8]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[8]~9_combout\ = ( \L2|L3|Add0~29_sumout\ & ( \SW[9]~input_o\ & ( (!\L5|L23|F[4]~0_combout\) # ((!\L4|STATES~0_combout\ & !\L1|L1|counter\(8))) ) ) ) # ( !\L2|L3|Add0~29_sumout\ & ( \SW[9]~input_o\ & ( (!\L4|STATES~0_combout\ & 
-- ((!\L1|L1|counter\(8)) # (!\L5|L23|F[4]~0_combout\))) ) ) ) # ( \L2|L3|Add0~29_sumout\ & ( !\SW[9]~input_o\ & ( (!\L5|L23|F[4]~0_combout\) # ((!\L4|STATES~0_combout\ & \L1|L2|counter\(8))) ) ) ) # ( !\L2|L3|Add0~29_sumout\ & ( !\SW[9]~input_o\ & ( 
-- (!\L4|STATES~0_combout\ & ((!\L5|L23|F[4]~0_combout\) # (\L1|L2|counter\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010111100001111101010101000101010001111100011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_STATES~0_combout\,
	datab => \L1|L1|ALT_INV_counter\(8),
	datac => \L5|L23|ALT_INV_F[4]~0_combout\,
	datad => \L1|L2|ALT_INV_counter\(8),
	datae => \L2|L3|ALT_INV_Add0~29_sumout\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \L5|L18|m[8]~9_combout\);

-- Location: MLABCELL_X87_Y10_N24
\L5|L25|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L25|F[0]~0_combout\ = ( \L5|L18|m[8]~9_combout\ & ( ((!\L5|L18|m[5]~7_combout\ & (!\L5|L18|m[6]~6_combout\ $ (!\L5|L18|m[7]~10_combout\)))) # (\L5|L18|m[9]~8_combout\) ) ) # ( !\L5|L18|m[8]~9_combout\ & ( (!\L5|L18|m[5]~7_combout\ & 
-- (!\L5|L18|m[9]~8_combout\ $ (((!\L5|L18|m[6]~6_combout\) # (!\L5|L18|m[7]~10_combout\))))) # (\L5|L18|m[5]~7_combout\ & (((\L5|L18|m[6]~6_combout\ & !\L5|L18|m[7]~10_combout\)) # (\L5|L18|m[9]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100111001001101110011100100111011101100110011101110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[5]~7_combout\,
	datab => \L5|L18|ALT_INV_m[9]~8_combout\,
	datac => \L5|L18|ALT_INV_m[6]~6_combout\,
	datad => \L5|L18|ALT_INV_m[7]~10_combout\,
	dataf => \L5|L18|ALT_INV_m[8]~9_combout\,
	combout => \L5|L25|F[0]~0_combout\);

-- Location: MLABCELL_X87_Y10_N27
\L5|L25|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L25|F[1]~1_combout\ = ( \L5|L18|m[6]~6_combout\ & ( (!\L5|L18|m[5]~7_combout\ & ((!\L5|L18|m[8]~9_combout\ & ((!\L5|L18|m[7]~10_combout\))) # (\L5|L18|m[8]~9_combout\ & (\L5|L18|m[9]~8_combout\)))) # (\L5|L18|m[5]~7_combout\ & 
-- (((\L5|L18|m[8]~9_combout\ & !\L5|L18|m[7]~10_combout\)) # (\L5|L18|m[9]~8_combout\))) ) ) # ( !\L5|L18|m[6]~6_combout\ & ( (!\L5|L18|m[5]~7_combout\ & (((\L5|L18|m[9]~8_combout\ & !\L5|L18|m[7]~10_combout\)) # (\L5|L18|m[8]~9_combout\))) # 
-- (\L5|L18|m[5]~7_combout\ & (((!\L5|L18|m[7]~10_combout\)) # (\L5|L18|m[9]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100011011011111110001101110110111000100111011011100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[5]~7_combout\,
	datab => \L5|L18|ALT_INV_m[9]~8_combout\,
	datac => \L5|L18|ALT_INV_m[8]~9_combout\,
	datad => \L5|L18|ALT_INV_m[7]~10_combout\,
	dataf => \L5|L18|ALT_INV_m[6]~6_combout\,
	combout => \L5|L25|F[1]~1_combout\);

-- Location: MLABCELL_X87_Y10_N42
\L5|L25|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L25|F[2]~2_combout\ = ( \L5|L18|m[8]~9_combout\ & ( ((!\L5|L18|m[7]~10_combout\ & ((!\L5|L18|m[6]~6_combout\) # (\L5|L18|m[5]~7_combout\)))) # (\L5|L18|m[9]~8_combout\) ) ) # ( !\L5|L18|m[8]~9_combout\ & ( (!\L5|L18|m[7]~10_combout\ & 
-- (((\L5|L18|m[9]~8_combout\)))) # (\L5|L18|m[7]~10_combout\ & ((!\L5|L18|m[5]~7_combout\ & (\L5|L18|m[9]~8_combout\ & \L5|L18|m[6]~6_combout\)) # (\L5|L18|m[5]~7_combout\ & ((!\L5|L18|m[6]~6_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010010001100110101001011110111001100111111011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[5]~7_combout\,
	datab => \L5|L18|ALT_INV_m[9]~8_combout\,
	datac => \L5|L18|ALT_INV_m[6]~6_combout\,
	datad => \L5|L18|ALT_INV_m[7]~10_combout\,
	dataf => \L5|L18|ALT_INV_m[8]~9_combout\,
	combout => \L5|L25|F[2]~2_combout\);

-- Location: MLABCELL_X87_Y10_N45
\L5|L25|F[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L25|F[3]~3_combout\ = ( \L5|L18|m[6]~6_combout\ & ( (!\L5|L18|m[5]~7_combout\ & (((!\L5|L18|m[8]~9_combout\ & \L5|L18|m[7]~10_combout\)) # (\L5|L18|m[9]~8_combout\))) # (\L5|L18|m[5]~7_combout\ & (!\L5|L18|m[9]~8_combout\ $ 
-- (((\L5|L18|m[7]~10_combout\) # (\L5|L18|m[8]~9_combout\))))) ) ) # ( !\L5|L18|m[6]~6_combout\ & ( (!\L5|L18|m[7]~10_combout\ & ((!\L5|L18|m[5]~7_combout\) # ((\L5|L18|m[9]~8_combout\)))) # (\L5|L18|m[7]~10_combout\ & (\L5|L18|m[8]~9_combout\ & 
-- ((\L5|L18|m[9]~8_combout\) # (\L5|L18|m[5]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100000111101110110000011101100011101100110110001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[5]~7_combout\,
	datab => \L5|L18|ALT_INV_m[9]~8_combout\,
	datac => \L5|L18|ALT_INV_m[8]~9_combout\,
	datad => \L5|L18|ALT_INV_m[7]~10_combout\,
	dataf => \L5|L18|ALT_INV_m[6]~6_combout\,
	combout => \L5|L25|F[3]~3_combout\);

-- Location: MLABCELL_X87_Y10_N36
\L5|L25|F[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L25|F[4]~4_combout\ = ( \L5|L18|m[8]~9_combout\ & ( ((!\L5|L18|m[5]~7_combout\ & (\L5|L18|m[6]~6_combout\ & \L5|L18|m[7]~10_combout\))) # (\L5|L18|m[9]~8_combout\) ) ) # ( !\L5|L18|m[8]~9_combout\ & ( (!\L5|L18|m[5]~7_combout\ & 
-- ((!\L5|L18|m[9]~8_combout\) # ((!\L5|L18|m[7]~10_combout\)))) # (\L5|L18|m[5]~7_combout\ & (!\L5|L18|m[7]~10_combout\ & (!\L5|L18|m[9]~8_combout\ $ (!\L5|L18|m[6]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111010001000101111101000100000110011001110110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[5]~7_combout\,
	datab => \L5|L18|ALT_INV_m[9]~8_combout\,
	datac => \L5|L18|ALT_INV_m[6]~6_combout\,
	datad => \L5|L18|ALT_INV_m[7]~10_combout\,
	dataf => \L5|L18|ALT_INV_m[8]~9_combout\,
	combout => \L5|L25|F[4]~4_combout\);

-- Location: MLABCELL_X87_Y10_N39
\L5|L25|F[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L25|F[5]~5_combout\ = ( \L5|L18|m[6]~6_combout\ & ( (!\L5|L18|m[9]~8_combout\ & (!\L5|L18|m[5]~7_combout\ & (!\L5|L18|m[8]~9_combout\ $ (!\L5|L18|m[7]~10_combout\)))) # (\L5|L18|m[9]~8_combout\ & ((!\L5|L18|m[5]~7_combout\ $ 
-- (\L5|L18|m[7]~10_combout\)) # (\L5|L18|m[8]~9_combout\))) ) ) # ( !\L5|L18|m[6]~6_combout\ & ( (!\L5|L18|m[9]~8_combout\ & (!\L5|L18|m[8]~9_combout\ & ((!\L5|L18|m[5]~7_combout\) # (\L5|L18|m[7]~10_combout\)))) # (\L5|L18|m[9]~8_combout\ & 
-- (((!\L5|L18|m[7]~10_combout\) # (\L5|L18|m[8]~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001111000011101100111100001100101011100100110010101110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[5]~7_combout\,
	datab => \L5|L18|ALT_INV_m[9]~8_combout\,
	datac => \L5|L18|ALT_INV_m[8]~9_combout\,
	datad => \L5|L18|ALT_INV_m[7]~10_combout\,
	dataf => \L5|L18|ALT_INV_m[6]~6_combout\,
	combout => \L5|L25|F[5]~5_combout\);

-- Location: MLABCELL_X87_Y10_N6
\L5|L25|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L25|F[6]~6_combout\ = ( \L5|L18|m[9]~8_combout\ & ( ((!\L5|L18|m[7]~10_combout\) # ((!\L5|L18|m[5]~7_combout\ & !\L5|L18|m[6]~6_combout\))) # (\L5|L18|m[8]~9_combout\) ) ) # ( !\L5|L18|m[9]~8_combout\ & ( (!\L5|L18|m[5]~7_combout\ & 
-- (!\L5|L18|m[8]~9_combout\ & (!\L5|L18|m[6]~6_combout\ $ (\L5|L18|m[7]~10_combout\)))) # (\L5|L18|m[5]~7_combout\ & (\L5|L18|m[6]~6_combout\ & (!\L5|L18|m[8]~9_combout\ $ (!\L5|L18|m[7]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100001100100000010000110011111111101100111111111110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[5]~7_combout\,
	datab => \L5|L18|ALT_INV_m[8]~9_combout\,
	datac => \L5|L18|ALT_INV_m[6]~6_combout\,
	datad => \L5|L18|ALT_INV_m[7]~10_combout\,
	dataf => \L5|L18|ALT_INV_m[9]~8_combout\,
	combout => \L5|L25|F[6]~6_combout\);

-- Location: MLABCELL_X84_Y10_N36
\L5|L18|m[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[14]~13_combout\ = ( \L4|CS.E2~q\ & ( (\L1|L3|counter\(4) & (\SW[9]~input_o\ & (!\L4|CS.E3~q\ & \L4|CS.E0~q\))) ) ) # ( !\L4|CS.E2~q\ & ( (\L4|CS.E3~q\ & \L4|CS.E0~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|L3|ALT_INV_counter\(4),
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \L4|ALT_INV_CS.E3~q\,
	datad => \L4|ALT_INV_CS.E0~q\,
	dataf => \L4|ALT_INV_CS.E2~q\,
	combout => \L5|L18|m[14]~13_combout\);

-- Location: MLABCELL_X84_Y10_N57
\L5|L18|m[10]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[10]~11_combout\ = (!\SW[9]~input_o\ & (\L0|L0|WideOr19~1_combout\ & (\L0|L0|WideOr19~0_combout\))) # (\SW[9]~input_o\ & (((!\L1|L3|counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100010000000111110001000000011111000100000001111100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr19~1_combout\,
	datab => \L0|L0|ALT_INV_WideOr19~0_combout\,
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \L1|L3|ALT_INV_counter\(0),
	combout => \L5|L18|m[10]~11_combout\);

-- Location: MLABCELL_X84_Y10_N27
\L5|L18|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|Equal1~0_combout\ = ( \L5|L23|F[4]~0_combout\ & ( \L4|CS.E2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L4|ALT_INV_CS.E2~q\,
	dataf => \L5|L23|ALT_INV_F[4]~0_combout\,
	combout => \L5|L18|Equal1~0_combout\);

-- Location: MLABCELL_X84_Y10_N48
\L5|L18|m[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[13]~14_combout\ = ( \L5|L18|Equal1~0_combout\ & ( \SW[9]~input_o\ & ( (!\L4|STATES~0_combout\ & !\L1|L3|counter\(3)) ) ) ) # ( !\L5|L18|Equal1~0_combout\ & ( \SW[9]~input_o\ & ( !\L4|STATES~0_combout\ ) ) ) # ( \L5|L18|Equal1~0_combout\ & ( 
-- !\SW[9]~input_o\ & ( (!\L4|STATES~0_combout\ & ((!\L0|L0|WideOr17~0_combout\) # (!\L0|L0|WideOr16~0_combout\))) ) ) ) # ( !\L5|L18|Equal1~0_combout\ & ( !\SW[9]~input_o\ & ( !\L4|STATES~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111000001110000011110000111100001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr17~0_combout\,
	datab => \L0|L0|ALT_INV_WideOr16~0_combout\,
	datac => \L4|ALT_INV_STATES~0_combout\,
	datad => \L1|L3|ALT_INV_counter\(3),
	datae => \L5|L18|ALT_INV_Equal1~0_combout\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \L5|L18|m[13]~14_combout\);

-- Location: MLABCELL_X84_Y9_N48
\L5|L18|m[11]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[11]~19_combout\ = ( !\SW[9]~input_o\ & ( (!\L4|CS.E0~q\) # ((\L4|CS.E2~q\ & (((!\L0|L0|WideOr19~0_combout\) # (\L0|L0|WideOr18~0_combout\)) # (\L4|CS.E3~q\)))) ) ) # ( \SW[9]~input_o\ & ( ((!\L4|CS.E0~q\) # ((\L4|CS.E2~q\ & ((\L1|L3|counter\(1)) 
-- # (\L4|CS.E3~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111111111111111111111111111100110001001100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E3~q\,
	datab => \L4|ALT_INV_CS.E2~q\,
	datac => \L1|L3|ALT_INV_counter\(1),
	datad => \L0|L0|ALT_INV_WideOr18~0_combout\,
	datae => \ALT_INV_SW[9]~input_o\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	datag => \L0|L0|ALT_INV_WideOr19~0_combout\,
	combout => \L5|L18|m[11]~19_combout\);

-- Location: MLABCELL_X84_Y7_N54
\L5|L18|m[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[12]~12_combout\ = ( \L0|L0|WideOr17~1_combout\ & ( (\L5|L18|Equal1~0_combout\ & ((!\SW[9]~input_o\ & ((\L0|L0|WideOr17~0_combout\))) # (\SW[9]~input_o\ & (\L1|L3|counter\(2))))) ) ) # ( !\L0|L0|WideOr17~1_combout\ & ( (\SW[9]~input_o\ & 
-- (\L1|L3|counter\(2) & \L5|L18|Equal1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000010110000000100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \L1|L3|ALT_INV_counter\(2),
	datac => \L5|L18|ALT_INV_Equal1~0_combout\,
	datad => \L0|L0|ALT_INV_WideOr17~0_combout\,
	dataf => \L0|L0|ALT_INV_WideOr17~1_combout\,
	combout => \L5|L18|m[12]~12_combout\);

-- Location: MLABCELL_X84_Y10_N6
\L5|L24|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L24|F[0]~0_combout\ = ( \L5|L18|Equal1~0_combout\ & ( \L5|L18|m[12]~12_combout\ & ( ((\L5|L18|m[11]~19_combout\ & (!\L5|L18|m[10]~11_combout\ $ (!\L5|L18|m[13]~14_combout\)))) # (\L5|L18|m[14]~13_combout\) ) ) ) # ( !\L5|L18|Equal1~0_combout\ & ( 
-- \L5|L18|m[12]~12_combout\ & ( ((\L5|L18|m[11]~19_combout\ & ((\L5|L18|m[13]~14_combout\) # (\L5|L18|m[10]~11_combout\)))) # (\L5|L18|m[14]~13_combout\) ) ) ) # ( \L5|L18|Equal1~0_combout\ & ( !\L5|L18|m[12]~12_combout\ & ( (!\L5|L18|m[14]~13_combout\ & 
-- (\L5|L18|m[10]~11_combout\ & (!\L5|L18|m[13]~14_combout\ $ (\L5|L18|m[11]~19_combout\)))) # (\L5|L18|m[14]~13_combout\ & ((!\L5|L18|m[10]~11_combout\) # ((!\L5|L18|m[13]~14_combout\) # (!\L5|L18|m[11]~19_combout\)))) ) ) ) # ( !\L5|L18|Equal1~0_combout\ & 
-- ( !\L5|L18|m[12]~12_combout\ & ( \L5|L18|m[14]~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101011101010101011001010101011111110101010101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[14]~13_combout\,
	datab => \L5|L18|ALT_INV_m[10]~11_combout\,
	datac => \L5|L18|ALT_INV_m[13]~14_combout\,
	datad => \L5|L18|ALT_INV_m[11]~19_combout\,
	datae => \L5|L18|ALT_INV_Equal1~0_combout\,
	dataf => \L5|L18|ALT_INV_m[12]~12_combout\,
	combout => \L5|L24|F[0]~0_combout\);

-- Location: MLABCELL_X84_Y7_N42
\L5|L24|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L24|F[1]~1_combout\ = ( \L5|L18|m[12]~12_combout\ & ( \L5|L18|Equal1~0_combout\ & ( ((!\L5|L18|m[13]~14_combout\ & ((!\L5|L18|m[10]~11_combout\) # (!\L5|L18|m[11]~19_combout\))) # (\L5|L18|m[13]~14_combout\ & (!\L5|L18|m[10]~11_combout\ $ 
-- (\L5|L18|m[11]~19_combout\)))) # (\L5|L18|m[14]~13_combout\) ) ) ) # ( !\L5|L18|m[12]~12_combout\ & ( \L5|L18|Equal1~0_combout\ & ( (!\L5|L18|m[10]~11_combout\ & (((\L5|L18|m[14]~13_combout\)))) # (\L5|L18|m[10]~11_combout\ & (!\L5|L18|m[13]~14_combout\ & 
-- ((!\L5|L18|m[11]~19_combout\) # (\L5|L18|m[14]~13_combout\)))) ) ) ) # ( \L5|L18|m[12]~12_combout\ & ( !\L5|L18|Equal1~0_combout\ & ( (!\L5|L18|m[13]~14_combout\) # ((!\L5|L18|m[11]~19_combout\) # (\L5|L18|m[14]~13_combout\)) ) ) ) # ( 
-- !\L5|L18|m[12]~12_combout\ & ( !\L5|L18|Equal1~0_combout\ & ( \L5|L18|m[14]~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111110101111111100100000111011101110100111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[13]~14_combout\,
	datab => \L5|L18|ALT_INV_m[10]~11_combout\,
	datac => \L5|L18|ALT_INV_m[11]~19_combout\,
	datad => \L5|L18|ALT_INV_m[14]~13_combout\,
	datae => \L5|L18|ALT_INV_m[12]~12_combout\,
	dataf => \L5|L18|ALT_INV_Equal1~0_combout\,
	combout => \L5|L24|F[1]~1_combout\);

-- Location: MLABCELL_X84_Y10_N0
\L5|L24|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L24|F[2]~2_combout\ = ( \L5|L18|Equal1~0_combout\ & ( \L5|L18|m[12]~12_combout\ & ( ((!\L5|L18|m[13]~14_combout\ & ((!\L5|L18|m[10]~11_combout\) # (!\L5|L18|m[11]~19_combout\)))) # (\L5|L18|m[14]~13_combout\) ) ) ) # ( !\L5|L18|Equal1~0_combout\ & ( 
-- \L5|L18|m[12]~12_combout\ & ( (!\L5|L18|m[13]~14_combout\) # (\L5|L18|m[14]~13_combout\) ) ) ) # ( \L5|L18|Equal1~0_combout\ & ( !\L5|L18|m[12]~12_combout\ & ( (!\L5|L18|m[13]~14_combout\ & (\L5|L18|m[14]~13_combout\)) # (\L5|L18|m[13]~14_combout\ & 
-- ((!\L5|L18|m[10]~11_combout\ & ((!\L5|L18|m[11]~19_combout\))) # (\L5|L18|m[10]~11_combout\ & (\L5|L18|m[14]~13_combout\ & \L5|L18|m[11]~19_combout\)))) ) ) ) # ( !\L5|L18|Equal1~0_combout\ & ( !\L5|L18|m[12]~12_combout\ & ( (!\L5|L18|m[13]~14_combout\ & 
-- (\L5|L18|m[14]~13_combout\)) # (\L5|L18|m[13]~14_combout\ & ((!\L5|L18|m[11]~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010000010111000101000111110101111101011111010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[14]~13_combout\,
	datab => \L5|L18|ALT_INV_m[10]~11_combout\,
	datac => \L5|L18|ALT_INV_m[13]~14_combout\,
	datad => \L5|L18|ALT_INV_m[11]~19_combout\,
	datae => \L5|L18|ALT_INV_Equal1~0_combout\,
	dataf => \L5|L18|ALT_INV_m[12]~12_combout\,
	combout => \L5|L24|F[2]~2_combout\);

-- Location: MLABCELL_X84_Y10_N12
\L5|L24|F[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L24|F[3]~3_combout\ = ( \L5|L18|Equal1~0_combout\ & ( \L5|L18|m[12]~12_combout\ & ( (!\L5|L18|m[10]~11_combout\ & (!\L5|L18|m[14]~13_combout\ $ (((!\L5|L18|m[13]~14_combout\) # (!\L5|L18|m[11]~19_combout\))))) # (\L5|L18|m[10]~11_combout\ & 
-- (((!\L5|L18|m[11]~19_combout\)) # (\L5|L18|m[14]~13_combout\))) ) ) ) # ( !\L5|L18|Equal1~0_combout\ & ( \L5|L18|m[12]~12_combout\ & ( (!\L5|L18|m[14]~13_combout\ & (((\L5|L18|m[13]~14_combout\ & \L5|L18|m[11]~19_combout\)))) # (\L5|L18|m[14]~13_combout\ 
-- & (((!\L5|L18|m[13]~14_combout\) # (!\L5|L18|m[11]~19_combout\)) # (\L5|L18|m[10]~11_combout\))) ) ) ) # ( \L5|L18|Equal1~0_combout\ & ( !\L5|L18|m[12]~12_combout\ & ( (!\L5|L18|m[10]~11_combout\ & ((!\L5|L18|m[11]~19_combout\ & 
-- ((!\L5|L18|m[13]~14_combout\))) # (\L5|L18|m[11]~19_combout\ & (\L5|L18|m[14]~13_combout\)))) # (\L5|L18|m[10]~11_combout\ & ((!\L5|L18|m[13]~14_combout\ & (\L5|L18|m[14]~13_combout\)) # (\L5|L18|m[13]~14_combout\ & ((\L5|L18|m[11]~19_combout\))))) ) ) ) 
-- # ( !\L5|L18|Equal1~0_combout\ & ( !\L5|L18|m[12]~12_combout\ & ( (!\L5|L18|m[11]~19_combout\ & ((!\L5|L18|m[13]~14_combout\))) # (\L5|L18|m[11]~19_combout\ & (\L5|L18|m[14]~13_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010101110100000101011101010101010110110111011101011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[14]~13_combout\,
	datab => \L5|L18|ALT_INV_m[10]~11_combout\,
	datac => \L5|L18|ALT_INV_m[13]~14_combout\,
	datad => \L5|L18|ALT_INV_m[11]~19_combout\,
	datae => \L5|L18|ALT_INV_Equal1~0_combout\,
	dataf => \L5|L18|ALT_INV_m[12]~12_combout\,
	combout => \L5|L24|F[3]~3_combout\);

-- Location: MLABCELL_X84_Y10_N30
\L5|L24|F[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L24|F[4]~4_combout\ = ( \L5|L18|Equal1~0_combout\ & ( \L5|L18|m[12]~12_combout\ & ( (!\L5|L18|m[13]~14_combout\ & (\L5|L18|m[14]~13_combout\)) # (\L5|L18|m[13]~14_combout\ & ((!\L5|L18|m[14]~13_combout\ $ (!\L5|L18|m[11]~19_combout\)) # 
-- (\L5|L18|m[10]~11_combout\))) ) ) ) # ( !\L5|L18|Equal1~0_combout\ & ( \L5|L18|m[12]~12_combout\ & ( (!\L5|L18|m[14]~13_combout\ & (((\L5|L18|m[13]~14_combout\ & \L5|L18|m[11]~19_combout\)))) # (\L5|L18|m[14]~13_combout\ & (((!\L5|L18|m[13]~14_combout\) # 
-- (!\L5|L18|m[11]~19_combout\)) # (\L5|L18|m[10]~11_combout\))) ) ) ) # ( \L5|L18|Equal1~0_combout\ & ( !\L5|L18|m[12]~12_combout\ & ( (!\L5|L18|m[14]~13_combout\ & (\L5|L18|m[10]~11_combout\ & ((\L5|L18|m[11]~19_combout\) # (\L5|L18|m[13]~14_combout\)))) # 
-- (\L5|L18|m[14]~13_combout\ & (((!\L5|L18|m[13]~14_combout\)))) ) ) ) # ( !\L5|L18|Equal1~0_combout\ & ( !\L5|L18|m[12]~12_combout\ & ( (\L5|L18|m[14]~13_combout\ & !\L5|L18|m[13]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100100111001001010101010110110101011101011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[14]~13_combout\,
	datab => \L5|L18|ALT_INV_m[10]~11_combout\,
	datac => \L5|L18|ALT_INV_m[13]~14_combout\,
	datad => \L5|L18|ALT_INV_m[11]~19_combout\,
	datae => \L5|L18|ALT_INV_Equal1~0_combout\,
	dataf => \L5|L18|ALT_INV_m[12]~12_combout\,
	combout => \L5|L24|F[4]~4_combout\);

-- Location: MLABCELL_X84_Y10_N39
\L5|L18|m[12]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[12]~15_combout\ = ( \L0|L0|WideOr17~1_combout\ & ( (!\SW[9]~input_o\ & ((\L0|L0|WideOr17~0_combout\))) # (\SW[9]~input_o\ & (\L1|L3|counter\(2))) ) ) # ( !\L0|L0|WideOr17~1_combout\ & ( (\SW[9]~input_o\ & \L1|L3|counter\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \L1|L3|ALT_INV_counter\(2),
	datad => \L0|L0|ALT_INV_WideOr17~0_combout\,
	dataf => \L0|L0|ALT_INV_WideOr17~1_combout\,
	combout => \L5|L18|m[12]~15_combout\);

-- Location: MLABCELL_X84_Y10_N42
\L5|L24|F[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L24|F[5]~5_combout\ = ( \L5|L18|Equal1~0_combout\ & ( \L5|L18|m[12]~15_combout\ & ( (!\L5|L18|m[14]~13_combout\ & (\L5|L18|m[10]~11_combout\ & (!\L5|L18|m[11]~19_combout\ $ (!\L5|L18|m[13]~14_combout\)))) # (\L5|L18|m[14]~13_combout\ & 
-- ((!\L5|L18|m[11]~19_combout\) # ((!\L5|L18|m[13]~14_combout\) # (\L5|L18|m[10]~11_combout\)))) ) ) ) # ( !\L5|L18|Equal1~0_combout\ & ( \L5|L18|m[12]~15_combout\ & ( !\L5|L18|m[14]~13_combout\ $ (((!\L5|L18|m[13]~14_combout\) # 
-- (\L5|L18|m[11]~19_combout\))) ) ) ) # ( \L5|L18|Equal1~0_combout\ & ( !\L5|L18|m[12]~15_combout\ & ( !\L5|L18|m[14]~13_combout\ $ (((!\L5|L18|m[13]~14_combout\) # ((\L5|L18|m[11]~19_combout\ & !\L5|L18|m[10]~11_combout\)))) ) ) ) # ( 
-- !\L5|L18|Equal1~0_combout\ & ( !\L5|L18|m[12]~15_combout\ & ( !\L5|L18|m[14]~13_combout\ $ (((!\L5|L18|m[13]~14_combout\) # (\L5|L18|m[11]~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101011001010110010101101001011001010110010101010001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[14]~13_combout\,
	datab => \L5|L18|ALT_INV_m[11]~19_combout\,
	datac => \L5|L18|ALT_INV_m[13]~14_combout\,
	datad => \L5|L18|ALT_INV_m[10]~11_combout\,
	datae => \L5|L18|ALT_INV_Equal1~0_combout\,
	dataf => \L5|L18|ALT_INV_m[12]~15_combout\,
	combout => \L5|L24|F[5]~5_combout\);

-- Location: MLABCELL_X84_Y7_N30
\L5|L24|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L24|F[6]~6_combout\ = ( \L5|L18|m[12]~12_combout\ & ( \L5|L18|Equal1~0_combout\ & ( ((!\L5|L18|m[13]~14_combout\ & (!\L5|L18|m[10]~11_combout\ & \L5|L18|m[11]~19_combout\)) # (\L5|L18|m[13]~14_combout\ & (\L5|L18|m[10]~11_combout\ & 
-- !\L5|L18|m[11]~19_combout\))) # (\L5|L18|m[14]~13_combout\) ) ) ) # ( !\L5|L18|m[12]~12_combout\ & ( \L5|L18|Equal1~0_combout\ & ( (!\L5|L18|m[13]~14_combout\ & (((\L5|L18|m[14]~13_combout\)))) # (\L5|L18|m[13]~14_combout\ & ((!\L5|L18|m[11]~19_combout\ & 
-- (\L5|L18|m[10]~11_combout\ & \L5|L18|m[14]~13_combout\)) # (\L5|L18|m[11]~19_combout\ & ((!\L5|L18|m[14]~13_combout\))))) ) ) ) # ( \L5|L18|m[12]~12_combout\ & ( !\L5|L18|Equal1~0_combout\ & ( ((!\L5|L18|m[13]~14_combout\ & (!\L5|L18|m[10]~11_combout\ & 
-- \L5|L18|m[11]~19_combout\))) # (\L5|L18|m[14]~13_combout\) ) ) ) # ( !\L5|L18|m[12]~12_combout\ & ( !\L5|L18|Equal1~0_combout\ & ( (!\L5|L18|m[13]~14_combout\ & ((\L5|L18|m[14]~13_combout\))) # (\L5|L18|m[13]~14_combout\ & (\L5|L18|m[11]~19_combout\ & 
-- !\L5|L18|m[14]~13_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101010000010001111111100000101101110100001100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[13]~14_combout\,
	datab => \L5|L18|ALT_INV_m[10]~11_combout\,
	datac => \L5|L18|ALT_INV_m[11]~19_combout\,
	datad => \L5|L18|ALT_INV_m[14]~13_combout\,
	datae => \L5|L18|ALT_INV_m[12]~12_combout\,
	dataf => \L5|L18|ALT_INV_Equal1~0_combout\,
	combout => \L5|L24|F[6]~6_combout\);

-- Location: MLABCELL_X87_Y10_N9
\L5|L23|F[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L23|F[4]~1_combout\ = ( \SW[9]~input_o\ & ( \L5|L23|F[4]~0_combout\ ) ) # ( !\SW[9]~input_o\ & ( (\L5|L23|F[4]~0_combout\ & !\L4|CS.E2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L5|L23|ALT_INV_F[4]~0_combout\,
	datad => \L4|ALT_INV_CS.E2~q\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \L5|L23|F[4]~1_combout\);

-- Location: MLABCELL_X82_Y9_N21
\L5|L21|Equal19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L21|Equal19~0_combout\ = ( \L5|L18|Equal1~0_combout\ & ( !\SW[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[9]~input_o\,
	dataf => \L5|L18|ALT_INV_Equal1~0_combout\,
	combout => \L5|L21|Equal19~0_combout\);

-- Location: LABCELL_X83_Y9_N18
\L5|L18|m[21]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[21]~16_combout\ = ( \L0|L1|CS.E2~q\ & ( (\L4|STATES~1_combout\ & !\L5|L21|Equal19~0_combout\) ) ) # ( !\L0|L1|CS.E2~q\ & ( (!\L5|L21|Equal19~0_combout\ & ((\L4|STATES~1_combout\))) # (\L5|L21|Equal19~0_combout\ & (!\L0|L1|CS.E3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010000011111010101000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E3~q\,
	datac => \L4|ALT_INV_STATES~1_combout\,
	datad => \L5|L21|ALT_INV_Equal19~0_combout\,
	dataf => \L0|L1|ALT_INV_CS.E2~q\,
	combout => \L5|L18|m[21]~16_combout\);

-- Location: LABCELL_X83_Y9_N57
\L5|L18|m[22]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[22]~17_combout\ = ( \L0|L1|CS.E5~q\ & ( \L5|L21|Equal19~0_combout\ ) ) # ( !\L0|L1|CS.E5~q\ & ( (\L0|L1|CS.E4~q\ & \L5|L21|Equal19~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E4~q\,
	datad => \L5|L21|ALT_INV_Equal19~0_combout\,
	dataf => \L0|L1|ALT_INV_CS.E5~q\,
	combout => \L5|L18|m[22]~17_combout\);

-- Location: MLABCELL_X82_Y9_N48
\L5|L18|m[20]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L18|m[20]~18_combout\ = ( \L0|L1|CS.E0~q\ & ( (!\L4|STATES~0_combout\ & (((!\L5|L21|Equal19~0_combout\) # (\L0|L1|CS.E2~q\)) # (\L0|L1|CS.E4~q\))) ) ) # ( !\L0|L1|CS.E0~q\ & ( !\L4|STATES~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100010011001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L1|ALT_INV_CS.E4~q\,
	datab => \L4|ALT_INV_STATES~0_combout\,
	datac => \L0|L1|ALT_INV_CS.E2~q\,
	datad => \L5|L21|ALT_INV_Equal19~0_combout\,
	dataf => \L0|L1|ALT_INV_CS.E0~q\,
	combout => \L5|L18|m[20]~18_combout\);

-- Location: LABCELL_X88_Y13_N39
\rtl~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~17_combout\ = ( \L5|L18|m[20]~18_combout\ & ( (\L5|L18|m[21]~16_combout\ & \L5|L18|m[22]~17_combout\) ) ) # ( !\L5|L18|m[20]~18_combout\ & ( (\L5|L18|m[21]~16_combout\ & !\L5|L18|m[22]~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000001010000010101010000010100000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[21]~16_combout\,
	datac => \L5|L18|ALT_INV_m[22]~17_combout\,
	datae => \L5|L18|ALT_INV_m[20]~18_combout\,
	combout => \rtl~17_combout\);

-- Location: LABCELL_X88_Y13_N18
\rtl~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~18_combout\ = ( \L5|L18|m[20]~18_combout\ & ( (!\L5|L18|m[22]~17_combout\) # (\L5|L18|m[21]~16_combout\) ) ) # ( !\L5|L18|m[20]~18_combout\ & ( (!\L5|L18|m[22]~17_combout\) # (!\L5|L18|m[21]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100110011111100111111111100111111001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L5|L18|ALT_INV_m[22]~17_combout\,
	datac => \L5|L18|ALT_INV_m[21]~16_combout\,
	datae => \L5|L18|ALT_INV_m[20]~18_combout\,
	combout => \rtl~18_combout\);

-- Location: LABCELL_X88_Y13_N51
\rtl~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~19_combout\ = ( \L5|L18|m[20]~18_combout\ & ( (!\L5|L18|m[21]~16_combout\ & !\L5|L18|m[22]~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[21]~16_combout\,
	datac => \L5|L18|ALT_INV_m[22]~17_combout\,
	datae => \L5|L18|ALT_INV_m[20]~18_combout\,
	combout => \rtl~19_combout\);

-- Location: LABCELL_X88_Y13_N57
\rtl~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~20_combout\ = ( \L5|L18|m[20]~18_combout\ & ( (!\L5|L18|m[21]~16_combout\) # (!\L5|L18|m[22]~17_combout\) ) ) # ( !\L5|L18|m[20]~18_combout\ & ( !\L5|L18|m[21]~16_combout\ $ (\L5|L18|m[22]~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101111110101111101010100101101001011111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L18|ALT_INV_m[21]~16_combout\,
	datac => \L5|L18|ALT_INV_m[22]~17_combout\,
	datae => \L5|L18|ALT_INV_m[20]~18_combout\,
	combout => \rtl~20_combout\);

-- Location: LABCELL_X88_Y13_N0
\rtl~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~21_combout\ = ( \L5|L18|m[20]~18_combout\ & ( (\L5|L18|m[22]~17_combout\ & \L5|L18|m[21]~16_combout\) ) ) # ( !\L5|L18|m[20]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000110000001111111111111111110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L5|L18|ALT_INV_m[22]~17_combout\,
	datac => \L5|L18|ALT_INV_m[21]~16_combout\,
	datae => \L5|L18|ALT_INV_m[20]~18_combout\,
	combout => \rtl~21_combout\);

-- Location: LABCELL_X88_Y13_N30
\rtl~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~16_combout\ = ( \L5|L18|m[20]~18_combout\ & ( (!\L5|L18|m[22]~17_combout\ & !\L5|L18|m[21]~16_combout\) ) ) # ( !\L5|L18|m[20]~18_combout\ & ( (!\L5|L18|m[22]~17_combout\) # (!\L5|L18|m[21]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100110000001100000011111100111111001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L5|L18|ALT_INV_m[22]~17_combout\,
	datac => \L5|L18|ALT_INV_m[21]~16_combout\,
	datae => \L5|L18|ALT_INV_m[20]~18_combout\,
	combout => \rtl~16_combout\);

-- Location: LABCELL_X88_Y13_N12
\L5|L22|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L22|F[0]~0_combout\ = ( \L5|L18|m[20]~18_combout\ & ( (!\L5|L18|m[22]~17_combout\ & \L5|L18|m[21]~16_combout\) ) ) # ( !\L5|L18|m[20]~18_combout\ & ( !\L5|L18|m[22]~17_combout\ $ (!\L5|L18|m[21]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100000011000000110000111100001111000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L5|L18|ALT_INV_m[22]~17_combout\,
	datac => \L5|L18|ALT_INV_m[21]~16_combout\,
	datae => \L5|L18|ALT_INV_m[20]~18_combout\,
	combout => \L5|L22|F[0]~0_combout\);

-- Location: MLABCELL_X82_Y9_N18
\L5|L21|F~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L21|F~0_combout\ = ( \L4|CS.E0~q\ & ( ((!\L4|CS.E2~q\) # (\L4|CS.E3~q\)) # (\SW[9]~input_o\) ) ) # ( !\L4|CS.E0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \L4|ALT_INV_CS.E3~q\,
	datad => \L4|ALT_INV_CS.E2~q\,
	dataf => \L4|ALT_INV_CS.E0~q\,
	combout => \L5|L21|F~0_combout\);

-- Location: LABCELL_X85_Y6_N18
\L5|L1|m[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[0]~3_combout\ = ( \L0|L10|signalshift\(22) & ( \L0|L11|signalshift[22]~2_combout\ & ( (!\L0|L0|WideOr18~combout\) # ((!\L0|L0|WideOr19~combout\ & ((\L0|L12|signalshift\(22)))) # (\L0|L0|WideOr19~combout\ & (\L0|L13|signalshift[22]~0_combout\))) ) 
-- ) ) # ( !\L0|L10|signalshift\(22) & ( \L0|L11|signalshift[22]~2_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L12|signalshift\(22) & \L0|L0|WideOr18~combout\)))) # (\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\)) # 
-- (\L0|L13|signalshift[22]~0_combout\))) ) ) ) # ( \L0|L10|signalshift\(22) & ( !\L0|L11|signalshift[22]~2_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\) # (\L0|L12|signalshift\(22))))) # (\L0|L0|WideOr19~combout\ & 
-- (\L0|L13|signalshift[22]~0_combout\ & ((\L0|L0|WideOr18~combout\)))) ) ) ) # ( !\L0|L10|signalshift\(22) & ( !\L0|L11|signalshift[22]~2_combout\ & ( (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & ((\L0|L12|signalshift\(22)))) # 
-- (\L0|L0|WideOr19~combout\ & (\L0|L13|signalshift[22]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L13|ALT_INV_signalshift[22]~0_combout\,
	datab => \L0|L0|ALT_INV_WideOr19~combout\,
	datac => \L0|L12|ALT_INV_signalshift\(22),
	datad => \L0|L0|ALT_INV_WideOr18~combout\,
	datae => \L0|L10|ALT_INV_signalshift\(22),
	dataf => \L0|L11|ALT_INV_signalshift[22]~2_combout\,
	combout => \L5|L1|m[0]~3_combout\);

-- Location: LABCELL_X83_Y7_N42
\L5|L1|m[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[0]~0_combout\ = ( \L0|L7|signalshift[22]~0_combout\ & ( \L0|L8|signalshift\(22) & ( (!\L0|L0|WideOr18~combout\ & (((\L0|L6|signalshift[22]~2_combout\)) # (\L0|L0|WideOr19~combout\))) # (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\) # 
-- ((\L0|L9|signalshift\(22))))) ) ) ) # ( !\L0|L7|signalshift[22]~0_combout\ & ( \L0|L8|signalshift\(22) & ( (!\L0|L0|WideOr18~combout\ & (!\L0|L0|WideOr19~combout\ & ((\L0|L6|signalshift[22]~2_combout\)))) # (\L0|L0|WideOr18~combout\ & 
-- ((!\L0|L0|WideOr19~combout\) # ((\L0|L9|signalshift\(22))))) ) ) ) # ( \L0|L7|signalshift[22]~0_combout\ & ( !\L0|L8|signalshift\(22) & ( (!\L0|L0|WideOr18~combout\ & (((\L0|L6|signalshift[22]~2_combout\)) # (\L0|L0|WideOr19~combout\))) # 
-- (\L0|L0|WideOr18~combout\ & (\L0|L0|WideOr19~combout\ & (\L0|L9|signalshift\(22)))) ) ) ) # ( !\L0|L7|signalshift[22]~0_combout\ & ( !\L0|L8|signalshift\(22) & ( (!\L0|L0|WideOr18~combout\ & (!\L0|L0|WideOr19~combout\ & 
-- ((\L0|L6|signalshift[22]~2_combout\)))) # (\L0|L0|WideOr18~combout\ & (\L0|L0|WideOr19~combout\ & (\L0|L9|signalshift\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr18~combout\,
	datab => \L0|L0|ALT_INV_WideOr19~combout\,
	datac => \L0|L9|ALT_INV_signalshift\(22),
	datad => \L0|L6|ALT_INV_signalshift[22]~2_combout\,
	datae => \L0|L7|ALT_INV_signalshift[22]~0_combout\,
	dataf => \L0|L8|ALT_INV_signalshift\(22),
	combout => \L5|L1|m[0]~0_combout\);

-- Location: LABCELL_X79_Y9_N0
\L5|L1|m[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[0]~1_combout\ = ( \L0|L3|signalshift\(22) & ( \L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L0|L4|signalshift\(22))) # (\L0|L0|WideOr19~combout\ & ((\L0|L5|signalshift[22]~2_combout\))) ) ) ) # ( !\L0|L3|signalshift\(22) & ( 
-- \L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L0|L4|signalshift\(22))) # (\L0|L0|WideOr19~combout\ & ((\L0|L5|signalshift[22]~2_combout\))) ) ) ) # ( \L0|L3|signalshift\(22) & ( !\L0|L0|WideOr18~combout\ & ( 
-- (\L0|L2|signalshift[22]~2_combout\) # (\L0|L0|WideOr19~combout\) ) ) ) # ( !\L0|L3|signalshift\(22) & ( !\L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & \L0|L2|signalshift[22]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift\(22),
	datab => \L0|L0|ALT_INV_WideOr19~combout\,
	datac => \L0|L5|ALT_INV_signalshift[22]~2_combout\,
	datad => \L0|L2|ALT_INV_signalshift[22]~2_combout\,
	datae => \L0|L3|ALT_INV_signalshift\(22),
	dataf => \L0|L0|ALT_INV_WideOr18~combout\,
	combout => \L5|L1|m[0]~1_combout\);

-- Location: LABCELL_X81_Y7_N0
\L5|L1|m[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[0]~2_combout\ = ( \L0|L14|signalshift[22]~2_combout\ & ( \L0|L16|signalshift[22]~2_combout\ & ( (!\L0|L0|WideOr19~combout\) # ((!\L0|L0|WideOr18~combout\ & ((\L0|L15|signalshift[22]~0_combout\))) # (\L0|L0|WideOr18~combout\ & 
-- (\L0|L17|signalshift[22]~0_combout\))) ) ) ) # ( !\L0|L14|signalshift[22]~2_combout\ & ( \L0|L16|signalshift[22]~2_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\)))) # (\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & 
-- ((\L0|L15|signalshift[22]~0_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L17|signalshift[22]~0_combout\)))) ) ) ) # ( \L0|L14|signalshift[22]~2_combout\ & ( !\L0|L16|signalshift[22]~2_combout\ & ( (!\L0|L0|WideOr19~combout\ & 
-- (((!\L0|L0|WideOr18~combout\)))) # (\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & ((\L0|L15|signalshift[22]~0_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L17|signalshift[22]~0_combout\)))) ) ) ) # ( !\L0|L14|signalshift[22]~2_combout\ & ( 
-- !\L0|L16|signalshift[22]~2_combout\ & ( (\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & ((\L0|L15|signalshift[22]~0_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L17|signalshift[22]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift[22]~0_combout\,
	datab => \L0|L15|ALT_INV_signalshift[22]~0_combout\,
	datac => \L0|L0|ALT_INV_WideOr19~combout\,
	datad => \L0|L0|ALT_INV_WideOr18~combout\,
	datae => \L0|L14|ALT_INV_signalshift[22]~2_combout\,
	dataf => \L0|L16|ALT_INV_signalshift[22]~2_combout\,
	combout => \L5|L1|m[0]~2_combout\);

-- Location: LABCELL_X79_Y6_N18
\L5|L1|m[0]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[0]~69_combout\ = ( !\L0|L0|WideOr16~combout\ & ( (\L4|CS.E2~q\ & (((!\L0|L0|WideOr17~combout\ & (\L5|L1|m[0]~3_combout\)) # (\L0|L0|WideOr17~combout\ & ((\L5|L1|m[0]~2_combout\)))))) ) ) # ( \L0|L0|WideOr16~combout\ & ( ((\L4|CS.E2~q\ & 
-- ((!\L0|L0|WideOr17~combout\ & ((\L5|L1|m[0]~1_combout\))) # (\L0|L0|WideOr17~combout\ & (\L5|L1|m[0]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000000000011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L1|ALT_INV_m[0]~3_combout\,
	datab => \L4|ALT_INV_CS.E2~q\,
	datac => \L5|L1|ALT_INV_m[0]~0_combout\,
	datad => \L5|L1|ALT_INV_m[0]~1_combout\,
	datae => \L0|L0|ALT_INV_WideOr16~combout\,
	dataf => \L0|L0|ALT_INV_WideOr17~combout\,
	datag => \L5|L1|ALT_INV_m[0]~2_combout\,
	combout => \L5|L1|m[0]~69_combout\);

-- Location: LABCELL_X85_Y6_N51
\L5|L1|m[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[1]~7_combout\ = ( \L0|L11|signalshift\(23) & ( \L0|L12|signalshift\(23) & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\)) # (\L0|L10|signalshift\(23)))) # (\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\) # 
-- (\L0|L13|signalshift\(23))))) ) ) ) # ( !\L0|L11|signalshift\(23) & ( \L0|L12|signalshift\(23) & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\)) # (\L0|L10|signalshift\(23)))) # (\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\ & 
-- \L0|L13|signalshift\(23))))) ) ) ) # ( \L0|L11|signalshift\(23) & ( !\L0|L12|signalshift\(23) & ( (!\L0|L0|WideOr19~combout\ & (\L0|L10|signalshift\(23) & (!\L0|L0|WideOr18~combout\))) # (\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\) # 
-- (\L0|L13|signalshift\(23))))) ) ) ) # ( !\L0|L11|signalshift\(23) & ( !\L0|L12|signalshift\(23) & ( (!\L0|L0|WideOr19~combout\ & (\L0|L10|signalshift\(23) & (!\L0|L0|WideOr18~combout\))) # (\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\ & 
-- \L0|L13|signalshift\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L10|ALT_INV_signalshift\(23),
	datab => \L0|L0|ALT_INV_WideOr19~combout\,
	datac => \L0|L0|ALT_INV_WideOr18~combout\,
	datad => \L0|L13|ALT_INV_signalshift\(23),
	datae => \L0|L11|ALT_INV_signalshift\(23),
	dataf => \L0|L12|ALT_INV_signalshift\(23),
	combout => \L5|L1|m[1]~7_combout\);

-- Location: LABCELL_X83_Y7_N12
\L5|L1|m[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[1]~4_combout\ = ( \L0|L9|signalshift\(23) & ( \L0|L8|signalshift\(23) & ( ((!\L0|L0|WideOr19~combout\ & (\L0|L6|signalshift[23]~4_combout\)) # (\L0|L0|WideOr19~combout\ & ((\L0|L7|signalshift[23]~2_combout\)))) # (\L0|L0|WideOr18~combout\) ) ) ) 
-- # ( !\L0|L9|signalshift\(23) & ( \L0|L8|signalshift\(23) & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\)) # (\L0|L6|signalshift[23]~4_combout\))) # (\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\ & 
-- \L0|L7|signalshift[23]~2_combout\)))) ) ) ) # ( \L0|L9|signalshift\(23) & ( !\L0|L8|signalshift\(23) & ( (!\L0|L0|WideOr19~combout\ & (\L0|L6|signalshift[23]~4_combout\ & (!\L0|L0|WideOr18~combout\))) # (\L0|L0|WideOr19~combout\ & 
-- (((\L0|L7|signalshift[23]~2_combout\) # (\L0|L0|WideOr18~combout\)))) ) ) ) # ( !\L0|L9|signalshift\(23) & ( !\L0|L8|signalshift\(23) & ( (!\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & (\L0|L6|signalshift[23]~4_combout\)) # 
-- (\L0|L0|WideOr19~combout\ & ((\L0|L7|signalshift[23]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[23]~4_combout\,
	datab => \L0|L0|ALT_INV_WideOr19~combout\,
	datac => \L0|L0|ALT_INV_WideOr18~combout\,
	datad => \L0|L7|ALT_INV_signalshift[23]~2_combout\,
	datae => \L0|L9|ALT_INV_signalshift\(23),
	dataf => \L0|L8|ALT_INV_signalshift\(23),
	combout => \L5|L1|m[1]~4_combout\);

-- Location: LABCELL_X80_Y7_N3
\L5|L1|m[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[1]~5_combout\ = ( \L0|L4|signalshift[23]~0_combout\ & ( \L0|L0|WideOr19~combout\ & ( (!\L0|L0|WideOr18~combout\ & (\L0|L3|signalshift[23]~0_combout\)) # (\L0|L0|WideOr18~combout\ & ((\L0|L5|signalshift[23]~6_combout\))) ) ) ) # ( 
-- !\L0|L4|signalshift[23]~0_combout\ & ( \L0|L0|WideOr19~combout\ & ( (!\L0|L0|WideOr18~combout\ & (\L0|L3|signalshift[23]~0_combout\)) # (\L0|L0|WideOr18~combout\ & ((\L0|L5|signalshift[23]~6_combout\))) ) ) ) # ( \L0|L4|signalshift[23]~0_combout\ & ( 
-- !\L0|L0|WideOr19~combout\ & ( (\L0|L0|WideOr18~combout\) # (\L0|L2|signalshift[23]~4_combout\) ) ) ) # ( !\L0|L4|signalshift[23]~0_combout\ & ( !\L0|L0|WideOr19~combout\ & ( (\L0|L2|signalshift[23]~4_combout\ & !\L0|L0|WideOr18~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[23]~4_combout\,
	datab => \L0|L0|ALT_INV_WideOr18~combout\,
	datac => \L0|L3|ALT_INV_signalshift[23]~0_combout\,
	datad => \L0|L5|ALT_INV_signalshift[23]~6_combout\,
	datae => \L0|L4|ALT_INV_signalshift[23]~0_combout\,
	dataf => \L0|L0|ALT_INV_WideOr19~combout\,
	combout => \L5|L1|m[1]~5_combout\);

-- Location: LABCELL_X81_Y7_N30
\L5|L1|m[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[1]~6_combout\ = ( \L0|L16|signalshift\(23) & ( \L0|L15|signalshift[23]~2_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L14|signalshift[23]~4_combout\)) # (\L0|L0|WideOr18~combout\))) # (\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\) # 
-- ((\L0|L17|signalshift[23]~2_combout\)))) ) ) ) # ( !\L0|L16|signalshift\(23) & ( \L0|L15|signalshift[23]~2_combout\ & ( (!\L0|L0|WideOr19~combout\ & (!\L0|L0|WideOr18~combout\ & ((\L0|L14|signalshift[23]~4_combout\)))) # (\L0|L0|WideOr19~combout\ & 
-- ((!\L0|L0|WideOr18~combout\) # ((\L0|L17|signalshift[23]~2_combout\)))) ) ) ) # ( \L0|L16|signalshift\(23) & ( !\L0|L15|signalshift[23]~2_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L14|signalshift[23]~4_combout\)) # (\L0|L0|WideOr18~combout\))) # 
-- (\L0|L0|WideOr19~combout\ & (\L0|L0|WideOr18~combout\ & (\L0|L17|signalshift[23]~2_combout\))) ) ) ) # ( !\L0|L16|signalshift\(23) & ( !\L0|L15|signalshift[23]~2_combout\ & ( (!\L0|L0|WideOr19~combout\ & (!\L0|L0|WideOr18~combout\ & 
-- ((\L0|L14|signalshift[23]~4_combout\)))) # (\L0|L0|WideOr19~combout\ & (\L0|L0|WideOr18~combout\ & (\L0|L17|signalshift[23]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr19~combout\,
	datab => \L0|L0|ALT_INV_WideOr18~combout\,
	datac => \L0|L17|ALT_INV_signalshift[23]~2_combout\,
	datad => \L0|L14|ALT_INV_signalshift[23]~4_combout\,
	datae => \L0|L16|ALT_INV_signalshift\(23),
	dataf => \L0|L15|ALT_INV_signalshift[23]~2_combout\,
	combout => \L5|L1|m[1]~6_combout\);

-- Location: LABCELL_X79_Y6_N24
\L5|L1|m[1]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[1]~65_combout\ = ( !\L0|L0|WideOr16~combout\ & ( (\L4|CS.E2~q\ & (((!\L0|L0|WideOr17~combout\ & (\L5|L1|m[1]~7_combout\)) # (\L0|L0|WideOr17~combout\ & ((\L5|L1|m[1]~6_combout\)))))) ) ) # ( \L0|L0|WideOr16~combout\ & ( ((\L4|CS.E2~q\ & 
-- ((!\L0|L0|WideOr17~combout\ & ((\L5|L1|m[1]~5_combout\))) # (\L0|L0|WideOr17~combout\ & (\L5|L1|m[1]~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000000000011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L1|ALT_INV_m[1]~7_combout\,
	datab => \L4|ALT_INV_CS.E2~q\,
	datac => \L5|L1|ALT_INV_m[1]~4_combout\,
	datad => \L5|L1|ALT_INV_m[1]~5_combout\,
	datae => \L0|L0|ALT_INV_WideOr16~combout\,
	dataf => \L0|L0|ALT_INV_WideOr17~combout\,
	datag => \L5|L1|ALT_INV_m[1]~6_combout\,
	combout => \L5|L1|m[1]~65_combout\);

-- Location: LABCELL_X81_Y7_N48
\L5|L1|m[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[2]~9_combout\ = ( \L0|L0|WideOr19~combout\ & ( \L0|L3|signalshift[24]~2_combout\ & ( (!\L0|L0|WideOr18~combout\) # (\L0|L5|signalshift[24]~8_combout\) ) ) ) # ( !\L0|L0|WideOr19~combout\ & ( \L0|L3|signalshift[24]~2_combout\ & ( 
-- (!\L0|L0|WideOr18~combout\ & ((\L0|L2|signalshift[24]~6_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L4|signalshift[24]~2_combout\)) ) ) ) # ( \L0|L0|WideOr19~combout\ & ( !\L0|L3|signalshift[24]~2_combout\ & ( (\L0|L0|WideOr18~combout\ & 
-- \L0|L5|signalshift[24]~8_combout\) ) ) ) # ( !\L0|L0|WideOr19~combout\ & ( !\L0|L3|signalshift[24]~2_combout\ & ( (!\L0|L0|WideOr18~combout\ & ((\L0|L2|signalshift[24]~6_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L4|signalshift[24]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[24]~2_combout\,
	datab => \L0|L0|ALT_INV_WideOr18~combout\,
	datac => \L0|L2|ALT_INV_signalshift[24]~6_combout\,
	datad => \L0|L5|ALT_INV_signalshift[24]~8_combout\,
	datae => \L0|L0|ALT_INV_WideOr19~combout\,
	dataf => \L0|L3|ALT_INV_signalshift[24]~2_combout\,
	combout => \L5|L1|m[2]~9_combout\);

-- Location: LABCELL_X83_Y7_N33
\L5|L1|m[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[2]~8_combout\ = ( \L0|L7|signalshift\(24) & ( \L0|L9|signalshift[24]~0_combout\ & ( ((!\L0|L0|WideOr18~combout\ & (\L0|L6|signalshift[24]~6_combout\)) # (\L0|L0|WideOr18~combout\ & ((\L0|L8|signalshift\(24))))) # (\L0|L0|WideOr19~combout\) ) ) ) 
-- # ( !\L0|L7|signalshift\(24) & ( \L0|L9|signalshift[24]~0_combout\ & ( (!\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & (\L0|L6|signalshift[24]~6_combout\)) # (\L0|L0|WideOr18~combout\ & ((\L0|L8|signalshift\(24)))))) # (\L0|L0|WideOr19~combout\ 
-- & (((\L0|L0|WideOr18~combout\)))) ) ) ) # ( \L0|L7|signalshift\(24) & ( !\L0|L9|signalshift[24]~0_combout\ & ( (!\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & (\L0|L6|signalshift[24]~6_combout\)) # (\L0|L0|WideOr18~combout\ & 
-- ((\L0|L8|signalshift\(24)))))) # (\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\)))) ) ) ) # ( !\L0|L7|signalshift\(24) & ( !\L0|L9|signalshift[24]~0_combout\ & ( (!\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & 
-- (\L0|L6|signalshift[24]~6_combout\)) # (\L0|L0|WideOr18~combout\ & ((\L0|L8|signalshift\(24)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift[24]~6_combout\,
	datab => \L0|L8|ALT_INV_signalshift\(24),
	datac => \L0|L0|ALT_INV_WideOr19~combout\,
	datad => \L0|L0|ALT_INV_WideOr18~combout\,
	datae => \L0|L7|ALT_INV_signalshift\(24),
	dataf => \L0|L9|ALT_INV_signalshift[24]~0_combout\,
	combout => \L5|L1|m[2]~8_combout\);

-- Location: MLABCELL_X82_Y8_N21
\L5|L1|m[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[2]~11_combout\ = ( \L0|L10|signalshift[24]~0_combout\ & ( \L0|L11|signalshift\(24) & ( (!\L0|L0|WideOr18~combout\) # ((!\L0|L0|WideOr19~combout\ & (\L0|L12|signalshift[24]~0_combout\)) # (\L0|L0|WideOr19~combout\ & 
-- ((\L0|L13|signalshift[24]~2_combout\)))) ) ) ) # ( !\L0|L10|signalshift[24]~0_combout\ & ( \L0|L11|signalshift\(24) & ( (!\L0|L0|WideOr18~combout\ & (\L0|L0|WideOr19~combout\)) # (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & 
-- (\L0|L12|signalshift[24]~0_combout\)) # (\L0|L0|WideOr19~combout\ & ((\L0|L13|signalshift[24]~2_combout\))))) ) ) ) # ( \L0|L10|signalshift[24]~0_combout\ & ( !\L0|L11|signalshift\(24) & ( (!\L0|L0|WideOr18~combout\ & (!\L0|L0|WideOr19~combout\)) # 
-- (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & (\L0|L12|signalshift[24]~0_combout\)) # (\L0|L0|WideOr19~combout\ & ((\L0|L13|signalshift[24]~2_combout\))))) ) ) ) # ( !\L0|L10|signalshift[24]~0_combout\ & ( !\L0|L11|signalshift\(24) & ( 
-- (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & (\L0|L12|signalshift[24]~0_combout\)) # (\L0|L0|WideOr19~combout\ & ((\L0|L13|signalshift[24]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr18~combout\,
	datab => \L0|L0|ALT_INV_WideOr19~combout\,
	datac => \L0|L12|ALT_INV_signalshift[24]~0_combout\,
	datad => \L0|L13|ALT_INV_signalshift[24]~2_combout\,
	datae => \L0|L10|ALT_INV_signalshift[24]~0_combout\,
	dataf => \L0|L11|ALT_INV_signalshift\(24),
	combout => \L5|L1|m[2]~11_combout\);

-- Location: LABCELL_X85_Y8_N6
\L5|L1|m[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[2]~10_combout\ = ( \L0|L17|signalshift[24]~4_combout\ & ( \L0|L15|signalshift[24]~4_combout\ & ( ((!\L0|L0|WideOr18~combout\ & ((\L0|L14|signalshift[24]~6_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L16|signalshift[24]~4_combout\))) # 
-- (\L0|L0|WideOr19~combout\) ) ) ) # ( !\L0|L17|signalshift[24]~4_combout\ & ( \L0|L15|signalshift[24]~4_combout\ & ( (!\L0|L0|WideOr18~combout\ & (((\L0|L0|WideOr19~combout\) # (\L0|L14|signalshift[24]~6_combout\)))) # (\L0|L0|WideOr18~combout\ & 
-- (\L0|L16|signalshift[24]~4_combout\ & ((!\L0|L0|WideOr19~combout\)))) ) ) ) # ( \L0|L17|signalshift[24]~4_combout\ & ( !\L0|L15|signalshift[24]~4_combout\ & ( (!\L0|L0|WideOr18~combout\ & (((\L0|L14|signalshift[24]~6_combout\ & 
-- !\L0|L0|WideOr19~combout\)))) # (\L0|L0|WideOr18~combout\ & (((\L0|L0|WideOr19~combout\)) # (\L0|L16|signalshift[24]~4_combout\))) ) ) ) # ( !\L0|L17|signalshift[24]~4_combout\ & ( !\L0|L15|signalshift[24]~4_combout\ & ( (!\L0|L0|WideOr19~combout\ & 
-- ((!\L0|L0|WideOr18~combout\ & ((\L0|L14|signalshift[24]~6_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L16|signalshift[24]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr18~combout\,
	datab => \L0|L16|ALT_INV_signalshift[24]~4_combout\,
	datac => \L0|L14|ALT_INV_signalshift[24]~6_combout\,
	datad => \L0|L0|ALT_INV_WideOr19~combout\,
	datae => \L0|L17|ALT_INV_signalshift[24]~4_combout\,
	dataf => \L0|L15|ALT_INV_signalshift[24]~4_combout\,
	combout => \L5|L1|m[2]~10_combout\);

-- Location: LABCELL_X79_Y6_N54
\L5|L1|m[2]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[2]~61_combout\ = ( !\L0|L0|WideOr16~combout\ & ( ((\L4|CS.E2~q\ & ((!\L0|L0|WideOr17~combout\ & ((\L5|L1|m[2]~11_combout\))) # (\L0|L0|WideOr17~combout\ & (\L5|L1|m[2]~10_combout\))))) ) ) # ( \L0|L0|WideOr16~combout\ & ( (\L4|CS.E2~q\ & 
-- ((!\L0|L0|WideOr17~combout\ & (\L5|L1|m[2]~9_combout\)) # (\L0|L0|WideOr17~combout\ & (((\L5|L1|m[2]~8_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000011000100010000001100110011000000110001000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L1|ALT_INV_m[2]~9_combout\,
	datab => \L4|ALT_INV_CS.E2~q\,
	datac => \L5|L1|ALT_INV_m[2]~8_combout\,
	datad => \L0|L0|ALT_INV_WideOr17~combout\,
	datae => \L0|L0|ALT_INV_WideOr16~combout\,
	dataf => \L5|L1|ALT_INV_m[2]~11_combout\,
	datag => \L5|L1|ALT_INV_m[2]~10_combout\,
	combout => \L5|L1|m[2]~61_combout\);

-- Location: LABCELL_X80_Y11_N39
\L5|L1|m[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[3]~15_combout\ = ( \L0|L0|WideOr19~combout\ & ( \L0|L13|signalshift[25]~4_combout\ & ( (\L0|L0|WideOr18~combout\) # (\L0|L11|signalshift[25]~4_combout\) ) ) ) # ( !\L0|L0|WideOr19~combout\ & ( \L0|L13|signalshift[25]~4_combout\ & ( 
-- (!\L0|L0|WideOr18~combout\ & (\L0|L10|signalshift[25]~4_combout\)) # (\L0|L0|WideOr18~combout\ & ((\L0|L12|signalshift[25]~4_combout\))) ) ) ) # ( \L0|L0|WideOr19~combout\ & ( !\L0|L13|signalshift[25]~4_combout\ & ( (\L0|L11|signalshift[25]~4_combout\ & 
-- !\L0|L0|WideOr18~combout\) ) ) ) # ( !\L0|L0|WideOr19~combout\ & ( !\L0|L13|signalshift[25]~4_combout\ & ( (!\L0|L0|WideOr18~combout\ & (\L0|L10|signalshift[25]~4_combout\)) # (\L0|L0|WideOr18~combout\ & ((\L0|L12|signalshift[25]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L10|ALT_INV_signalshift[25]~4_combout\,
	datab => \L0|L12|ALT_INV_signalshift[25]~4_combout\,
	datac => \L0|L11|ALT_INV_signalshift[25]~4_combout\,
	datad => \L0|L0|ALT_INV_WideOr18~combout\,
	datae => \L0|L0|ALT_INV_WideOr19~combout\,
	dataf => \L0|L13|ALT_INV_signalshift[25]~4_combout\,
	combout => \L5|L1|m[3]~15_combout\);

-- Location: LABCELL_X81_Y6_N36
\L5|L1|m[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[3]~12_combout\ = ( \L0|L6|signalshift\(25) & ( \L0|L8|signalshift[25]~0_combout\ & ( (!\L0|L0|WideOr19~combout\) # ((!\L0|L0|WideOr18~combout\ & ((\L0|L7|signalshift[25]~4_combout\))) # (\L0|L0|WideOr18~combout\ & 
-- (\L0|L9|signalshift[25]~2_combout\))) ) ) ) # ( !\L0|L6|signalshift\(25) & ( \L0|L8|signalshift[25]~0_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\)))) # (\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & 
-- ((\L0|L7|signalshift[25]~4_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L9|signalshift[25]~2_combout\)))) ) ) ) # ( \L0|L6|signalshift\(25) & ( !\L0|L8|signalshift[25]~0_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\)))) # 
-- (\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & ((\L0|L7|signalshift[25]~4_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L9|signalshift[25]~2_combout\)))) ) ) ) # ( !\L0|L6|signalshift\(25) & ( !\L0|L8|signalshift[25]~0_combout\ & ( 
-- (\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & ((\L0|L7|signalshift[25]~4_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L9|signalshift[25]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L9|ALT_INV_signalshift[25]~2_combout\,
	datab => \L0|L0|ALT_INV_WideOr19~combout\,
	datac => \L0|L0|ALT_INV_WideOr18~combout\,
	datad => \L0|L7|ALT_INV_signalshift[25]~4_combout\,
	datae => \L0|L6|ALT_INV_signalshift\(25),
	dataf => \L0|L8|ALT_INV_signalshift[25]~0_combout\,
	combout => \L5|L1|m[3]~12_combout\);

-- Location: MLABCELL_X82_Y11_N42
\L5|L1|m[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[3]~13_combout\ = ( \L0|L4|signalshift[25]~6_combout\ & ( \L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\) # (\L0|L5|signalshift[25]~12_combout\) ) ) ) # ( !\L0|L4|signalshift[25]~6_combout\ & ( \L0|L0|WideOr18~combout\ & ( 
-- (\L0|L0|WideOr19~combout\ & \L0|L5|signalshift[25]~12_combout\) ) ) ) # ( \L0|L4|signalshift[25]~6_combout\ & ( !\L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L0|L2|signalshift[25]~8_combout\)) # (\L0|L0|WideOr19~combout\ & 
-- ((\L0|L3|signalshift[25]~4_combout\))) ) ) ) # ( !\L0|L4|signalshift[25]~6_combout\ & ( !\L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L0|L2|signalshift[25]~8_combout\)) # (\L0|L0|WideOr19~combout\ & ((\L0|L3|signalshift[25]~4_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L2|ALT_INV_signalshift[25]~8_combout\,
	datab => \L0|L3|ALT_INV_signalshift[25]~4_combout\,
	datac => \L0|L0|ALT_INV_WideOr19~combout\,
	datad => \L0|L5|ALT_INV_signalshift[25]~12_combout\,
	datae => \L0|L4|ALT_INV_signalshift[25]~6_combout\,
	dataf => \L0|L0|ALT_INV_WideOr18~combout\,
	combout => \L5|L1|m[3]~13_combout\);

-- Location: MLABCELL_X82_Y11_N36
\L5|L1|m[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[3]~14_combout\ = ( \L0|L14|signalshift\(25) & ( \L0|L15|signalshift[25]~6_combout\ & ( (!\L0|L0|WideOr18~combout\) # ((!\L0|L0|WideOr19~combout\ & (\L0|L16|signalshift[25]~6_combout\)) # (\L0|L0|WideOr19~combout\ & 
-- ((\L0|L17|signalshift[25]~6_combout\)))) ) ) ) # ( !\L0|L14|signalshift\(25) & ( \L0|L15|signalshift[25]~6_combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L0|L16|signalshift[25]~6_combout\ & (\L0|L0|WideOr18~combout\))) # (\L0|L0|WideOr19~combout\ & 
-- (((!\L0|L0|WideOr18~combout\) # (\L0|L17|signalshift[25]~6_combout\)))) ) ) ) # ( \L0|L14|signalshift\(25) & ( !\L0|L15|signalshift[25]~6_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\)) # (\L0|L16|signalshift[25]~6_combout\))) # 
-- (\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\ & \L0|L17|signalshift[25]~6_combout\)))) ) ) ) # ( !\L0|L14|signalshift\(25) & ( !\L0|L15|signalshift[25]~6_combout\ & ( (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & 
-- (\L0|L16|signalshift[25]~6_combout\)) # (\L0|L0|WideOr19~combout\ & ((\L0|L17|signalshift[25]~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr19~combout\,
	datab => \L0|L16|ALT_INV_signalshift[25]~6_combout\,
	datac => \L0|L0|ALT_INV_WideOr18~combout\,
	datad => \L0|L17|ALT_INV_signalshift[25]~6_combout\,
	datae => \L0|L14|ALT_INV_signalshift\(25),
	dataf => \L0|L15|ALT_INV_signalshift[25]~6_combout\,
	combout => \L5|L1|m[3]~14_combout\);

-- Location: MLABCELL_X82_Y11_N24
\L5|L1|m[3]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[3]~57_combout\ = ( !\L0|L0|WideOr16~combout\ & ( ((\L4|CS.E2~q\ & ((!\L0|L0|WideOr17~combout\ & (\L5|L1|m[3]~15_combout\)) # (\L0|L0|WideOr17~combout\ & ((\L5|L1|m[3]~14_combout\)))))) ) ) # ( \L0|L0|WideOr16~combout\ & ( ((\L4|CS.E2~q\ & 
-- ((!\L0|L0|WideOr17~combout\ & ((\L5|L1|m[3]~13_combout\))) # (\L0|L0|WideOr17~combout\ & (\L5|L1|m[3]~12_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000100111001001110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr17~combout\,
	datab => \L5|L1|ALT_INV_m[3]~15_combout\,
	datac => \L5|L1|ALT_INV_m[3]~12_combout\,
	datad => \L5|L1|ALT_INV_m[3]~13_combout\,
	datae => \L0|L0|ALT_INV_WideOr16~combout\,
	dataf => \L4|ALT_INV_CS.E2~q\,
	datag => \L5|L1|ALT_INV_m[3]~14_combout\,
	combout => \L5|L1|m[3]~57_combout\);

-- Location: MLABCELL_X82_Y11_N0
\L5|L1|m[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[4]~17_combout\ = ( \L0|L3|signalshift\(26) & ( \L0|L4|signalshift[26]~8_combout\ & ( (!\L0|L0|WideOr18~combout\ & (((\L0|L2|signalshift[26]~10_combout\) # (\L0|L0|WideOr19~combout\)))) # (\L0|L0|WideOr18~combout\ & (((!\L0|L0|WideOr19~combout\)) 
-- # (\L0|L5|signalshift\(26)))) ) ) ) # ( !\L0|L3|signalshift\(26) & ( \L0|L4|signalshift[26]~8_combout\ & ( (!\L0|L0|WideOr18~combout\ & (((!\L0|L0|WideOr19~combout\ & \L0|L2|signalshift[26]~10_combout\)))) # (\L0|L0|WideOr18~combout\ & 
-- (((!\L0|L0|WideOr19~combout\)) # (\L0|L5|signalshift\(26)))) ) ) ) # ( \L0|L3|signalshift\(26) & ( !\L0|L4|signalshift[26]~8_combout\ & ( (!\L0|L0|WideOr18~combout\ & (((\L0|L2|signalshift[26]~10_combout\) # (\L0|L0|WideOr19~combout\)))) # 
-- (\L0|L0|WideOr18~combout\ & (\L0|L5|signalshift\(26) & (\L0|L0|WideOr19~combout\))) ) ) ) # ( !\L0|L3|signalshift\(26) & ( !\L0|L4|signalshift[26]~8_combout\ & ( (!\L0|L0|WideOr18~combout\ & (((!\L0|L0|WideOr19~combout\ & 
-- \L0|L2|signalshift[26]~10_combout\)))) # (\L0|L0|WideOr18~combout\ & (\L0|L5|signalshift\(26) & (\L0|L0|WideOr19~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr18~combout\,
	datab => \L0|L5|ALT_INV_signalshift\(26),
	datac => \L0|L0|ALT_INV_WideOr19~combout\,
	datad => \L0|L2|ALT_INV_signalshift[26]~10_combout\,
	datae => \L0|L3|ALT_INV_signalshift\(26),
	dataf => \L0|L4|ALT_INV_signalshift[26]~8_combout\,
	combout => \L5|L1|m[4]~17_combout\);

-- Location: MLABCELL_X82_Y11_N18
\L5|L1|m[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[4]~19_combout\ = ( \L0|L11|signalshift\(26) & ( \L0|L12|signalshift\(26) & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\)) # (\L0|L10|signalshift[26]~6_combout\))) # (\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\) # 
-- (\L0|L13|signalshift[26]~6_combout\)))) ) ) ) # ( !\L0|L11|signalshift\(26) & ( \L0|L12|signalshift\(26) & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\)) # (\L0|L10|signalshift[26]~6_combout\))) # (\L0|L0|WideOr19~combout\ & 
-- (((\L0|L0|WideOr18~combout\ & \L0|L13|signalshift[26]~6_combout\)))) ) ) ) # ( \L0|L11|signalshift\(26) & ( !\L0|L12|signalshift\(26) & ( (!\L0|L0|WideOr19~combout\ & (\L0|L10|signalshift[26]~6_combout\ & (!\L0|L0|WideOr18~combout\))) # 
-- (\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\) # (\L0|L13|signalshift[26]~6_combout\)))) ) ) ) # ( !\L0|L11|signalshift\(26) & ( !\L0|L12|signalshift\(26) & ( (!\L0|L0|WideOr19~combout\ & (\L0|L10|signalshift[26]~6_combout\ & 
-- (!\L0|L0|WideOr18~combout\))) # (\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\ & \L0|L13|signalshift[26]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr19~combout\,
	datab => \L0|L10|ALT_INV_signalshift[26]~6_combout\,
	datac => \L0|L0|ALT_INV_WideOr18~combout\,
	datad => \L0|L13|ALT_INV_signalshift[26]~6_combout\,
	datae => \L0|L11|ALT_INV_signalshift\(26),
	dataf => \L0|L12|ALT_INV_signalshift\(26),
	combout => \L5|L1|m[4]~19_combout\);

-- Location: LABCELL_X81_Y6_N0
\L5|L1|m[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[4]~16_combout\ = ( \L0|L7|signalshift\(26) & ( \L0|L8|signalshift\(26) & ( (!\L0|L0|WideOr18~combout\ & (((\L0|L0|WideOr19~combout\)) # (\L0|L6|signalshift\(26)))) # (\L0|L0|WideOr18~combout\ & (((!\L0|L0|WideOr19~combout\) # 
-- (\L0|L9|signalshift[26]~4_combout\)))) ) ) ) # ( !\L0|L7|signalshift\(26) & ( \L0|L8|signalshift\(26) & ( (!\L0|L0|WideOr18~combout\ & (\L0|L6|signalshift\(26) & ((!\L0|L0|WideOr19~combout\)))) # (\L0|L0|WideOr18~combout\ & (((!\L0|L0|WideOr19~combout\) # 
-- (\L0|L9|signalshift[26]~4_combout\)))) ) ) ) # ( \L0|L7|signalshift\(26) & ( !\L0|L8|signalshift\(26) & ( (!\L0|L0|WideOr18~combout\ & (((\L0|L0|WideOr19~combout\)) # (\L0|L6|signalshift\(26)))) # (\L0|L0|WideOr18~combout\ & 
-- (((\L0|L9|signalshift[26]~4_combout\ & \L0|L0|WideOr19~combout\)))) ) ) ) # ( !\L0|L7|signalshift\(26) & ( !\L0|L8|signalshift\(26) & ( (!\L0|L0|WideOr18~combout\ & (\L0|L6|signalshift\(26) & ((!\L0|L0|WideOr19~combout\)))) # (\L0|L0|WideOr18~combout\ & 
-- (((\L0|L9|signalshift[26]~4_combout\ & \L0|L0|WideOr19~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L6|ALT_INV_signalshift\(26),
	datab => \L0|L9|ALT_INV_signalshift[26]~4_combout\,
	datac => \L0|L0|ALT_INV_WideOr18~combout\,
	datad => \L0|L0|ALT_INV_WideOr19~combout\,
	datae => \L0|L7|ALT_INV_signalshift\(26),
	dataf => \L0|L8|ALT_INV_signalshift\(26),
	combout => \L5|L1|m[4]~16_combout\);

-- Location: LABCELL_X88_Y9_N3
\L5|L1|m[4]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[4]~18_combout\ = ( \L0|L14|signalshift\(26) & ( \L0|L16|signalshift\(26) & ( (!\L0|L0|WideOr19~combout\) # ((!\L0|L0|WideOr18~combout\ & (\L0|L15|signalshift[26]~8_combout\)) # (\L0|L0|WideOr18~combout\ & ((\L0|L17|signalshift[26]~8_combout\)))) 
-- ) ) ) # ( !\L0|L14|signalshift\(26) & ( \L0|L16|signalshift\(26) & ( (!\L0|L0|WideOr18~combout\ & (\L0|L15|signalshift[26]~8_combout\ & ((\L0|L0|WideOr19~combout\)))) # (\L0|L0|WideOr18~combout\ & (((!\L0|L0|WideOr19~combout\) # 
-- (\L0|L17|signalshift[26]~8_combout\)))) ) ) ) # ( \L0|L14|signalshift\(26) & ( !\L0|L16|signalshift\(26) & ( (!\L0|L0|WideOr18~combout\ & (((!\L0|L0|WideOr19~combout\)) # (\L0|L15|signalshift[26]~8_combout\))) # (\L0|L0|WideOr18~combout\ & 
-- (((\L0|L17|signalshift[26]~8_combout\ & \L0|L0|WideOr19~combout\)))) ) ) ) # ( !\L0|L14|signalshift\(26) & ( !\L0|L16|signalshift\(26) & ( (\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & (\L0|L15|signalshift[26]~8_combout\)) # 
-- (\L0|L0|WideOr18~combout\ & ((\L0|L17|signalshift[26]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L15|ALT_INV_signalshift[26]~8_combout\,
	datab => \L0|L0|ALT_INV_WideOr18~combout\,
	datac => \L0|L17|ALT_INV_signalshift[26]~8_combout\,
	datad => \L0|L0|ALT_INV_WideOr19~combout\,
	datae => \L0|L14|ALT_INV_signalshift\(26),
	dataf => \L0|L16|ALT_INV_signalshift\(26),
	combout => \L5|L1|m[4]~18_combout\);

-- Location: LABCELL_X85_Y7_N48
\L5|L1|m[4]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[4]~53_combout\ = ( !\L0|L0|WideOr16~combout\ & ( ((\L4|CS.E2~q\ & ((!\L0|L0|WideOr17~combout\ & (\L5|L1|m[4]~19_combout\)) # (\L0|L0|WideOr17~combout\ & ((\L5|L1|m[4]~18_combout\)))))) ) ) # ( \L0|L0|WideOr16~combout\ & ( ((\L4|CS.E2~q\ & 
-- ((!\L0|L0|WideOr17~combout\ & (\L5|L1|m[4]~17_combout\)) # (\L0|L0|WideOr17~combout\ & ((\L5|L1|m[4]~16_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L1|ALT_INV_m[4]~17_combout\,
	datab => \L5|L1|ALT_INV_m[4]~19_combout\,
	datac => \L5|L1|ALT_INV_m[4]~16_combout\,
	datad => \L4|ALT_INV_CS.E2~q\,
	datae => \L0|L0|ALT_INV_WideOr16~combout\,
	dataf => \L0|L0|ALT_INV_WideOr17~combout\,
	datag => \L5|L1|ALT_INV_m[4]~18_combout\,
	combout => \L5|L1|m[4]~53_combout\);

-- Location: MLABCELL_X82_Y11_N48
\L5|L1|m[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[5]~23_combout\ = ( \L0|L13|signalshift[27]~8_combout\ & ( \L0|L12|signalshift\(27) & ( ((!\L0|L0|WideOr19~combout\ & (\L0|L10|signalshift\(27))) # (\L0|L0|WideOr19~combout\ & ((\L0|L11|signalshift\(27))))) # (\L0|L0|WideOr18~combout\) ) ) ) # ( 
-- !\L0|L13|signalshift[27]~8_combout\ & ( \L0|L12|signalshift\(27) & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\)) # (\L0|L10|signalshift\(27)))) # (\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\ & \L0|L11|signalshift\(27))))) ) ) ) 
-- # ( \L0|L13|signalshift[27]~8_combout\ & ( !\L0|L12|signalshift\(27) & ( (!\L0|L0|WideOr19~combout\ & (\L0|L10|signalshift\(27) & (!\L0|L0|WideOr18~combout\))) # (\L0|L0|WideOr19~combout\ & (((\L0|L11|signalshift\(27)) # (\L0|L0|WideOr18~combout\)))) ) ) 
-- ) # ( !\L0|L13|signalshift[27]~8_combout\ & ( !\L0|L12|signalshift\(27) & ( (!\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & (\L0|L10|signalshift\(27))) # (\L0|L0|WideOr19~combout\ & ((\L0|L11|signalshift\(27)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr19~combout\,
	datab => \L0|L10|ALT_INV_signalshift\(27),
	datac => \L0|L0|ALT_INV_WideOr18~combout\,
	datad => \L0|L11|ALT_INV_signalshift\(27),
	datae => \L0|L13|ALT_INV_signalshift[27]~8_combout\,
	dataf => \L0|L12|ALT_INV_signalshift\(27),
	combout => \L5|L1|m[5]~23_combout\);

-- Location: LABCELL_X81_Y6_N30
\L5|L1|m[5]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[5]~20_combout\ = ( \L0|L7|signalshift\(27) & ( \L0|L9|signalshift\(27) & ( ((!\L0|L0|WideOr18~combout\ & ((\L0|L6|signalshift\(27)))) # (\L0|L0|WideOr18~combout\ & (\L0|L8|signalshift\(27)))) # (\L0|L0|WideOr19~combout\) ) ) ) # ( 
-- !\L0|L7|signalshift\(27) & ( \L0|L9|signalshift\(27) & ( (!\L0|L0|WideOr18~combout\ & (!\L0|L0|WideOr19~combout\ & ((\L0|L6|signalshift\(27))))) # (\L0|L0|WideOr18~combout\ & (((\L0|L8|signalshift\(27))) # (\L0|L0|WideOr19~combout\))) ) ) ) # ( 
-- \L0|L7|signalshift\(27) & ( !\L0|L9|signalshift\(27) & ( (!\L0|L0|WideOr18~combout\ & (((\L0|L6|signalshift\(27))) # (\L0|L0|WideOr19~combout\))) # (\L0|L0|WideOr18~combout\ & (!\L0|L0|WideOr19~combout\ & (\L0|L8|signalshift\(27)))) ) ) ) # ( 
-- !\L0|L7|signalshift\(27) & ( !\L0|L9|signalshift\(27) & ( (!\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & ((\L0|L6|signalshift\(27)))) # (\L0|L0|WideOr18~combout\ & (\L0|L8|signalshift\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr18~combout\,
	datab => \L0|L0|ALT_INV_WideOr19~combout\,
	datac => \L0|L8|ALT_INV_signalshift\(27),
	datad => \L0|L6|ALT_INV_signalshift\(27),
	datae => \L0|L7|ALT_INV_signalshift\(27),
	dataf => \L0|L9|ALT_INV_signalshift\(27),
	combout => \L5|L1|m[5]~20_combout\);

-- Location: MLABCELL_X82_Y11_N54
\L5|L1|m[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[5]~21_combout\ = ( \L0|L3|signalshift\(27) & ( \L0|L5|signalshift\(27) & ( ((!\L0|L0|WideOr18~combout\ & ((\L0|L2|signalshift[27]~12_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L4|signalshift[27]~10_combout\))) # (\L0|L0|WideOr19~combout\) ) ) 
-- ) # ( !\L0|L3|signalshift\(27) & ( \L0|L5|signalshift\(27) & ( (!\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & ((\L0|L2|signalshift[27]~12_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L4|signalshift[27]~10_combout\)))) # 
-- (\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\)))) ) ) ) # ( \L0|L3|signalshift\(27) & ( !\L0|L5|signalshift\(27) & ( (!\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & ((\L0|L2|signalshift[27]~12_combout\))) # (\L0|L0|WideOr18~combout\ & 
-- (\L0|L4|signalshift[27]~10_combout\)))) # (\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\)))) ) ) ) # ( !\L0|L3|signalshift\(27) & ( !\L0|L5|signalshift\(27) & ( (!\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & 
-- ((\L0|L2|signalshift[27]~12_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L4|signalshift[27]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr19~combout\,
	datab => \L0|L4|ALT_INV_signalshift[27]~10_combout\,
	datac => \L0|L0|ALT_INV_WideOr18~combout\,
	datad => \L0|L2|ALT_INV_signalshift[27]~12_combout\,
	datae => \L0|L3|ALT_INV_signalshift\(27),
	dataf => \L0|L5|ALT_INV_signalshift\(27),
	combout => \L5|L1|m[5]~21_combout\);

-- Location: LABCELL_X88_Y9_N30
\L5|L1|m[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[5]~22_combout\ = ( \L0|L14|signalshift\(27) & ( \L0|L17|signalshift[27]~10_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\)) # (\L0|L16|signalshift\(27)))) # (\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\) # 
-- (\L0|L15|signalshift[27]~10_combout\)))) ) ) ) # ( !\L0|L14|signalshift\(27) & ( \L0|L17|signalshift[27]~10_combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L0|L16|signalshift\(27) & ((\L0|L0|WideOr18~combout\)))) # (\L0|L0|WideOr19~combout\ & 
-- (((\L0|L0|WideOr18~combout\) # (\L0|L15|signalshift[27]~10_combout\)))) ) ) ) # ( \L0|L14|signalshift\(27) & ( !\L0|L17|signalshift[27]~10_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\)) # (\L0|L16|signalshift\(27)))) # 
-- (\L0|L0|WideOr19~combout\ & (((\L0|L15|signalshift[27]~10_combout\ & !\L0|L0|WideOr18~combout\)))) ) ) ) # ( !\L0|L14|signalshift\(27) & ( !\L0|L17|signalshift[27]~10_combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L0|L16|signalshift\(27) & 
-- ((\L0|L0|WideOr18~combout\)))) # (\L0|L0|WideOr19~combout\ & (((\L0|L15|signalshift[27]~10_combout\ & !\L0|L0|WideOr18~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L16|ALT_INV_signalshift\(27),
	datab => \L0|L15|ALT_INV_signalshift[27]~10_combout\,
	datac => \L0|L0|ALT_INV_WideOr19~combout\,
	datad => \L0|L0|ALT_INV_WideOr18~combout\,
	datae => \L0|L14|ALT_INV_signalshift\(27),
	dataf => \L0|L17|ALT_INV_signalshift[27]~10_combout\,
	combout => \L5|L1|m[5]~22_combout\);

-- Location: LABCELL_X79_Y6_N0
\L5|L1|m[5]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[5]~49_combout\ = ( !\L0|L0|WideOr16~combout\ & ( (\L4|CS.E2~q\ & (((!\L0|L0|WideOr17~combout\ & (\L5|L1|m[5]~23_combout\)) # (\L0|L0|WideOr17~combout\ & ((\L5|L1|m[5]~22_combout\)))))) ) ) # ( \L0|L0|WideOr16~combout\ & ( ((\L4|CS.E2~q\ & 
-- ((!\L0|L0|WideOr17~combout\ & ((\L5|L1|m[5]~21_combout\))) # (\L0|L0|WideOr17~combout\ & (\L5|L1|m[5]~20_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000000000011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L1|ALT_INV_m[5]~23_combout\,
	datab => \L4|ALT_INV_CS.E2~q\,
	datac => \L5|L1|ALT_INV_m[5]~20_combout\,
	datad => \L5|L1|ALT_INV_m[5]~21_combout\,
	datae => \L0|L0|ALT_INV_WideOr16~combout\,
	dataf => \L0|L0|ALT_INV_WideOr17~combout\,
	datag => \L5|L1|ALT_INV_m[5]~22_combout\,
	combout => \L5|L1|m[5]~49_combout\);

-- Location: MLABCELL_X82_Y11_N12
\L5|L1|m[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[6]~25_combout\ = ( \L0|L3|signalshift\(28) & ( \L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L0|L4|signalshift[28]~12_combout\)) # (\L0|L0|WideOr19~combout\ & ((\L0|L5|signalshift\(28)))) ) ) ) # ( !\L0|L3|signalshift\(28) & ( 
-- \L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L0|L4|signalshift[28]~12_combout\)) # (\L0|L0|WideOr19~combout\ & ((\L0|L5|signalshift\(28)))) ) ) ) # ( \L0|L3|signalshift\(28) & ( !\L0|L0|WideOr18~combout\ & ( 
-- (\L0|L2|signalshift[28]~14_combout\) # (\L0|L0|WideOr19~combout\) ) ) ) # ( !\L0|L3|signalshift\(28) & ( !\L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & \L0|L2|signalshift[28]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L4|ALT_INV_signalshift[28]~12_combout\,
	datab => \L0|L5|ALT_INV_signalshift\(28),
	datac => \L0|L0|ALT_INV_WideOr19~combout\,
	datad => \L0|L2|ALT_INV_signalshift[28]~14_combout\,
	datae => \L0|L3|ALT_INV_signalshift\(28),
	dataf => \L0|L0|ALT_INV_WideOr18~combout\,
	combout => \L5|L1|m[6]~25_combout\);

-- Location: LABCELL_X81_Y6_N48
\L5|L1|m[6]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[6]~24_combout\ = ( \L0|L7|signalshift\(28) & ( \L0|L6|signalshift[28]~8_combout\ & ( (!\L0|L0|WideOr18~combout\) # ((!\L0|L0|WideOr19~combout\ & (\L0|L8|signalshift\(28))) # (\L0|L0|WideOr19~combout\ & ((\L0|L9|signalshift\(28))))) ) ) ) # ( 
-- !\L0|L7|signalshift\(28) & ( \L0|L6|signalshift[28]~8_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\)) # (\L0|L8|signalshift\(28)))) # (\L0|L0|WideOr19~combout\ & (((\L0|L0|WideOr18~combout\ & \L0|L9|signalshift\(28))))) ) ) ) # ( 
-- \L0|L7|signalshift\(28) & ( !\L0|L6|signalshift[28]~8_combout\ & ( (!\L0|L0|WideOr19~combout\ & (\L0|L8|signalshift\(28) & (\L0|L0|WideOr18~combout\))) # (\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\) # (\L0|L9|signalshift\(28))))) ) ) ) # ( 
-- !\L0|L7|signalshift\(28) & ( !\L0|L6|signalshift[28]~8_combout\ & ( (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & (\L0|L8|signalshift\(28))) # (\L0|L0|WideOr19~combout\ & ((\L0|L9|signalshift\(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L8|ALT_INV_signalshift\(28),
	datab => \L0|L0|ALT_INV_WideOr19~combout\,
	datac => \L0|L0|ALT_INV_WideOr18~combout\,
	datad => \L0|L9|ALT_INV_signalshift\(28),
	datae => \L0|L7|ALT_INV_signalshift\(28),
	dataf => \L0|L6|ALT_INV_signalshift[28]~8_combout\,
	combout => \L5|L1|m[6]~24_combout\);

-- Location: LABCELL_X80_Y11_N54
\L5|L1|m[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[6]~27_combout\ = ( \L0|L13|signalshift\(28) & ( \L0|L0|WideOr18~combout\ & ( (\L0|L0|WideOr19~combout\) # (\L0|L12|signalshift\(28)) ) ) ) # ( !\L0|L13|signalshift\(28) & ( \L0|L0|WideOr18~combout\ & ( (\L0|L12|signalshift\(28) & 
-- !\L0|L0|WideOr19~combout\) ) ) ) # ( \L0|L13|signalshift\(28) & ( !\L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & ((\L0|L10|signalshift\(28)))) # (\L0|L0|WideOr19~combout\ & (\L0|L11|signalshift[28]~6_combout\)) ) ) ) # ( 
-- !\L0|L13|signalshift\(28) & ( !\L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & ((\L0|L10|signalshift\(28)))) # (\L0|L0|WideOr19~combout\ & (\L0|L11|signalshift[28]~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[28]~6_combout\,
	datab => \L0|L12|ALT_INV_signalshift\(28),
	datac => \L0|L0|ALT_INV_WideOr19~combout\,
	datad => \L0|L10|ALT_INV_signalshift\(28),
	datae => \L0|L13|ALT_INV_signalshift\(28),
	dataf => \L0|L0|ALT_INV_WideOr18~combout\,
	combout => \L5|L1|m[6]~27_combout\);

-- Location: LABCELL_X88_Y9_N48
\L5|L1|m[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[6]~26_combout\ = ( \L0|L15|signalshift\(28) & ( \L0|L14|signalshift\(28) & ( (!\L0|L0|WideOr18~combout\) # ((!\L0|L0|WideOr19~combout\ & (\L0|L16|signalshift\(28))) # (\L0|L0|WideOr19~combout\ & ((\L0|L17|signalshift[28]~12_combout\)))) ) ) ) # ( 
-- !\L0|L15|signalshift\(28) & ( \L0|L14|signalshift\(28) & ( (!\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\) # ((\L0|L16|signalshift\(28))))) # (\L0|L0|WideOr19~combout\ & (\L0|L0|WideOr18~combout\ & ((\L0|L17|signalshift[28]~12_combout\)))) ) ) ) 
-- # ( \L0|L15|signalshift\(28) & ( !\L0|L14|signalshift\(28) & ( (!\L0|L0|WideOr19~combout\ & (\L0|L0|WideOr18~combout\ & (\L0|L16|signalshift\(28)))) # (\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\) # ((\L0|L17|signalshift[28]~12_combout\)))) ) ) 
-- ) # ( !\L0|L15|signalshift\(28) & ( !\L0|L14|signalshift\(28) & ( (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & (\L0|L16|signalshift\(28))) # (\L0|L0|WideOr19~combout\ & ((\L0|L17|signalshift[28]~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr19~combout\,
	datab => \L0|L0|ALT_INV_WideOr18~combout\,
	datac => \L0|L16|ALT_INV_signalshift\(28),
	datad => \L0|L17|ALT_INV_signalshift[28]~12_combout\,
	datae => \L0|L15|ALT_INV_signalshift\(28),
	dataf => \L0|L14|ALT_INV_signalshift\(28),
	combout => \L5|L1|m[6]~26_combout\);

-- Location: LABCELL_X79_Y6_N6
\L5|L1|m[6]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[6]~45_combout\ = ( !\L0|L0|WideOr16~combout\ & ( ((\L4|CS.E2~q\ & ((!\L0|L0|WideOr17~combout\ & ((\L5|L1|m[6]~27_combout\))) # (\L0|L0|WideOr17~combout\ & (\L5|L1|m[6]~26_combout\))))) ) ) # ( \L0|L0|WideOr16~combout\ & ( (\L4|CS.E2~q\ & 
-- (((!\L0|L0|WideOr17~combout\ & (\L5|L1|m[6]~25_combout\)) # (\L0|L0|WideOr17~combout\ & ((\L5|L1|m[6]~24_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000100010001000100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L1|ALT_INV_m[6]~25_combout\,
	datab => \L4|ALT_INV_CS.E2~q\,
	datac => \L5|L1|ALT_INV_m[6]~24_combout\,
	datad => \L5|L1|ALT_INV_m[6]~27_combout\,
	datae => \L0|L0|ALT_INV_WideOr16~combout\,
	dataf => \L0|L0|ALT_INV_WideOr17~combout\,
	datag => \L5|L1|ALT_INV_m[6]~26_combout\,
	combout => \L5|L1|m[6]~45_combout\);

-- Location: LABCELL_X85_Y8_N18
\L5|L1|m[7]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[7]~31_combout\ = ( \L0|L10|signalshift\(29) & ( \L0|L0|WideOr19~combout\ & ( (!\L0|L0|WideOr18~combout\ & ((\L0|L11|signalshift[29]~8_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L13|signalshift\(29))) ) ) ) # ( !\L0|L10|signalshift\(29) & ( 
-- \L0|L0|WideOr19~combout\ & ( (!\L0|L0|WideOr18~combout\ & ((\L0|L11|signalshift[29]~8_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L13|signalshift\(29))) ) ) ) # ( \L0|L10|signalshift\(29) & ( !\L0|L0|WideOr19~combout\ & ( (!\L0|L0|WideOr18~combout\) # 
-- (\L0|L12|signalshift\(29)) ) ) ) # ( !\L0|L10|signalshift\(29) & ( !\L0|L0|WideOr19~combout\ & ( (\L0|L12|signalshift\(29) & \L0|L0|WideOr18~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L12|ALT_INV_signalshift\(29),
	datab => \L0|L13|ALT_INV_signalshift\(29),
	datac => \L0|L0|ALT_INV_WideOr18~combout\,
	datad => \L0|L11|ALT_INV_signalshift[29]~8_combout\,
	datae => \L0|L10|ALT_INV_signalshift\(29),
	dataf => \L0|L0|ALT_INV_WideOr19~combout\,
	combout => \L5|L1|m[7]~31_combout\);

-- Location: LABCELL_X85_Y8_N54
\L5|L1|m[7]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[7]~28_combout\ = ( \L0|L7|signalshift\(29) & ( \L0|L0|WideOr19~combout\ & ( (!\L0|L0|WideOr18~combout\) # (\L0|L9|signalshift\(29)) ) ) ) # ( !\L0|L7|signalshift\(29) & ( \L0|L0|WideOr19~combout\ & ( (\L0|L0|WideOr18~combout\ & 
-- \L0|L9|signalshift\(29)) ) ) ) # ( \L0|L7|signalshift\(29) & ( !\L0|L0|WideOr19~combout\ & ( (!\L0|L0|WideOr18~combout\ & ((\L0|L6|signalshift[29]~10_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L8|signalshift\(29))) ) ) ) # ( !\L0|L7|signalshift\(29) & 
-- ( !\L0|L0|WideOr19~combout\ & ( (!\L0|L0|WideOr18~combout\ & ((\L0|L6|signalshift[29]~10_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L8|signalshift\(29))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr18~combout\,
	datab => \L0|L8|ALT_INV_signalshift\(29),
	datac => \L0|L6|ALT_INV_signalshift[29]~10_combout\,
	datad => \L0|L9|ALT_INV_signalshift\(29),
	datae => \L0|L7|ALT_INV_signalshift\(29),
	dataf => \L0|L0|ALT_INV_WideOr19~combout\,
	combout => \L5|L1|m[7]~28_combout\);

-- Location: MLABCELL_X82_Y11_N6
\L5|L1|m[7]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[7]~29_combout\ = ( \L0|L3|signalshift\(29) & ( \L0|L2|signalshift[29]~16_combout\ & ( (!\L0|L0|WideOr18~combout\) # ((!\L0|L0|WideOr19~combout\ & ((\L0|L4|signalshift[29]~14_combout\))) # (\L0|L0|WideOr19~combout\ & 
-- (\L0|L5|signalshift[29]~14_combout\))) ) ) ) # ( !\L0|L3|signalshift\(29) & ( \L0|L2|signalshift[29]~16_combout\ & ( (!\L0|L0|WideOr18~combout\ & (((!\L0|L0|WideOr19~combout\)))) # (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & 
-- ((\L0|L4|signalshift[29]~14_combout\))) # (\L0|L0|WideOr19~combout\ & (\L0|L5|signalshift[29]~14_combout\)))) ) ) ) # ( \L0|L3|signalshift\(29) & ( !\L0|L2|signalshift[29]~16_combout\ & ( (!\L0|L0|WideOr18~combout\ & (((\L0|L0|WideOr19~combout\)))) # 
-- (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & ((\L0|L4|signalshift[29]~14_combout\))) # (\L0|L0|WideOr19~combout\ & (\L0|L5|signalshift[29]~14_combout\)))) ) ) ) # ( !\L0|L3|signalshift\(29) & ( !\L0|L2|signalshift[29]~16_combout\ & ( 
-- (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & ((\L0|L4|signalshift[29]~14_combout\))) # (\L0|L0|WideOr19~combout\ & (\L0|L5|signalshift[29]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr18~combout\,
	datab => \L0|L5|ALT_INV_signalshift[29]~14_combout\,
	datac => \L0|L0|ALT_INV_WideOr19~combout\,
	datad => \L0|L4|ALT_INV_signalshift[29]~14_combout\,
	datae => \L0|L3|ALT_INV_signalshift\(29),
	dataf => \L0|L2|ALT_INV_signalshift[29]~16_combout\,
	combout => \L5|L1|m[7]~29_combout\);

-- Location: LABCELL_X88_Y9_N54
\L5|L1|m[7]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[7]~30_combout\ = ( \L0|L15|signalshift\(29) & ( \L0|L14|signalshift\(29) & ( (!\L0|L0|WideOr18~combout\) # ((!\L0|L0|WideOr19~combout\ & ((\L0|L16|signalshift\(29)))) # (\L0|L0|WideOr19~combout\ & (\L0|L17|signalshift\(29)))) ) ) ) # ( 
-- !\L0|L15|signalshift\(29) & ( \L0|L14|signalshift\(29) & ( (!\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\) # (\L0|L16|signalshift\(29))))) # (\L0|L0|WideOr19~combout\ & (\L0|L17|signalshift\(29) & ((\L0|L0|WideOr18~combout\)))) ) ) ) # ( 
-- \L0|L15|signalshift\(29) & ( !\L0|L14|signalshift\(29) & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L16|signalshift\(29) & \L0|L0|WideOr18~combout\)))) # (\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\)) # (\L0|L17|signalshift\(29)))) ) ) ) # ( 
-- !\L0|L15|signalshift\(29) & ( !\L0|L14|signalshift\(29) & ( (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & ((\L0|L16|signalshift\(29)))) # (\L0|L0|WideOr19~combout\ & (\L0|L17|signalshift\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift\(29),
	datab => \L0|L16|ALT_INV_signalshift\(29),
	datac => \L0|L0|ALT_INV_WideOr19~combout\,
	datad => \L0|L0|ALT_INV_WideOr18~combout\,
	datae => \L0|L15|ALT_INV_signalshift\(29),
	dataf => \L0|L14|ALT_INV_signalshift\(29),
	combout => \L5|L1|m[7]~30_combout\);

-- Location: LABCELL_X79_Y6_N12
\L5|L1|m[7]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[7]~41_combout\ = ( !\L0|L0|WideOr16~combout\ & ( (\L4|CS.E2~q\ & (((!\L0|L0|WideOr17~combout\ & (\L5|L1|m[7]~31_combout\)) # (\L0|L0|WideOr17~combout\ & ((\L5|L1|m[7]~30_combout\)))))) ) ) # ( \L0|L0|WideOr16~combout\ & ( ((\L4|CS.E2~q\ & 
-- ((!\L0|L0|WideOr17~combout\ & ((\L5|L1|m[7]~29_combout\))) # (\L0|L0|WideOr17~combout\ & (\L5|L1|m[7]~28_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000000000011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L5|L1|ALT_INV_m[7]~31_combout\,
	datab => \L4|ALT_INV_CS.E2~q\,
	datac => \L5|L1|ALT_INV_m[7]~28_combout\,
	datad => \L5|L1|ALT_INV_m[7]~29_combout\,
	datae => \L0|L0|ALT_INV_WideOr16~combout\,
	dataf => \L0|L0|ALT_INV_WideOr17~combout\,
	datag => \L5|L1|ALT_INV_m[7]~30_combout\,
	combout => \L5|L1|m[7]~41_combout\);

-- Location: LABCELL_X85_Y8_N30
\L5|L1|m[8]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[8]~35_combout\ = ( \L0|L10|signalshift\(30) & ( \L0|L12|signalshift\(30) & ( (!\L0|L0|WideOr19~combout\) # ((!\L0|L0|WideOr18~combout\ & (\L0|L11|signalshift[30]~10_combout\)) # (\L0|L0|WideOr18~combout\ & ((\L0|L13|signalshift\(30))))) ) ) ) # ( 
-- !\L0|L10|signalshift\(30) & ( \L0|L12|signalshift\(30) & ( (!\L0|L0|WideOr18~combout\ & (\L0|L11|signalshift[30]~10_combout\ & ((\L0|L0|WideOr19~combout\)))) # (\L0|L0|WideOr18~combout\ & (((!\L0|L0|WideOr19~combout\) # (\L0|L13|signalshift\(30))))) ) ) ) 
-- # ( \L0|L10|signalshift\(30) & ( !\L0|L12|signalshift\(30) & ( (!\L0|L0|WideOr18~combout\ & (((!\L0|L0|WideOr19~combout\)) # (\L0|L11|signalshift[30]~10_combout\))) # (\L0|L0|WideOr18~combout\ & (((\L0|L13|signalshift\(30) & \L0|L0|WideOr19~combout\)))) ) 
-- ) ) # ( !\L0|L10|signalshift\(30) & ( !\L0|L12|signalshift\(30) & ( (\L0|L0|WideOr19~combout\ & ((!\L0|L0|WideOr18~combout\ & (\L0|L11|signalshift[30]~10_combout\)) # (\L0|L0|WideOr18~combout\ & ((\L0|L13|signalshift\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L11|ALT_INV_signalshift[30]~10_combout\,
	datab => \L0|L0|ALT_INV_WideOr18~combout\,
	datac => \L0|L13|ALT_INV_signalshift\(30),
	datad => \L0|L0|ALT_INV_WideOr19~combout\,
	datae => \L0|L10|ALT_INV_signalshift\(30),
	dataf => \L0|L12|ALT_INV_signalshift\(30),
	combout => \L5|L1|m[8]~35_combout\);

-- Location: LABCELL_X85_Y8_N36
\L5|L1|m[8]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[8]~32_combout\ = ( \L0|L7|signalshift\(30) & ( \L0|L0|WideOr19~combout\ & ( (!\L0|L0|WideOr18~combout\) # (\L0|L9|signalshift\(30)) ) ) ) # ( !\L0|L7|signalshift\(30) & ( \L0|L0|WideOr19~combout\ & ( (\L0|L9|signalshift\(30) & 
-- \L0|L0|WideOr18~combout\) ) ) ) # ( \L0|L7|signalshift\(30) & ( !\L0|L0|WideOr19~combout\ & ( (!\L0|L0|WideOr18~combout\ & ((\L0|L6|signalshift[30]~12_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L8|signalshift\(30))) ) ) ) # ( !\L0|L7|signalshift\(30) 
-- & ( !\L0|L0|WideOr19~combout\ & ( (!\L0|L0|WideOr18~combout\ & ((\L0|L6|signalshift[30]~12_combout\))) # (\L0|L0|WideOr18~combout\ & (\L0|L8|signalshift\(30))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L8|ALT_INV_signalshift\(30),
	datab => \L0|L9|ALT_INV_signalshift\(30),
	datac => \L0|L6|ALT_INV_signalshift[30]~12_combout\,
	datad => \L0|L0|ALT_INV_WideOr18~combout\,
	datae => \L0|L7|ALT_INV_signalshift\(30),
	dataf => \L0|L0|ALT_INV_WideOr19~combout\,
	combout => \L5|L1|m[8]~32_combout\);

-- Location: LABCELL_X80_Y11_N3
\L5|L1|m[8]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[8]~33_combout\ = ( \L0|L3|signalshift\(30) & ( \L0|L2|signalshift[30]~18_combout\ & ( (!\L0|L0|WideOr18~combout\) # ((!\L0|L0|WideOr19~combout\ & ((\L0|L4|signalshift\(30)))) # (\L0|L0|WideOr19~combout\ & (\L0|L5|signalshift[30]~16_combout\))) ) 
-- ) ) # ( !\L0|L3|signalshift\(30) & ( \L0|L2|signalshift[30]~18_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((!\L0|L0|WideOr18~combout\) # (\L0|L4|signalshift\(30))))) # (\L0|L0|WideOr19~combout\ & (\L0|L5|signalshift[30]~16_combout\ & 
-- ((\L0|L0|WideOr18~combout\)))) ) ) ) # ( \L0|L3|signalshift\(30) & ( !\L0|L2|signalshift[30]~18_combout\ & ( (!\L0|L0|WideOr19~combout\ & (((\L0|L4|signalshift\(30) & \L0|L0|WideOr18~combout\)))) # (\L0|L0|WideOr19~combout\ & 
-- (((!\L0|L0|WideOr18~combout\)) # (\L0|L5|signalshift[30]~16_combout\))) ) ) ) # ( !\L0|L3|signalshift\(30) & ( !\L0|L2|signalshift[30]~18_combout\ & ( (\L0|L0|WideOr18~combout\ & ((!\L0|L0|WideOr19~combout\ & ((\L0|L4|signalshift\(30)))) # 
-- (\L0|L0|WideOr19~combout\ & (\L0|L5|signalshift[30]~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L0|ALT_INV_WideOr19~combout\,
	datab => \L0|L5|ALT_INV_signalshift[30]~16_combout\,
	datac => \L0|L4|ALT_INV_signalshift\(30),
	datad => \L0|L0|ALT_INV_WideOr18~combout\,
	datae => \L0|L3|ALT_INV_signalshift\(30),
	dataf => \L0|L2|ALT_INV_signalshift[30]~18_combout\,
	combout => \L5|L1|m[8]~33_combout\);

-- Location: LABCELL_X85_Y8_N24
\L5|L1|m[8]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[8]~34_combout\ = ( \L0|L15|signalshift\(30) & ( \L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & ((\L0|L16|signalshift\(30)))) # (\L0|L0|WideOr19~combout\ & (\L0|L17|signalshift\(30))) ) ) ) # ( !\L0|L15|signalshift\(30) & ( 
-- \L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & ((\L0|L16|signalshift\(30)))) # (\L0|L0|WideOr19~combout\ & (\L0|L17|signalshift\(30))) ) ) ) # ( \L0|L15|signalshift\(30) & ( !\L0|L0|WideOr18~combout\ & ( (\L0|L14|signalshift[30]~8_combout\) # 
-- (\L0|L0|WideOr19~combout\) ) ) ) # ( !\L0|L15|signalshift\(30) & ( !\L0|L0|WideOr18~combout\ & ( (!\L0|L0|WideOr19~combout\ & \L0|L14|signalshift[30]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L0|L17|ALT_INV_signalshift\(30),
	datab => \L0|L0|ALT_INV_WideOr19~combout\,
	datac => \L0|L16|ALT_INV_signalshift\(30),
	datad => \L0|L14|ALT_INV_signalshift[30]~8_combout\,
	datae => \L0|L15|ALT_INV_signalshift\(30),
	dataf => \L0|L0|ALT_INV_WideOr18~combout\,
	combout => \L5|L1|m[8]~34_combout\);

-- Location: LABCELL_X85_Y8_N42
\L5|L1|m[8]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[8]~37_combout\ = ( !\L0|L0|WideOr16~combout\ & ( (\L4|CS.E2~q\ & (((!\L0|L0|WideOr17~combout\ & (\L5|L1|m[8]~35_combout\)) # (\L0|L0|WideOr17~combout\ & ((\L5|L1|m[8]~34_combout\)))))) ) ) # ( \L0|L0|WideOr16~combout\ & ( (\L4|CS.E2~q\ & 
-- (((!\L0|L0|WideOr17~combout\ & ((\L5|L1|m[8]~33_combout\))) # (\L0|L0|WideOr17~combout\ & (\L5|L1|m[8]~32_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000000000101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L4|ALT_INV_CS.E2~q\,
	datab => \L5|L1|ALT_INV_m[8]~35_combout\,
	datac => \L5|L1|ALT_INV_m[8]~32_combout\,
	datad => \L5|L1|ALT_INV_m[8]~33_combout\,
	datae => \L0|L0|ALT_INV_WideOr16~combout\,
	dataf => \L0|L0|ALT_INV_WideOr17~combout\,
	datag => \L5|L1|ALT_INV_m[8]~34_combout\,
	combout => \L5|L1|m[8]~37_combout\);

-- Location: LABCELL_X80_Y7_N21
\L5|L1|m[9]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \L5|L1|m[9]~36_combout\ = ( \L5|L19|m~combout\ & ( \L4|CS.E2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L5|L19|ALT_INV_m~combout\,
	dataf => \L4|ALT_INV_CS.E2~q\,
	combout => \L5|L1|m[9]~36_combout\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LABCELL_X64_Y5_N12
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


