OpenROAD 0cfb9a45bfb256c9af1a0500d4c97da0f145f54f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/mult_comb_32x32/runs/first_run/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/brunoayala/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/mult_comb_32x32/runs/first_run/tmp/17-mult_comb_32x32.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult_comb_32x32
Die area:                 ( 0 0 ) ( 343765 354485 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     15421
Number of terminals:      130
Number of snets:          2
Number of nets:           6001

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 270.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 196241.
[INFO DRT-0033] mcon shape region query size = 177396.
[INFO DRT-0033] met1 shape region query size = 34229.
[INFO DRT-0033] via shape region query size = 1845.
[INFO DRT-0033] met2 shape region query size = 1173.
[INFO DRT-0033] via2 shape region query size = 1476.
[INFO DRT-0033] met3 shape region query size = 1169.
[INFO DRT-0033] via3 shape region query size = 1476.
[INFO DRT-0033] met4 shape region query size = 399.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1061 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 252 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0084]   Complete 3718 groups.
#scanned instances     = 15421
#unique  instances     = 270
#stdCellGenAp          = 7672
#stdCellValidPlanarAp  = 32
#stdCellValidViaAp     = 5989
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 22715
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:55, elapsed time = 00:00:57, memory = 191.78 (MB), peak = 195.12 (MB)

Number of guides:     50449

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 49 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 51 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-1000] Pin _07008_/A1 not in any guide. Attempting to patch guides to cover (at least part of) the pin.
[INFO DRT-1000] Pin _08743_/A1 not in any guide. Attempting to patch guides to cover (at least part of) the pin.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 17048.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 13539.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7360.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1224.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 441.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 28.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 24849 vertical wires in 1 frboxes and 14791 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 2904 vertical wires in 1 frboxes and 6111 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 268.34 (MB), peak = 268.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 268.46 (MB), peak = 268.46 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:12, memory = 410.20 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:28, memory = 567.91 (MB).
    Completing 30% with 1396 violations.
    elapsed time = 00:00:32, memory = 500.87 (MB).
    Completing 40% with 1396 violations.
    elapsed time = 00:00:44, memory = 581.40 (MB).
    Completing 50% with 1396 violations.
    elapsed time = 00:01:04, memory = 629.53 (MB).
    Completing 60% with 2766 violations.
    elapsed time = 00:01:20, memory = 524.32 (MB).
    Completing 70% with 2766 violations.
    elapsed time = 00:01:49, memory = 587.62 (MB).
    Completing 80% with 4452 violations.
    elapsed time = 00:02:04, memory = 529.08 (MB).
    Completing 90% with 4452 violations.
    elapsed time = 00:02:34, memory = 609.54 (MB).
    Completing 100% with 6123 violations.
    elapsed time = 00:03:01, memory = 465.82 (MB).
[INFO DRT-0199]   Number of violations = 7235.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      3      0      0      0      0
Metal Spacing       32      0    993    165     22      4
Min Hole             0      0      9      0      0      0
Recheck              3      0    620    401     72     16
Short                0      0   4367    515      9      4
[INFO DRT-0267] cpu time = 00:05:55, elapsed time = 00:03:02, memory = 628.65 (MB), peak = 647.88 (MB)
Total wire length = 252745 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 101946 um.
Total wire length on LAYER met2 = 95337 um.
Total wire length on LAYER met3 = 34800 um.
Total wire length on LAYER met4 = 18166 um.
Total wire length on LAYER met5 = 2494 um.
Total number of vias = 49896.
Up-via summary (total 49896):.

------------------------
 FR_MASTERSLICE        0
            li1    22625
           met1    24447
           met2     2036
           met3      744
           met4       44
------------------------
                   49896


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7235 violations.
    elapsed time = 00:00:16, memory = 714.09 (MB).
    Completing 20% with 7235 violations.
    elapsed time = 00:00:39, memory = 810.50 (MB).
    Completing 30% with 6680 violations.
    elapsed time = 00:00:44, memory = 676.06 (MB).
    Completing 40% with 6680 violations.
    elapsed time = 00:01:17, memory = 761.84 (MB).
    Completing 50% with 6680 violations.
    elapsed time = 00:01:25, memory = 818.59 (MB).
    Completing 60% with 6072 violations.
    elapsed time = 00:01:53, memory = 742.25 (MB).
    Completing 70% with 6072 violations.
    elapsed time = 00:02:05, memory = 782.52 (MB).
    Completing 80% with 5472 violations.
    elapsed time = 00:02:24, memory = 669.68 (MB).
    Completing 90% with 5472 violations.
    elapsed time = 00:02:51, memory = 799.27 (MB).
    Completing 100% with 4768 violations.
    elapsed time = 00:02:57, memory = 611.45 (MB).
[INFO DRT-0199]   Number of violations = 4768.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          8      0      0      0      0
Metal Spacing        0    664    117      9      0
Short                0   3728    230     11      1
[INFO DRT-0267] cpu time = 00:05:47, elapsed time = 00:02:58, memory = 628.72 (MB), peak = 818.61 (MB)
Total wire length = 250550 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 101170 um.
Total wire length on LAYER met2 = 93947 um.
Total wire length on LAYER met3 = 35053 um.
Total wire length on LAYER met4 = 17949 um.
Total wire length on LAYER met5 = 2429 um.
Total number of vias = 49119.
Up-via summary (total 49119):.

------------------------
 FR_MASTERSLICE        0
            li1    22595
           met1    23739
           met2     2039
           met3      704
           met4       42
------------------------
                   49119


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4768 violations.
    elapsed time = 00:00:10, memory = 670.35 (MB).
    Completing 20% with 4768 violations.
    elapsed time = 00:00:35, memory = 734.36 (MB).
    Completing 30% with 4801 violations.
    elapsed time = 00:00:41, memory = 640.48 (MB).
    Completing 40% with 4801 violations.
    elapsed time = 00:01:22, memory = 732.13 (MB).
    Completing 50% with 4801 violations.
    elapsed time = 00:01:32, memory = 801.04 (MB).
    Completing 60% with 4810 violations.
    elapsed time = 00:01:50, memory = 736.42 (MB).
    Completing 70% with 4810 violations.
    elapsed time = 00:02:05, memory = 777.76 (MB).
    Completing 80% with 4826 violations.
    elapsed time = 00:02:14, memory = 668.75 (MB).
    Completing 90% with 4826 violations.
    elapsed time = 00:02:46, memory = 772.37 (MB).
    Completing 100% with 4631 violations.
    elapsed time = 00:02:53, memory = 611.70 (MB).
[INFO DRT-0199]   Number of violations = 4641.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          8      0      0      0      0
Metal Spacing        0    755     92      2      3
Min Hole             0      1      0      0      0
Recheck              0      0      0     10      0
Short                0   3565    192     12      1
[INFO DRT-0267] cpu time = 00:05:42, elapsed time = 00:02:54, memory = 630.77 (MB), peak = 818.61 (MB)
Total wire length = 249488 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 100786 um.
Total wire length on LAYER met2 = 93202 um.
Total wire length on LAYER met3 = 34999 um.
Total wire length on LAYER met4 = 18105 um.
Total wire length on LAYER met5 = 2394 um.
Total number of vias = 49166.
Up-via summary (total 49166):.

------------------------
 FR_MASTERSLICE        0
            li1    22595
           met1    23749
           met2     2058
           met3      724
           met4       40
------------------------
                   49166


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4641 violations.
    elapsed time = 00:00:20, memory = 720.28 (MB).
    Completing 20% with 4641 violations.
    elapsed time = 00:00:44, memory = 792.25 (MB).
    Completing 30% with 3936 violations.
    elapsed time = 00:01:01, memory = 655.84 (MB).
    Completing 40% with 3936 violations.
    elapsed time = 00:01:19, memory = 742.70 (MB).
    Completing 50% with 3936 violations.
    elapsed time = 00:01:50, memory = 784.36 (MB).
    Completing 60% with 3175 violations.
    elapsed time = 00:02:01, memory = 674.65 (MB).
    Completing 70% with 3175 violations.
    elapsed time = 00:02:43, memory = 803.37 (MB).
    Completing 80% with 2196 violations.
    elapsed time = 00:02:59, memory = 681.62 (MB).
    Completing 90% with 2196 violations.
    elapsed time = 00:03:33, memory = 726.36 (MB).
    Completing 100% with 1309 violations.
    elapsed time = 00:04:00, memory = 613.77 (MB).
[INFO DRT-0199]   Number of violations = 1310.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          6      0      0      0      0
Metal Spacing        0    342     31      1      1
Min Hole             0      1      0      0      0
Recheck              0      1      0      0      0
Short                0    895     32      0      0
[INFO DRT-0267] cpu time = 00:07:43, elapsed time = 00:04:01, memory = 623.56 (MB), peak = 863.81 (MB)
Total wire length = 249544 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 94307 um.
Total wire length on LAYER met2 = 93604 um.
Total wire length on LAYER met3 = 40784 um.
Total wire length on LAYER met4 = 18501 um.
Total wire length on LAYER met5 = 2346 um.
Total number of vias = 50776.
Up-via summary (total 50776):.

------------------------
 FR_MASTERSLICE        0
            li1    22595
           met1    24527
           met2     2865
           met3      749
           met4       40
------------------------
                   50776


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1310 violations.
    elapsed time = 00:00:12, memory = 721.97 (MB).
    Completing 20% with 1310 violations.
    elapsed time = 00:00:20, memory = 772.04 (MB).
    Completing 30% with 1050 violations.
    elapsed time = 00:00:24, memory = 664.98 (MB).
    Completing 40% with 1050 violations.
    elapsed time = 00:00:39, memory = 740.00 (MB).
    Completing 50% with 1050 violations.
    elapsed time = 00:00:40, memory = 740.00 (MB).
    Completing 60% with 829 violations.
    elapsed time = 00:00:47, memory = 764.02 (MB).
    Completing 70% with 829 violations.
    elapsed time = 00:00:54, memory = 859.99 (MB).
    Completing 80% with 592 violations.
    elapsed time = 00:01:05, memory = 699.79 (MB).
    Completing 90% with 592 violations.
    elapsed time = 00:01:20, memory = 775.55 (MB).
    Completing 100% with 208 violations.
    elapsed time = 00:01:22, memory = 613.56 (MB).
[INFO DRT-0199]   Number of violations = 208.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     83      1
Min Hole             0      1      0
Short                0    114      8
[INFO DRT-0267] cpu time = 00:02:33, elapsed time = 00:01:22, memory = 617.93 (MB), peak = 863.81 (MB)
Total wire length = 249457 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93675 um.
Total wire length on LAYER met2 = 93509 um.
Total wire length on LAYER met3 = 41321 um.
Total wire length on LAYER met4 = 18612 um.
Total wire length on LAYER met5 = 2338 um.
Total number of vias = 50932.
Up-via summary (total 50932):.

------------------------
 FR_MASTERSLICE        0
            li1    22595
           met1    24612
           met2     2930
           met3      755
           met4       40
------------------------
                   50932


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 208 violations.
    elapsed time = 00:00:01, memory = 673.14 (MB).
    Completing 20% with 208 violations.
    elapsed time = 00:00:04, memory = 726.05 (MB).
    Completing 30% with 175 violations.
    elapsed time = 00:00:05, memory = 614.05 (MB).
    Completing 40% with 175 violations.
    elapsed time = 00:00:08, memory = 689.10 (MB).
    Completing 50% with 175 violations.
    elapsed time = 00:00:08, memory = 689.10 (MB).
    Completing 60% with 134 violations.
    elapsed time = 00:00:09, memory = 667.99 (MB).
    Completing 70% with 134 violations.
    elapsed time = 00:00:11, memory = 680.43 (MB).
    Completing 80% with 89 violations.
    elapsed time = 00:00:21, memory = 614.80 (MB).
    Completing 90% with 89 violations.
    elapsed time = 00:00:27, memory = 700.19 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:28, memory = 613.74 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1
Metal Spacing       13
Short               19
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:28, memory = 615.02 (MB), peak = 863.81 (MB)
Total wire length = 249442 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93554 um.
Total wire length on LAYER met2 = 93523 um.
Total wire length on LAYER met3 = 41380 um.
Total wire length on LAYER met4 = 18645 um.
Total wire length on LAYER met5 = 2338 um.
Total number of vias = 50956.
Up-via summary (total 50956):.

------------------------
 FR_MASTERSLICE        0
            li1    22595
           met1    24628
           met2     2932
           met3      761
           met4       40
------------------------
                   50956


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 615.02 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 615.02 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:02, memory = 614.81 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:02, memory = 614.81 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:02, memory = 614.81 (MB).
    Completing 60% with 27 violations.
    elapsed time = 00:00:02, memory = 614.81 (MB).
    Completing 70% with 27 violations.
    elapsed time = 00:00:02, memory = 614.81 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:09, memory = 614.80 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:09, memory = 614.80 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:10, memory = 614.53 (MB).
[INFO DRT-0199]   Number of violations = 22.
Viol/Layer        met1
Metal Spacing        8
Short               14
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 614.53 (MB), peak = 863.81 (MB)
Total wire length = 249415 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93557 um.
Total wire length on LAYER met2 = 93513 um.
Total wire length on LAYER met3 = 41365 um.
Total wire length on LAYER met4 = 18640 um.
Total wire length on LAYER met5 = 2338 um.
Total number of vias = 50945.
Up-via summary (total 50945):.

------------------------
 FR_MASTERSLICE        0
            li1    22595
           met1    24621
           met2     2928
           met3      761
           met4       40
------------------------
                   50945


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:00, memory = 614.53 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:00, memory = 614.53 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 614.56 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 614.56 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:01, memory = 614.79 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 614.79 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 614.79 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 614.79 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 614.79 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 614.79 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 614.79 (MB), peak = 863.81 (MB)
Total wire length = 249424 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93564 um.
Total wire length on LAYER met2 = 93516 um.
Total wire length on LAYER met3 = 41363 um.
Total wire length on LAYER met4 = 18641 um.
Total wire length on LAYER met5 = 2338 um.
Total number of vias = 50943.
Up-via summary (total 50943):.

------------------------
 FR_MASTERSLICE        0
            li1    22595
           met1    24619
           met2     2928
           met3      761
           met4       40
------------------------
                   50943


[INFO DRT-0198] Complete detail routing.
Total wire length = 249424 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93564 um.
Total wire length on LAYER met2 = 93516 um.
Total wire length on LAYER met3 = 41363 um.
Total wire length on LAYER met4 = 18641 um.
Total wire length on LAYER met5 = 2338 um.
Total number of vias = 50943.
Up-via summary (total 50943):.

------------------------
 FR_MASTERSLICE        0
            li1    22595
           met1    24619
           met2     2928
           met3      761
           met4       40
------------------------
                   50943


[INFO DRT-0267] cpu time = 00:28:40, elapsed time = 00:15:00, memory = 614.79 (MB), peak = 863.81 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/mult_comb_32x32/runs/first_run/results/routing/mult_comb_32x32.odb'…
Writing netlist to '/openlane/designs/mult_comb_32x32/runs/first_run/results/routing/mult_comb_32x32.nl.v'…
Writing powered netlist to '/openlane/designs/mult_comb_32x32/runs/first_run/results/routing/mult_comb_32x32.pnl.v'…
Writing layout to '/openlane/designs/mult_comb_32x32/runs/first_run/results/routing/mult_comb_32x32.def'…
