{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574406050235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 16:00:49 2019 " "Processing started: Fri Nov 22 16:00:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574406050235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574406050235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta register_map -c register_map " "Command: quartus_sta register_map -c register_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574406050235 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1574406050344 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574406050501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574406050532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574406050532 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "register_map.sdc " "Synopsys Design Constraints File file not found: 'register_map.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1574406050657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574406050657 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50mhz clk_50mhz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50mhz clk_50mhz" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050657 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[0\]\} \{inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|pll\|clk\[0\]\} \{inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050657 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574406050657 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TX:inst6\|pclk UART_TX:inst6\|pclk " "create_clock -period 1.000 -name UART_TX:inst6\|pclk UART_TX:inst6\|pclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050657 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_RX:inst2\|pclk UART_RX:inst2\|pclk " "create_clock -period 1.000 -name UART_RX:inst2\|pclk UART_RX:inst2\|pclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050657 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050657 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1574406050672 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1574406050672 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574406050704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.475 " "Worst-case setup slack is -1.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475       -30.192 UART_RX:inst2\|pclk  " "   -1.475       -30.192 UART_RX:inst2\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122       -10.125 UART_TX:inst6\|pclk  " "   -1.122       -10.125 UART_TX:inst6\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464        -0.796 inst\|altpll_component\|pll\|clk\[0\]  " "   -0.464        -0.796 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574406050704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.214 " "Worst-case hold slack is -2.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.214        -4.428 inst\|altpll_component\|pll\|clk\[0\]  " "   -2.214        -4.428 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 UART_RX:inst2\|pclk  " "    0.391         0.000 UART_RX:inst2\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 UART_TX:inst6\|pclk  " "    0.391         0.000 UART_TX:inst6\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574406050719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574406050719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574406050719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -26.000 UART_RX:inst2\|pclk  " "   -0.500       -26.000 UART_RX:inst2\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -15.000 UART_TX:inst6\|pclk  " "   -0.500       -15.000 UART_TX:inst6\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 inst\|altpll_component\|pll\|clk\[0\]  " "    4.000         0.000 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 clk_50mhz  " "   10.000         0.000 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574406050735 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574406050844 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1574406050844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574406050875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.204 " "Worst-case setup slack is -0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204        -1.696 UART_RX:inst2\|pclk  " "   -0.204        -1.696 UART_RX:inst2\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057        -0.399 UART_TX:inst6\|pclk  " "   -0.057        -0.399 UART_TX:inst6\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150         0.000 inst\|altpll_component\|pll\|clk\[0\]  " "    0.150         0.000 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.187 " "Worst-case hold slack is -1.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187        -2.374 inst\|altpll_component\|pll\|clk\[0\]  " "   -1.187        -2.374 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081         0.000 UART_TX:inst6\|pclk  " "    0.081         0.000 UART_TX:inst6\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102         0.000 UART_RX:inst2\|pclk  " "    0.102         0.000 UART_RX:inst2\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574406050891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574406050907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574406050922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -26.000 UART_RX:inst2\|pclk  " "   -0.500       -26.000 UART_RX:inst2\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -15.000 UART_TX:inst6\|pclk  " "   -0.500       -15.000 UART_TX:inst6\|pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 inst\|altpll_component\|pll\|clk\[0\]  " "    4.000         0.000 inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 clk_50mhz  " "   10.000         0.000 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574406050938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574406050938 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574406051079 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574406051125 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574406051125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574406051235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 16:00:51 2019 " "Processing ended: Fri Nov 22 16:00:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574406051235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574406051235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574406051235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574406051235 ""}
