

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>CPU Virtualization &mdash; Project ACRN™ v 0.4-unstable documentation</title>
  

  
  
    <link rel="shortcut icon" href="../../_static/ACRN-favicon-32x32.png"/>
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/acrn-custom.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Memory Management high-level design" href="hv-memmgt.html" />
    <link rel="prev" title="Hypervisor Startup" href="hv-startup.html" /> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> Project ACRN™
          

          
            
            <img src="../../_static/ACRN_Logo_200w.png" class="logo" alt="Logo"/>
          
          </a>

          
            
            
              <div class="version">
                latest
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../introduction/index.html">Introduction to Project ACRN</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../introduction/index.html#automotive-use-case-example">Automotive Use Case Example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../introduction/index.html#licensing">Licensing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../introduction/index.html#acrn-device-model-service-os-and-user-os">ACRN Device Model, Service OS, and User OS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../introduction/index.html#boot-sequence">Boot Sequence</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../introduction/index.html#acrn-hypervisor-architecture">ACRN Hypervisor Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../introduction/index.html#acrn-device-model-architecture">ACRN Device Model Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../introduction/index.html#device-pass-through">Device pass through</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../introduction/index.html#hardware-support-for-device-passthrough">Hardware support for device passthrough</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../introduction/index.html#hypervisor-support-for-device-passthrough">Hypervisor support for device passthrough</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../introduction/index.html#acrn-i-o-mediator">ACRN I/O mediator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../introduction/index.html#virtio-framework-architecture">Virtio framework architecture</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../getting-started/index.html">Getting Started Guides</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../getting-started/apl-nuc.html">Getting started guide for Intel NUC</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../getting-started/apl-nuc.html#hardware-setup">Hardware setup</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/apl-nuc.html#firmware-update-on-the-nuc">Firmware update on the NUC</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../getting-started/apl-nuc.html#software-setup">Software setup</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/apl-nuc.html#set-up-a-clear-linux-operating-system">Set up a Clear Linux Operating System</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/apl-nuc.html#add-the-acrn-hypervisor-to-the-efi-partition">Add the ACRN hypervisor to the EFI Partition</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/apl-nuc.html#acrn-network-bridge">ACRN Network Bridge</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/apl-nuc.html#set-up-reference-uos">Set up Reference UOS</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/apl-nuc.html#device-manager-memory-allocation-mechanism">Device Manager memory allocation mechanism</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../getting-started/apl-nuc.html#build-acrn-from-source">Build ACRN from Source</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/apl-nuc.html#install-build-tools-and-dependencies">Install build tools and dependencies</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/apl-nuc.html#build-the-hypervisor-device-model-and-tools">Build the hypervisor, device model and tools</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/apl-nuc.html#generate-the-hypervisor-configurations">Generate the hypervisor configurations</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/apl-nuc.html#modify-the-hypervisor-configurations">Modify the hypervisor configurations</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/apl-nuc.html#create-a-new-default-configuration">Create a new default configuration</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../getting-started/up2.html">Getting started guide for UP2 board</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../getting-started/up2.html#hardware-setup">Hardware setup</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/up2.html#connecting-to-the-serial-port">Connecting to the serial port</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../getting-started/up2.html#software-setup">Software setup</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/up2.html#up2-serial-port-setting">UP2 serial port setting</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../getting-started/up2.html#up2-block-device">UP2 block device</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../getting-started/up2.html#running-the-hypervisor">Running the hypervisor</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../hardware.html">Supported Hardware</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../hardware.html#intel-apollo-lake-nuc">Intel Apollo Lake NUC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../hardware.html#up-squared-board">UP Squared board</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../user-guides/index.html">User Guides</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../user-guides/acrn-shell.html">ACRN Shell Commands</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user-guides/tools.html">Tools</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../tools/acrn-crashlog/README.html">ACRN-Crashlog</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/README.html#introduction">Introduction</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/README.html#building">Building</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/README.html#installing">Installing</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/README.html#enabling-disabling">Enabling/Disabling</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/README.html#usage">Usage</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/README.html#source-code">Source Code</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/README.html">acrnprobe</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/README.html#description">Description</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/README.html#usage">Usage</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/README.html#architecture">Architecture</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/README.html#source-files">Source files</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/README.html#configuration-files">Configuration files</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/conf.html">acrnprobe Configuration</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/conf.html#description">Description</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/conf.html#layout">Layout</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/conf.html#properties-of-group-members">Properties of group members</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/conf.html#crash-tree-in-acrnprobe">Crash tree in acrnprobe</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/acrnprobe/conf.html#sections">Sections</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../tools/acrn-crashlog/usercrash/README.html">usercrash</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/usercrash/README.html#description">Description</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/usercrash/README.html#design">Design</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/usercrash/README.html#usage">Usage</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-crashlog/usercrash/README.html#souce-code">Souce Code</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../tools/acrn-manager/README.html">acrnctl and acrnd</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-manager/README.html#description">Description</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-manager/README.html#usage">Usage</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-manager/README.html#acrnd">acrnd</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrn-manager/README.html#build-and-install">Build and Install</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../tools/acrnlog/README.html">acrnlog</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrnlog/README.html#description">Description</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrnlog/README.html#usage">Usage</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrnlog/README.html#build-and-install">Build and Install</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../tools/acrntrace/README.html">acrntrace</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrntrace/README.html#description">Description</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrntrace/README.html#usage">Usage</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../tools/acrntrace/README.html#build-and-install">Build and Install</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Developer Guides</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="index.html">High-Level Design Guides</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="hld-overview.html">Overview</a><ul>
<li class="toctree-l4"><a class="reference internal" href="hld-overview.html#acrn-supported-use-cases">ACRN Supported Use Cases</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-overview.html#hardware-requirements">Hardware Requirements</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-overview.html#acrn-architecture">ACRN Architecture</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-overview.html#hypervisor">Hypervisor</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-overview.html#sos">SOS</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-overview.html#uos">UOS</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-overview.html#freedom-from-interference">Freedom From Interference</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-overview.html#boot-flow">Boot Flow</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-overview.html#power-management">Power Management</a></li>
</ul>
</li>
<li class="toctree-l3 current"><a class="reference internal" href="hld-hypervisor.html">Hypervisor</a><ul class="current">
<li class="toctree-l4"><a class="reference internal" href="hv-startup.html">Hypervisor Startup</a></li>
<li class="toctree-l4 current"><a class="current reference internal" href="#">CPU Virtualization</a></li>
<li class="toctree-l4"><a class="reference internal" href="hv-memmgt.html">Memory management</a></li>
<li class="toctree-l4"><a class="reference internal" href="hv-io-emulation.html">I/O Emulation</a></li>
<li class="toctree-l4"><a class="reference internal" href="hv-interrupt.html">Physical Interrupt</a></li>
<li class="toctree-l4"><a class="reference internal" href="hv-timer.html">Timer</a></li>
<li class="toctree-l4"><a class="reference internal" href="hv-virt-interrupt.html">Virtual Interrupt</a></li>
<li class="toctree-l4"><a class="reference internal" href="hv-vt-d.html">VT-d</a></li>
<li class="toctree-l4"><a class="reference internal" href="hv-dev-passthrough.html">Device Passthrough</a></li>
<li class="toctree-l4"><a class="reference internal" href="hv-pm.html">Power Management</a></li>
<li class="toctree-l4"><a class="reference internal" href="hv-console.html">Console, Shell, and vUART</a></li>
<li class="toctree-l4"><a class="reference internal" href="hv-hypercall.html">Hypercall / VHM upcall</a></li>
<li class="toctree-l4"><a class="reference internal" href="hv-config.html">Compile-time configuration</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="hld-devicemodel.html">Device Model</a><ul>
<li class="toctree-l4"><a class="reference internal" href="hld-devicemodel.html#configuration">Configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-devicemodel.html#dm-initialization">DM Initialization</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-devicemodel.html#vhm">VHM</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-devicemodel.html#i-o-emulation-in-sos">I/O Emulation in SOS</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-devicemodel.html#device-emulation">Device Emulation</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-devicemodel.html#isa-and-pci-emulation">ISA and PCI Emulation</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-devicemodel.html#acpi-virtualization">ACPI Virtualization</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-devicemodel.html#pm-in-device-model">PM in Device Model</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="hld-emulated-devices.html">Emulated Devices</a><ul>
<li class="toctree-l4"><a class="reference internal" href="usb-virt-hld.html">USB Virtualization</a></li>
<li class="toctree-l4"><a class="reference internal" href="uart-virt-hld.html">UART virtualization</a></li>
<li class="toctree-l4"><a class="reference internal" href="watchdog-hld.html">Watchdoc virtualization</a></li>
<li class="toctree-l4"><a class="reference internal" href="random-virt-hld.html">Random device virtualization</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-APL_GVT-g.html">GVT-g GPU Virtualization</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="hld-virtio-devices.html">Virtio Devices</a><ul>
<li class="toctree-l4"><a class="reference internal" href="hld-virtio-devices.html#virtio-introduction">Virtio introduction</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-virtio-devices.html#key-concepts">Key Concepts</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-virtio-devices.html#virtio-frameworks">Virtio Frameworks</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-virtio-devices.html#virtio-apis">Virtio APIs</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-virtio-devices.html#supported-virtio-devices">Supported Virtio Devices</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="hld-vm-management.html">VM Management</a><ul>
<li class="toctree-l4"><a class="reference internal" href="hld-vm-management.html#vm-state">VM state</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-vm-management.html#scenarios-of-vm-state-change">Scenarios of VM state change</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-vm-management.html#vm-state-management">VM State management</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="hld-power-management.html">Power Management</a><ul>
<li class="toctree-l4"><a class="reference internal" href="hld-power-management.html#p-state-c-state-management">P-state/C-state management</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-power-management.html#s3-s5">S3/S5</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="hld-trace-log.html">Tracing and Logging</a><ul>
<li class="toctree-l4"><a class="reference internal" href="hld-trace-log.html#shared-buffer">Shared Buffer</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-trace-log.html#acrn-trace">ACRN Trace</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-trace-log.html#acrn-log">ACRN Log</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="hld-vsbl.html">Virtual Bootloader</a></li>
<li class="toctree-l3"><a class="reference internal" href="hld-security.html">Security</a><ul>
<li class="toctree-l4"><a class="reference internal" href="hld-security.html#introduction">Introduction</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-security.html#background">Background</a></li>
<li class="toctree-l4"><a class="reference internal" href="hld-security.html#acrn-high-level-security-architecture">ACRN High-Level Security Architecture</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../primer.html">Developer Primer</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../primer.html#source-tree-structure">Source Tree Structure</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#acrn-hypervisor-source-tree">ACRN hypervisor source tree</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#acrn-device-model-source-tree">ACRN Device Model source tree</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#acrn-tools-source-tree">ACRN Tools source tree</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#acrn-documentation-source-tree">ACRN documentation source tree</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../primer.html#cpu-virtualization">CPU virtualization</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#host-gdt">Host GDT</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#host-idt">Host IDT</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#guest-smp-booting">Guest SMP Booting</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#vmx-configuration">VMX configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#cpuid-and-guest-tsc-calibration">CPUID and Guest TSC calibration</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#rdtsc-rdtscp">RDTSC/RDTSCP</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#cr-register-virtualization">CR Register virtualization</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#msr-bitmap">MSR BITMAP</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#i-o-bitmap">I/O BITMAP</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#exceptions">Exceptions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../primer.html#memory-virtualization">Memory virtualization</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#physical-memory-layout">Physical Memory Layout</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#pv-mmu-memory-mapping-in-the-hypervisor">PV (MMU) Memory Mapping in the Hypervisor</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#pv-mmu-memory-mapping-in-vms">PV (MMU) Memory Mapping in VMs</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#host-guest-ept-memory-mapping">Host-Guest (EPT) Memory Mapping</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../primer.html#graphic-mediation">Graphic mediation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../primer.html#i-o-emulation">I/O emulation</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#device-assignment-management">Device Assignment Management</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#pio-mmio-trap-flow">PIO/MMIO trap Flow</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../primer.html#virtual-interrupt">Virtual interrupt</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#virtual-lapic">Virtual LAPIC</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#virtual-ioapic">Virtual IOAPIC</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#virtual-pic">Virtual PIC</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#virtual-interrupt-injection">Virtual Interrupt Injection</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../primer.html#vt-x-and-vt-d">VT-x and VT-d</a></li>
<li class="toctree-l3"><a class="reference internal" href="../primer.html#hypercall">Hypercall</a></li>
<li class="toctree-l3"><a class="reference internal" href="../primer.html#device-emulation">Device emulation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../primer.html#virtio-devices">Virtio Devices</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#virtio-rnd">Virtio-rnd</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#virtio-blk">Virtio-blk</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#virtio-net">Virtio-net</a></li>
<li class="toctree-l4"><a class="reference internal" href="../primer.html#virtio-console">Virtio-console</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../GVT-g-porting.html">GVT-g Enabling and Porting Guide</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../GVT-g-porting.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../GVT-g-porting.html#purpose-of-this-document">Purpose of this document</a></li>
<li class="toctree-l3"><a class="reference internal" href="../GVT-g-porting.html#overall-components">Overall Components</a></li>
<li class="toctree-l3"><a class="reference internal" href="../GVT-g-porting.html#core-scenario-interaction-sequences">Core scenario interaction sequences</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../GVT-g-porting.html#vgpu-creation-scenario">vGPU creation scenario</a></li>
<li class="toctree-l4"><a class="reference internal" href="../GVT-g-porting.html#vgpu-destroy-scenario">vGPU destroy scenario</a></li>
<li class="toctree-l4"><a class="reference internal" href="../GVT-g-porting.html#vgpu-pci-configure-space-write-scenario">vGPU pci configure space write scenario</a></li>
<li class="toctree-l4"><a class="reference internal" href="../GVT-g-porting.html#pci-configure-space-read-scenario">pci configure space read scenario</a></li>
<li class="toctree-l4"><a class="reference internal" href="../GVT-g-porting.html#ggtt-read-write-scenario">GGTT read/write scenario</a></li>
<li class="toctree-l4"><a class="reference internal" href="../GVT-g-porting.html#mmio-read-write-scenario">MMIO read/write scenario</a></li>
<li class="toctree-l4"><a class="reference internal" href="../GVT-g-porting.html#ppgtt-write-protection-page-set-unset-scenario">PPGTT write protection page set/unset scenario</a></li>
<li class="toctree-l4"><a class="reference internal" href="../GVT-g-porting.html#ppgtt-write-protection-page-write">PPGTT write protection page write</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../GVT-g-porting.html#api-details">API details</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../trusty.html">Trusty TEE</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../trusty.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../trusty.html#trusty-architecture">Trusty Architecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="../trusty.html#trusty-specific-hypercalls">Trusty specific Hypercalls</a></li>
<li class="toctree-l3"><a class="reference internal" href="../trusty.html#trusty-boot-flow">Trusty Boot flow</a></li>
<li class="toctree-l3"><a class="reference internal" href="../trusty.html#ept-hierarchy">EPT Hierarchy</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../trusty.html#design">Design</a></li>
<li class="toctree-l4"><a class="reference internal" href="../trusty.html#benefit">Benefit</a></li>
<li class="toctree-l4"><a class="reference internal" href="../trusty.html#api">API</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../l1tf.html">L1 Terminal Fault Mitigation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../l1tf.html#overview">Overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="../l1tf.html#l1tf-problem-in-acrn">L1TF Problem in ACRN</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../l1tf.html#guest-hypervisor-attack">Guest -&gt; hypervisor Attack</a></li>
<li class="toctree-l4"><a class="reference internal" href="../l1tf.html#guest-guest-attack">Guest -&gt; guest Attack</a></li>
<li class="toctree-l4"><a class="reference internal" href="../l1tf.html#normal-world-secure-world-attack">Normal_world -&gt; Secure_world Attack</a></li>
<li class="toctree-l4"><a class="reference internal" href="../l1tf.html#affected-processors">Affected Processors</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../l1tf.html#l1tf-mitigation-in-acrn">L1TF Mitigation in ACRN</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../l1tf.html#l1d-flush-on-vmentry">L1D flush on VMENTRY</a></li>
<li class="toctree-l4"><a class="reference internal" href="../l1tf.html#ept-sanitization">EPT Sanitization</a></li>
<li class="toctree-l4"><a class="reference internal" href="../l1tf.html#put-secret-data-into-uncached-memory">Put Secret Data into Uncached Memory</a></li>
<li class="toctree-l4"><a class="reference internal" href="../l1tf.html#l1d-flush-on-world-switch">L1D flush on World Switch</a></li>
<li class="toctree-l4"><a class="reference internal" href="../l1tf.html#core-based-scheduling">Core-based scheduling</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../l1tf.html#mitigation-recommendations">Mitigation Recommendations</a></li>
<li class="toctree-l3"><a class="reference internal" href="../l1tf.html#mitigation-status">Mitigation Status</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../api/index.html">API Documentation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../api/hypercall_api.html">Hypercall APIs</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../api/devicemodel_api.html">Device Model APIs</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../api/GVT-g_api.html">ACRN GVT-g APIs</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../api/GVT-g_api.html#core-driver-infrastructure">Core Driver Infrastructure</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../api/GVT-g_api.html#vhm-apis-called-from-acrngt">VHM APIs called from AcrnGT</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../api/GVT-g_api.html#acrngt-mediated-pass-through-mpt-interface">AcrnGT mediated pass-through (MPT) interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../api/GVT-g_api.html#gvt-g-intel-gvt-ops-interface">GVT-g intel_gvt_ops interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../api/GVT-g_api.html#acrngt-sysfs-interface">AcrnGT sysfs interface</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../reference/kconfig/index.html">Configuration Symbol Reference</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../reference/kconfig/index.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../reference/kconfig/index.html#supported-options">Supported Options</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#contributing-to-the-project">Contributing to the project</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../contribute_guidelines.html">Contribution Guidelines</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../contribute_guidelines.html#licensing">Licensing</a></li>
<li class="toctree-l4"><a class="reference internal" href="../contribute_guidelines.html#developer-certification-of-origin-dco">Developer Certification of Origin (DCO)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../contribute_guidelines.html#prerequisites">Prerequisites</a></li>
<li class="toctree-l4"><a class="reference internal" href="../contribute_guidelines.html#repository-layout">Repository layout</a></li>
<li class="toctree-l4"><a class="reference internal" href="../contribute_guidelines.html#submitting-issues">Submitting Issues</a></li>
<li class="toctree-l4"><a class="reference internal" href="../contribute_guidelines.html#contribution-tools-and-git-setup">Contribution Tools and Git Setup</a></li>
<li class="toctree-l4"><a class="reference internal" href="../contribute_guidelines.html#coding-style">Coding Style</a></li>
<li class="toctree-l4"><a class="reference internal" href="../contribute_guidelines.html#contribution-workflow">Contribution Workflow</a></li>
<li class="toctree-l4"><a class="reference internal" href="../contribute_guidelines.html#commit-guidelines">Commit Guidelines</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../doc_guidelines.html">Documentation Guidelines</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../doc_guidelines.html#headings">Headings</a></li>
<li class="toctree-l4"><a class="reference internal" href="../doc_guidelines.html#content-highlighting">Content Highlighting</a></li>
<li class="toctree-l4"><a class="reference internal" href="../doc_guidelines.html#lists">Lists</a></li>
<li class="toctree-l4"><a class="reference internal" href="../doc_guidelines.html#multi-column-lists">Multi-column lists</a></li>
<li class="toctree-l4"><a class="reference internal" href="../doc_guidelines.html#file-names-and-commands">File names and Commands</a></li>
<li class="toctree-l4"><a class="reference internal" href="../doc_guidelines.html#internal-cross-reference-linking">Internal Cross-Reference Linking</a></li>
<li class="toctree-l4"><a class="reference internal" href="../doc_guidelines.html#non-ascii-characters">Non-ASCII Characters</a></li>
<li class="toctree-l4"><a class="reference internal" href="../doc_guidelines.html#code-and-command-examples">Code and Command Examples</a></li>
<li class="toctree-l4"><a class="reference internal" href="../doc_guidelines.html#tabs-spaces-and-indenting">Tabs, spaces, and indenting</a></li>
<li class="toctree-l4"><a class="reference internal" href="../doc_guidelines.html#drawings">Drawings</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../graphviz.html">Drawings using graphviz</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../graphviz.html#simple-directed-graph">Simple directed graph</a></li>
<li class="toctree-l4"><a class="reference internal" href="../graphviz.html#adding-edge-labels">Adding edge labels</a></li>
<li class="toctree-l4"><a class="reference internal" href="../graphviz.html#tables">Tables</a></li>
<li class="toctree-l4"><a class="reference internal" href="../graphviz.html#finite-state-machine">Finite-State Machine</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../tutorials/index.html">Tutorials</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../tutorials/docbuild.html">ACRN documentation generation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/docbuild.html#documentation-overview">Documentation overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/docbuild.html#set-up-the-documentation-working-folders">Set up the documentation working folders</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/docbuild.html#installing-the-documentation-tools">Installing the documentation tools</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/docbuild.html#documentation-presentation-theme">Documentation presentation theme</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/docbuild.html#running-the-documentation-processors">Running the documentation processors</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/docbuild.html#publishing-content">Publishing content</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/docbuild.html#document-versioning">Document Versioning</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/docbuild.html#filtering-expected-warnings">Filtering expected warnings</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../tutorials/static-ip.html">Using a static IP address</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/static-ip.html#acrn-network-setup">ACRN Network Setup</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/static-ip.html#setting-up-the-static-ip-address">Setting up the static IP address</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/static-ip.html#activate-the-new-configuration">Activate the new configuration</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../tutorials/using_partition_mode_on_up2.html">Using partition mode on UP2</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/using_partition_mode_on_up2.html#build-kernel-and-modules-for-partition-mode-guest">Build kernel and modules for partition mode guest</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/using_partition_mode_on_up2.html#enabling-partition-mode">Enabling partition mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/using_partition_mode_on_up2.html#playing-with-acrn-hypervisor-with-partition-mode">Playing with ACRN hypervisor with partition mode</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../tutorials/using_ubuntu_as_sos.html">Using Ubuntu as the Service OS</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/using_ubuntu_as_sos.html#install-ubuntu-natively">Install Ubuntu (natively)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/using_ubuntu_as_sos.html#install-acrn">Install ACRN</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/using_ubuntu_as_sos.html#install-the-service-os-kernel">Install the Service OS kernel</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/using_ubuntu_as_sos.html#prepare-the-user-os-uos">Prepare the User OS (UOS)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/using_ubuntu_as_sos.html#start-the-user-os-uos">Start the User OS (UOS)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/using_ubuntu_as_sos.html#enabling-network-sharing">Enabling network sharing</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tutorials/using_ubuntu_as_sos.html#enabling-usb-keyboard-and-mouse">Enabling USB keyboard and mouse</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../release_notes.html">Release Notes</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../release_notes_0.3.html">ACRN v0.3 (Nov 2018)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../release_notes_0.3.html#version-0-3-new-features">Version 0.3 new features</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../release_notes_0.3.html#fixed-issues">Fixed Issues</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../release_notes_0.3.html#known-issues">Known Issues</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../release_notes_0.3.html#change-log">Change Log</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../release_notes_0.2.html">ACRN v0.2 (Sep 2018)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../release_notes_0.2.html#version-0-2-new-features">Version 0.2 new features</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#vt-x-vt-d">VT-x, VT-d</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#pic-ioapic-msi-msi-x-pci-lapic">PIC/IOAPIC/MSI/MSI-X/PCI/LAPIC</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#ethernet">Ethernet</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#storage-emmc">Storage (eMMC)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#usb-xdci">USB (xDCI)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#usb-mediator-xhci-and-drd">USB Mediator (xHCI and DRD)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#csme">CSME</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#wifi">WiFi</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#ipu-mipi-cs2-hdmi-in">IPU (MIPI-CS2, HDMI-in)</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#bluetooth">Bluetooth</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#gpu-preemption">GPU  – Preemption</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#gpu-display-surface-sharing-via-hyper-dma">GPU – display surface sharing via Hyper DMA</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.2.html#s3">S3</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../release_notes_0.2.html#fixed-issues">Fixed Issues</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../release_notes_0.2.html#known-issues">Known Issues</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../release_notes_0.2.html#change-log">Change Log</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../release_notes_0.1.html">ACRN v0.1 (July 2018)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../release_notes_0.1.html#version-0-1-new-features">Version 0.1 new features</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.1.html#hardware-support">Hardware Support</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.1.html#gvt-g-for-acrn">GVT-g for ACRN</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.1.html#virtio-standard-is-supported">Virtio standard is supported</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.1.html#device-pass-through-support">Device pass-through support</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.1.html#hypervisor-configuration">Hypervisor configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../release_notes_0.1.html#new-acrn-tools">New ACRN tools</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../release_notes_0.1.html#known-issues">Known Issues</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../release_notes_0.1.html#change-log">Change Log</a></li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project ACRN™</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="../index.html">Developer Guides</a> &raquo;</li>
        
          <li><a href="index.html">High-Level Design Guides</a> &raquo;</li>
        
          <li><a href="hld-hypervisor.html">Hypervisor high-level design</a> &raquo;</li>
        
      <li>CPU Virtualization</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="cpu-virtualization">
<span id="hv-cpu-virt"></span><h1>CPU Virtualization<a class="headerlink" href="#cpu-virtualization" title="Permalink to this headline">¶</a></h1>
<div class="figure align-center" id="hv-cpu-virt-components">
<img alt="../../_images/hld-image47.png" src="../../_images/hld-image47.png" />
<p class="caption"><span class="caption-number">Figure 26 </span><span class="caption-text">ACRN Hypervisor CPU Virtualization Components</span></p>
</div>
<p>The following sections discuss the major modules (shown in blue) in the
CPU virtualization overview shown in <a class="reference internal" href="#hv-cpu-virt-components"><span class="std std-numref">Figure 26</span></a>.</p>
<p>Based on Intel VT-x virtualization technology, ACRN emulates a virtual CPU
(vCPU) with the following methods:</p>
<ul class="simple">
<li><strong>core partition</strong>: one vCPU is dedicated and associated with one
physical CPU (pCPU),
making much of hardware register emulation simply
pass-through and provides good isolation for physical interrupt
and guest execution.  (See <a class="reference internal" href="#static-cpu-partitioning">Static CPU Partitioning</a> for more
information.)</li>
<li><strong>simple schedule</strong>: only two thread loops are maintained for a CPU -
vCPU thread and default idle thread. A CPU runs most of the time in
the vCPU thread for emulating a guest CPU, switching between VMX root
mode and non-root mode. A CPU schedules out to default idle when an
operation needs it to stay in VMX root mode, such as when waiting for
an I/O request from DM or ready to destroy.</li>
</ul>
<div class="section" id="static-cpu-partitioning">
<h2>Static CPU Partitioning<a class="headerlink" href="#static-cpu-partitioning" title="Permalink to this headline">¶</a></h2>
<p>CPU partitioning is a policy for mapping a virtual
CPU (VCPU) to a physical CPU. The current ACRN implementation forces a
static 1:1 mapping between VCPUs and physical CPUs and does
not support multiple VCPUs running on a physical CPU and does not
support VCPU migration from one physical CPU to another.</p>
<p>ACRN forces a fixed 1:1 mapping between a VCPU and a physical CPU when
creating a VCPU for the guest Operating System. This makes the VCPU
management code much simpler.</p>
<p>An array is used to track the physical CPU allocation information. When
a VCPU is created, we query, allocate, and update the array to map the
VCPU to an available physical CPU.</p>
<p>The physical CPU number assignment for each guest is pre-defined. For
example, on a platform with four CPU cores, one physical CPU is assigned
to run the Service Operating System (SOS) and other three physical CPUs
are assigned to run the User Operating System (UOS) instances.</p>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">To improvement SOS boot time, all physical CPUs are assigned to the SOS
during the SOS boot. Afterward, the physical CPUs defined for the UOS
are allocated by the Device Model (DM) by running the launch_uos.sh
script.</p>
</div>
<div class="section" id="cpu-management-in-sos">
<h3>CPU management in SOS<a class="headerlink" href="#cpu-management-in-sos" title="Permalink to this headline">¶</a></h3>
<p>With ACRN, all ACPI table entries are pass-thru to the SOS, including
the Multiple Interrupt Controller Table (MADT). The SOS sees all
physical CPUs by parsing the MADT when the SOS  kernel boots. All
physical CPUs are initially assigned to the SOS by creating the same
number of virtual CPUs.</p>
<p>When the SOS boot is finished, it releases the physical CPUs intended
for UOS use.</p>
<p>Here is an example flow of CPU allocation on a multi-core platform.</p>
<div class="figure align-center" id="static-core-cpu-allocation">
<a class="reference internal image-reference" href="../../_images/static-core-image2.png"><img alt="../../_images/static-core-image2.png" src="../../_images/static-core-image2.png" style="width: 600px;" /></a>
<p class="caption"><span class="caption-number">Figure 27 </span><span class="caption-text">CPU allocation on a multi-core platform</span></p>
</div>
</div>
<div class="section" id="cpu-management-in-uos">
<h3>CPU management in UOS<a class="headerlink" href="#cpu-management-in-uos" title="Permalink to this headline">¶</a></h3>
<p>From the UOS point of view, CPU management is very simple, using a
hypercall to create the virtual CPUs. Here’s an example from from the DM
code:</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span> <span class="nf">vm_create_vcpu</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmctx</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">vcpu_id</span><span class="p">)</span>
<span class="p">{</span>
   <span class="k">struct</span> <span class="n">acrn_create_vcpu</span> <span class="n">cv</span><span class="p">;</span>
   <span class="kt">int</span> <span class="n">error</span><span class="p">;</span>

   <span class="n">bzero</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cv</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">acrn_create_vcpu</span><span class="p">));</span>
   <span class="n">cv</span><span class="p">.</span><span class="n">vcpu_id</span> <span class="o">=</span> <span class="n">vcpu_id</span><span class="p">;</span>
   <span class="n">error</span> <span class="o">=</span> <span class="n">ioctl</span><span class="p">(</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">fd</span><span class="p">,</span> <span class="n">IC_CREATE_VCPU</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cv</span><span class="p">);</span>
   <span class="k">return</span> <span class="n">error</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
<p>The VHM will respond to the ioctl:</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="k">case</span> <span class="nl">IC_CREATE_VCPU</span><span class="p">:</span> <span class="p">{</span>
   <span class="k">struct</span> <span class="n">acrn_create_vcpu</span> <span class="n">cv</span><span class="p">;</span>

   <span class="k">if</span> <span class="p">(</span><span class="n">copy_from_user</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cv</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">ioctl_param</span><span class="p">,</span>
                      <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">acrn_create_vcpu</span><span class="p">)))</span>
      <span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>

   <span class="n">ret</span> <span class="o">=</span> <span class="n">acrn_hypercall2</span><span class="p">(</span><span class="n">HC_CREATE_VCPU</span><span class="p">,</span> <span class="n">vm</span><span class="o">-&gt;</span><span class="n">vmid</span><span class="p">,</span>
                         <span class="n">virt_to_phys</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cv</span><span class="p">));</span>
   <span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
      <span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;vhm: failed to create vcpu %d!</span><span class="se">\\</span><span class="s">n&quot;</span><span class="p">,</span>
              <span class="n">cv</span><span class="p">.</span><span class="n">vcpu_id</span><span class="p">);</span>
      <span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
   <span class="p">}</span>

   <span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">vcpu_num</span><span class="p">);</span>
   <span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
<p>The hypercall <code class="docutils literal notranslate"><span class="pre">HC_CREATE_VCPU</span></code> is handled in the hypervisor with
the parameter:</p>
<dl class="class">
<dt id="_CPPv316acrn_create_vcpu">
<span id="_CPPv216acrn_create_vcpu"></span><span id="acrn_create_vcpu"></span><span class="target" id="structacrn__create__vcpu"></span><em class="property">struct </em><code class="descname">acrn_create_vcpu</code><br /></dt>
<dd><p>Info to create a VCPU. </p>
<p>the parameter for HC_CREATE_VCPU hypercall </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Public Members</p>
<dl class="member">
<dt id="_CPPv3N16acrn_create_vcpu7vcpu_idE">
<span id="_CPPv2N16acrn_create_vcpu7vcpu_idE"></span><span id="acrn_create_vcpu::vcpu_id__uint16_t"></span><span class="target" id="structacrn__create__vcpu_1aba9a61a7faf85a8a10d6b784a6d03eae"></span>uint16_t <code class="descname">vcpu_id</code><br /></dt>
<dd><p>the virtual CPU ID for the VCPU created </p>
</dd></dl>

<dl class="member">
<dt id="_CPPv3N16acrn_create_vcpu7pcpu_idE">
<span id="_CPPv2N16acrn_create_vcpu7pcpu_idE"></span><span id="acrn_create_vcpu::pcpu_id__uint16_t"></span><span class="target" id="structacrn__create__vcpu_1a9d07606fa3d230639373f9803a6b1e22"></span>uint16_t <code class="descname">pcpu_id</code><br /></dt>
<dd><p>the physical CPU ID for the VCPU created </p>
</dd></dl>

</div>
</dd></dl>

</div>
<div class="section" id="cpu-assignment-management-in-hv">
<h3>CPU assignment management in HV<a class="headerlink" href="#cpu-assignment-management-in-hv" title="Permalink to this headline">¶</a></h3>
<p>When we create a VCPU in the hypervisor, an available physical CPU is
picked and marked as used. When we destroy the VCPU, we mark the
physical CPU as available again.</p>
<div class="figure align-center" id="static-core-cpu-assign">
<a class="reference internal image-reference" href="../../_images/static-core-image1.png"><img alt="../../_images/static-core-image1.png" src="../../_images/static-core-image1.png" style="width: 600px;" /></a>
<p class="caption"><span class="caption-number">Figure 28 </span><span class="caption-text">HV CPU Assignment Management</span></p>
</div>
<ol class="arabic simple">
<li><code class="docutils literal notranslate"><span class="pre">allocate_pcpu()</span></code> queries the physical CPU allocation info to get an
available physical CPU and marks physical CPU as not available</li>
<li>Physical CPU info is passed to <code class="docutils literal notranslate"><span class="pre">create_vcpu()</span></code> and a mapping is built
between the physical CPU and virtual CPU</li>
<li>When the VCPU is destroyed VCPU, the physical CPU is passed to the
<code class="docutils literal notranslate"><span class="pre">free_pcpu()</span></code> function</li>
<li><code class="docutils literal notranslate"><span class="pre">free_pcpu()</span></code> marks the physical CPU available again.</li>
</ol>
<p>Currently, the ACRN hypervisor does not support virtual CPU migration to
different physical CPUs. This means no changes to the virtual CPU to
physical CPU can happen without first calling destroy_vcpu.</p>
</div>
</div>
<div class="section" id="vcpu-lifecycle">
<span id="id1"></span><h2>vCPU Lifecycle<a class="headerlink" href="#vcpu-lifecycle" title="Permalink to this headline">¶</a></h2>
<p>A vCPU lifecycle is shown in <a class="reference internal" href="#hv-vcpu-transitions"><span class="std std-numref">Figure 29</span></a> below, where
the major states are:</p>
<ul class="simple">
<li><strong>VCPU_INIT</strong>: vCPU is in an initialized state, and its associated CPU
is running in default_idle</li>
<li><strong>VCPU_RUNNING</strong>: vCPU is running, and its associated CPU is running in
vcpu_thread</li>
<li><strong>VCPU_PAUSED</strong>: vCPU is paused, and its associated CPU is running in
default_idle</li>
<li><strong>VPCU_ZOMBIE</strong>: vCPU is being destroyed, and its associated CPU
is running in default_idle</li>
</ul>
<div class="figure align-center" id="hv-vcpu-transitions">
<img alt="../../_images/hld-image17.png" src="../../_images/hld-image17.png" />
<p class="caption"><span class="caption-number">Figure 29 </span><span class="caption-text">ACRN vCPU state transitions</span></p>
</div>
<p>Following functions are used to drive the state machine of the vCPU
lifecycle:</p>
<dl class="function">
<dt id="_CPPv311create_vcpu8uint16_tP7acrn_vmPP9acrn_vcpu">
<span id="_CPPv211create_vcpu8uint16_tP7acrn_vmPP9acrn_vcpu"></span><span id="create_vcpu__uint16_t.acrn_vmP.acrn_vcpuPP"></span><span class="target" id="group__acrn__vcpu_gac62511b610775d66087612f2b51eaece_1gac62511b610775d66087612f2b51eaece"></span>int <code class="descname">create_vcpu</code><span class="sig-paren">(</span>uint16_t <em>pcpu_id</em>, <em class="property">struct</em> acrn_vm *<em>vm</em>, <em class="property">struct</em> acrn_vcpu **<em>rtn_vcpu_handle</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv311create_vcpu8uint16_tP7acrn_vmPP9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>create a vcpu for the target vm </p>
<p>Creates/allocates a vCPU instance, with initialization for its vcpu_id, vpid, vmcs, vlapic, etc. It sets the init vCPU state to VCPU_INIT</p>
<p><dl class="docutils">
<dt><strong>Return</strong></dt>
<dd>0: vcpu created successfully, other values failed. </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">pcpu_id</span></code>: created vcpu will run on this pcpu </li>
<li><code class="docutils literal notranslate"><span class="pre">vm</span></code>: pointer to vm data structure, this vcpu will owned by this vm. </li>
<li><code class="docutils literal notranslate"><span class="pre">rtn_vcpu_handle</span></code>: pointer to the created vcpu</li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv313schedule_vcpuP9acrn_vcpu">
<span id="_CPPv213schedule_vcpuP9acrn_vcpu"></span><span id="schedule_vcpu__acrn_vcpuP"></span><span class="target" id="group__acrn__vcpu_ga4a09dcf6d61f1c8573fba3cec4613932_1ga4a09dcf6d61f1c8573fba3cec4613932"></span>void <code class="descname">schedule_vcpu</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv313schedule_vcpuP9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>set the vcpu to running state, then it will be scheculed. </p>
<p>Adds a vCPU into the run queue and make a reschedule request for it. It sets the vCPU state to VCPU_RUNNING.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv310pause_vcpuP9acrn_vcpu10vcpu_state">
<span id="_CPPv210pause_vcpuP9acrn_vcpu10vcpu_state"></span><span id="pause_vcpu__acrn_vcpuP.vcpu_state"></span><span class="target" id="group__acrn__vcpu_gaaf17fe5231c40c0567661fbcf9ad2c8e_1gaaf17fe5231c40c0567661fbcf9ad2c8e"></span>void <code class="descname">pause_vcpu</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em>, <em class="property">enum</em> vcpu_state <em>new_state</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv310pause_vcpuP9acrn_vcpu10vcpu_state" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>pause the vcpu and set new state </p>
<p>Change a vCPU state to VCPU_PAUSED or VCPU_ZOMBIE, and make a reschedule request for it.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
<li><code class="docutils literal notranslate"><span class="pre">new_state</span></code>: the state to set vcpu </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv311resume_vcpuP9acrn_vcpu">
<span id="_CPPv211resume_vcpuP9acrn_vcpu"></span><span id="resume_vcpu__acrn_vcpuP"></span><span class="target" id="group__acrn__vcpu_ga6de2554a0c61671cc008fdc7e2ba2584_1ga6de2554a0c61671cc008fdc7e2ba2584"></span>void <code class="descname">resume_vcpu</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv311resume_vcpuP9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>resume the vcpu </p>
<p>Change a vCPU state to VCPU_RUNNING, and make a reschedule request for it.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv310reset_vcpuP9acrn_vcpu">
<span id="_CPPv210reset_vcpuP9acrn_vcpu"></span><span id="reset_vcpu__acrn_vcpuP"></span><span class="target" id="group__acrn__vcpu_ga3b86fe4361eb87344c928d0cfd2cff3c_1ga3b86fe4361eb87344c928d0cfd2cff3c"></span>void <code class="descname">reset_vcpu</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv310reset_vcpuP9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>reset vcpu state and values </p>
<p>Reset all fields in a vCPU instance, the vCPU state is reset to VCPU_INIT.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv38run_vcpuP9acrn_vcpu">
<span id="_CPPv28run_vcpuP9acrn_vcpu"></span><span id="run_vcpu__acrn_vcpuP"></span><span class="target" id="group__acrn__vcpu_gad7849f893d1ab17180ee719201198caa_1gad7849f893d1ab17180ee719201198caa"></span>int <code class="descname">run_vcpu</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv38run_vcpuP9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>run into non-root mode based on vcpu setting </p>
<p>An interface in vCPU thread to implement VM entry and VM exit. A CPU switches between VMX root mode and non-root mode based on it.</p>
<p><dl class="docutils">
<dt><strong>Pre</strong></dt>
<dd>vcpu != NULL</dd>
<dt><strong>Return</strong></dt>
<dd>0: vcpu run successfully, other values failed. </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

</div>
<div class="section" id="vcpu-scheduling">
<h2>vCPU Scheduling<a class="headerlink" href="#vcpu-scheduling" title="Permalink to this headline">¶</a></h2>
<div class="figure align-center" id="hv-vcpu-schedule">
<img alt="../../_images/hld-image35.png" src="../../_images/hld-image35.png" />
<p class="caption"><span class="caption-number">Figure 30 </span><span class="caption-text">ACRN vCPU scheduling flow</span></p>
</div>
<p>As describes in the CPU virtualization overview, ACRN implements a simple
scheduling mechanism based on two threads: vcpu_thread and
default_idle. A vCPU with VCPU_RUNNING state always runs in
a vcpu_thread loop, meanwhile a vCPU with VCPU_PAUSED or VCPU_ZOMBIE
state runs in default_idle loop. The detail behaviors in
vcpu_thread and default_idle threads are illustrated in
<a class="reference internal" href="#hv-vcpu-schedule"><span class="std std-numref">Figure 30</span></a>:</p>
<ul class="simple">
<li>The <strong>vcpu_thread</strong> loop will try to initialize a vCPU’s vmcs during
its first launch and then do the loop of handling its associated
softirq, vm exits, and pending requests around the VM entry/exit.
It will also check the reschedule request then schedule out to
default_idle if necessary. See <a class="reference internal" href="#vcpu-thread">vCPU Thread</a> for more details
of vcpu_thread.</li>
<li>The <strong>default_idle</strong> loop simply does do_cpu_idle while also
checking for need-offline and reschedule requests.
If a CPU is marked as need-offline, it will go to cpu_dead.
If a reschedule request is made for this CPU, it will
schedule out to vcpu_thread if necessary.</li>
<li>The function <code class="docutils literal notranslate"><span class="pre">make_reschedule_request</span></code> drives the thread
switch between vcpu_thread and default_idle.</li>
</ul>
<p>Some example scenario flows are shown here:</p>
<div class="figure align-center" id="id5">
<img alt="../../_images/hld-image7.png" src="../../_images/hld-image7.png" />
<p class="caption"><span class="caption-number">Figure 31 </span><span class="caption-text">ACRN vCPU scheduling scenarios</span></p>
</div>
<ul class="simple">
<li><strong>During starting a VM</strong>: after create a vCPU, BSP calls <em>schedule_vcpu</em>
through <em>start_vm</em>, AP calls <em>schedule_vcpu</em> through vlapic
INIT-SIPI emulation, finally this vCPU runs in a
<em>vcpu_thread</em> loop.</li>
<li><strong>During shutting down a VM</strong>: <em>pause_vm</em> function call makes a vCPU
running in <em>vcpu_thread</em> to schedule out to <em>default_idle</em>. The
following <em>reset_vcpu</em>  and <em>destroy_vcpu</em> de-init and then destroy
this vCPU instance.</li>
<li><strong>During IOReq handling</strong>: after an IOReq is sent to DM for emulation, a
vCPU running in <em>vcpu_thread</em> schedules out to <em>default_idle</em>
through <em>acrn_insert_request_wait-&gt;pause_vcpu</em>. After DM
complete the emulation for this IOReq, it calls
<em>hcall_notify_ioreq_finish-&gt;resume_vcpu</em> and makes the vCPU
schedule back to <em>vcpu_thread</em> to continue its guest execution.</li>
</ul>
</div>
<div class="section" id="vcpu-thread">
<h2>vCPU Thread<a class="headerlink" href="#vcpu-thread" title="Permalink to this headline">¶</a></h2>
<p>The vCPU thread flow is a loop as shown and described below:</p>
<div class="figure align-center" id="id6">
<img alt="../../_images/hld-image68.png" src="../../_images/hld-image68.png" />
<p class="caption"><span class="caption-number">Figure 32 </span><span class="caption-text">ACRN vCPU thread</span></p>
</div>
<ol class="arabic simple">
<li>Check if this is the vCPU’s first launch. If yes, do VMCS
initialization. (See <a class="reference internal" href="#vmx-initialization">VMX Initialization</a>.)</li>
<li>Handle softirq by calling <em>do_softirq</em>.</li>
<li>Handle pending request by calling <em>acrn_handle_pending_request</em>.
(See <a class="reference internal" href="#id2">Pending Request Handlers</a>.)</li>
<li>Check if <em>vcpu_thread</em> needs to schedule out to <em>default_idle</em> by
reschedule request. If needed, then schedule out to
<em>default_idle</em>.</li>
<li>VM Enter by calling <em>start/run_vcpu</em>, then enter non-root mode to do
guest execution.</li>
<li>VM Exit from <em>start/run_vcpu</em> when guest trigger vm exit reason in
non-root mode.</li>
<li>Handle vm exit based on specific reason.</li>
<li>Loop back to step 2.</li>
</ol>
<div class="section" id="vcpu-run-context">
<h3>vCPU Run Context<a class="headerlink" href="#vcpu-run-context" title="Permalink to this headline">¶</a></h3>
<p>During a vCPU switch between root and non-root mode, the run context of
the vCPU is saved and restored using this structure:</p>
<dl class="class">
<dt id="_CPPv311run_context">
<span id="_CPPv211run_context"></span><span id="run_context"></span><span class="target" id="structrun__context"></span><em class="property">struct </em><code class="descname">run_context</code><a class="headerlink" href="#_CPPv311run_context" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>registers info saved for vcpu running context </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Public Members</p>
<dl class="member">
<dt id="_CPPv3N11run_context14guest_cpu_regsE">
<span id="_CPPv2N11run_context14guest_cpu_regsE"></span><span id="run_context::guest_cpu_regs__run_context::guest_cpu_regs_t"></span><span class="target" id="structrun__context_1a3d4f70f130c682ce274026fe69652318"></span><em class="property">union</em> <a class="reference internal" href="#_CPPv311run_context" title="run_context">run_context</a>::<a class="reference internal" href="#_CPPv3N11run_context16guest_cpu_regs_tE" title="run_context::guest_cpu_regs_t">guest_cpu_regs_t</a> <code class="descname">guest_cpu_regs</code><a class="headerlink" href="#_CPPv3N11run_context14guest_cpu_regsE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N11run_context3cr0E">
<span id="_CPPv2N11run_context3cr0E"></span><span id="run_context::cr0__uint64_t"></span><span class="target" id="structrun__context_1a8731b2c407a543e9d77ec55d0ea588ae"></span>uint64_t <code class="descname">cr0</code><a class="headerlink" href="#_CPPv3N11run_context3cr0E" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>The guests CR registers 0, 2, 3 and 4. </p>
</dd></dl>

<dl class="member">
<dt id="_CPPv3N11run_context3cr2E">
<span id="_CPPv2N11run_context3cr2E"></span><span id="run_context::cr2__uint64_t"></span><span class="target" id="structrun__context_1a3c44df68ee5b13278b6ccfbb9a8039db"></span>uint64_t <code class="descname">cr2</code><a class="headerlink" href="#_CPPv3N11run_context3cr2E" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N11run_context3cr4E">
<span id="_CPPv2N11run_context3cr4E"></span><span id="run_context::cr4__uint64_t"></span><span class="target" id="structrun__context_1ac937fd56114de27012349dbe5f39bd09"></span>uint64_t <code class="descname">cr4</code><a class="headerlink" href="#_CPPv3N11run_context3cr4E" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N11run_context3ripE">
<span id="_CPPv2N11run_context3ripE"></span><span id="run_context::rip__uint64_t"></span><span class="target" id="structrun__context_1abc6f7afd318fbaa775f3f7239450c1ea"></span>uint64_t <code class="descname">rip</code><a class="headerlink" href="#_CPPv3N11run_context3ripE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N11run_context6rflagsE">
<span id="_CPPv2N11run_context6rflagsE"></span><span id="run_context::rflags__uint64_t"></span><span class="target" id="structrun__context_1a247f11f29c43166370db13417ec71028"></span>uint64_t <code class="descname">rflags</code><a class="headerlink" href="#_CPPv3N11run_context6rflagsE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N11run_context14ia32_spec_ctrlE">
<span id="_CPPv2N11run_context14ia32_spec_ctrlE"></span><span id="run_context::ia32_spec_ctrl__uint64_t"></span><span class="target" id="structrun__context_1ad83c11293182e498c13504eff7852c95"></span>uint64_t <code class="descname">ia32_spec_ctrl</code><a class="headerlink" href="#_CPPv3N11run_context14ia32_spec_ctrlE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N11run_context9ia32_eferE">
<span id="_CPPv2N11run_context9ia32_eferE"></span><span id="run_context::ia32_efer__uint64_t"></span><span class="target" id="structrun__context_1a7873fea8e492d63b9d596d910fe3196f"></span>uint64_t <code class="descname">ia32_efer</code><a class="headerlink" href="#_CPPv3N11run_context9ia32_eferE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
<dl class="type">
<dt id="_CPPv3N11run_context16guest_cpu_regs_tE">
<span id="_CPPv2N11run_context16guest_cpu_regs_tE"></span><span id="run_context::guest_cpu_regs_t"></span><span class="target" id="unionrun__context_1_1guest__cpu__regs__t"></span><em class="property">union </em><code class="descname">guest_cpu_regs_t</code><a class="headerlink" href="#_CPPv3N11run_context16guest_cpu_regs_tE" title="Permalink to this definition">¶</a><br /></dt>
<dd><div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Public Members</p>
<dl class="member">
<dt id="_CPPv3N11run_context16guest_cpu_regs_t4regsE">
<span id="_CPPv2N11run_context16guest_cpu_regs_t4regsE"></span><span id="run_context::guest_cpu_regs_t::regs__acrn_gp_regs"></span><span class="target" id="unionrun__context_1_1guest__cpu__regs__t_1a77a1d7326c765e51ddfa22495e76c981"></span><em class="property">struct</em> <a class="reference internal" href="../../api/hypercall_api.html#_CPPv312acrn_gp_regs" title="acrn_gp_regs">acrn_gp_regs</a> <code class="descname">regs</code><a class="headerlink" href="#_CPPv3N11run_context16guest_cpu_regs_t4regsE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N11run_context16guest_cpu_regs_t5longsE">
<span id="_CPPv2N11run_context16guest_cpu_regs_t5longsE"></span><span id="run_context::guest_cpu_regs_t::longs__uint64_tA"></span><span class="target" id="unionrun__context_1_1guest__cpu__regs__t_1a55fe5953aeb6d1f6421a3b278d3941c2"></span>uint64_t <code class="descname">longs</code>[<code class="descname">NUM_GPRS</code>]<a class="headerlink" href="#_CPPv3N11run_context16guest_cpu_regs_t5longsE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

</dd></dl>

<p>The vCPU handles runtime context saving by three different
categories:</p>
<ul class="simple">
<li>Always save/restore during vm exit/entry:<ul>
<li>These registers must be saved every time vm exit, and restored
every time vm entry</li>
<li>Registers include: general purpose registers, CR2, and
IA32_SPEC_CTRL</li>
<li>Definition in <em>vcpu-&gt;run_context</em></li>
<li>Get/Set them through <em>vcpu_get/set_xxx</em></li>
</ul>
</li>
<li>On-demand cache/update during vm exit/entry:<ul>
<li>These registers are used frequently. They should be cached from
VMCS on first time access after a VM exit, and updated to VMCS on
VM entry if marked dirty</li>
<li>Registers include: RSP, RIP, EFER, RFLAGS, CR0, and CR4</li>
<li>Definition in <em>vcpu-&gt;run_context</em></li>
<li>Get/Set them through <em>vcpu_get/set_xxx</em></li>
</ul>
</li>
<li>Always read/write from/to VMCS:<ul>
<li>These registers are rarely used. Access to them is always
from/to VMCS.</li>
<li>Registers are in VMCS but not list in the two cases above.</li>
<li>No definition in <em>vcpu-&gt;run_context</em></li>
<li>Get/Set them through VMCS API</li>
</ul>
</li>
</ul>
<p>For the first two categories above, ACRN provides these get/set APIs:</p>
<dl class="function">
<dt id="_CPPv314vcpu_get_gpregPK9acrn_vcpu8uint32_t">
<span id="_CPPv214vcpu_get_gpregPK9acrn_vcpu8uint32_t"></span><span id="vcpu_get_gpreg__acrn_vcpuCP.uint32_t"></span><span class="target" id="group__acrn__vcpu_gaede416117178fa33b5a0ed08165e89ca_1gaede416117178fa33b5a0ed08165e89ca"></span>uint64_t <code class="descname">vcpu_get_gpreg</code><span class="sig-paren">(</span><em class="property">const</em> <em class="property">struct</em> acrn_vcpu *<em>vcpu</em>, uint32_t <em>reg</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv314vcpu_get_gpregPK9acrn_vcpu8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>get vcpu register value </p>
<p>Get target vCPU’s general purpose registers value in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Return</strong></dt>
<dd>the value of the register. </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
<li><code class="docutils literal notranslate"><span class="pre">reg</span></code>: register of the vcpu</li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv314vcpu_set_gpregP9acrn_vcpu8uint32_t8uint64_t">
<span id="_CPPv214vcpu_set_gpregP9acrn_vcpu8uint32_t8uint64_t"></span><span id="vcpu_set_gpreg__acrn_vcpuP.uint32_t.uint64_t"></span><span class="target" id="group__acrn__vcpu_ga00a4b232e06cd4a62b2eb4a5a9c23d26_1ga00a4b232e06cd4a62b2eb4a5a9c23d26"></span>void <code class="descname">vcpu_set_gpreg</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em>, uint32_t <em>reg</em>, uint64_t <em>val</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv314vcpu_set_gpregP9acrn_vcpu8uint32_t8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>set vcpu register value </p>
<p>Set target vCPU’s general purpose registers value in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
<li><code class="docutils literal notranslate"><span class="pre">reg</span></code>: register of the vcpu </li>
<li><code class="docutils literal notranslate"><span class="pre">val</span></code>: the value set the register of the vcpu </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv312vcpu_get_ripP9acrn_vcpu">
<span id="_CPPv212vcpu_get_ripP9acrn_vcpu"></span><span id="vcpu_get_rip__acrn_vcpuP"></span><span class="target" id="group__acrn__vcpu_gacffb8b405cae6788609029bc22459d51_1gacffb8b405cae6788609029bc22459d51"></span>uint64_t <code class="descname">vcpu_get_rip</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv312vcpu_get_ripP9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>get vcpu RIP value </p>
<p>Get &amp; cache target vCPU’s RIP in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Return</strong></dt>
<dd>the value of RIP. </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure</li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv312vcpu_set_ripP9acrn_vcpu8uint64_t">
<span id="_CPPv212vcpu_set_ripP9acrn_vcpu8uint64_t"></span><span id="vcpu_set_rip__acrn_vcpuP.uint64_t"></span><span class="target" id="group__acrn__vcpu_ga0c5fca20b46e20e9c9b2b3b8d800bb54_1ga0c5fca20b46e20e9c9b2b3b8d800bb54"></span>void <code class="descname">vcpu_set_rip</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em>, uint64_t <em>val</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv312vcpu_set_ripP9acrn_vcpu8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>set vcpu RIP value </p>
<p>Update target vCPU’s RIP in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
<li><code class="docutils literal notranslate"><span class="pre">val</span></code>: the value set RIP </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv312vcpu_get_rspP9acrn_vcpu">
<span id="_CPPv212vcpu_get_rspP9acrn_vcpu"></span><span id="vcpu_get_rsp__acrn_vcpuP"></span><span class="target" id="group__acrn__vcpu_gafef42250740c608c1d1a5660ab71a41b_1gafef42250740c608c1d1a5660ab71a41b"></span>uint64_t <code class="descname">vcpu_get_rsp</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv312vcpu_get_rspP9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>get vcpu RSP value </p>
<p>Get &amp; cache target vCPU’s RSP in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Return</strong></dt>
<dd>the value of RSP. </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure</li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv312vcpu_set_rspP9acrn_vcpu8uint64_t">
<span id="_CPPv212vcpu_set_rspP9acrn_vcpu8uint64_t"></span><span id="vcpu_set_rsp__acrn_vcpuP.uint64_t"></span><span class="target" id="group__acrn__vcpu_gaa4045c9842b4b67aa3cd7904a9112fa6_1gaa4045c9842b4b67aa3cd7904a9112fa6"></span>void <code class="descname">vcpu_set_rsp</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em>, uint64_t <em>val</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv312vcpu_set_rspP9acrn_vcpu8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>set vcpu RSP value </p>
<p>Update target vCPU’s RSP in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
<li><code class="docutils literal notranslate"><span class="pre">val</span></code>: the value set RSP </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv313vcpu_get_eferP9acrn_vcpu">
<span id="_CPPv213vcpu_get_eferP9acrn_vcpu"></span><span id="vcpu_get_efer__acrn_vcpuP"></span><span class="target" id="group__acrn__vcpu_ga6e3dde451b267ab04be8dd366ee5e638_1ga6e3dde451b267ab04be8dd366ee5e638"></span>uint64_t <code class="descname">vcpu_get_efer</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv313vcpu_get_eferP9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>get vcpu EFER value </p>
<p>Get &amp; cache target vCPU’s EFER in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Return</strong></dt>
<dd>the value of EFER. </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure</li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv313vcpu_set_eferP9acrn_vcpu8uint64_t">
<span id="_CPPv213vcpu_set_eferP9acrn_vcpu8uint64_t"></span><span id="vcpu_set_efer__acrn_vcpuP.uint64_t"></span><span class="target" id="group__acrn__vcpu_gae6891e4b556bed5b89538e7437b9f8bd_1gae6891e4b556bed5b89538e7437b9f8bd"></span>void <code class="descname">vcpu_set_efer</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em>, uint64_t <em>val</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv313vcpu_set_eferP9acrn_vcpu8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>set vcpu EFER value </p>
<p>Update target vCPU’s EFER in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
<li><code class="docutils literal notranslate"><span class="pre">val</span></code>: the value set EFER </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv315vcpu_get_rflagsP9acrn_vcpu">
<span id="_CPPv215vcpu_get_rflagsP9acrn_vcpu"></span><span id="vcpu_get_rflags__acrn_vcpuP"></span><span class="target" id="group__acrn__vcpu_gac4454681ed3c1f98aa324cef630faa45_1gac4454681ed3c1f98aa324cef630faa45"></span>uint64_t <code class="descname">vcpu_get_rflags</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv315vcpu_get_rflagsP9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>get vcpu RFLAG value </p>
<p>Get &amp; cache target vCPU’s RFLAGS in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Return</strong></dt>
<dd>the value of RFLAGS. </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure</li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv315vcpu_set_rflagsP9acrn_vcpu8uint64_t">
<span id="_CPPv215vcpu_set_rflagsP9acrn_vcpu8uint64_t"></span><span id="vcpu_set_rflags__acrn_vcpuP.uint64_t"></span><span class="target" id="group__acrn__vcpu_ga94762485dad836e236d8ad5be7d043ad_1ga94762485dad836e236d8ad5be7d043ad"></span>void <code class="descname">vcpu_set_rflags</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em>, uint64_t <em>val</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv315vcpu_set_rflagsP9acrn_vcpu8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>set vcpu RFLAGS value </p>
<p>Update target vCPU’s RFLAGS in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
<li><code class="docutils literal notranslate"><span class="pre">val</span></code>: the value set RFLAGS </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv312vcpu_get_cr0P9acrn_vcpu">
<span id="_CPPv212vcpu_get_cr0P9acrn_vcpu"></span><span id="vcpu_get_cr0__acrn_vcpuP"></span><span class="target" id="group__acrn__vcpu_ga62bf27ad6ca751d48c075ce35ca17526_1ga62bf27ad6ca751d48c075ce35ca17526"></span>uint64_t <code class="descname">vcpu_get_cr0</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv312vcpu_get_cr0P9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>get vcpu CR0 value </p>
<p>Get &amp; cache target vCPU’s CR0 in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Return</strong></dt>
<dd>the value of CR0. </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure</li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv312vcpu_set_cr0P9acrn_vcpu8uint64_t">
<span id="_CPPv212vcpu_set_cr0P9acrn_vcpu8uint64_t"></span><span id="vcpu_set_cr0__acrn_vcpuP.uint64_t"></span><span class="target" id="group__acrn__vcpu_ga4dae53d14f546725a22a5e9f6177667e_1ga4dae53d14f546725a22a5e9f6177667e"></span>void <code class="descname">vcpu_set_cr0</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em>, uint64_t <em>val</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv312vcpu_set_cr0P9acrn_vcpu8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>set vcpu CR0 value </p>
<p>Update target vCPU’s CR0 in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
<li><code class="docutils literal notranslate"><span class="pre">val</span></code>: the value set CR0 </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv312vcpu_get_cr2P9acrn_vcpu">
<span id="_CPPv212vcpu_get_cr2P9acrn_vcpu"></span><span id="vcpu_get_cr2__acrn_vcpuP"></span><span class="target" id="group__acrn__vcpu_ga90c6ab390284b4115d528f3c56a2cb9e_1ga90c6ab390284b4115d528f3c56a2cb9e"></span>uint64_t <code class="descname">vcpu_get_cr2</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv312vcpu_get_cr2P9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>get vcpu CR2 value </p>
<p>Get &amp; cache target vCPU’s CR2 in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Return</strong></dt>
<dd>the value of CR2. </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure</li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv312vcpu_set_cr2P9acrn_vcpu8uint64_t">
<span id="_CPPv212vcpu_set_cr2P9acrn_vcpu8uint64_t"></span><span id="vcpu_set_cr2__acrn_vcpuP.uint64_t"></span><span class="target" id="group__acrn__vcpu_ga0e8c1a82a34cee966c4f019682acba2a_1ga0e8c1a82a34cee966c4f019682acba2a"></span>void <code class="descname">vcpu_set_cr2</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em>, uint64_t <em>val</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv312vcpu_set_cr2P9acrn_vcpu8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>set vcpu CR2 value </p>
<p>Update target vCPU’s CR2 in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
<li><code class="docutils literal notranslate"><span class="pre">val</span></code>: the value set CR2 </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv312vcpu_get_cr4P9acrn_vcpu">
<span id="_CPPv212vcpu_get_cr4P9acrn_vcpu"></span><span id="vcpu_get_cr4__acrn_vcpuP"></span><span class="target" id="group__acrn__vcpu_gab779ab8254ee467798df1b4a7def3c9c_1gab779ab8254ee467798df1b4a7def3c9c"></span>uint64_t <code class="descname">vcpu_get_cr4</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv312vcpu_get_cr4P9acrn_vcpu" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>get vcpu CR4 value </p>
<p>Get &amp; cache target vCPU’s CR4 in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Return</strong></dt>
<dd>the value of CR4. </dd>
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure</li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

<dl class="function">
<dt id="_CPPv312vcpu_set_cr4P9acrn_vcpu8uint64_t">
<span id="_CPPv212vcpu_set_cr4P9acrn_vcpu8uint64_t"></span><span id="vcpu_set_cr4__acrn_vcpuP.uint64_t"></span><span class="target" id="group__acrn__vcpu_ga9989f0b4f8d4c8db8a6d6492060cb143_1ga9989f0b4f8d4c8db8a6d6492060cb143"></span>void <code class="descname">vcpu_set_cr4</code><span class="sig-paren">(</span><em class="property">struct</em> acrn_vcpu *<em>vcpu</em>, uint64_t <em>val</em><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv312vcpu_set_cr4P9acrn_vcpu8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>set vcpu CR4 value </p>
<p>Update target vCPU’s CR4 in <a class="reference internal" href="#structrun__context"><span class="std std-ref">run_context</span></a>.</p>
<p><dl class="docutils">
<dt><strong>Parameters</strong></dt>
<dd><ul class="breatheparameterlist first last simple">
<li><code class="docutils literal notranslate"><span class="pre">vcpu</span></code>: pointer to vcpu data structure </li>
<li><code class="docutils literal notranslate"><span class="pre">val</span></code>: the value set CR4 </li>
</ul>
</dd>
</dl>
</p>
</dd></dl>

</div>
<div class="section" id="vm-exit-handlers">
<h3>VM Exit Handlers<a class="headerlink" href="#vm-exit-handlers" title="Permalink to this headline">¶</a></h3>
<p>ACRN implements its VM exit handlers with a static table. Except for the
exit reasons listed below, a default <em>unhandled_vmexit_handler</em> is used
that will trigger an error message and return without handling:</p>
<table border="1" class="colwidths-given docutils">
<colgroup>
<col width="33%" />
<col width="33%" />
<col width="33%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head"><strong>VM Exit Reason</strong></th>
<th class="head"><strong>Handler</strong></th>
<th class="head"><strong>Desc</strong></th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>VMX_EXIT_REASON_EXCEPTION_OR_NMI</td>
<td>exception_vmexit_handler</td>
<td>Only trap #MC, print error then inject back to guest</td>
</tr>
<tr class="row-odd"><td>VMX_EXIT_REASON_EXTERNAL_INTERRUPT</td>
<td>external_interrupt_vmexit_handler</td>
<td>External interrupt handler for physical interrupt happening in non-root mode</td>
</tr>
<tr class="row-even"><td>VMX_EXIT_REASON_INTERRUPT_WINDOW</td>
<td>interrupt_window_vmexit_handler</td>
<td>To support interrupt window if VID is disabled</td>
</tr>
<tr class="row-odd"><td>VMX_EXIT_REASON_CPUID</td>
<td>cpuid_vmexit_handler</td>
<td>Handle CPUID access from guest</td>
</tr>
<tr class="row-even"><td>VMX_EXIT_REASON_VMCALL</td>
<td>vmcall_vmexit_handler</td>
<td>Handle hypercall from guest</td>
</tr>
<tr class="row-odd"><td>VMX_EXIT_REASON_CR_ACCESS</td>
<td>cr_access_vmexit_handler</td>
<td>Handle CR registers access from guest</td>
</tr>
<tr class="row-even"><td>VMX_EXIT_REASON_IO_INSTRUCTION</td>
<td>pio_instr_vmexit_handler</td>
<td>Emulate I/O access with range in IO_BITMAP,
which may have a handler in hypervisor (such as vuart or vpic),
or need to create an I/O request to DM</td>
</tr>
<tr class="row-odd"><td>VMX_EXIT_REASON_RDMSR</td>
<td>rdmsr_vmexit_handler</td>
<td>Read MSR from guest in MSR_BITMAP</td>
</tr>
<tr class="row-even"><td>VMX_EXIT_REASON_WRMSR</td>
<td>wrmsr_vmexit_handler</td>
<td>Write MSR from guest in MSR_BITMAP</td>
</tr>
<tr class="row-odd"><td>VMX_EXIT_REASON_APIC_ACCESS</td>
<td>apic_access_vmexit_handler</td>
<td>APIC access for APICv</td>
</tr>
<tr class="row-even"><td>VMX_EXIT_REASON_VIRTUALIZED_EOI</td>
<td>veoi_vmexit_handler</td>
<td>Trap vLAPIC EOI for specific vector with level trigger mode
in vIOAPIC, required for supporting PTdev</td>
</tr>
<tr class="row-odd"><td>VMX_EXIT_REASON_EPT_VIOLATION</td>
<td>ept_violation_vmexit_handler</td>
<td>MMIO emulation, which may have handler in hypervisor
(such as vLAPIC or vIOAPIC), or need to create an I/O
request to DM</td>
</tr>
<tr class="row-even"><td>VMX_EXIT_REASON_XSETBV</td>
<td>xsetbv_vmexit_handler</td>
<td>Set host owned XCR0 for supporting xsave</td>
</tr>
<tr class="row-odd"><td>VMX_EXIT_REASON_APIC_WRITE</td>
<td>apic_write_vmexit_handler</td>
<td>APIC write for APICv</td>
</tr>
</tbody>
</table>
<p>Details of each vm exit reason handler are described in other sections.</p>
</div>
<div class="section" id="pending-request-handlers">
<span id="id2"></span><h3>Pending Request Handlers<a class="headerlink" href="#pending-request-handlers" title="Permalink to this headline">¶</a></h3>
<p>ACRN uses the function <em>acrn_handle_pending_request</em> to handle
requests before VM entry in <em>vcpu_thread</em>.</p>
<p>A bitmap in the vCPU structure lists the different requests:</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cp">#define ACRN_REQUEST_EXCP 0U</span>
<span class="cp">#define ACRN_REQUEST_EVENT 1U</span>
<span class="cp">#define ACRN_REQUEST_EXTINT 2U</span>
<span class="cp">#define ACRN_REQUEST_NMI 3U</span>
<span class="cp">#define ACRN_REQUEST_TMR_UPDATE 4U</span>
<span class="cp">#define ACRN_REQUEST_EPT_FLUSH 5U</span>
<span class="cp">#define ACRN_REQUEST_TRP_FAULT 6U</span>
<span class="cp">#define ACRN_REQUEST_VPID_FLUSH 7U </span><span class="cm">/* flush vpid tlb */</span><span class="cp"></span>
</pre></div>
</div>
<p>ACRN provides the function <em>vcpu_make_request</em> to make different
requests, set the bitmap of corresponding request, and notify the target vCPU
through IPI if necessary (when the target vCPU is not currently running). See
section 3.5.5 for details.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="kt">void</span> <span class="nf">vcpu_make_request</span><span class="p">(</span><span class="k">struct</span> <span class="n">vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">eventid</span><span class="p">)</span>
<span class="p">{</span>
   <span class="n">bitmap_set_lock</span><span class="p">(</span><span class="n">eventid</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch_vcpu</span><span class="p">.</span><span class="n">pending_req</span><span class="p">);</span>
   <span class="cm">/*</span>
<span class="cm">    * if current hostcpu is not the target vcpu&#39;s hostcpu, we need</span>
<span class="cm">    * to invoke IPI to wake up target vcpu</span>
<span class="cm">    *</span>
<span class="cm">    * TODO: Here we just compare with cpuid, since cpuid currently is</span>
<span class="cm">    *  global under pCPU / vCPU 1:1 mapping. If later we enabled vcpu</span>
<span class="cm">    *  scheduling, we need change here to determine it target vcpu is</span>
<span class="cm">    *  VMX non-root or root mode</span>
<span class="cm">    */</span>
   <span class="k">if</span> <span class="p">(</span><span class="n">get_cpu_id</span><span class="p">()</span> <span class="o">!=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">pcpu_id</span><span class="p">)</span> <span class="p">{</span>
           <span class="n">send_single_ipi</span><span class="p">(</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">pcpu_id</span><span class="p">,</span> <span class="n">VECTOR_NOTIFY_VCPU</span><span class="p">);</span>
   <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
<p>For each request, function <em>acrn_handle_pending_request</em> handles each
request as shown below.</p>
<table border="1" class="colwidths-given docutils">
<colgroup>
<col width="25%" />
<col width="25%" />
<col width="25%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head"><strong>Request</strong></th>
<th class="head"><strong>Desc</strong></th>
<th class="head"><strong>Request Maker</strong></th>
<th class="head"><strong>Request Handler</strong></th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>ACRN_REQUEST_EXCP</td>
<td>Request for exception injection</td>
<td>vcpu_inject_gp, vcpu_inject_pf, vcpu_inject_ud, vcpu_inject_ac,
or vcpu_inject_ss and then queue corresponding exception by
vcpu_queue_exception</td>
<td>vcpu_inject_hi_exception, vcpu_inject_lo_exception based
on exception priority</td>
</tr>
<tr class="row-odd"><td>ACRN_REQUEST_EVENT</td>
<td>Request for vlapic interrupt vector injection</td>
<td>vlapic_fire_lvt or vlapic_set_intr, which could be triggered
by vlapic lvt, vioapic, or vmsi</td>
<td>vcpu_do_pending_event</td>
</tr>
<tr class="row-even"><td>ACRN_REQUEST_EXTINT</td>
<td>Request for extint vector injection</td>
<td>vcpu_inject_extint, triggered by vpic</td>
<td>vcpu_do_pending_extint</td>
</tr>
<tr class="row-odd"><td>ACRN_REQUEST_NMI</td>
<td>Request for nmi injection</td>
<td>vcpu_inject_nmi</td>
<td>program VMX_ENTRY_INT_INFO_FIELD directly</td>
</tr>
<tr class="row-even"><td>ACRN_REQUEST_TMR_UPDATE</td>
<td>Request for update vIOAPIC TMR, which also leads to vLAPIC
VEOI bitmap update for level triggered vector</td>
<td>vlapic_reset_tmr or vioapic_indirect_write change trigger mode in RTC</td>
<td>vioapic_update_tmr</td>
</tr>
<tr class="row-odd"><td>ACRN_REQUEST_EPT_FLUSH</td>
<td>Request for EPT flush</td>
<td>ept_mr_add, ept_mr_modify, ept_mr_del, or vmx_write_cr0 disable cache</td>
<td>invept</td>
</tr>
<tr class="row-even"><td>ACRN_REQUEST_TRP_FAULT</td>
<td>Request for handling triple fault</td>
<td>vcpu_queue_exception meet triple fault</td>
<td>fatal error</td>
</tr>
<tr class="row-odd"><td>ACRN_REQUEST_VPID_FLUSH</td>
<td>Request for VPID flush</td>
<td>None</td>
<td>flush_vpid_single</td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">Refer to the interrupt management chapter for request
handling order for exception, nmi, and interrupts. For other requests
such as tmr update, or EPT flush, there is no mandatory order.</p>
</div>
</div>
</div>
<div class="section" id="vmx-initialization">
<h2>VMX Initialization<a class="headerlink" href="#vmx-initialization" title="Permalink to this headline">¶</a></h2>
<p>ACRN will attempt to initialize the vCPU’s VMCS before its first
launch with the host state, execution control, guest state,
entry control and exit control, as shown in the table below.</p>
<p>The table briefly shows how each field got configured.
The guest state field is critical for a guest CPU start to run
based on different CPU modes. One structure <em>boot_ctx</em> is used to pass
the necessary initialized guest state to VMX,
used only for the BSP of a guest.</p>
<p>For a guest vCPU’s state initialization:</p>
<ul class="simple">
<li>If it’s BSP, the guest state configuration is based on <em>boot_ctx</em>,
which could be initialized on different objects:<ul>
<li>SOS BSP based on SBL: booting up context saved at the entry of
system boot up</li>
<li>UOS BSP: DM context initialization through hypercall</li>
</ul>
</li>
<li><dl class="first docutils">
<dt>If it’s AP, then it will always start from real mode, and the start</dt>
<dd>vector will always come from vlapic INIT-SIPI emulation.</dd>
</dl>
</li>
</ul>
<dl class="class">
<dt id="_CPPv314acrn_vcpu_regs">
<span id="_CPPv214acrn_vcpu_regs"></span><span id="acrn_vcpu_regs"></span><span class="target" id="structacrn__vcpu__regs"></span><em class="property">struct </em><code class="descname">acrn_vcpu_regs</code><br /></dt>
<dd><p>registers info for vcpu. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric">Public Members</p>
<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs4gprsE">
<span id="_CPPv2N14acrn_vcpu_regs4gprsE"></span><span id="acrn_vcpu_regs::gprs__acrn_gp_regs"></span><span class="target" id="structacrn__vcpu__regs_1a7e5d639baf2dc0510733ac49e1cadbed"></span><em class="property">struct</em> <a class="reference internal" href="../../api/hypercall_api.html#_CPPv312acrn_gp_regs" title="acrn_gp_regs">acrn_gp_regs</a> <code class="descname">gprs</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs3gdtE">
<span id="_CPPv2N14acrn_vcpu_regs3gdtE"></span><span id="acrn_vcpu_regs::gdt__acrn_descriptor_ptr"></span><span class="target" id="structacrn__vcpu__regs_1a6725b35017bb01aad8bfeffc533d4c83"></span><em class="property">struct</em> <a class="reference internal" href="../../api/hypercall_api.html#_CPPv319acrn_descriptor_ptr" title="acrn_descriptor_ptr">acrn_descriptor_ptr</a> <code class="descname">gdt</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs3idtE">
<span id="_CPPv2N14acrn_vcpu_regs3idtE"></span><span id="acrn_vcpu_regs::idt__acrn_descriptor_ptr"></span><span class="target" id="structacrn__vcpu__regs_1aac4e8dddd38daaa28071c54df350c49f"></span><em class="property">struct</em> <a class="reference internal" href="../../api/hypercall_api.html#_CPPv319acrn_descriptor_ptr" title="acrn_descriptor_ptr">acrn_descriptor_ptr</a> <code class="descname">idt</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs3ripE">
<span id="_CPPv2N14acrn_vcpu_regs3ripE"></span><span id="acrn_vcpu_regs::rip__uint64_t"></span><span class="target" id="structacrn__vcpu__regs_1ad879ea1fde92b930db24d9734e00f545"></span>uint64_t <code class="descname">rip</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs7cs_baseE">
<span id="_CPPv2N14acrn_vcpu_regs7cs_baseE"></span><span id="acrn_vcpu_regs::cs_base__uint64_t"></span><span class="target" id="structacrn__vcpu__regs_1a80e3daf94e68ebb10c30ae9d2d7af668"></span>uint64_t <code class="descname">cs_base</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs3cr0E">
<span id="_CPPv2N14acrn_vcpu_regs3cr0E"></span><span id="acrn_vcpu_regs::cr0__uint64_t"></span><span class="target" id="structacrn__vcpu__regs_1abcbe2afbe4b26e56625405397b004453"></span>uint64_t <code class="descname">cr0</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs3cr4E">
<span id="_CPPv2N14acrn_vcpu_regs3cr4E"></span><span id="acrn_vcpu_regs::cr4__uint64_t"></span><span class="target" id="structacrn__vcpu__regs_1a846358cefd516793d1a92ad4fb148987"></span>uint64_t <code class="descname">cr4</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs3cr3E">
<span id="_CPPv2N14acrn_vcpu_regs3cr3E"></span><span id="acrn_vcpu_regs::cr3__uint64_t"></span><span class="target" id="structacrn__vcpu__regs_1a573fe95b823c5b39d8f5345cd0f4bd2c"></span>uint64_t <code class="descname">cr3</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs9ia32_eferE">
<span id="_CPPv2N14acrn_vcpu_regs9ia32_eferE"></span><span id="acrn_vcpu_regs::ia32_efer__uint64_t"></span><span class="target" id="structacrn__vcpu__regs_1a878a1de45b46039605457d2a0954b069"></span>uint64_t <code class="descname">ia32_efer</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs6rflagsE">
<span id="_CPPv2N14acrn_vcpu_regs6rflagsE"></span><span id="acrn_vcpu_regs::rflags__uint64_t"></span><span class="target" id="structacrn__vcpu__regs_1a40a6706693b0544b11ed0b2c26bd040e"></span>uint64_t <code class="descname">rflags</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs11reserved_64E">
<span id="_CPPv2N14acrn_vcpu_regs11reserved_64E"></span><span id="acrn_vcpu_regs::reserved_64__uint64_tA"></span><span class="target" id="structacrn__vcpu__regs_1a9bb58c9ae197cffdfddf81eb81397ef1"></span>uint64_t <code class="descname">reserved_64</code>[4]<br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs5cs_arE">
<span id="_CPPv2N14acrn_vcpu_regs5cs_arE"></span><span id="acrn_vcpu_regs::cs_ar__uint32_t"></span><span class="target" id="structacrn__vcpu__regs_1ae1750f9551d440e1ff63638bca382b9d"></span>uint32_t <code class="descname">cs_ar</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs8cs_limitE">
<span id="_CPPv2N14acrn_vcpu_regs8cs_limitE"></span><span id="acrn_vcpu_regs::cs_limit__uint32_t"></span><span class="target" id="structacrn__vcpu__regs_1af4a7fcd2427e3e3e2d5491a885ebc601"></span>uint32_t <code class="descname">cs_limit</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs11reserved_32E">
<span id="_CPPv2N14acrn_vcpu_regs11reserved_32E"></span><span id="acrn_vcpu_regs::reserved_32__uint32_tA"></span><span class="target" id="structacrn__vcpu__regs_1af7f61942ca0860c65beb7686b7065450"></span>uint32_t <code class="descname">reserved_32</code>[3]<br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs6cs_selE">
<span id="_CPPv2N14acrn_vcpu_regs6cs_selE"></span><span id="acrn_vcpu_regs::cs_sel__uint16_t"></span><span class="target" id="structacrn__vcpu__regs_1a8a8a51f5a5d02be75b3bbc5bb4cced6e"></span>uint16_t <code class="descname">cs_sel</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs6ss_selE">
<span id="_CPPv2N14acrn_vcpu_regs6ss_selE"></span><span id="acrn_vcpu_regs::ss_sel__uint16_t"></span><span class="target" id="structacrn__vcpu__regs_1aea08ee754200ede302d3373b4f1608a0"></span>uint16_t <code class="descname">ss_sel</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs6ds_selE">
<span id="_CPPv2N14acrn_vcpu_regs6ds_selE"></span><span id="acrn_vcpu_regs::ds_sel__uint16_t"></span><span class="target" id="structacrn__vcpu__regs_1a201f4cb941c1ef850fe11d96b30aee09"></span>uint16_t <code class="descname">ds_sel</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs6es_selE">
<span id="_CPPv2N14acrn_vcpu_regs6es_selE"></span><span id="acrn_vcpu_regs::es_sel__uint16_t"></span><span class="target" id="structacrn__vcpu__regs_1ae44bab0dfa855115e8131b5823413759"></span>uint16_t <code class="descname">es_sel</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs6fs_selE">
<span id="_CPPv2N14acrn_vcpu_regs6fs_selE"></span><span id="acrn_vcpu_regs::fs_sel__uint16_t"></span><span class="target" id="structacrn__vcpu__regs_1a5ba8cc0e7cce22d9c56a6b757c971579"></span>uint16_t <code class="descname">fs_sel</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs6gs_selE">
<span id="_CPPv2N14acrn_vcpu_regs6gs_selE"></span><span id="acrn_vcpu_regs::gs_sel__uint16_t"></span><span class="target" id="structacrn__vcpu__regs_1aaea5a45e21fc08b85022ea183ac3287f"></span>uint16_t <code class="descname">gs_sel</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs7ldt_selE">
<span id="_CPPv2N14acrn_vcpu_regs7ldt_selE"></span><span id="acrn_vcpu_regs::ldt_sel__uint16_t"></span><span class="target" id="structacrn__vcpu__regs_1a394ddaf5227b50888e7adf1056ae72d4"></span>uint16_t <code class="descname">ldt_sel</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs6tr_selE">
<span id="_CPPv2N14acrn_vcpu_regs6tr_selE"></span><span id="acrn_vcpu_regs::tr_sel__uint16_t"></span><span class="target" id="structacrn__vcpu__regs_1a010e7817c29669bea7a04e834d6c7bdd"></span>uint16_t <code class="descname">tr_sel</code><br /></dt>
<dd></dd></dl>

<dl class="member">
<dt id="_CPPv3N14acrn_vcpu_regs11reserved_16E">
<span id="_CPPv2N14acrn_vcpu_regs11reserved_16E"></span><span id="acrn_vcpu_regs::reserved_16__uint16_tA"></span><span class="target" id="structacrn__vcpu__regs_1a842e823390893b55188462f1fede9237"></span>uint16_t <code class="descname">reserved_16</code>[4]<br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

<table border="1" class="colwidths-given docutils">
<colgroup>
<col width="20%" />
<col width="40%" />
<col width="10%" />
<col width="30%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head"><strong>VMX Domain</strong></th>
<th class="head"><strong>Fields</strong></th>
<th class="head"><strong>Bits</strong></th>
<th class="head"><strong>Description</strong></th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td><strong>host state</strong></td>
<td>CS, DS, ES, FS, GS, TR, LDTR, GDTR, IDTR</td>
<td>n/a</td>
<td>According to host</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>MSR_IA32_PAT, MSR_IA32_EFER</td>
<td>n/a</td>
<td>According to host</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>CR0, CR3, CR4</td>
<td>n/a</td>
<td>According to host</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>RIP</td>
<td>n/a</td>
<td>Set to vm_exit pointer</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>IA32_SYSENTER_CS/ESP/EIP</td>
<td>n/a</td>
<td>Set to 0</td>
</tr>
<tr class="row-odd"><td><strong>exec control</strong></td>
<td>VMX_PIN_VM_EXEC_CONTROLS</td>
<td>0</td>
<td>Enable external-interrupt exiting</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>7</td>
<td>Enable posted interrupts</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>VMX_PROC_VM_EXEC_CONTROLS</td>
<td>3</td>
<td>Use TSC offsetting</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>21</td>
<td>Use TPR shadow</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>25</td>
<td>Use I/O bitmaps</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>28</td>
<td>Use MSR bitmaps</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>31</td>
<td>Activate secondary controls</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>VMX_PROC_VM_EXEC_CONTROLS2</td>
<td>0</td>
<td>Virtualize APIC accesses</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>1</td>
<td>Enable EPT</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>3</td>
<td>Enable RDTSCP</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>5</td>
<td>Enable VPID</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>7</td>
<td>Unrestricted guest</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>8</td>
<td>APIC-register virtualization</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>9</td>
<td>Virtual-interrupt delivery</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>20</td>
<td>Enable XSAVES/XRSTORS</td>
</tr>
<tr class="row-even"><td><strong>guest state</strong></td>
<td>CS, DS, ES, FS, GS, TR, LDTR, GDTR, IDTR</td>
<td>n/a</td>
<td>According to vCPU mode and init_ctx</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>RIP, RSP</td>
<td>n/a</td>
<td>According to vCPU mode and init_ctx</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>CR0, CR3, CR4</td>
<td>n/a</td>
<td>According to vCPU mode and init_ctx</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>GUEST_IA32_SYSENTER_CS/ESP/EIP</td>
<td>n/a</td>
<td>Set to 0</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>GUEST_IA32_PAT</td>
<td>n/a</td>
<td>Set to PAT_POWER_ON_VALUE</td>
</tr>
<tr class="row-odd"><td><strong>entry control</strong></td>
<td>VMX_ENTRY_CONTROLS</td>
<td>2</td>
<td>Load debug controls</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>14</td>
<td>Load IA32_PAT</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>15</td>
<td>Load IA23_EFER</td>
</tr>
<tr class="row-even"><td><strong>exit control</strong></td>
<td>VMX_EXIT_CONTROLS</td>
<td>2</td>
<td>Save debug controls</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>9</td>
<td>Host address space size</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>15</td>
<td>Acknowledge Interrupt on exit</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>18</td>
<td>Save IA32_PAT</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>19</td>
<td>Load IA32_PAT</td>
</tr>
<tr class="row-odd"><td>&#160;</td>
<td>&#160;</td>
<td>20</td>
<td>Save IA32_EFER</td>
</tr>
<tr class="row-even"><td>&#160;</td>
<td>&#160;</td>
<td>21</td>
<td>Load IA32_EFER</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="cpuid-virtualization">
<h2>CPUID Virtualization<a class="headerlink" href="#cpuid-virtualization" title="Permalink to this headline">¶</a></h2>
<p>CPUID access from guest would cause VM exits unconditionally if executed
as a VMX non-root operation. ACRN must return the emulated processor
identification and feature information in the EAX, EBX, ECX, and EDX
registers.</p>
<p>To simplify, ACRN returns the same values from the physical CPU for most
of the CPUID, and specially handle a few CPUID features which are APIC
ID related such as CPUID.01H.</p>
<p>ACRN emulates some extra CPUID features for the hypervisor as well.</p>
<p>There is a per-vm <em>vcpuid_entries</em> array, initialized during VM creation
and used to cache most of the CPUID entries for each VM.  During guest
CPUID emulation, ACRN will read the cached value from this array, except
some APIC ID-related CPUID data emulated at runtime.</p>
<p>This table describes details for CPUID emulation:</p>
<table border="1" class="colwidths-given docutils">
<colgroup>
<col width="20%" />
<col width="80%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head"><strong>CPUID</strong></th>
<th class="head"><strong>Emulation Description</strong></th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>01H</td>
<td><ul class="first last simple">
<li>Get original value from physical CPUID</li>
<li>Fill APIC ID from vLAPIC</li>
<li>Disable x2APIC</li>
<li>Disable PCID</li>
<li>Disable VMX</li>
<li>Disable XSAVE if host not enabled</li>
</ul>
</td>
</tr>
<tr class="row-odd"><td>0BH</td>
<td><ul class="first last simple">
<li>Fill according to X2APIC feature support (default is disabled)</li>
<li>If not supported, fill all registers with 0</li>
<li>If supported, get from physical CPUID</li>
</ul>
</td>
</tr>
<tr class="row-even"><td>0DH</td>
<td><ul class="first last simple">
<li>Fill according to XSAVE feature support</li>
<li>If not supported, fill all registers with 0</li>
<li>If supported, get from physical CPUID</li>
</ul>
</td>
</tr>
<tr class="row-odd"><td>07H</td>
<td><ul class="first last simple">
<li>Get from per-vm CPUID entries cache</li>
<li>For subleaf 0, disabled INVPCID, Intel RDT</li>
</ul>
</td>
</tr>
<tr class="row-even"><td>16H</td>
<td><ul class="first last simple">
<li>Get from per-vm CPUID entries cache</li>
<li>If physical CPU support CPUID.16H, read from physical CPUID</li>
<li>If physical CPU does not support it, emulate with tsc freq</li>
</ul>
</td>
</tr>
<tr class="row-odd"><td>40000000H</td>
<td><ul class="first last simple">
<li>Get from per-vm CPUID entries cache</li>
<li>EAX: the maximum input value for CPUID supported by ACRN (40000010)</li>
<li>EBX, ECX, EDX: hypervisor vendor ID signature - “ACRNACRNACRN”</li>
</ul>
</td>
</tr>
<tr class="row-even"><td>40000010H</td>
<td><ul class="first last simple">
<li>Get from per-vm CPUID entries cache</li>
<li>EAX: virtual TSC frequency in KHz</li>
<li>EBX, ECX, EDX: reserved to 0</li>
</ul>
</td>
</tr>
<tr class="row-odd"><td>0AH</td>
<td><ul class="first last simple">
<li>PMU Currently disabled</li>
</ul>
</td>
</tr>
<tr class="row-even"><td>0FH, 10H</td>
<td><ul class="first last simple">
<li>Intel RDT Currently disabled</li>
</ul>
</td>
</tr>
<tr class="row-odd"><td>12H</td>
<td><ul class="first last simple">
<li>Intel SGX Currently disabled</li>
</ul>
</td>
</tr>
<tr class="row-even"><td>14H</td>
<td><ul class="first last simple">
<li>Intel Processor Trace Currently disabled</li>
</ul>
</td>
</tr>
<tr class="row-odd"><td>Others</td>
<td><ul class="first last simple">
<li>Get from per-vm CPUID entries cache</li>
</ul>
</td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">ACRN needs to take care of
some CPUID values that can change at runtime, for example, XD feature in
CPUID.80000001H may be cleared by MISC_ENABLE MSR.</p>
</div>
</div>
<div class="section" id="msr-virtualization">
<h2>MSR Virtualization<a class="headerlink" href="#msr-virtualization" title="Permalink to this headline">¶</a></h2>
<p>ACRN always enables MSR bitmap in <em>VMX_PROC_VM_EXEC_CONTROLS</em> VMX
execution control field. This bitmap marks the MSRs to cause a VM
exit upon guest access for both read and write. The VM
exit reason for reading or writing these MSRs is respectively
<em>VMX_EXIT_REASON_RDMSR</em> or <em>VMX_EXIT_REASON_WRMSR</em> and the vm exit
handler is <em>rdmsr_vmexit_handler</em> or <em>wrmsr_vmexit_handler</em>.</p>
<p>This table shows the predefined MSRs ACRN will trap
for all the guests. For the MSRs whose bitmap are not set in the
MSR bitmap, guest access will be pass-through directly:</p>
<table border="1" class="colwidths-given docutils">
<colgroup>
<col width="33%" />
<col width="33%" />
<col width="33%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head"><strong>MSR</strong></th>
<th class="head"><strong>Description</strong></th>
<th class="head"><strong>Handler</strong></th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>MSR_IA32_TSC_DEADLINE</td>
<td>TSC target of local APIC’s TSC deadline mode</td>
<td>emulates with vlapic</td>
</tr>
<tr class="row-odd"><td>MSR_IA32_BIOS_UPDT_TRIG</td>
<td>BIOS update trigger</td>
<td>work for update microcode from SOS, the signature ID read is from
physical MSR, and a BIOS update trigger from SOS will trigger a
physical microcode update.</td>
</tr>
<tr class="row-even"><td>MSR_IA32_BIOS_SIGN_ID</td>
<td>BIOS update signature ID</td>
<td>“</td>
</tr>
<tr class="row-odd"><td>MSR_IA32_TIME_STAMP_COUNTER</td>
<td>TIme-stamp counter</td>
<td>work with VMX_TSC_OFFSET_FULL to emulate virtual TSC</td>
</tr>
<tr class="row-even"><td>MSR_IA32_PAT</td>
<td>Page-attribute table</td>
<td>save/restore in vCPU, write to VMX_GUEST_IA32_PAT_FULL if cr0.cd is 0</td>
</tr>
<tr class="row-odd"><td>MSR_IA32_PERF_CTL</td>
<td>Performance control</td>
<td>Trigger real p-state change if p-state is valid when writing,
fetch physical MSR when reading</td>
</tr>
<tr class="row-even"><td>MSR_IA32_MTRR_CAP</td>
<td>Memory type range register related</td>
<td>Handled by MTRR emulation.</td>
</tr>
<tr class="row-odd"><td>MSR_IA32_MTRR_DEF_TYPE</td>
<td>“</td>
<td>“</td>
</tr>
<tr class="row-even"><td>MSR_IA32_MTRR_PHYSBASE_0~9</td>
<td>“</td>
<td>“</td>
</tr>
<tr class="row-odd"><td>MSR_IA32_MTRR_FIX64K_00000</td>
<td>“</td>
<td>“</td>
</tr>
<tr class="row-even"><td>MSR_IA32_MTRR_FIX16K_80000/A0000</td>
<td>“</td>
<td>“</td>
</tr>
<tr class="row-odd"><td>MSR_IA32_MTRR_FIX4K_C0000~F8000</td>
<td>“</td>
<td>“</td>
</tr>
<tr class="row-even"><td>MSR_IA32_VMX_BASIC~VMX_TRUE_ENTRY_CTLS</td>
<td>VMX related MSRs</td>
<td>not support, access will inject #GP</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="cr-virtualization">
<h2>CR Virtualization<a class="headerlink" href="#cr-virtualization" title="Permalink to this headline">¶</a></h2>
<p>ACRN emulates <code class="docutils literal notranslate"><span class="pre">mov</span> <span class="pre">to</span> <span class="pre">cr0</span></code>, <code class="docutils literal notranslate"><span class="pre">mov</span> <span class="pre">to</span> <span class="pre">cr4</span></code>, <code class="docutils literal notranslate"><span class="pre">mov</span> <span class="pre">to</span> <span class="pre">cr8</span></code>, and <code class="docutils literal notranslate"><span class="pre">mov</span>
<span class="pre">from</span> <span class="pre">cr8</span></code> through <em>cr_access_vmexit_handler</em> based on
<em>VMX_EXIT_REASON_CR_ACCESS</em>.</p>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">Currently <code class="docutils literal notranslate"><span class="pre">mov</span> <span class="pre">to</span> <span class="pre">cr8</span></code> and <code class="docutils literal notranslate"><span class="pre">mov</span> <span class="pre">from</span> <span class="pre">cr8</span></code> are actually
not valid as <code class="docutils literal notranslate"><span class="pre">CR8-load/store</span> <span class="pre">exiting</span></code> bits are set as 0 in
<em>VMX_PROC_VM_EXEC_CONTROLS</em>.</p>
</div>
<p>A VM can <code class="docutils literal notranslate"><span class="pre">mov</span> <span class="pre">from</span> <span class="pre">cr0</span></code> and <code class="docutils literal notranslate"><span class="pre">mov</span> <span class="pre">from</span>
<span class="pre">cr4</span></code> without triggering a VM exit. The value read are the read shadows
of the corresponding register in VMCS. The shadows are updated by the
hypervisor on CR writes.</p>
<table border="1" class="colwidths-given docutils">
<colgroup>
<col width="30%" />
<col width="70%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head"><strong>Operation</strong></th>
<th class="head"><strong>Handler</strong></th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>mov to cr0</td>
<td>Based on vCPU set context API: vcpu_set_cr0 -&gt; vmx_write_cr0</td>
</tr>
<tr class="row-odd"><td>mov to cr4</td>
<td>Based on vCPU set context API: vcpu_set_cr4 -&gt;vmx_write_cr4</td>
</tr>
<tr class="row-even"><td>mov to cr8</td>
<td>Based on vlapic tpr API: vlapic_set_cr8-&gt;vlapic_set_tpr</td>
</tr>
<tr class="row-odd"><td>mov from cr8</td>
<td>Based on vlapic tpr API: vlapic_get_cr8-&gt;vlapic_get_tpr</td>
</tr>
</tbody>
</table>
<p>For <code class="docutils literal notranslate"><span class="pre">mov</span> <span class="pre">to</span> <span class="pre">cr0</span></code> and <code class="docutils literal notranslate"><span class="pre">mov</span> <span class="pre">to</span> <span class="pre">cr4</span></code>, ACRN sets
<em>cr0_host_mask/cr4_host_mask</em> into <em>VMX_CR0_MASK/VMX_CR4_MASK</em>
for the bitmask causing vm exit.</p>
<p>As ACRN always enables <code class="docutils literal notranslate"><span class="pre">unrestricted</span> <span class="pre">guest</span></code> in
<em>VMX_PROC_VM_EXEC_CONTROLS2</em>, <em>CR0.PE</em> and <em>CR0.PG</em> can be
controlled by guest.</p>
<table border="1" class="colwidths-given docutils">
<colgroup>
<col width="20%" />
<col width="40%" />
<col width="40%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head"><strong>CR0 MASK</strong></th>
<th class="head"><strong>Value</strong></th>
<th class="head"><strong>Comments</strong></th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>cr0_always_on_mask</td>
<td>fixed0 &amp; (~(CR0_PE | CR0_PG))</td>
<td>where fixed0 is gotten from MSR_IA32_VMX_CR0_FIXED0, means these bits
are fixed to be 1 under VMX operation</td>
</tr>
<tr class="row-odd"><td>cr0_always_off_mask</td>
<td>~fixed1</td>
<td>where ~fixed1 is gotten from MSR_IA32_VMX_CR0_FIXED1, means these bits
are fixed to be 0 under VMX operation</td>
</tr>
<tr class="row-even"><td>CR0_TRAP_MASK</td>
<td>CR0_PE | CR0_PG | CR0_WP | CR0_CD | CR0_NW</td>
<td>ACRN will also trap PE, PG, WP, CD, and  NW bits</td>
</tr>
<tr class="row-odd"><td>cr0_host_mask</td>
<td>~(fixed0 ^ fixed1) | CR0_TRAP_MASK</td>
<td>ACRN will finally trap bits under VMX root mode control plus
additionally added bits</td>
</tr>
</tbody>
</table>
<p>For <code class="docutils literal notranslate"><span class="pre">mov</span> <span class="pre">to</span> <span class="pre">cr0</span></code> emulation, ACRN will handle a paging mode change based on
PG bit change, and a cache mode change based on CD and NW bits changes.
ACRN also takes care of  illegal writing from guest to invalid
CR0 bits (for example, set PG while CR4.PAE = 0 and IA32_EFER.LME = 1),
which will finally inject a #GP to guest. Finally,
<em>VMX_CR0_READ_SHADOW</em> will be updated for guest reading of host
controlled bits, and <em>VMX_GUEST_CR0</em> will be updated for real vmx cr0
setting.</p>
<table border="1" class="colwidths-given docutils">
<colgroup>
<col width="20%" />
<col width="40%" />
<col width="40%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head"><strong>CR4 MASK</strong></th>
<th class="head"><strong>Value</strong></th>
<th class="head"><strong>Comments</strong></th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>cr4_always_on_mask</td>
<td>fixed0</td>
<td>where fixed0 is gotten from MSR_IA32_VMX_CR4_FIXED0, means these bits
are fixed to be 1 under VMX operation</td>
</tr>
<tr class="row-odd"><td>cr4_always_off_mask</td>
<td>~fixed1</td>
<td>where ~fixed1 is gotten from MSR_IA32_VMX_CR4_FIXED1, means these bits
are fixed to be 0 under VMX operation</td>
</tr>
<tr class="row-even"><td>CR4_TRAP_MASK</td>
<td>CR4_PSE | CR4_PAE | CR4_VMXE | CR4_PCIDE</td>
<td>ACRN will also trap PSE, PAE, VMXE, and PCIDE bits</td>
</tr>
<tr class="row-odd"><td>cr4_host_mask</td>
<td>~(fixed0 ^ fixed1) | CR4_TRAP_MASK</td>
<td>ACRN will finally trap bits under VMX root mode control plus
additionally added bits</td>
</tr>
</tbody>
</table>
<p>The <code class="docutils literal notranslate"><span class="pre">mov</span> <span class="pre">to</span> <span class="pre">cr4</span></code> emulation is similar to cr0 emulation noted above.</p>
</div>
<div class="section" id="io-mmio-emulation">
<span id="id3"></span><h2>IO/MMIO Emulation<a class="headerlink" href="#io-mmio-emulation" title="Permalink to this headline">¶</a></h2>
<p>ACRN always enables I/O bitmap in <em>VMX_PROC_VM_EXEC_CONTROLS</em> and EPT
in <em>VMX_PROC_VM_EXEC_CONTROLS2</em>. Based on them,
<em>pio_instr_vmexit_handler</em> and <em>ept_violation_vmexit_handler</em> are
used for IO/MMIO emulation for a emulated device. The emulated device
could locate in hypervisor or DM in SOS. Please refer to the “I/O
Emulation” section for more details.</p>
<p>For an emulated device done in the hypervisor, ACRN provide some basic
APIs to register its IO/MMIO range:</p>
<ul class="simple">
<li>For SOS, the default I/O bitmap are all set to 0, which means SOS will pass
through all I/O port access by default. Adding an I/O handler
for a hypervisor emulated device needs to first set its corresponding
I/O bitmap to 1.</li>
<li>For UOS, the default I/O bitmap are all set to 1, which means UOS will trap
all I/O port access by default. Adding an I/O handler for a
hypervisor emulated device does not need change its I/O bitmap.
If the trapped I/O port access does not fall into a hypervisor
emulated device, it will create an I/O request and pass it to SOS
DM.</li>
<li>For SOS, EPT maps all range of memory to the SOS except for ACRN hypervisor
area. This means SOS will pass through all MMIO access by
default. Adding a MMIO handler for a hypervisor emulated
device needs to first remove its MMIO range from EPT mapping.</li>
<li>For UOS, EPT only maps its system RAM to the UOS, which means UOS will
trap all MMIO access by default. Adding a MMIO handler for a
hypervisor emulated device does not need to change its EPT mapping.
If the trapped MMIO access does not fall into a hypervisor
emulated device, it will create an I/O request and pass it to SOS
DM.</li>
</ul>
<table border="1" class="colwidths-given docutils">
<colgroup>
<col width="30%" />
<col width="70%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head"><strong>API</strong></th>
<th class="head"><strong>Description</strong></th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>register_io_emulation_handler</td>
<td>register an I/O emulation handler for a hypervisor emulated device
by specific I/O range</td>
</tr>
<tr class="row-odd"><td>free_io_emulation_resource</td>
<td>free all I/O emulation resources for a VM</td>
</tr>
<tr class="row-even"><td>register_mmio_emulation_handler</td>
<td>register a MMIO emulation handler for a hypervisor emulated device
by specific MMIO range</td>
</tr>
<tr class="row-odd"><td>unregister_mmio_emulation_handler</td>
<td>unregister a MMIO emulation handler for a hypervisor emulated device
by specific MMIO range</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="instruction-emulation">
<span id="id4"></span><h2>Instruction Emulation<a class="headerlink" href="#instruction-emulation" title="Permalink to this headline">¶</a></h2>
<p>ACRN implements a simple instruction emulation infrastructure for
MMIO (EPT) and APIC access emulation. When such a VM exit is triggered, the
hypervisor needs to decode the instruction from RIP then attempt the
corresponding emulation based on its instruction and read/write direction.</p>
<p>ACRN currently supports emulating instructions for <code class="docutils literal notranslate"><span class="pre">mov</span></code>, <code class="docutils literal notranslate"><span class="pre">movx</span></code>,
<code class="docutils literal notranslate"><span class="pre">movs</span></code>, <code class="docutils literal notranslate"><span class="pre">stos</span></code>, <code class="docutils literal notranslate"><span class="pre">test</span></code>, <code class="docutils literal notranslate"><span class="pre">and</span></code>, <code class="docutils literal notranslate"><span class="pre">or</span></code>, <code class="docutils literal notranslate"><span class="pre">cmp</span></code>, <code class="docutils literal notranslate"><span class="pre">sub</span></code> and
<code class="docutils literal notranslate"><span class="pre">bittest</span></code> without support for lock prefix.  Real mode emulation is not
supported.</p>
<div class="figure align-center" id="id7">
<img alt="../../_images/hld-image82.png" src="../../_images/hld-image82.png" />
<p class="caption"><span class="caption-number">Figure 33 </span><span class="caption-text">Instruction Emulation Work Flow</span></p>
</div>
<p>In the handlers for EPT violation or APIC access VM exit, ACRN will:</p>
<ol class="arabic simple">
<li>Fetch the MMIO access request’s address and size</li>
<li>Do <em>decode_instruction</em>  for the instruction in current RIP
with the following check:<ol class="loweralpha">
<li>Is the instruction supported? If not, inject #UD to guest.</li>
<li>Is GVA of RIP, dest, and src valid? If not, inject #PF to guest.</li>
<li>Is stack valid? If not, inject #SS to guest.</li>
</ol>
</li>
<li>If step 2 succeeds, check the access direction. If it’s a write, then
do <em>emulate_instruction</em> to fetch MMIO request’s value from
instruction operands.</li>
<li>Execute MMIO request handler, for EPT violation is <em>emulate_io</em>
while APIC access is <em>vlapic_write/read</em> based on access
direction. It will finally complete this MMIO request emulation
by:<ol class="loweralpha">
<li>putting req.val to req.addr for write operation</li>
<li>getting req.val from req.addr for read operation</li>
</ol>
</li>
<li>If the access direction is read, then do <em>emulate_instruction</em> to
put MMIO request’s value into instruction operands.</li>
<li>Return to guest.</li>
</ol>
</div>
<div class="section" id="tsc-emulation">
<h2>TSC Emulation<a class="headerlink" href="#tsc-emulation" title="Permalink to this headline">¶</a></h2>
<p>Guest vCPU execution of <em>RDTSC/RDTSCP</em> and access to
<em>MSR_IA32_TSC_AUX</em> does not cause a VM Exit to the hypervisor.
Hypervisor uses <em>MSR_IA32_TSC_AUX</em> to record CPU ID, thus
the CPU ID provided by <em>MSR_IA32_TSC_AUX</em> might be changed via Guest.</p>
<p><em>RDTSCP</em> is widely used by hypervisor to identify current CPU ID. Due
to no VM Exit for <em>MSR_IA32_TSC_AUX</em> MSR register, ACRN hypervisor
saves/restores <em>MSR_IA32_TSC_AUX</em> value on every VM Exit/Enter.
Before hypervisor restores host CPU ID, <em>rdtscp</em> should not be
called as it could get vCPU ID instead of host CPU ID.</p>
<p>The <em>MSR_IA32_TIME_STAMP_COUNTER</em> is emulated by ACRN hypervisor, with a
simple implementation based on <em>TSC_OFFSET</em> (enabled
in <em>VMX_PROC_VM_EXEC_CONTROLS</em>):</p>
<ul class="simple">
<li>For read: <code class="docutils literal notranslate"><span class="pre">val</span> <span class="pre">=</span> <span class="pre">rdtsc()</span> <span class="pre">+</span> <span class="pre">exec_vmread64(VMX_TSC_OFFSET_FULL)</span></code></li>
<li>For write: <code class="docutils literal notranslate"><span class="pre">exec_vmwrite64(VMX_TSC_OFFSET_FULL,</span> <span class="pre">val</span> <span class="pre">-</span> <span class="pre">rdtsc())</span></code></li>
</ul>
</div>
<div class="section" id="xsave-emulation">
<h2>XSAVE Emulation<a class="headerlink" href="#xsave-emulation" title="Permalink to this headline">¶</a></h2>
<p>The XSAVE feature set is comprised of eight instructions:</p>
<ul class="simple">
<li><em>XGETBV</em> and <em>XSETBV</em> allow software to read and write the extended
control register <em>XCR0</em>, which controls the operation of the
XSAVE feature set.</li>
<li><em>XSAVE</em>, <em>XSAVEOPT</em>, <em>XSAVEC</em>, and <em>XSAVES</em> are four instructions
that save processor state to memory.</li>
<li><em>XRSTOR</em> and <em>XRSTORS</em> are corresponding instructions that load
processor state from memory.</li>
<li><em>XGETBV</em>, <em>XSAVE</em>, <em>XSAVEOPT</em>, <em>XSAVEC</em>, and <em>XRSTOR</em> can be executed
at any privilege level;</li>
<li><em>XSETBV</em>, <em>XSAVES</em>, and <em>XRSTORS</em> can be executed only if CPL = 0.</li>
</ul>
<p>Enabling the XSAVE feature set is controlled by XCR0 (through XSETBV)
and IA32_XSS MSR. Refer to the <a class="reference external" href="https://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-vol-1-manual.html">Intel SDM Volume 1</a> chapter 13 for more details.</p>
<div class="figure align-center" id="id8">
<img alt="../../_images/hld-image38.png" src="../../_images/hld-image38.png" />
<p class="caption"><span class="caption-number">Figure 34 </span><span class="caption-text">ACRN Hypervisor XSAVE emulation</span></p>
</div>
<p>By default, ACRN enables XSAVES/XRSTORS in
<em>VMX_PROC_VM_EXEC_CONTROLS2</em>, so it allows the guest to use the XSAVE
feature. Because guest execution of <em>XSETBV</em> will always trigger XSETBV VM
exit, ACRN actually needs to take care of XCR0 access.</p>
<p>ACRN emulates XSAVE features through the following rules:</p>
<ol class="arabic simple">
<li>Enumerate CPUID.01H for native XSAVE feature support</li>
<li>If yes for step 1, enable XSAVE in hypervisor by CR4.OSXSAVE</li>
<li>Emulates XSAVE related CPUID.01H &amp; CPUID.0DH to guest</li>
<li>Emulates XCR0 access through <em>xsetbv_vmexit_handler</em></li>
<li>ACRN pass-through the access of IA32_XSS MSR to guest</li>
<li>ACRN hypervisor does NOT use any feature of XSAVE</li>
<li>As ACRN emulate vCPU with partition mode, so based on above rules 5
and 6, a guest vCPU will fully control the XSAVE feature in
non-root mode.</li>
</ol>
</div>
</div>


           </div>
           
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, Project ACRN.
      Last updated on Nov 20, 2018.

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  
  <div class="rst-versions" data-toggle="rst-versions" role="note" aria-label="versions">
    <span class="rst-current-version" data-toggle="rst-current-version">
      <span class="fa fa-book"> Project ACRN</span>
      v: latest
      <span class="fa fa-caret-down"></span>
    </span>
    <div class="rst-other-versions">
      <dl>
        <dt>Versions</dt>
        
          <dd><a href="/latest/">latest</a></dd>
        
          <dd><a href="/0.3/">0.3</a></dd>
        
          <dd><a href="/0.2/">0.2</a></dd>
        
          <dd><a href="/0.1/">0.1</a></dd>
        
      </dl>
      <dl>
        <dt>On projectacrn.org</dt>
          <dd>
            <a href="https://www.projectacrn.org/">Project Home</a>
          </dd>
          <dd>
            <a href="https://github.com/projectacrn/acrn-hypervisor/wiki">Wiki</a>
          </dd>
      </dl>
    </div>
  </div>

  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'v 0.4-unstable',
            LANGUAGE:'None',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true,
            SOURCELINK_SUFFIX: '.txt'
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>
      <script type="text/javascript" src="../../_static/acrn-custom.js"></script>

  

  <script type="text/javascript" src="../../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>