{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589215838870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589215838877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 09:50:38 2020 " "Processing started: Mon May 11 09:50:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589215838877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215838877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215838877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589215839294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589215839295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rel_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file rel_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REL_LUT " "Found entity 1: REL_LUT" {  } { { "REL_LUT.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/REL_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215846978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215846978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/reg_file.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215846980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215846980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/InstROM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215846982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215846982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.sv 1 1 " "Found 1 design units, including 1 entities, in source file if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215846983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215846983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215846985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215846985 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(22) " "Verilog HDL warning at data_mem.sv(22): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/data_mem.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589215846987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/data_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215846988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215846988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215846989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215846989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/controlpath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215846991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215846991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_FLAGS " "Found entity 1: ALU_FLAGS" {  } { { "ALU_FLAGS.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/ALU_FLAGS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215846993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215846993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215846995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215846995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file abs_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ABS_LUT " "Found entity 1: ABS_LUT" {  } { { "ABS_LUT.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/ABS_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589215846997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215846997 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting an identifier (\"logic\" is a reserved keyword ) toplevel.sv(31) " "Verilog HDL syntax error at toplevel.sv(31) near text: \"logic\";  expecting an identifier (\"logic\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1589215846999 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CTRL_branch_rel_z toplevel.sv(34) " "Verilog HDL Declaration error at toplevel.sv(34): identifier \"CTRL_branch_rel_z\" is already declared in the present scope" {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 34 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1589215846999 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CTRL_branch_abs toplevel.sv(34) " "Verilog HDL Declaration error at toplevel.sv(34): identifier \"CTRL_branch_abs\" is already declared in the present scope" {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 34 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1589215846999 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" toplevel.sv(34) " "Verilog HDL syntax error at toplevel.sv(34) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1589215846999 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\{\";  expecting \"assert\" toplevel.sv(35) " "Verilog HDL syntax error at toplevel.sv(35) near text: \"\{\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1589215846999 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CTRL_branch_rel_z toplevel.sv(35) " "Verilog HDL Declaration error at toplevel.sv(35): identifier \"CTRL_branch_rel_z\" is already declared in the present scope" {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 35 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1589215846999 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CTRL_branch_abs toplevel.sv(35) " "Verilog HDL Declaration error at toplevel.sv(35): identifier \"CTRL_branch_abs\" is already declared in the present scope" {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 35 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1589215846999 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" toplevel.sv(35) " "Verilog HDL syntax error at toplevel.sv(35) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1589215847000 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \";\" toplevel.sv(36) " "Verilog HDL syntax error at toplevel.sv(36) near text: \":\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1589215847000 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CTRL_branch_rel_z toplevel.sv(36) " "Verilog HDL Declaration error at toplevel.sv(36): identifier \"CTRL_branch_rel_z\" is already declared in the present scope" {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 36 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1589215847000 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CTRL_branch_abs toplevel.sv(36) " "Verilog HDL Declaration error at toplevel.sv(36): identifier \"CTRL_branch_abs\" is already declared in the present scope" {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 36 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1589215847000 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" toplevel.sv(36) " "Verilog HDL syntax error at toplevel.sv(36) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1589215847000 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CTRL_branch_rel_z toplevel.sv(37) " "Verilog HDL Declaration error at toplevel.sv(37): identifier \"CTRL_branch_rel_z\" is already declared in the present scope" {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 37 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1589215847000 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CTRL_branch_abs toplevel.sv(37) " "Verilog HDL Declaration error at toplevel.sv(37): identifier \"CTRL_branch_abs\" is already declared in the present scope" {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 37 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1589215847000 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" toplevel.sv(37) " "Verilog HDL syntax error at toplevel.sv(37) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1589215847000 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TopLevel toplevel.sv(1) " "Ignored design unit \"TopLevel\" at toplevel.sv(1) due to previous errors" {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1589215847000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 0 0 " "Found 0 design units, including 0 entities, in source file toplevel.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215847001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/output_files/datapath.map.smsg " "Generated suppressed messages file C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/output_files/datapath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215847025 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589215847094 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 11 09:50:47 2020 " "Processing ended: Mon May 11 09:50:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589215847094 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589215847094 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589215847094 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215847094 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589215847748 ""}
