WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 252797 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 16 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 252797 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 16 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 3933507 cumulative IPC: 0.2542 (Simulation time: 00 hr 00 min 58 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 3933507 cumulative IPC: 0.2542 (Simulation time: 00 hr 00 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_217B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2542 instructions: 1000000 cycles: 3933507
CPU 0 Branch Prediction Accuracy: 96.04% MPKI: 9.749 Average ROB Occupancy at Mispredict: 62.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.71
BRANCH_DIRECT_CALL: 0.009
BRANCH_INDIRECT_CALL: 0.004
BRANCH_RETURN: 0.012

LLC TOTAL        ACCESS:      62692 HIT:      27667 MISS:      35025
LLC LOAD         ACCESS:      26214 HIT:       6110 MISS:      20104
LLC RFO          ACCESS:      16641 HIT:       1882 MISS:      14759
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      19644 HIT:      19642 MISS:          2
LLC TRANSLATION  ACCESS:        193 HIT:         33 MISS:        160
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 667.1 cycles
cpu0_DTLB TOTAL        ACCESS:     202983 HIT:     191769 MISS:      11214
cpu0_DTLB LOAD         ACCESS:     202983 HIT:     191769 MISS:      11214
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 31.35 cycles
cpu0_ITLB TOTAL        ACCESS:         73 HIT:         67 MISS:          6
cpu0_ITLB LOAD         ACCESS:         73 HIT:         67 MISS:          6
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 268.3 cycles
cpu0_L1D TOTAL        ACCESS:     225493 HIT:      58390 MISS:     167103
cpu0_L1D LOAD         ACCESS:     179000 HIT:      46764 MISS:     132236
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      45655 HIT:      11122 MISS:      34533
cpu0_L1D TRANSLATION  ACCESS:        838 HIT:        504 MISS:        334
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 142.9 cycles
cpu0_L1I TOTAL        ACCESS:         84 HIT:         34 MISS:         50
cpu0_L1I LOAD         ACCESS:         84 HIT:         34 MISS:         50
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 302.8 cycles
cpu0_L2C TOTAL        ACCESS:      86239 HIT:      43191 MISS:      43048
cpu0_L2C LOAD         ACCESS:      46330 HIT:      20116 MISS:      26214
cpu0_L2C RFO          ACCESS:      16643 HIT:          2 MISS:      16641
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      22935 HIT:      22935 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        331 HIT:        138 MISS:        193
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 563.6 cycles
cpu0_STLB TOTAL        ACCESS:       3648 HIT:       2814 MISS:        834
cpu0_STLB LOAD         ACCESS:       3648 HIT:       2814 MISS:        834
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 464.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      16657
  ROW_BUFFER_MISS:      18363
 AVG DBUS CONGESTED CYCLE: 3.948
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        711
  FULL:      11629
