#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu May 12 16:33:29 2022
# Process ID: 41248
# Current directory: /home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.runs/synth_1
# Command line: vivado -log PCFG_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PCFG_TOP.tcl
# Log file: /home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.runs/synth_1/PCFG_TOP.vds
# Journal file: /home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.runs/synth_1/vivado.jou
# Running On: mshrimp, OS: Linux, CPU Frequency: 1700.000 MHz, CPU Physical cores: 12, Host memory: 7697 MB
#-----------------------------------------------------------
source PCFG_TOP.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/utils_1/imports/synth_1/PCFG_TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/utils_1/imports/synth_1/PCFG_TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top PCFG_TOP -part xc7s75fgga676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Device 21-403] Loading part xc7s75fgga676-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41282
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2624.812 ; gain = 0.000 ; free physical = 113 ; free virtual = 2242
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port m_reset is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:157]
WARNING: [Synth 8-1565] actual for formal port m_cs_b is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:163]
WARNING: [Synth 8-1565] actual for formal port m_wr_b is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:164]
WARNING: [Synth 8-1565] actual for formal port input is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:179]
ERROR: [Synth 8-1568] actual of formal out port output cannot be an expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:180]
WARNING: [Synth 8-1565] actual for formal port output is neither a static name nor a globally static expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:180]
ERROR: [Synth 8-1031] s_pc_mux_din0 is not declared [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:186]
ERROR: [Synth 8-1568] actual of formal out port output cannot be an expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:186]
ERROR: [Synth 8-1031] s_out_mux_dout is not declared [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:191]
ERROR: [Synth 8-1031] s_tri_data is not declared [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:192]
ERROR: [Synth 8-1568] actual of formal out port output cannot be an expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:192]
ERROR: [Synth 8-1031] s_pc_ram_dout is not declared [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:197]
ERROR: [Synth 8-1031] s_ad_ram_din is not declared [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:204]
ERROR: [Synth 8-1568] actual of formal out port output cannot be an expression [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:204]
ERROR: [Synth 8-2029] formal s_wen has no actual or default value [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:220]
INFO: [Synth 8-994] s_wen is declared here [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/new/signal_controller.vhd:10]
INFO: [Synth 8-994] s_ren is declared here [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/new/signal_controller.vhd:11]
ERROR: [Synth 8-2029] formal ena has no actual or default value [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:247]
INFO: [Synth 8-994] ena is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:8]
INFO: [Synth 8-994] wea is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:9]
INFO: [Synth 8-994] addra is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:10]
INFO: [Synth 8-994] dina is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:11]
INFO: [Synth 8-994] enb is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:13]
INFO: [Synth 8-994] addrb is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:14]
ERROR: [Synth 8-2029] formal ena has no actual or default value [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:258]
INFO: [Synth 8-994] ena is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:8]
INFO: [Synth 8-994] wea is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:9]
INFO: [Synth 8-994] addra is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:10]
INFO: [Synth 8-994] dina is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:11]
INFO: [Synth 8-994] enb is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:13]
INFO: [Synth 8-994] addrb is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:14]
ERROR: [Synth 8-2029] formal ena has no actual or default value [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:269]
INFO: [Synth 8-994] ena is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:8]
INFO: [Synth 8-994] wea is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:9]
INFO: [Synth 8-994] addra is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:10]
INFO: [Synth 8-994] dina is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:11]
INFO: [Synth 8-994] enb is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:13]
INFO: [Synth 8-994] addrb is declared here [./.Xil/Vivado-41248-mshrimp/realtime/RAM_stub.vhdl:14]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2624.812 ; gain = 0.000 ; free physical = 167 ; free virtual = 1375
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 6 Warnings, 0 Critical Warnings and 14 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu May 12 16:33:45 2022...
