example-0: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_or in1( in, in, out );

================================================================
example-1: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// simple labwave verilog assignment statement
assign out = in;

================================================================
example-2: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
assign out = in;

================================================================
