Information: Updating design information... (UID-85)
Warning: Design 'dfe3Main' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : dfe3Main
Version: G-2012.06-SP3
Date   : Mon May  1 16:08:01 2017
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              57.00
  Critical Path Length:          1.76
  Critical Path Slack:           0.02
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          1.86
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              61.00
  Critical Path Length:          1.89
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         13
  Hierarchical Port Count:        898
  Leaf Cell Count:              51203
  Buf/Inv Cell Count:            3973
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     33215
  Sequential Cell Count:        17988
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    77639.977125
  Noncombinational Area:
                        119204.213885
  Buf/Inv Area:           7349.590386
  Net Area:                  0.000000
  Net XLength        :      303552.28
  Net YLength        :      303837.62
  -----------------------------------
  Cell Area:            196844.191010
  Design Area:          196844.191010
  Net Length        :       607389.88


  Design Rules
  -----------------------------------
  Total Number of Nets:         52703
  Nets With Violations:            33
  Max Trans Violations:             1
  Max Cap Violations:              33
  -----------------------------------


  Hostname: hpse-10.EECS.Berkeley.EDU

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   16.96
  Logic Optimization:                313.14
  Mapping Optimization:             1207.49
  -----------------------------------------
  Overall Compile Time:             1782.42
  Overall Compile Wall Clock Time:   890.11

1
