<html><body><samp><pre>
<!@TC:1581517904>
#Build: Synplify Pro (R) O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: C:\Synopsys\fpga_O-2018.09-SP1
#OS: Windows 8 6.2
#Hostname: BXX228

# Wed Feb 12 09:31:43 2020

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: C:\Synopsys\fpga_O-2018.09-SP1
OS: Windows 6.2

Hostname: BXX228

Implementation : rev_1
<a name=compilerReport13></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:11:36</a>

@N: : <!@TM:1581517906> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: C:\Synopsys\fpga_O-2018.09-SP1
OS: Windows 6.2

Hostname: BXX228

Implementation : rev_1
<a name=compilerReport14></a>Synopsys VHDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:11:36</a>

@N: : <!@TM:1581517906> | Running in 64-bit mode 
@N: : <a href="F:\labs\lab02\lab02\src\half_adder.vhd:6:7:6:17:@N::@XP_MSG">half_adder.vhd(6)</a><!@TM:1581517906> | Top entity is set to half_adder.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="F:\labs\lab02\lab02\src\half_adder.vhd:6:7:6:17:@N:CD630:@XP_MSG">half_adder.vhd(6)</a><!@TM:1581517906> | Synthesizing work.half_adder.dataflow.
Post processing for work.half_adder.dataflow
Running optimization stage 1 on half_adder .......
Running optimization stage 2 on half_adder .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="F:\labs\lab02\Synplify\rev_1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 12 09:31:43 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: C:\Synopsys\fpga_O-2018.09-SP1
OS: Windows 6.2

Hostname: BXX228

Implementation : rev_1
<a name=compilerReport15></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:11:36</a>

@N: : <!@TM:1581517906> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 12 09:31:43 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 12 09:31:44 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1581517904>

@A: : <!@TM:1581517906> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport16_head></a>Linked File:  <a href="F:\labs\lab02\Synplify\rev_1\synlog\lab02_multi_srs_gen.srr:@XP_FILE">lab02_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1581517904>

@A: : <!@TM:1581517906> | fpga_mapper output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
<a name=mapperReport17_head></a>Linked File:  <a href="F:\labs\lab02\Synplify\rev_1\synlog\lab02_fpga_mapper.srr:@XP_FILE">lab02_fpga_mapper.srr</a>

</pre></samp></body></html>
