

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Wed Sep 10 19:53:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        KhanhTran_Lab1
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  17.540 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    46348|  70.160 ns|  0.813 ms|    5|  46349|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.86>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b"   --->   Operation 7 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a"   --->   Operation 8 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_loc = alloca i64 1"   --->   Operation 9 'alloca' 'temp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln2 = sext i32 %a_read" [compute_c.cpp:2->compute_c.cpp:23]   --->   Operation 10 'sext' 'sext_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (6.86ns)   --->   "%aa = mul i64 %sext_ln2, i64 %sext_ln2" [compute_c.cpp:2->compute_c.cpp:23]   --->   Operation 11 'mul' 'aa' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln3 = sext i32 %b_read" [compute_c.cpp:3->compute_c.cpp:23]   --->   Operation 12 'sext' 'sext_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (6.86ns)   --->   "%bb = mul i64 %sext_ln3, i64 %sext_ln3" [compute_c.cpp:3->compute_c.cpp:23]   --->   Operation 13 'mul' 'bb' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 14 [1/2] (6.86ns)   --->   "%aa = mul i64 %sext_ln2, i64 %sext_ln2" [compute_c.cpp:2->compute_c.cpp:23]   --->   Operation 14 'mul' 'aa' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/2] (6.86ns)   --->   "%bb = mul i64 %sext_ln3, i64 %sext_ln3" [compute_c.cpp:3->compute_c.cpp:23]   --->   Operation 15 'mul' 'bb' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 16 [1/1] (3.56ns)   --->   "%result = sub i64 %aa, i64 %bb" [compute_c.cpp:4->compute_c.cpp:23]   --->   Operation 16 'sub' 'result' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln4 = trunc i64 %result" [compute_c.cpp:4->compute_c.cpp:23]   --->   Operation 17 'trunc' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (3.56ns)   --->   "%icmp_ln6 = icmp_slt  i64 %result, i64 1" [compute_c.cpp:6->compute_c.cpp:23]   --->   Operation 18 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 3.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.61>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln22 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [compute_c.cpp:22]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.61ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.cond.i.preheader, void %_Z9compute_ciiRi.exit" [compute_c.cpp:6->compute_c.cpp:23]   --->   Operation 26 'br' 'br_ln6' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln4 = call void @compute_Pipeline_loop_i, i63 %trunc_ln4, i32 %temp_loc" [compute_c.cpp:4->compute_c.cpp:23]   --->   Operation 27 'call' 'call_ln4' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 17.5>
ST_5 : Operation 28 [1/2] (17.5ns)   --->   "%call_ln4 = call void @compute_Pipeline_loop_i, i63 %trunc_ln4, i32 %temp_loc" [compute_c.cpp:4->compute_c.cpp:23]   --->   Operation 28 'call' 'call_ln4' <Predicate = true> <Delay = 17.5> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%temp_loc_load = load i32 %temp_loc"   --->   Operation 29 'load' 'temp_loc_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (1.61ns)   --->   "%br_ln0 = br void %_Z9compute_ciiRi.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln6)> <Delay = 1.61>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 0, void %entry, i32 %temp_loc_load, void %for.cond.i.preheader"   --->   Operation 31 'phi' 'storemerge_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c, i32 %storemerge_i"   --->   Operation 32 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [compute_c.cpp:24]   --->   Operation 33 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.860ns
The critical path consists of the following:
	wire read operation ('a') on port 'a' [5]  (0.000 ns)
	'mul' operation 64 bit ('aa', compute_c.cpp:2->compute_c.cpp:23) [15]  (6.860 ns)

 <State 2>: 6.860ns
The critical path consists of the following:
	'mul' operation 64 bit ('aa', compute_c.cpp:2->compute_c.cpp:23) [15]  (6.860 ns)

 <State 3>: 7.120ns
The critical path consists of the following:
	'sub' operation 64 bit ('result', compute_c.cpp:4->compute_c.cpp:23) [18]  (3.560 ns)
	'icmp' operation 1 bit ('icmp_ln6', compute_c.cpp:6->compute_c.cpp:23) [20]  (3.560 ns)

 <State 4>: 1.610ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('storemerge_i') with incoming values : ('temp_loc_load') [27]  (1.610 ns)

 <State 5>: 17.540ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln4', compute_c.cpp:4->compute_c.cpp:23) to 'compute_Pipeline_loop_i' [23]  (17.540 ns)

 <State 6>: 1.610ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_loc_load') on local variable 'temp_loc' [24]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('storemerge_i') with incoming values : ('temp_loc_load') [27]  (1.610 ns)
	'phi' operation 32 bit ('storemerge_i') with incoming values : ('temp_loc_load') [27]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
