{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639928082779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639928082786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 22:34:42 2021 " "Processing started: Sun Dec 19 22:34:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639928082786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928082786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928082786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639928083289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639928083289 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do sipo.v(7) " "Verilog HDL Declaration warning at sipo.v(7): \"do\" is SystemVerilog-2005 keyword" {  } { { "../rtl/alpha/sipo.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sipo.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639928094840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/sipo.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/sipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "../rtl/alpha/sipo.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sipo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mult " "Found entity 1: sim_mult" {  } { { "../rtl/alpha/sim_mult.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" { { "Info" "ISGN_ENTITY_NAME" "1 polyunit_core2 " "Found entity 1: polyunit_core2" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_diff " "Found entity 1: poly_mod_diff" {  } { { "../rtl/alpha/poly_mod_diff.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_add " "Found entity 1: poly_mod_add" {  } { { "../rtl/alpha/poly_mod_add.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "../rtl/alpha/mux_xx2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "../rtl/alpha/mux_xx1.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v" { { "Info" "ISGN_ENTITY_NAME" "1 modhalfq " "Found entity 1: modhalfq" {  } { { "../rtl/alpha/modhalfq.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "../rtl/alpha/modfa.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen3 " "Found entity 1: mem_gen3" {  } { { "../rtl/alpha/mem_gen3.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen2 " "Found entity 1: mem_gen2" {  } { { "../rtl/alpha/mem_gen2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen1 " "Found entity 1: mem_gen1" {  } { { "../rtl/alpha/mem_gen1.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" { { "Info" "ISGN_ENTITY_NAME" "1 k2red " "Found entity 1: k2red" {  } { { "../rtl/alpha/k2red.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../rtl/alpha/half_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2f " "Found entity 1: fulladder2f" {  } { { "../rtl/alpha/fulladder2f.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "../rtl/alpha/full_sub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../rtl/alpha/full_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "../rtl/alpha/ffxkclkx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "../rtl/alpha/ffxkclk.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "../rtl/alpha/fflopx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly2 " "Found entity 1: butterfly2" {  } { { "../rtl/alpha/butterfly2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram112x " "Found entity 1: alram112x" {  } { { "../rtl/alpha/alram112x.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v 2 2 " "Found 2 design units, including 2 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../rtl/alpha/addsub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094892 ""} { "Info" "ISGN_ENTITY_NAME" "2 addsub_tb " "Found entity 2: addsub_tb" {  } { { "../rtl/alpha/addsub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928094892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928094892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "polyunit_core2 " "Elaborating entity \"polyunit_core2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639928094942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram112x alram112x:ialram112x " "Elaborating entity \"alram112x\" for hierarchy \"alram112x:ialram112x\"" {  } { { "../rtl/alpha/polyunit_core2.v" "ialram112x" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928094975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_gen1 mem_gen1:imem_gen1 " "Elaborating entity \"mem_gen1\" for hierarchy \"mem_gen1:imem_gen1\"" {  } { { "../rtl/alpha/polyunit_core2.v" "imem_gen1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928094978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly2 butterfly2:ibutterfly1 " "Elaborating entity \"butterfly2\" for hierarchy \"butterfly2:ibutterfly1\"" {  } { { "../rtl/alpha/polyunit_core2.v" "ibutterfly1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928094982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly2:ibutterfly1\|fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly2:ibutterfly1\|fflopx:ifflopx1\"" {  } { { "../rtl/alpha/butterfly2.v" "ifflopx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928094998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly2:ibutterfly1\|fflopx:ifflopx4 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly2:ibutterfly1\|fflopx:ifflopx4\"" {  } { { "../rtl/alpha/butterfly2.v" "ifflopx4" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx5 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx5\"" {  } { { "../rtl/alpha/butterfly2.v" "iffxkclkx5" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx5\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx5\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx1\"" {  } { { "../rtl/alpha/butterfly2.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poly_mod_add butterfly2:ibutterfly1\|poly_mod_add:ipoly_mod_add " "Elaborating entity \"poly_mod_add\" for hierarchy \"butterfly2:ibutterfly1\|poly_mod_add:ipoly_mod_add\"" {  } { { "../rtl/alpha/butterfly2.v" "ipoly_mod_add" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modhalfq butterfly2:ibutterfly1\|modhalfq:imodhalfq1 " "Elaborating entity \"modhalfq\" for hierarchy \"butterfly2:ibutterfly1\|modhalfq:imodhalfq1\"" {  } { { "../rtl/alpha/butterfly2.v" "imodhalfq1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly2:ibutterfly1\|modhalfq:imodhalfq1\|fflopx:ifflopx2 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly2:ibutterfly1\|modhalfq:imodhalfq1\|fflopx:ifflopx2\"" {  } { { "../rtl/alpha/modhalfq.v" "ifflopx2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx1 butterfly2:ibutterfly1\|modhalfq:imodhalfq1\|mux_xx1:imux_xx1 " "Elaborating entity \"mux_xx1\" for hierarchy \"butterfly2:ibutterfly1\|modhalfq:imodhalfq1\|mux_xx1:imux_xx1\"" {  } { { "../rtl/alpha/modhalfq.v" "imux_xx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poly_mod_diff butterfly2:ibutterfly1\|poly_mod_diff:ipoly_mod_diff " "Elaborating entity \"poly_mod_diff\" for hierarchy \"butterfly2:ibutterfly1\|poly_mod_diff:ipoly_mod_diff\"" {  } { { "../rtl/alpha/butterfly2.v" "ipoly_mod_diff" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sim_mult butterfly2:ibutterfly1\|sim_mult:isim_mult " "Elaborating entity \"sim_mult\" for hierarchy \"butterfly2:ibutterfly1\|sim_mult:isim_mult\"" {  } { { "../rtl/alpha/butterfly2.v" "isim_mult" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\"" {  } { { "../rtl/alpha/sim_mult.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3\"" {  } { { "../rtl/alpha/sim_mult.v" "iffxkclkx3" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "k2red butterfly2:ibutterfly1\|k2red:ik2red " "Elaborating entity \"k2red\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\"" {  } { { "../rtl/alpha/butterfly2.v" "ik2red" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly2:ibutterfly1\|k2red:ik2red\|fflopx:ifflopx2 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|fflopx:ifflopx2\"" {  } { { "../rtl/alpha/k2red.v" "ifflopx2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1 " "Elaborating entity \"full_sub\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\"" {  } { { "../rtl/alpha/k2red.v" "ifullsub1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\|full_adder:FAgen\[0\].fai " "Elaborating entity \"full_adder\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\|full_adder:FAgen\[0\].fai\"" {  } { { "../rtl/alpha/full_sub.v" "FAgen\[0\].fai" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2f butterfly2:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f1 " "Elaborating entity \"fulladder2f\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f1\"" {  } { { "../rtl/alpha/k2red.v" "ifulladder2f1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub2 " "Elaborating entity \"full_sub\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub2\"" {  } { { "../rtl/alpha/k2red.v" "ifullsub2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2f butterfly2:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f3 " "Elaborating entity \"fulladder2f\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f3\"" {  } { { "../rtl/alpha/k2red.v" "ifulladder2f3" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx10 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx10\"" {  } { { "../rtl/alpha/butterfly2.v" "iffxkclkx10" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx10\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx10\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx12 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx12\"" {  } { { "../rtl/alpha/butterfly2.v" "iffxkclkx12" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo sipo:isipo1 " "Elaborating entity \"sipo\" for hierarchy \"sipo:isipo1\"" {  } { { "../rtl/alpha/polyunit_core2.v" "isipo1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx5 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx5\"" {  } { { "../rtl/alpha/polyunit_core2.v" "iffxkclkx5" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ffxkclkx:iffxkclkx5\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ffxkclkx:iffxkclkx5\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx6 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx6\"" {  } { { "../rtl/alpha/polyunit_core2.v" "iffxkclkx6" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_gen3 mem_gen3:imem_gen4 " "Elaborating entity \"mem_gen3\" for hierarchy \"mem_gen3:imem_gen4\"" {  } { { "../rtl/alpha/polyunit_core2.v" "imem_gen4" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx91 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx91\"" {  } { { "../rtl/alpha/polyunit_core2.v" "iffxkclkx91" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928095818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639928098743 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem_gen1:imem_gen3\|Ram0 " "RAM logic \"mem_gen1:imem_gen3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/alpha/mem_gen1.v" "Ram0" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639928098828 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem_gen1:imem_gen2\|Ram0 " "RAM logic \"mem_gen1:imem_gen2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/alpha/mem_gen1.v" "Ram0" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639928098828 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem_gen1:imem_gen1\|Ram0 " "RAM logic \"mem_gen1:imem_gen1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/alpha/mem_gen1.v" "Ram0" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639928098828 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1639928098828 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "alram112x:ialram112x\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"alram112x:ialram112x\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ffxkclkx:iffxkclkx91\|ffxkclk:i_bit\[1\].flxodat\|shift_dat_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ffxkclkx:iffxkclkx91\|ffxkclk:i_bit\[1\].flxodat\|shift_dat_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 27 " "Parameter TAP_DISTANCE set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639928099897 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639928099897 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639928099897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alram112x:ialram112x\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"alram112x:ialram112x\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928100294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alram112x:ialram112x\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"alram112x:ialram112x\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928100295 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639928100295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3n1 " "Found entity 1: altsyncram_c3n1" {  } { { "db/altsyncram_c3n1.tdf" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-polyunit_core2/db/altsyncram_c3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928100524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928100524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ffxkclkx:iffxkclkx91\|ffxkclk:i_bit\[1\].flxodat\|altshift_taps:shift_dat_rtl_0 " "Elaborated megafunction instantiation \"ffxkclkx:iffxkclkx91\|ffxkclk:i_bit\[1\].flxodat\|altshift_taps:shift_dat_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928101003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ffxkclkx:iffxkclkx91\|ffxkclk:i_bit\[1\].flxodat\|altshift_taps:shift_dat_rtl_0 " "Instantiated megafunction \"ffxkclkx:iffxkclkx91\|ffxkclk:i_bit\[1\].flxodat\|altshift_taps:shift_dat_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928101003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 27 " "Parameter \"TAP_DISTANCE\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928101003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928101003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639928101003 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639928101003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5vu " "Found entity 1: shift_taps_5vu" {  } { { "db/shift_taps_5vu.tdf" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-polyunit_core2/db/shift_taps_5vu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928101078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928101078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9s91 " "Found entity 1: altsyncram_9s91" {  } { { "db/altsyncram_9s91.tdf" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-polyunit_core2/db/altsyncram_9s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928101134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928101134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjf " "Found entity 1: cntr_hjf" {  } { { "db/cntr_hjf.tdf" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-polyunit_core2/db/cntr_hjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928101315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928101315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-polyunit_core2/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639928101451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928101451 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "440 " "440 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639928105230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639928106493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639928106493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3946 " "Implemented 3946 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "59 " "Implemented 59 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639928107809 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639928107809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3777 " "Implemented 3777 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639928107809 ""} { "Info" "ICUT_CUT_TM_RAMS" "57 " "Implemented 57 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639928107809 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639928107809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639928107809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639928107873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 19 22:35:07 2021 " "Processing ended: Sun Dec 19 22:35:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639928107873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639928107873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639928107873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639928107873 ""}
