Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sat Jan 17 06:48:19 2026
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BIn_BCD1_timing_summary_routed.rpt -pb BIn_BCD1_timing_summary_routed.pb -rpx BIn_BCD1_timing_summary_routed.rpx -warn_on_violation
| Design       : BIn_BCD1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoIn[5]
                            (input port)
  Destination:            DatoOut[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.379ns  (logic 5.324ns (46.788%)  route 6.055ns (53.212%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  DatoIn[5] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  DatoIn_IBUF[5]_inst/O
                         net (fo=8, routed)           1.901     3.367    DatoIn_IBUF[5]
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.152     3.519 r  DatoOut_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.154     7.673    DatoOut_OBUF[9]
    U3                   OBUF (Prop_obuf_I_O)         3.706    11.379 r  DatoOut_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.379    DatoOut[9]
    U3                                                                r  DatoOut[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[6]
                            (input port)
  Destination:            DatoOut[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.230ns  (logic 5.099ns (45.405%)  route 6.131ns (54.595%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoIn[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoIn_IBUF[6]_inst/O
                         net (fo=8, routed)           1.831     3.281    DatoIn_IBUF[6]
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.124     3.405 r  DatoOut_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.300     7.705    DatoOut_OBUF[8]
    W3                   OBUF (Prop_obuf_I_O)         3.525    11.230 r  DatoOut_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.230    DatoOut[8]
    W3                                                                r  DatoOut[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[7]
                            (input port)
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.907ns  (logic 5.473ns (50.175%)  route 5.434ns (49.825%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoIn[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoIn_IBUF[7]_inst/O
                         net (fo=8, routed)           1.849     3.307    DatoIn_IBUF[7]
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     3.431 r  DatoOut_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.678     4.109    DatoOut_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.152     4.261 r  DatoOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.908     7.169    DatoOut_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.738    10.907 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.907    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[7]
                            (input port)
  Destination:            DatoOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.861ns  (logic 5.451ns (55.281%)  route 4.410ns (44.719%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoIn[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoIn_IBUF[7]_inst/O
                         net (fo=8, routed)           1.849     3.307    DatoIn_IBUF[7]
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     3.431 r  DatoOut_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.685     4.117    DatoOut_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.152     4.269 r  DatoOut_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.876     6.145    DatoOut_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         3.716     9.861 r  DatoOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.861    DatoOut[4]
    U15                                                               r  DatoOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[7]
                            (input port)
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.659ns  (logic 5.216ns (54.001%)  route 4.443ns (45.999%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoIn[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoIn_IBUF[7]_inst/O
                         net (fo=8, routed)           1.849     3.307    DatoIn_IBUF[7]
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     3.431 r  DatoOut_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.678     4.109    DatoOut_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.124     4.233 r  DatoOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     6.150    DatoOut_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     9.659 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.659    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[7]
                            (input port)
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.647ns  (logic 5.208ns (53.986%)  route 4.439ns (46.014%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoIn[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoIn_IBUF[7]_inst/O
                         net (fo=8, routed)           1.849     3.307    DatoIn_IBUF[7]
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     3.431 r  DatoOut_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.685     4.117    DatoOut_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.124     4.241 r  DatoOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     6.146    DatoOut_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     9.647 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.647    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[6]
                            (input port)
  Destination:            DatoOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.677ns  (logic 5.080ns (58.544%)  route 3.597ns (41.456%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoIn[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoIn_IBUF[6]_inst/O
                         net (fo=8, routed)           1.723     3.173    DatoIn_IBUF[6]
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.124     3.297 r  DatoOut_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     5.171    DatoOut_OBUF[5]
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.677 r  DatoOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.677    DatoOut[5]
    U14                                                               r  DatoOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[6]
                            (input port)
  Destination:            DatoOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.475ns  (logic 5.078ns (59.915%)  route 3.397ns (40.085%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoIn[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoIn_IBUF[6]_inst/O
                         net (fo=8, routed)           1.529     2.979    DatoIn_IBUF[6]
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.124     3.103 r  DatoOut_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.971    DatoOut_OBUF[7]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.475 r  DatoOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.475    DatoOut[7]
    V13                                                               r  DatoOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[2]
                            (input port)
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.335ns  (logic 5.088ns (61.053%)  route 3.246ns (38.947%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoIn[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[2]_inst/O
                         net (fo=9, routed)           1.529     2.993    DatoIn_IBUF[2]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.117 r  DatoOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.717     4.834    DatoOut_OBUF[6]
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.335 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.335    DatoOut[6]
    V14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[0]
                            (input port)
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 4.958ns (69.871%)  route 2.138ns (30.129%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DatoIn[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  DatoIn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.138     3.591    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.095 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.095    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoIn[0]
                            (input port)
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.427ns (75.914%)  route 0.453ns (24.086%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DatoIn[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DatoIn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.453     0.674    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.880 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.880    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.466ns (66.509%)  route 0.738ns (33.491%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  DatoIn_IBUF[4]_inst/O
                         net (fo=8, routed)           0.374     0.593    DatoIn_IBUF[4]
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.638 r  DatoOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.364     1.002    DatoOut_OBUF[6]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.204 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.204    DatoOut[6]
    V14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            DatoOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.471ns (64.934%)  route 0.794ns (35.066%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  DatoIn_IBUF[4]_inst/O
                         net (fo=8, routed)           0.373     0.592    DatoIn_IBUF[4]
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.637 r  DatoOut_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.421     1.058    DatoOut_OBUF[5]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.266 r  DatoOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.266    DatoOut[5]
    U14                                                               r  DatoOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[7]
                            (input port)
  Destination:            DatoOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.477ns (64.063%)  route 0.829ns (35.937%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoIn[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  DatoIn_IBUF[7]_inst/O
                         net (fo=8, routed)           0.411     0.638    DatoIn_IBUF[7]
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.045     0.683 r  DatoOut_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.101    DatoOut_OBUF[7]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.306 r  DatoOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.306    DatoOut[7]
    V13                                                               r  DatoOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[2]
                            (input port)
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.487ns (61.949%)  route 0.913ns (38.051%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoIn[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  DatoIn_IBUF[2]_inst/O
                         net (fo=9, routed)           0.483     0.714    DatoIn_IBUF[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I1_O)        0.045     0.759 r  DatoOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.190    DatoOut_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.400 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.400    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[2]
                            (input port)
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.479ns (61.497%)  route 0.926ns (38.503%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoIn[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  DatoIn_IBUF[2]_inst/O
                         net (fo=9, routed)           0.492     0.724    DatoIn_IBUF[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I1_O)        0.045     0.769 r  DatoOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.203    DatoOut_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.405 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.405    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[2]
                            (input port)
  Destination:            DatoOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.555ns (62.956%)  route 0.915ns (37.044%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoIn[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  DatoIn_IBUF[2]_inst/O
                         net (fo=9, routed)           0.492     0.724    DatoIn_IBUF[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I1_O)        0.046     0.770 r  DatoOut_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.423     1.193    DatoOut_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.471 r  DatoOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.471    DatoOut[4]
    U15                                                               r  DatoOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[2]
                            (input port)
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 1.574ns (53.623%)  route 1.362ns (46.377%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoIn[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  DatoIn_IBUF[2]_inst/O
                         net (fo=9, routed)           0.483     0.714    DatoIn_IBUF[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.759 r  DatoOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.879     1.638    DatoOut_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.298     2.936 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.936    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[4]
                            (input port)
  Destination:            DatoOut[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.567ns  (logic 1.490ns (41.783%)  route 2.076ns (58.217%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  DatoIn[4] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  DatoIn_IBUF[4]_inst/O
                         net (fo=8, routed)           0.434     0.653    DatoIn_IBUF[4]
    SLICE_X1Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.698 r  DatoOut_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.642     2.340    DatoOut_OBUF[8]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.567 r  DatoOut_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.567    DatoOut[8]
    W3                                                                r  DatoOut[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[3]
                            (input port)
  Destination:            DatoOut[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.575ns  (logic 1.530ns (42.786%)  route 2.045ns (57.214%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoIn[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  DatoIn_IBUF[3]_inst/O
                         net (fo=8, routed)           0.436     0.653    DatoIn_IBUF[3]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.046     0.699 r  DatoOut_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.609     2.308    DatoOut_OBUF[9]
    U3                   OBUF (Prop_obuf_I_O)         1.267     3.575 r  DatoOut_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.575    DatoOut[9]
    U3                                                                r  DatoOut[9] (OUT)
  -------------------------------------------------------------------    -------------------





