

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3'
================================================================
* Date:           Tue Jan 20 09:52:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.315 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      515|      515|  6.180 us|  6.180 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n12_1_L_n12_2_L_n12_3  |      513|      513|         3|          1|          1|   512|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    200|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     41|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     115|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     115|    322|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-----------------+---------+----+---+----+-----+
    |mul_8s_7s_9_1_1_U104  |mul_8s_7s_9_1_1  |        0|   0|  0|  41|    0|
    +----------------------+-----------------+---------+----+---+----+-----+
    |Total                 |                 |        0|   0|  0|  41|    0|
    +----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln241_fu_224_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln242_fu_286_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln243_fu_280_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln262_1_fu_366_p2   |         +|   0|  0|  11|          11|          11|
    |add_ln262_2_fu_346_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln262_3_fu_354_p2   |         +|   0|  0|  13|          10|          10|
    |add_ln262_4_fu_374_p2   |         +|   0|  0|  11|          11|          11|
    |add_ln262_fu_341_p2     |         +|   0|  0|  13|          10|          10|
    |m126_fu_332_p2          |         +|   0|  0|  14|           9|           9|
    |m27_8_fu_384_p2         |         +|   0|  0|  23|          16|          16|
    |and_ln22_fu_254_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln241_fu_218_p2    |      icmp|   0|  0|  12|          10|          11|
    |icmp_ln242_fu_236_p2    |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln243_fu_248_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln22_fu_260_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln22_fu_266_p3   |    select|   0|  0|   4|           1|           1|
    |select_ln242_fu_292_p3  |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln22_fu_242_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 200|         123|         107|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_n12_2_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten123_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten136_load  |   9|          2|   10|         20|
    |i_n12_2_fu_84                            |   9|          2|    4|          8|
    |indvar_flatten123_fu_88                  |   9|          2|    8|         16|
    |indvar_flatten136_fu_92                  |   9|          2|   10|         20|
    |m27_fu_80                                |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  81|         18|   62|        124|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln262_3_reg_477                         |  10|   0|   10|          0|
    |add_ln262_reg_472                           |  10|   0|   10|          0|
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |conv3_i12_i4097189_phi_reload_cast_reg_448  |  11|   0|   11|          0|
    |i_n12_2_fu_84                               |   4|   0|    4|          0|
    |icmp_ln241_reg_458                          |   1|   0|    1|          0|
    |indvar_flatten123_fu_88                     |   8|   0|    8|          0|
    |indvar_flatten136_fu_92                     |  10|   0|   10|          0|
    |m120_cast_cast_reg_433                      |   6|   0|    6|          0|
    |m27_fu_80                                   |  16|   0|   16|          0|
    |sext_ln108_cast_reg_428                     |   6|   0|    6|          0|
    |sext_ln22_4_cast_reg_438                    |   9|   0|    9|          0|
    |sext_ln241_cast_reg_453                     |  10|   0|   10|          0|
    |sext_ln247_cast_reg_443                     |   9|   0|    9|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 115|   0|  115|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3|  return value|
|m27_19_reload                  |   in|   16|     ap_none|                            m27_19_reload|        scalar|
|in_data_0_address0             |  out|    4|   ap_memory|                                in_data_0|         array|
|in_data_0_ce0                  |  out|    1|   ap_memory|                                in_data_0|         array|
|in_data_0_q0                   |   in|    8|   ap_memory|                                in_data_0|         array|
|sext_ln247                     |   in|    7|     ap_none|                               sext_ln247|        scalar|
|in_data_12_address0            |  out|    4|   ap_memory|                               in_data_12|         array|
|in_data_12_ce0                 |  out|    1|   ap_memory|                               in_data_12|         array|
|in_data_12_q0                  |   in|    8|   ap_memory|                               in_data_12|         array|
|sext_ln22_4                    |   in|    8|     ap_none|                              sext_ln22_4|        scalar|
|sext_ln241                     |   in|    9|     ap_none|                               sext_ln241|        scalar|
|conv3_i12_i4097189_phi_reload  |   in|    3|     ap_none|            conv3_i12_i4097189_phi_reload|        scalar|
|m120_cast                      |   in|    5|     ap_none|                                m120_cast|        scalar|
|sext_ln108                     |   in|    4|     ap_none|                               sext_ln108|        scalar|
|m27_21_out                     |  out|   16|      ap_vld|                               m27_21_out|       pointer|
|m27_21_out_ap_vld              |  out|    1|      ap_vld|                               m27_21_out|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+

