

================================================================
== Vitis HLS Report for 'updateHidden'
================================================================
* Date:           Wed May 14 09:49:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.565 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   32|       -|      -|    -|
|Expression       |        -|    -|       0|    126|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    576|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   32|       4|    702|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   13|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+----------------------------+--------------+
    |             Instance            |           Module           |  Expression  |
    +---------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_2s_12_4_1_U75   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U76   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U77   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U78   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U79   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U80   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U81   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U82   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U83   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U84   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U85   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U86   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U87   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U88   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U89   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U90   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U91   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U92   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U93   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U94   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U95   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U96   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U97   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U98   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U99   |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U100  |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U101  |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U102  |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U103  |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U104  |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U105  |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2s_12_4_1_U106  |mac_muladd_8s_8s_2s_12_4_1  |  i0 * i1 + i2|
    +---------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |delta_3_fu_256_p2         |         -|   0|  0|  15|           8|           8|
    |delta_4_fu_228_p2         |         -|   0|  0|  15|           8|           8|
    |delta_5_fu_242_p2         |         -|   0|  0|  15|           8|           8|
    |delta_fu_170_p2           |         -|   0|  0|  15|           8|           8|
    |select_ln97_10_fu_679_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_11_fu_694_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_12_fu_709_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_13_fu_724_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_14_fu_739_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_15_fu_754_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_16_fu_769_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_17_fu_784_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_18_fu_799_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_19_fu_814_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_1_fu_544_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln97_20_fu_829_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_21_fu_844_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_22_fu_859_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_23_fu_874_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_24_fu_889_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_25_fu_904_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_26_fu_919_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_27_fu_934_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_28_fu_949_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_29_fu_964_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_2_fu_559_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln97_30_fu_979_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_31_fu_994_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln97_3_fu_574_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln97_4_fu_589_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln97_5_fu_604_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln97_6_fu_619_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln97_7_fu_634_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln97_8_fu_649_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln97_9_fu_664_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln97_fu_529_p3     |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 126|          65|          98|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |W1_0_0_o                      |   9|          2|    2|          4|
    |W1_0_1_o                      |   9|          2|    2|          4|
    |W1_0_2_o                      |   9|          2|    2|          4|
    |W1_0_3_o                      |   9|          2|    2|          4|
    |W1_1_0_o                      |   9|          2|    2|          4|
    |W1_1_1_o                      |   9|          2|    2|          4|
    |W1_1_2_o                      |   9|          2|    2|          4|
    |W1_1_3_o                      |   9|          2|    2|          4|
    |W1_2_0_o                      |   9|          2|    2|          4|
    |W1_2_1_o                      |   9|          2|    2|          4|
    |W1_2_2_o                      |   9|          2|    2|          4|
    |W1_2_3_o                      |   9|          2|    2|          4|
    |W1_3_0_o                      |   9|          2|    2|          4|
    |W1_3_1_o                      |   9|          2|    2|          4|
    |W1_3_2_o                      |   9|          2|    2|          4|
    |W1_3_3_o                      |   9|          2|    2|          4|
    |W1_4_0_o                      |   9|          2|    2|          4|
    |W1_4_1_o                      |   9|          2|    2|          4|
    |W1_4_2_o                      |   9|          2|    2|          4|
    |W1_4_3_o                      |   9|          2|    2|          4|
    |W1_5_0_o                      |   9|          2|    2|          4|
    |W1_5_1_o                      |   9|          2|    2|          4|
    |W1_5_2_o                      |   9|          2|    2|          4|
    |W1_5_3_o                      |   9|          2|    2|          4|
    |W1_6_0_o                      |   9|          2|    2|          4|
    |W1_6_1_o                      |   9|          2|    2|          4|
    |W1_6_2_o                      |   9|          2|    2|          4|
    |W1_6_3_o                      |   9|          2|    2|          4|
    |W1_7_0_o                      |   9|          2|    2|          4|
    |W1_7_1_o                      |   9|          2|    2|          4|
    |W1_7_2_o                      |   9|          2|    2|          4|
    |W1_7_3_o                      |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_0_0_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_0_1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_0_2_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_0_3_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_1_0_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_1_1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_1_2_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_1_3_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_2_0_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_2_1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_2_2_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_2_3_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_3_0_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_3_1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_3_2_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_3_3_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_4_0_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_4_1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_4_2_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_4_3_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_5_0_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_5_1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_5_2_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_5_3_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_6_0_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_6_1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_6_2_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_6_3_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_7_0_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_7_1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_7_2_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_W1_7_3_load  |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 576|        128|  128|        256|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|                                      RTL Ports                                      | Dir | Bits|  Protocol  |                                    Source Object                                    |    C Type    |
+-------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                               |   in|    1|  ap_ctrl_hs|                                                                         updateHidden|  return value|
|ap_rst                                                                               |   in|    1|  ap_ctrl_hs|                                                                         updateHidden|  return value|
|ap_start                                                                             |   in|    1|  ap_ctrl_hs|                                                                         updateHidden|  return value|
|ap_done                                                                              |  out|    1|  ap_ctrl_hs|                                                                         updateHidden|  return value|
|ap_idle                                                                              |  out|    1|  ap_ctrl_hs|                                                                         updateHidden|  return value|
|ap_ready                                                                             |  out|    1|  ap_ctrl_hs|                                                                         updateHidden|  return value|
|input_0_val                                                                          |   in|    8|     ap_none|                                                                          input_0_val|        scalar|
|input_1_val                                                                          |   in|    8|     ap_none|                                                                          input_1_val|        scalar|
|input_2_val                                                                          |   in|    8|     ap_none|                                                                          input_2_val|        scalar|
|input_3_val                                                                          |   in|    8|     ap_none|                                                                          input_3_val|        scalar|
|input_4_val                                                                          |   in|    8|     ap_none|                                                                          input_4_val|        scalar|
|input_5_val                                                                          |   in|    8|     ap_none|                                                                          input_5_val|        scalar|
|input_6_val                                                                          |   in|    8|     ap_none|                                                                          input_6_val|        scalar|
|input_7_val                                                                          |   in|    8|     ap_none|                                                                          input_7_val|        scalar|
|train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3         |   in|    8|     ap_none|         train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3|       pointer|
|train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7         |   in|    8|     ap_none|         train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7|       pointer|
|W1_0_0_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_0_0|       pointer|
|W1_0_0_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_0_0|       pointer|
|W1_0_0_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_0_0|       pointer|
|train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2         |   in|    8|     ap_none|         train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2|       pointer|
|train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1         |   in|    8|     ap_none|         train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1|       pointer|
|train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed  |   in|    8|     ap_none|  train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed|       pointer|
|train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6         |   in|    8|     ap_none|         train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6|       pointer|
|train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5         |   in|    8|     ap_none|         train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5|       pointer|
|train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4         |   in|    8|     ap_none|         train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4|       pointer|
|W1_1_0_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_1_0|       pointer|
|W1_1_0_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_1_0|       pointer|
|W1_1_0_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_1_0|       pointer|
|W1_2_0_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_2_0|       pointer|
|W1_2_0_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_2_0|       pointer|
|W1_2_0_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_2_0|       pointer|
|W1_3_0_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_3_0|       pointer|
|W1_3_0_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_3_0|       pointer|
|W1_3_0_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_3_0|       pointer|
|W1_4_0_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_4_0|       pointer|
|W1_4_0_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_4_0|       pointer|
|W1_4_0_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_4_0|       pointer|
|W1_5_0_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_5_0|       pointer|
|W1_5_0_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_5_0|       pointer|
|W1_5_0_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_5_0|       pointer|
|W1_6_0_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_6_0|       pointer|
|W1_6_0_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_6_0|       pointer|
|W1_6_0_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_6_0|       pointer|
|W1_7_0_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_7_0|       pointer|
|W1_7_0_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_7_0|       pointer|
|W1_7_0_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_7_0|       pointer|
|W1_0_1_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_0_1|       pointer|
|W1_0_1_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_0_1|       pointer|
|W1_0_1_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_0_1|       pointer|
|W1_1_1_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_1_1|       pointer|
|W1_1_1_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_1_1|       pointer|
|W1_1_1_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_1_1|       pointer|
|W1_2_1_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_2_1|       pointer|
|W1_2_1_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_2_1|       pointer|
|W1_2_1_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_2_1|       pointer|
|W1_3_1_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_3_1|       pointer|
|W1_3_1_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_3_1|       pointer|
|W1_3_1_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_3_1|       pointer|
|W1_4_1_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_4_1|       pointer|
|W1_4_1_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_4_1|       pointer|
|W1_4_1_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_4_1|       pointer|
|W1_5_1_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_5_1|       pointer|
|W1_5_1_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_5_1|       pointer|
|W1_5_1_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_5_1|       pointer|
|W1_6_1_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_6_1|       pointer|
|W1_6_1_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_6_1|       pointer|
|W1_6_1_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_6_1|       pointer|
|W1_7_1_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_7_1|       pointer|
|W1_7_1_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_7_1|       pointer|
|W1_7_1_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_7_1|       pointer|
|W1_0_2_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_0_2|       pointer|
|W1_0_2_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_0_2|       pointer|
|W1_0_2_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_0_2|       pointer|
|W1_1_2_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_1_2|       pointer|
|W1_1_2_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_1_2|       pointer|
|W1_1_2_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_1_2|       pointer|
|W1_2_2_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_2_2|       pointer|
|W1_2_2_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_2_2|       pointer|
|W1_2_2_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_2_2|       pointer|
|W1_3_2_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_3_2|       pointer|
|W1_3_2_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_3_2|       pointer|
|W1_3_2_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_3_2|       pointer|
|W1_4_2_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_4_2|       pointer|
|W1_4_2_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_4_2|       pointer|
|W1_4_2_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_4_2|       pointer|
|W1_5_2_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_5_2|       pointer|
|W1_5_2_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_5_2|       pointer|
|W1_5_2_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_5_2|       pointer|
|W1_6_2_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_6_2|       pointer|
|W1_6_2_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_6_2|       pointer|
|W1_6_2_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_6_2|       pointer|
|W1_7_2_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_7_2|       pointer|
|W1_7_2_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_7_2|       pointer|
|W1_7_2_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_7_2|       pointer|
|W1_0_3_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_0_3|       pointer|
|W1_0_3_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_0_3|       pointer|
|W1_0_3_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_0_3|       pointer|
|W1_1_3_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_1_3|       pointer|
|W1_1_3_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_1_3|       pointer|
|W1_1_3_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_1_3|       pointer|
|W1_2_3_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_2_3|       pointer|
|W1_2_3_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_2_3|       pointer|
|W1_2_3_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_2_3|       pointer|
|W1_3_3_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_3_3|       pointer|
|W1_3_3_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_3_3|       pointer|
|W1_3_3_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_3_3|       pointer|
|W1_4_3_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_4_3|       pointer|
|W1_4_3_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_4_3|       pointer|
|W1_4_3_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_4_3|       pointer|
|W1_5_3_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_5_3|       pointer|
|W1_5_3_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_5_3|       pointer|
|W1_5_3_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_5_3|       pointer|
|W1_6_3_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_6_3|       pointer|
|W1_6_3_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_6_3|       pointer|
|W1_6_3_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_6_3|       pointer|
|W1_7_3_i                                                                             |   in|    2|     ap_ovld|                                                                               W1_7_3|       pointer|
|W1_7_3_o                                                                             |  out|    2|     ap_ovld|                                                                               W1_7_3|       pointer|
|W1_7_3_o_ap_vld                                                                      |  out|    1|     ap_ovld|                                                                               W1_7_3|       pointer|
+-------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+

