Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 26 11:03:07 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_FNDController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.764        0.000                      0                 3760        0.059        0.000                      0                 3760        3.750        0.000                       0                   931  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.764        0.000                      0                 3656        0.059        0.000                      0                 3656        3.750        0.000                       0                   931  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.960        0.000                      0                  104        0.713        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 1.804ns (24.677%)  route 5.506ns (75.323%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.562     5.083    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[2]/Q
                         net (fo=135, routed)         1.828     7.367    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_640_703_0_2/ADDRA2
    SLICE_X52Y13         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.491 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_640_703_0_2/RAMA/O
                         net (fo=1, routed)           1.133     8.624    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_640_703_0_2_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.748 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_0_2_i_13/O
                         net (fo=1, routed)           0.000     8.748    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_0_2_i_13_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     8.960 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     8.960    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_0_2_i_6_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.054 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_0_2_i_1/O
                         net (fo=22, routed)          1.344    10.398    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]_7
    SLICE_X59Y13         LUT5 (Prop_lut5_I0_O)        0.344    10.742 f  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_9/O
                         net (fo=2, routed)           0.575    11.317    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_9_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.326    11.643 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_5/O
                         net (fo=2, routed)           0.626    12.270    U_UART/U_Rx_FIFO/U_RegFile/dff_reg_reg[0]
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.124    12.394 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.394    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]_1
    SLICE_X60Y14         FDPE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.513    14.854    U_ControlUnit/U_Timer/clk_IBUF_BUFG
    SLICE_X60Y14         FDPE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y14         FDPE (Setup_fdpe_C_D)        0.079    15.158    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Timer/set_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.636ns (22.457%)  route 5.649ns (77.543%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.562     5.083    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=137, routed)         1.860     7.399    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/ADDRA0
    SLICE_X52Y6          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.523 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.919     8.442    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10/O
                         net (fo=1, routed)           0.000     8.566    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10_n_0
    SLICE_X53Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.804 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4/O
                         net (fo=1, routed)           0.000     8.804    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4_n_0
    SLICE_X53Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.908 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_1/O
                         net (fo=21, routed)          1.545    10.454    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.316    10.770 f  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6/O
                         net (fo=6, routed)           0.560    11.330    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.454 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.765    12.218    U_ControlUnit/U_Mode/set_state_reg
    SLICE_X62Y15         LUT3 (Prop_lut3_I1_O)        0.150    12.368 r  U_ControlUnit/U_Mode/set_state_i_1/O
                         net (fo=1, routed)           0.000    12.368    U_ControlUnit/U_Timer/set_state_reg_1
    SLICE_X62Y15         FDCE                                         r  U_ControlUnit/U_Timer/set_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.513    14.854    U_ControlUnit/U_Timer/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  U_ControlUnit/U_Timer/set_state_reg/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.075    15.154    U_ControlUnit/U_Timer/set_state_reg
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 1.610ns (22.407%)  route 5.575ns (77.593%))
  Logic Levels:           7  (LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.562     5.083    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=137, routed)         1.860     7.399    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/ADDRA0
    SLICE_X52Y6          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.523 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.919     8.442    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10/O
                         net (fo=1, routed)           0.000     8.566    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10_n_0
    SLICE_X53Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.804 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4/O
                         net (fo=1, routed)           0.000     8.804    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4_n_0
    SLICE_X53Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.908 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_1/O
                         net (fo=21, routed)          1.545    10.454    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.316    10.770 f  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6/O
                         net (fo=6, routed)           0.453    11.223    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.347 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_3/O
                         net (fo=3, routed)           0.798    12.144    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[2]_1
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124    12.268 r  U_ControlUnit/U_Timer/FSM_onehot_up_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.268    U_ControlUnit/U_Timer/FSM_onehot_up_state[2]_i_1_n_0
    SLICE_X62Y14         FDCE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.514    14.855    U_ControlUnit/U_Timer/clk_IBUF_BUFG
    SLICE_X62Y14         FDCE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y14         FDCE (Setup_fdce_C_D)        0.031    15.111    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -12.268    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 1.804ns (25.209%)  route 5.352ns (74.791%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.562     5.083    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[2]/Q
                         net (fo=135, routed)         1.828     7.367    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_640_703_0_2/ADDRA2
    SLICE_X52Y13         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.491 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_640_703_0_2/RAMA/O
                         net (fo=1, routed)           1.133     8.624    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_640_703_0_2_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.748 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_0_2_i_13/O
                         net (fo=1, routed)           0.000     8.748    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_0_2_i_13_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     8.960 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     8.960    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_0_2_i_6_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     9.054 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_0_2_i_1/O
                         net (fo=22, routed)          1.344    10.398    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]_7
    SLICE_X59Y13         LUT5 (Prop_lut5_I0_O)        0.344    10.742 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_9/O
                         net (fo=2, routed)           0.463    11.204    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_9_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.326    11.530 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[1]_i_2/O
                         net (fo=1, routed)           0.585    12.116    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[1]_i_2_n_0
    SLICE_X62Y14         LUT4 (Prop_lut4_I3_O)        0.124    12.240 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.240    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]_1
    SLICE_X62Y14         FDCE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.514    14.855    U_ControlUnit/U_Timer/clk_IBUF_BUFG
    SLICE_X62Y14         FDCE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y14         FDCE (Setup_fdce_C_D)        0.031    15.111    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 1.610ns (22.619%)  route 5.508ns (77.381%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.562     5.083    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=137, routed)         1.860     7.399    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/ADDRA0
    SLICE_X52Y6          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.523 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.919     8.442    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10/O
                         net (fo=1, routed)           0.000     8.566    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10_n_0
    SLICE_X53Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.804 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4/O
                         net (fo=1, routed)           0.000     8.804    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4_n_0
    SLICE_X53Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.908 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_1/O
                         net (fo=21, routed)          1.545    10.454    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.316    10.770 f  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6/O
                         net (fo=6, routed)           0.560    11.330    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.454 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.624    12.077    U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]_1
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.201 r  U_ControlUnit/U_StopWatch/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.201    U_ControlUnit/U_StopWatch/FSM_onehot_state[2]_i_1_n_0
    SLICE_X62Y13         FDCE                                         r  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.514    14.855    U_ControlUnit/U_StopWatch/clk_IBUF_BUFG
    SLICE_X62Y13         FDCE                                         r  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y13         FDCE (Setup_fdce_C_D)        0.029    15.109    U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Timer/time_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 1.610ns (22.573%)  route 5.522ns (77.427%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.562     5.083    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=137, routed)         1.860     7.399    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/ADDRA0
    SLICE_X52Y6          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.523 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.919     8.442    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10/O
                         net (fo=1, routed)           0.000     8.566    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10_n_0
    SLICE_X53Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.804 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4/O
                         net (fo=1, routed)           0.000     8.804    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4_n_0
    SLICE_X53Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.908 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_1/O
                         net (fo=21, routed)          1.545    10.454    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.316    10.770 f  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6/O
                         net (fo=6, routed)           0.560    11.330    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6_n_0
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.124    11.454 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.638    12.092    U_ControlUnit/U_Timer/time_state_reg_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.124    12.216 r  U_ControlUnit/U_Timer/time_state_i_1/O
                         net (fo=1, routed)           0.000    12.216    U_ControlUnit/U_Timer/time_state_i_1_n_0
    SLICE_X60Y14         FDCE                                         r  U_ControlUnit/U_Timer/time_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.513    14.854    U_ControlUnit/U_Timer/clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  U_ControlUnit/U_Timer/time_state_reg/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.081    15.160    U_ControlUnit/U_Timer/time_state_reg
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.610ns (23.261%)  route 5.311ns (76.739%))
  Logic Levels:           7  (LUT6=4 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.562     5.083    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=137, routed)         1.860     7.399    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/ADDRA0
    SLICE_X52Y6          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.523 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.919     8.442    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.566 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10/O
                         net (fo=1, routed)           0.000     8.566    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10_n_0
    SLICE_X53Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.804 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4/O
                         net (fo=1, routed)           0.000     8.804    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4_n_0
    SLICE_X53Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.908 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_1/O
                         net (fo=21, routed)          1.545    10.454    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.316    10.770 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6/O
                         net (fo=6, routed)           0.341    11.110    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.234 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.646    11.881    U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]_4
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.005 r  U_ControlUnit/U_StopWatch/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.005    U_ControlUnit/U_StopWatch/FSM_onehot_state[0]_i_1_n_0
    SLICE_X62Y14         FDPE                                         r  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.514    14.855    U_ControlUnit/U_StopWatch/clk_IBUF_BUFG
    SLICE_X62Y14         FDPE                                         r  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y14         FDPE (Setup_fdpe_C_D)        0.029    15.109    U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.610ns (23.507%)  route 5.239ns (76.493%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.562     5.083    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=137, routed)         1.860     7.399    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/ADDRA0
    SLICE_X52Y6          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.523 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.919     8.442    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_3_5_n_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.566 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10/O
                         net (fo=1, routed)           0.000     8.566    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_10_n_0
    SLICE_X53Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     8.804 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4/O
                         net (fo=1, routed)           0.000     8.804    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_4_n_0
    SLICE_X53Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     8.908 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_1/O
                         net (fo=21, routed)          1.545    10.454    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.316    10.770 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6/O
                         net (fo=6, routed)           0.344    11.113    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.237 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.571    11.808    U_ControlUnit/U_Mode/FSM_onehot_state_reg[1]
    SLICE_X62Y15         LUT3 (Prop_lut3_I2_O)        0.124    11.932 r  U_ControlUnit/U_Mode/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.932    U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[1]_0
    SLICE_X62Y15         FDCE                                         r  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.513    14.854    U_ControlUnit/U_StopWatch/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.029    15.108    U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Mode/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 1.610ns (23.970%)  route 5.107ns (76.030%))
  Logic Levels:           7  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.562     5.083    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/Q
                         net (fo=136, routed)         1.519     7.058    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_6_6/DPRA1
    SLICE_X46Y3          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.182 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_6_6/DP/O
                         net (fo=1, routed)           0.978     8.161    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_6_6_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.285 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_6_6_i_4/O
                         net (fo=1, routed)           0.000     8.285    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_6_6_i_4_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.523 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_6_6_i_2/O
                         net (fo=1, routed)           0.000     8.523    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_6_6_i_2_n_0
    SLICE_X45Y8          MUXF8 (Prop_muxf8_I0_O)      0.104     8.627 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_6_6_i_1/O
                         net (fo=37, routed)          1.615    10.242    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]_4
    SLICE_X58Y13         LUT2 (Prop_lut2_I0_O)        0.316    10.558 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[0]_i_4/O
                         net (fo=2, routed)           0.679    11.237    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[0]_i_4_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.361 r  U_UART/U_Rx_FIFO/U_RegFile/state_i_2/O
                         net (fo=1, routed)           0.315    11.676    U_UART/U_Rx_FIFO/U_RegFile/state_i_2_n_0
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.800 r  U_UART/U_Rx_FIFO/U_RegFile/state_i_1/O
                         net (fo=1, routed)           0.000    11.800    U_ControlUnit/U_Mode/state_reg_0
    SLICE_X60Y14         FDCE                                         r  U_ControlUnit/U_Mode/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.513    14.854    U_ControlUnit/U_Mode/clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  U_ControlUnit/U_Mode/state_reg/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.077    15.156    U_ControlUnit/U_Mode/state_reg
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_FIFO/U_RegFile/mem_reg_64_127_7_7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 1.046ns (18.966%)  route 4.469ns (81.034%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.562     5.083    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=137, routed)         1.550     7.089    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_7_7/DPRA0
    SLICE_X46Y3          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.213 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_7_7/DP/O
                         net (fo=1, routed)           1.009     8.222    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_7_7_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.346 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_7_7_i_4/O
                         net (fo=1, routed)           0.000     8.346    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_7_7_i_4_n_0
    SLICE_X47Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.584 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_7_7_i_2/O
                         net (fo=1, routed)           0.000     8.584    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_7_7_i_2_n_0
    SLICE_X47Y8          MUXF8 (Prop_muxf8_I0_O)      0.104     8.688 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_7_7_i_1/O
                         net (fo=36, routed)          1.910    10.598    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_64_127_7_7/D
    SLICE_X52Y25         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_64_127_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.435    14.776    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_64_127_7_7/WCLK
    SLICE_X52Y25         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_64_127_7_7/DP/CLK
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X52Y25         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.814    14.187    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_64_127_7_7/DP
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  3.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.560     1.443    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=265, routed)         0.241     1.825    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/ADDRD0
    SLICE_X42Y12         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.829     1.956    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/WCLK
    SLICE_X42Y12         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.456    
    SLICE_X42Y12         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.766    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.560     1.443    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=265, routed)         0.241     1.825    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/ADDRD0
    SLICE_X42Y12         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.829     1.956    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/WCLK
    SLICE_X42Y12         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.456    
    SLICE_X42Y12         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.766    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.560     1.443    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=265, routed)         0.241     1.825    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/ADDRD0
    SLICE_X42Y12         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.829     1.956    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/WCLK
    SLICE_X42Y12         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.456    
    SLICE_X42Y12         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.766    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.560     1.443    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=265, routed)         0.241     1.825    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/ADDRD0
    SLICE_X42Y12         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.829     1.956    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/WCLK
    SLICE_X42Y12         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMD/CLK
                         clock pessimism             -0.500     1.456    
    SLICE_X42Y12         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.766    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.453%)  route 0.280ns (66.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.553     1.436    U_UART/U_Tx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=264, routed)         0.280     1.858    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/ADDRD1
    SLICE_X52Y23         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.822     1.949    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/WCLK
    SLICE_X52Y23         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMA/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y23         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.759    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.453%)  route 0.280ns (66.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.553     1.436    U_UART/U_Tx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=264, routed)         0.280     1.858    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/ADDRD1
    SLICE_X52Y23         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.822     1.949    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/WCLK
    SLICE_X52Y23         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMB/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y23         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.759    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.453%)  route 0.280ns (66.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.553     1.436    U_UART/U_Tx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=264, routed)         0.280     1.858    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/ADDRD1
    SLICE_X52Y23         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.822     1.949    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/WCLK
    SLICE_X52Y23         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMC/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y23         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.759    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.453%)  route 0.280ns (66.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.553     1.436    U_UART/U_Tx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=264, routed)         0.280     1.858    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/ADDRD1
    SLICE_X52Y23         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.822     1.949    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/WCLK
    SLICE_X52Y23         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMD/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y23         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.759    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_UART/U_UART/U_Receiver/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.849%)  route 0.142ns (50.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.562     1.445    U_UART/U_UART/U_Receiver/clk_IBUF_BUFG
    SLICE_X47Y11         FDCE                                         r  U_UART/U_UART/U_Receiver/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_UART/U_UART/U_Receiver/rx_data_reg_reg[0]/Q
                         net (fo=16, routed)          0.142     1.728    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/DIA
    SLICE_X42Y12         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.829     1.956    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/WCLK
    SLICE_X42Y12         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.478     1.478    
    SLICE_X42Y12         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.625    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_256_319_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.099%)  route 0.229ns (61.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.561     1.444    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X43Y11         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/Q
                         net (fo=261, routed)         0.229     1.814    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_256_319_6_6/A3
    SLICE_X42Y10         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_256_319_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.831     1.958    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_256_319_6_6/WCLK
    SLICE_X42Y10         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_256_319_6_6/DP/CLK
                         clock pessimism             -0.498     1.460    
    SLICE_X42Y10         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.700    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X60Y14   U_ControlUnit/U_Mode/mode_sel_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X60Y14   U_ControlUnit/U_Mode/state_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X62Y14   U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X62Y15   U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X62Y13   U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X62Y15   U_ControlUnit/U_StopWatch/clear_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X62Y15   U_ControlUnit/U_StopWatch/rs_en_reg_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X60Y14   U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X62Y14   U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_384_447_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_384_447_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_384_447_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y13   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_640_703_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y13   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_640_703_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y13   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_640_703_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y13   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_640_703_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_768_831_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_768_831_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_768_831_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y10   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y10   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y10   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y10   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_192_255_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y9    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_384_447_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y9    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_384_447_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y9    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_384_447_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y10   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_832_895_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y21   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y21   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_128_191_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 U_btn_D/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.642ns (17.694%)  route 2.986ns (82.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.557     5.078    U_btn_D/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  U_btn_D/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  U_btn_D/dff_reg_reg[0]/Q
                         net (fo=4, routed)           0.870     6.466    U_btn_D/Q[0]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.590 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         2.116     8.707    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X61Y21         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.506    14.847    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[10]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 U_btn_D/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.642ns (17.694%)  route 2.986ns (82.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.557     5.078    U_btn_D/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  U_btn_D/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  U_btn_D/dff_reg_reg[0]/Q
                         net (fo=4, routed)           0.870     6.466    U_btn_D/Q[0]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.590 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         2.116     8.707    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X61Y21         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.506    14.847    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[11]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 U_btn_D/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.642ns (17.694%)  route 2.986ns (82.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.557     5.078    U_btn_D/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  U_btn_D/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  U_btn_D/dff_reg_reg[0]/Q
                         net (fo=4, routed)           0.870     6.466    U_btn_D/Q[0]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.590 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         2.116     8.707    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X61Y21         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.506    14.847    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[12]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 U_btn_D/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.642ns (17.694%)  route 2.986ns (82.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.557     5.078    U_btn_D/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  U_btn_D/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  U_btn_D/dff_reg_reg[0]/Q
                         net (fo=4, routed)           0.870     6.466    U_btn_D/Q[0]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.590 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         2.116     8.707    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X61Y21         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.506    14.847    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[13]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 U_btn_D/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.642ns (17.694%)  route 2.986ns (82.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.557     5.078    U_btn_D/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  U_btn_D/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  U_btn_D/dff_reg_reg[0]/Q
                         net (fo=4, routed)           0.870     6.466    U_btn_D/Q[0]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.590 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         2.116     8.707    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/AR[0]
    SLICE_X61Y21         FDCE                                         f  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.506    14.847    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[17]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 U_btn_D/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.642ns (17.694%)  route 2.986ns (82.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.557     5.078    U_btn_D/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  U_btn_D/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  U_btn_D/dff_reg_reg[0]/Q
                         net (fo=4, routed)           0.870     6.466    U_btn_D/Q[0]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.590 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         2.116     8.707    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/AR[0]
    SLICE_X61Y21         FDCE                                         f  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.506    14.847    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[19]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.667    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 U_btn_D/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.642ns (17.899%)  route 2.945ns (82.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.557     5.078    U_btn_D/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  U_btn_D/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  U_btn_D/dff_reg_reg[0]/Q
                         net (fo=4, routed)           0.870     6.466    U_btn_D/Q[0]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.590 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         2.075     8.665    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X61Y22         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.504    14.845    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.665    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 U_btn_D/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.642ns (17.899%)  route 2.945ns (82.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.557     5.078    U_btn_D/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  U_btn_D/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  U_btn_D/dff_reg_reg[0]/Q
                         net (fo=4, routed)           0.870     6.466    U_btn_D/Q[0]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.590 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         2.075     8.665    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X61Y22         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.504    14.845    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[15]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.665    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 U_btn_D/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.642ns (17.899%)  route 2.945ns (82.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.557     5.078    U_btn_D/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  U_btn_D/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  U_btn_D/dff_reg_reg[0]/Q
                         net (fo=4, routed)           0.870     6.466    U_btn_D/Q[0]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.590 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         2.075     8.665    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X61Y22         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.504    14.845    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[16]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.665    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 U_btn_D/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.642ns (17.899%)  route 2.945ns (82.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.557     5.078    U_btn_D/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  U_btn_D/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  U_btn_D/dff_reg_reg[0]/Q
                         net (fo=4, routed)           0.870     6.466    U_btn_D/Q[0]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.590 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         2.075     8.665    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X61Y22         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.504    14.845    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[17]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.665    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_btn_D/dff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.227ns (34.421%)  route 0.432ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.587     1.470    U_btn_D/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  U_btn_D/dff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  U_btn_D/dff_reg_reg[1]/Q
                         net (fo=3, routed)           0.224     1.822    U_btn_D/Q[1]
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.099     1.921 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         0.209     2.130    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X60Y19         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.854     1.981    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[2]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.416    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_btn_D/dff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.227ns (34.421%)  route 0.432ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.587     1.470    U_btn_D/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  U_btn_D/dff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  U_btn_D/dff_reg_reg[1]/Q
                         net (fo=3, routed)           0.224     1.822    U_btn_D/Q[1]
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.099     1.921 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         0.209     2.130    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X60Y19         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.854     1.981    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[3]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.416    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_btn_D/dff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.227ns (34.421%)  route 0.432ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.587     1.470    U_btn_D/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  U_btn_D/dff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  U_btn_D/dff_reg_reg[1]/Q
                         net (fo=3, routed)           0.224     1.822    U_btn_D/Q[1]
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.099     1.921 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         0.209     2.130    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/AR[0]
    SLICE_X60Y19         FDCE                                         f  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.854     1.981    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[10]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.416    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_btn_D/dff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.227ns (34.421%)  route 0.432ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.587     1.470    U_btn_D/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  U_btn_D/dff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  U_btn_D/dff_reg_reg[1]/Q
                         net (fo=3, routed)           0.224     1.822    U_btn_D/Q[1]
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.099     1.921 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         0.209     2.130    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/AR[0]
    SLICE_X60Y19         FDCE                                         f  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.854     1.981    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[11]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.416    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_btn_D/dff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.227ns (34.421%)  route 0.432ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.587     1.470    U_btn_D/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  U_btn_D/dff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  U_btn_D/dff_reg_reg[1]/Q
                         net (fo=3, routed)           0.224     1.822    U_btn_D/Q[1]
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.099     1.921 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         0.209     2.130    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/AR[0]
    SLICE_X60Y19         FDCE                                         f  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.854     1.981    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[12]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.416    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 U_btn_D/dff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.227ns (34.421%)  route 0.432ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.587     1.470    U_btn_D/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  U_btn_D/dff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  U_btn_D/dff_reg_reg[1]/Q
                         net (fo=3, routed)           0.224     1.822    U_btn_D/Q[1]
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.099     1.921 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         0.209     2.130    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/AR[0]
    SLICE_X60Y19         FDCE                                         f  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.854     1.981    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[9]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.416    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 U_btn_D/dff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.227ns (34.397%)  route 0.433ns (65.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.587     1.470    U_btn_D/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  U_btn_D/dff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  U_btn_D/dff_reg_reg[1]/Q
                         net (fo=3, routed)           0.224     1.822    U_btn_D/Q[1]
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.099     1.921 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         0.209     2.130    U_dataUnit/U_stopWatch/U_SWCounter/AR[0]
    SLICE_X60Y18         FDCE                                         f  U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.855     1.982    U_dataUnit/U_stopWatch/U_SWCounter/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.416    U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 U_btn_D/dff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.227ns (34.397%)  route 0.433ns (65.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.587     1.470    U_btn_D/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  U_btn_D/dff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  U_btn_D/dff_reg_reg[1]/Q
                         net (fo=3, routed)           0.224     1.822    U_btn_D/Q[1]
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.099     1.921 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         0.209     2.130    U_dataUnit/U_stopWatch/U_SWCounter/AR[0]
    SLICE_X60Y18         FDCE                                         f  U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.855     1.982    U_dataUnit/U_stopWatch/U_SWCounter/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.416    U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 U_btn_D/dff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.227ns (34.397%)  route 0.433ns (65.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.587     1.470    U_btn_D/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  U_btn_D/dff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  U_btn_D/dff_reg_reg[1]/Q
                         net (fo=3, routed)           0.224     1.822    U_btn_D/Q[1]
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.099     1.921 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         0.209     2.130    U_dataUnit/U_stopWatch/U_SWCounter/AR[0]
    SLICE_X60Y18         FDCE                                         f  U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.855     1.982    U_dataUnit/U_stopWatch/U_SWCounter/clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         FDCE (Remov_fdce_C_CLR)     -0.067     1.416    U_dataUnit/U_stopWatch/U_SWCounter/min_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 U_btn_D/dff_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.227ns (35.244%)  route 0.417ns (64.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.587     1.470    U_btn_D/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  U_btn_D/dff_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.128     1.598 f  U_btn_D/dff_reg_reg[1]/Q
                         net (fo=3, routed)           0.224     1.822    U_btn_D/Q[1]
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.099     1.921 f  U_btn_D/FSM_onehot_up_state[2]_i_2/O
                         net (fo=104, routed)         0.193     2.114    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X61Y20         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.853     1.980    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[4]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.724    





