// Seed: 2334973810
module module_0;
  logic [7:0] id_1;
  id_2(
      .id_0(1), .id_1(id_1[1])
  );
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri id_2,
    inout wand id_3,
    input tri1 id_4,
    output wor id_5,
    input wand id_6,
    input wor id_7,
    input wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    output wor id_14,
    input tri1 id_15,
    output tri id_16,
    output wire id_17,
    input wor id_18,
    input tri id_19,
    output supply0 id_20
);
  id_22(
      .id_0(id_6), .id_1(1 < 1), .id_2(1), .id_3(id_14), .id_4()
  );
  assign id_14 = 1;
  id_23 :
  assert property (@(posedge 1) 1)
  else $display(1);
  assign id_23 = 1'h0;
  tri  id_24;
  module_0();
  wire id_25;
  assign id_24 = id_15;
  assign id_14 = 1;
endmodule
