#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 01 21:22:27 2021
# Process ID: 15548
# Current directory: D:/vivado_projects/MIPS_ID/MIPS_ID.runs/synth_1
# Command line: vivado.exe -log ID.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ID.tcl
# Log file: D:/vivado_projects/MIPS_ID/MIPS_ID.runs/synth_1/ID.vds
# Journal file: D:/vivado_projects/MIPS_ID/MIPS_ID.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ID.tcl -notrace
Command: synth_design -top ID -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15432 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 282.039 ; gain = 72.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ID' [D:/vivado_projects/MIPS_ID/MIPS_ID.srcs/sources_1/new/ID.vhd:45]
INFO: [Synth 8-3491] module 'Bloc_Reg' declared at 'D:/vivado_projects/test_env/test_env.srcs/sources_1/new/Bloc_Reg.vhd:36' bound to instance 'comp1' of component 'Bloc_Reg' [D:/vivado_projects/MIPS_ID/MIPS_ID.srcs/sources_1/new/ID.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Bloc_Reg' [D:/vivado_projects/test_env/test_env.srcs/sources_1/new/Bloc_Reg.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Bloc_Reg' (1#1) [D:/vivado_projects/test_env/test_env.srcs/sources_1/new/Bloc_Reg.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ID' (2#1) [D:/vivado_projects/MIPS_ID/MIPS_ID.srcs/sources_1/new/ID.vhd:45]
WARNING: [Synth 8-3917] design ID has port ext_imm[8] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[7] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[6] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[5] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[4] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[3] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[2] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[1] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[0] driven by constant 0
WARNING: [Synth 8-3331] design ID has unconnected port btn[4]
WARNING: [Synth 8-3331] design ID has unconnected port btn[3]
WARNING: [Synth 8-3331] design ID has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 319.480 ; gain = 109.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 319.480 ; gain = 109.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 319.480 ; gain = 109.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 323.629 ; gain = 113.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ID 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Bloc_Reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design ID has port ext_imm[8] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[7] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[6] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[5] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[4] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[3] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[2] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[1] driven by constant 0
WARNING: [Synth 8-3917] design ID has port ext_imm[0] driven by constant 0
WARNING: [Synth 8-3331] design ID has unconnected port btn[4]
WARNING: [Synth 8-3331] design ID has unconnected port btn[3]
WARNING: [Synth 8-3331] design ID has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 444.375 ; gain = 234.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------+-----------+----------------------+--------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------+-----------+----------------------+--------------+
|ID          | comp1/reg_file_reg | Implied   | 8 x 8                | RAM32M x 4   | 
+------------+--------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 444.375 ; gain = 234.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 455.207 ; gain = 245.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 455.207 ; gain = 245.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 455.207 ; gain = 245.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 455.207 ; gain = 245.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 455.207 ; gain = 245.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 455.207 ; gain = 245.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 455.207 ; gain = 245.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT2   |     8|
|4     |LUT3   |     3|
|5     |RAM32M |     4|
|6     |FDRE   |     3|
|7     |IBUF   |    19|
|8     |OBUF   |    46|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    86|
|2     |  comp1  |Bloc_Reg |    14|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 455.207 ; gain = 245.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 455.207 ; gain = 245.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 455.207 ; gain = 245.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 522.191 ; gain = 312.441
INFO: [Common 17-1381] The checkpoint 'D:/vivado_projects/MIPS_ID/MIPS_ID.runs/synth_1/ID.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 522.191 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 01 21:22:56 2021...
