# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../P1 y P2/Practica2/Practica2.srcs/sources_1/new/demo.vhd" \
"../../../../practica_2.srcs/sources_1/new/entidad_superior.vhd" \

# Do not sort compile order
nosort
