read_verilog -sv ../top_init_assert.v
synth -top top
write_smv result.out
