// Seed: 4216637568
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wire id_3
    , id_13,
    input tri1 id_4,
    input wire id_5,
    output wire id_6,
    input supply1 id_7,
    output wor id_8,
    input wor id_9,
    input tri0 id_10,
    input tri1 id_11
);
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri1 id_5,
    input wor id_6
);
  assign id_5 = 1;
  module_0(
      id_4, id_2, id_6, id_1, id_3, id_0, id_1, id_0, id_5, id_2, id_3, id_2
  );
endmodule
