#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d32e79b94d0 .scope module, "tb_cpu3" "tb_cpu3" 2 2;
 .timescale -9 -12;
v0x5d32e7a32230_0 .var "clk", 0 0;
v0x5d32e7a32360_0 .var "reset", 0 0;
S_0x5d32e7a00290 .scope module, "cpu" "top_cpu" 2 5, 3 1 0, S_0x5d32e79b94d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x5d32e7a316b0_0 .net "PC", 7 0, v0x5d32e79fec00_0;  1 drivers
v0x5d32e7a31770_0 .net "alu_op", 2 0, v0x5d32e7a2b0a0_0;  1 drivers
o0x7e270a8a3108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5d32e7a31830_0 .net "branch", 0 0, o0x7e270a8a3108;  0 drivers
v0x5d32e7a318d0_0 .net "carry", 0 0, L_0x5d32e79feae0;  1 drivers
v0x5d32e7a31970_0 .net "clk", 0 0, v0x5d32e7a32230_0;  1 drivers
v0x5d32e7a31a60_0 .net "immidiate", 5 0, L_0x5d32e7a43420;  1 drivers
v0x5d32e7a31b00_0 .net "instruction", 15 0, L_0x5d32e7a42db0;  1 drivers
v0x5d32e7a31bf0_0 .net "overflow", 0 0, L_0x5d32e7a43660;  1 drivers
v0x5d32e7a31c90_0 .net "rd", 2 0, L_0x5d32e7a43060;  1 drivers
v0x5d32e7a31dc0_0 .net "reset", 0 0, v0x5d32e7a32360_0;  1 drivers
v0x5d32e7a31e60_0 .net "rs", 2 0, L_0x5d32e7a43190;  1 drivers
v0x5d32e7a31f00_0 .net "rt", 2 0, L_0x5d32e7a432c0;  1 drivers
v0x5d32e7a31fa0_0 .net "select_imm", 0 0, v0x5d32e7a2b850_0;  1 drivers
v0x5d32e7a32040_0 .net "we", 0 0, v0x5d32e7a2b5d0_0;  1 drivers
v0x5d32e7a320e0_0 .net "zero", 0 0, L_0x5d32e7a436d0;  1 drivers
S_0x5d32e79fc820 .scope module, "PC_instr" "program_counter" 3 13, 4 2 0, S_0x5d32e7a00290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 6 "immidiate";
    .port_info 5 /OUTPUT 8 "PC";
L_0x5d32e7a0bae0 .functor AND 1, o0x7e270a8a3108, L_0x5d32e7a436d0, C4<1>, C4<1>;
v0x5d32e79fec00_0 .var "PC", 7 0;
v0x5d32e7a2a400_0 .net "PC_branch_address", 7 0, L_0x5d32e7a32690;  1 drivers
v0x5d32e7a2a4e0_0 .net "PC_next", 7 0, L_0x5d32e7a32470;  1 drivers
L_0x7e270a5b7018 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x5d32e7a2a5a0_0 .net/2u *"_ivl_2", 7 0, L_0x7e270a5b7018;  1 drivers
v0x5d32e7a2a680_0 .net *"_ivl_6", 7 0, L_0x5d32e7a32560;  1 drivers
v0x5d32e7a2a760_0 .net "branch", 0 0, o0x7e270a8a3108;  alias, 0 drivers
v0x5d32e7a2a820_0 .var "branch_offset", 7 0;
v0x5d32e7a2a900_0 .net "branch_should_happen", 0 0, L_0x5d32e7a0bae0;  1 drivers
v0x5d32e7a2a9c0_0 .net "clk", 0 0, v0x5d32e7a32230_0;  alias, 1 drivers
v0x5d32e7a2aa80_0 .net "immidiate", 5 0, L_0x5d32e7a43420;  alias, 1 drivers
v0x5d32e7a2ab60_0 .net "reset", 0 0, v0x5d32e7a32360_0;  alias, 1 drivers
v0x5d32e7a2ac20_0 .net "zero", 0 0, L_0x5d32e7a436d0;  alias, 1 drivers
E_0x5d32e79cfca0 .event posedge, v0x5d32e7a2a9c0_0;
E_0x5d32e79b6310 .event anyedge, v0x5d32e7a2aa80_0;
L_0x5d32e7a32470 .arith/sum 8, v0x5d32e79fec00_0, L_0x7e270a5b7018;
L_0x5d32e7a32560 .arith/sum 8, v0x5d32e79fec00_0, v0x5d32e7a2a820_0;
L_0x5d32e7a32690 .arith/sum 8, L_0x5d32e7a32560, v0x5d32e7a2a820_0;
S_0x5d32e7a2ada0 .scope module, "cu" "control_unit" 3 29, 5 1 0, S_0x5d32e7a00290;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 3 "rd";
    .port_info 2 /OUTPUT 3 "rs";
    .port_info 3 /OUTPUT 3 "rt";
    .port_info 4 /OUTPUT 6 "immidiate";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 3 "alu_op";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "select_imm";
v0x5d32e7a2b0a0_0 .var "alu_op", 2 0;
v0x5d32e7a2b1a0_0 .var "branch", 0 0;
v0x5d32e7a2b260_0 .net "immidiate", 5 0, L_0x5d32e7a43420;  alias, 1 drivers
v0x5d32e7a2b300_0 .net "instruction", 15 0, L_0x5d32e7a42db0;  alias, 1 drivers
v0x5d32e7a2b3c0_0 .net "opcode", 3 0, L_0x5d32e7a42f30;  1 drivers
v0x5d32e7a2b4f0_0 .net "rd", 2 0, L_0x5d32e7a43060;  alias, 1 drivers
v0x5d32e7a2b5d0_0 .var "reg_write", 0 0;
v0x5d32e7a2b690_0 .net "rs", 2 0, L_0x5d32e7a43190;  alias, 1 drivers
v0x5d32e7a2b770_0 .net "rt", 2 0, L_0x5d32e7a432c0;  alias, 1 drivers
v0x5d32e7a2b850_0 .var "select_imm", 0 0;
E_0x5d32e79cf7f0 .event anyedge, v0x5d32e7a2b3c0_0;
L_0x5d32e7a42f30 .part L_0x5d32e7a42db0, 12, 4;
L_0x5d32e7a43060 .part L_0x5d32e7a42db0, 9, 3;
L_0x5d32e7a43190 .part L_0x5d32e7a42db0, 6, 3;
L_0x5d32e7a432c0 .part L_0x5d32e7a42db0, 3, 3;
L_0x5d32e7a43420 .part L_0x5d32e7a42db0, 0, 6;
S_0x5d32e7a2ba30 .scope module, "dp" "datapath" 3 39, 6 1 0, S_0x5d32e7a00290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "immidiate";
    .port_info 2 /INPUT 1 "select_imm";
    .port_info 3 /INPUT 3 "rs";
    .port_info 4 /INPUT 3 "rt";
    .port_info 5 /INPUT 3 "rd";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "carry";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "zero";
L_0x5d32e79feae0 .functor BUFZ 1, L_0x5d32e7a43dc0, C4<0>, C4<0>, C4<0>;
L_0x5d32e7a43660 .functor BUFZ 1, L_0x5d32e7a45d60, C4<0>, C4<0>, C4<0>;
L_0x5d32e7a436d0 .functor BUFZ 1, L_0x5d32e7a43cd0, C4<0>, C4<0>, C4<0>;
v0x5d32e7a2f900_0 .net "alu_carry", 0 0, L_0x5d32e7a43dc0;  1 drivers
v0x5d32e7a2f9f0_0 .net "alu_op", 2 0, v0x5d32e7a2b0a0_0;  alias, 1 drivers
v0x5d32e7a2fa90_0 .net "alu_overflow", 0 0, L_0x5d32e7a45d60;  1 drivers
v0x5d32e7a2fb60_0 .net "alu_zero", 0 0, L_0x5d32e7a43cd0;  1 drivers
v0x5d32e7a2fc30_0 .net "carry", 0 0, L_0x5d32e79feae0;  alias, 1 drivers
v0x5d32e7a2fd20_0 .net "clk", 0 0, v0x5d32e7a32230_0;  alias, 1 drivers
v0x5d32e7a2fe10_0 .net "immidiate", 5 0, L_0x5d32e7a43420;  alias, 1 drivers
v0x5d32e7a2ff00_0 .var "immidiate_8", 7 0;
v0x5d32e7a2ffc0_0 .net "overflow", 0 0, L_0x5d32e7a43660;  alias, 1 drivers
v0x5d32e7a30110_0 .net "rd", 2 0, L_0x5d32e7a43060;  alias, 1 drivers
v0x5d32e7a301d0_0 .net "reg_write", 0 0, v0x5d32e7a2b5d0_0;  alias, 1 drivers
v0x5d32e7a302c0_0 .net "rs", 2 0, L_0x5d32e7a43190;  alias, 1 drivers
v0x5d32e7a303d0_0 .net "rt", 2 0, L_0x5d32e7a432c0;  alias, 1 drivers
v0x5d32e7a304e0_0 .net "select_imm", 0 0, v0x5d32e7a2b850_0;  alias, 1 drivers
v0x5d32e7a30580_0 .net "w", 7 0, L_0x5d32e7a43bc0;  1 drivers
v0x5d32e7a30620_0 .net "x", 7 0, L_0x5d32e7a43920;  1 drivers
v0x5d32e7a30710_0 .var "y", 7 0;
v0x5d32e7a307d0_0 .net "z", 7 0, v0x5d32e7a2e3d0_0;  1 drivers
v0x5d32e7a308c0_0 .net "zero", 0 0, L_0x5d32e7a436d0;  alias, 1 drivers
E_0x5d32e7a0f390 .event anyedge, v0x5d32e7a2b850_0, v0x5d32e7a2f360_0, v0x5d32e7a2ff00_0;
S_0x5d32e7a2bbe0 .scope module, "al" "ALU" 6 49, 7 1 0, S_0x5d32e7a2ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "alu_op";
    .port_info 3 /OUTPUT 8 "out_put";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "carry";
L_0x5d32e7a44160 .functor AND 1, L_0x5d32e7a43f90, L_0x5d32e7a440c0, C4<1>, C4<1>;
L_0x5d32e7a443e0 .functor NOT 1, L_0x5d32e7a44270, C4<0>, C4<0>, C4<0>;
L_0x5d32e7a44450 .functor AND 1, L_0x5d32e7a44160, L_0x5d32e7a443e0, C4<1>, C4<1>;
L_0x5d32e7a44600 .functor NOT 1, L_0x5d32e7a44560, C4<0>, C4<0>, C4<0>;
L_0x5d32e7a447b0 .functor NOT 1, L_0x5d32e7a446c0, C4<0>, C4<0>, C4<0>;
L_0x5d32e7a44870 .functor AND 1, L_0x5d32e7a44600, L_0x5d32e7a447b0, C4<1>, C4<1>;
L_0x5d32e7a44a60 .functor AND 1, L_0x5d32e7a44870, L_0x5d32e7a449c0, C4<1>, C4<1>;
L_0x5d32e7a44b70 .functor OR 1, L_0x5d32e7a44450, L_0x5d32e7a44a60, C4<0>, C4<0>;
L_0x5d32e7a450a0 .functor NOT 1, L_0x5d32e7a44f00, C4<0>, C4<0>, C4<0>;
L_0x5d32e7a45110 .functor AND 1, L_0x5d32e7a44e60, L_0x5d32e7a450a0, C4<1>, C4<1>;
L_0x5d32e7a452d0 .functor NOT 1, L_0x5d32e7a45230, C4<0>, C4<0>, C4<0>;
L_0x5d32e7a45340 .functor AND 1, L_0x5d32e7a45110, L_0x5d32e7a452d0, C4<1>, C4<1>;
L_0x5d32e7a45030 .functor NOT 1, L_0x5d32e7a454c0, C4<0>, C4<0>, C4<0>;
L_0x5d32e7a456d0 .functor AND 1, L_0x5d32e7a45030, L_0x5d32e7a45630, C4<1>, C4<1>;
L_0x5d32e7a45450 .functor AND 1, L_0x5d32e7a456d0, L_0x5d32e7a45860, C4<1>, C4<1>;
L_0x5d32e7a45a30 .functor OR 1, L_0x5d32e7a45340, L_0x5d32e7a45450, C4<0>, C4<0>;
v0x5d32e7a2bf60_0 .net "A", 7 0, L_0x5d32e7a43920;  alias, 1 drivers
v0x5d32e7a2c060_0 .net "B", 7 0, v0x5d32e7a30710_0;  1 drivers
L_0x7e270a5b71c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5d32e7a2c140_0 .net/2u *"_ivl_0", 7 0, L_0x7e270a5b71c8;  1 drivers
v0x5d32e7a2c200_0 .net *"_ivl_11", 0 0, L_0x5d32e7a43f90;  1 drivers
v0x5d32e7a2c2e0_0 .net *"_ivl_13", 0 0, L_0x5d32e7a440c0;  1 drivers
v0x5d32e7a2c410_0 .net *"_ivl_14", 0 0, L_0x5d32e7a44160;  1 drivers
v0x5d32e7a2c4f0_0 .net *"_ivl_17", 0 0, L_0x5d32e7a44270;  1 drivers
v0x5d32e7a2c5d0_0 .net *"_ivl_18", 0 0, L_0x5d32e7a443e0;  1 drivers
v0x5d32e7a2c6b0_0 .net *"_ivl_20", 0 0, L_0x5d32e7a44450;  1 drivers
v0x5d32e7a2c820_0 .net *"_ivl_23", 0 0, L_0x5d32e7a44560;  1 drivers
v0x5d32e7a2c900_0 .net *"_ivl_24", 0 0, L_0x5d32e7a44600;  1 drivers
v0x5d32e7a2c9e0_0 .net *"_ivl_27", 0 0, L_0x5d32e7a446c0;  1 drivers
v0x5d32e7a2cac0_0 .net *"_ivl_28", 0 0, L_0x5d32e7a447b0;  1 drivers
v0x5d32e7a2cba0_0 .net *"_ivl_30", 0 0, L_0x5d32e7a44870;  1 drivers
v0x5d32e7a2cc80_0 .net *"_ivl_33", 0 0, L_0x5d32e7a449c0;  1 drivers
v0x5d32e7a2cd60_0 .net *"_ivl_34", 0 0, L_0x5d32e7a44a60;  1 drivers
v0x5d32e7a2ce40_0 .net *"_ivl_36", 0 0, L_0x5d32e7a44b70;  1 drivers
L_0x7e270a5b7258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5d32e7a2cf20_0 .net/2u *"_ivl_38", 2 0, L_0x7e270a5b7258;  1 drivers
v0x5d32e7a2d000_0 .net *"_ivl_40", 0 0, L_0x5d32e7a44d60;  1 drivers
v0x5d32e7a2d0c0_0 .net *"_ivl_43", 0 0, L_0x5d32e7a44e60;  1 drivers
v0x5d32e7a2d1a0_0 .net *"_ivl_45", 0 0, L_0x5d32e7a44f00;  1 drivers
v0x5d32e7a2d280_0 .net *"_ivl_46", 0 0, L_0x5d32e7a450a0;  1 drivers
v0x5d32e7a2d360_0 .net *"_ivl_48", 0 0, L_0x5d32e7a45110;  1 drivers
v0x5d32e7a2d440_0 .net *"_ivl_51", 0 0, L_0x5d32e7a45230;  1 drivers
v0x5d32e7a2d520_0 .net *"_ivl_52", 0 0, L_0x5d32e7a452d0;  1 drivers
v0x5d32e7a2d600_0 .net *"_ivl_54", 0 0, L_0x5d32e7a45340;  1 drivers
v0x5d32e7a2d6e0_0 .net *"_ivl_57", 0 0, L_0x5d32e7a454c0;  1 drivers
v0x5d32e7a2d7c0_0 .net *"_ivl_58", 0 0, L_0x5d32e7a45030;  1 drivers
L_0x7e270a5b7210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5d32e7a2d8a0_0 .net/2u *"_ivl_6", 2 0, L_0x7e270a5b7210;  1 drivers
v0x5d32e7a2d980_0 .net *"_ivl_61", 0 0, L_0x5d32e7a45630;  1 drivers
v0x5d32e7a2da60_0 .net *"_ivl_62", 0 0, L_0x5d32e7a456d0;  1 drivers
v0x5d32e7a2db40_0 .net *"_ivl_65", 0 0, L_0x5d32e7a45860;  1 drivers
v0x5d32e7a2dc20_0 .net *"_ivl_66", 0 0, L_0x5d32e7a45450;  1 drivers
v0x5d32e7a2df10_0 .net *"_ivl_68", 0 0, L_0x5d32e7a45a30;  1 drivers
L_0x7e270a5b72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d32e7a2dff0_0 .net/2u *"_ivl_70", 0 0, L_0x7e270a5b72a0;  1 drivers
v0x5d32e7a2e0d0_0 .net *"_ivl_72", 0 0, L_0x5d32e7a45bd0;  1 drivers
v0x5d32e7a2e1b0_0 .net *"_ivl_8", 0 0, L_0x5d32e7a43e60;  1 drivers
v0x5d32e7a2e270_0 .net "alu_op", 2 0, v0x5d32e7a2b0a0_0;  alias, 1 drivers
v0x5d32e7a2e330_0 .net "carry", 0 0, L_0x5d32e7a43dc0;  alias, 1 drivers
v0x5d32e7a2e3d0_0 .var "out_put", 7 0;
v0x5d32e7a2e4b0_0 .net "overflow", 0 0, L_0x5d32e7a45d60;  alias, 1 drivers
v0x5d32e7a2e570_0 .var "temp_out", 8 0;
v0x5d32e7a2e650_0 .net "zero", 0 0, L_0x5d32e7a43cd0;  alias, 1 drivers
E_0x5d32e7a2bed0 .event anyedge, v0x5d32e7a2b0a0_0, v0x5d32e7a2bf60_0, v0x5d32e7a2c060_0, v0x5d32e7a2e570_0;
L_0x5d32e7a43cd0 .cmp/eq 8, v0x5d32e7a2e3d0_0, L_0x7e270a5b71c8;
L_0x5d32e7a43dc0 .part v0x5d32e7a2e570_0, 8, 1;
L_0x5d32e7a43e60 .cmp/eq 3, v0x5d32e7a2b0a0_0, L_0x7e270a5b7210;
L_0x5d32e7a43f90 .part L_0x5d32e7a43920, 7, 1;
L_0x5d32e7a440c0 .part v0x5d32e7a30710_0, 7, 1;
L_0x5d32e7a44270 .part v0x5d32e7a2e3d0_0, 7, 1;
L_0x5d32e7a44560 .part L_0x5d32e7a43920, 7, 1;
L_0x5d32e7a446c0 .part v0x5d32e7a30710_0, 7, 1;
L_0x5d32e7a449c0 .part v0x5d32e7a2e3d0_0, 7, 1;
L_0x5d32e7a44d60 .cmp/eq 3, v0x5d32e7a2b0a0_0, L_0x7e270a5b7258;
L_0x5d32e7a44e60 .part L_0x5d32e7a43920, 7, 1;
L_0x5d32e7a44f00 .part v0x5d32e7a30710_0, 7, 1;
L_0x5d32e7a45230 .part v0x5d32e7a2e3d0_0, 7, 1;
L_0x5d32e7a454c0 .part L_0x5d32e7a43920, 7, 1;
L_0x5d32e7a45630 .part v0x5d32e7a30710_0, 7, 1;
L_0x5d32e7a45860 .part v0x5d32e7a2e3d0_0, 7, 1;
L_0x5d32e7a45bd0 .functor MUXZ 1, L_0x7e270a5b72a0, L_0x5d32e7a45a30, L_0x5d32e7a44d60, C4<>;
L_0x5d32e7a45d60 .functor MUXZ 1, L_0x5d32e7a45bd0, L_0x5d32e7a44b70, L_0x5d32e7a43e60, C4<>;
S_0x5d32e7a2e830 .scope module, "rf" "register_file" 6 38, 8 1 0, S_0x5d32e7a2ba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "rs";
    .port_info 3 /INPUT 3 "rt";
    .port_info 4 /INPUT 3 "rd";
    .port_info 5 /INPUT 8 "wd";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
L_0x5d32e7a43920 .functor BUFZ 8, L_0x5d32e7a43740, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5d32e7a43bc0 .functor BUFZ 8, L_0x5d32e7a439e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d32e7a2eb00_0 .net *"_ivl_0", 7 0, L_0x5d32e7a43740;  1 drivers
v0x5d32e7a2ebe0_0 .net *"_ivl_10", 4 0, L_0x5d32e7a43a80;  1 drivers
L_0x7e270a5b7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d32e7a2ecc0_0 .net *"_ivl_13", 1 0, L_0x7e270a5b7180;  1 drivers
v0x5d32e7a2ed80_0 .net *"_ivl_2", 4 0, L_0x5d32e7a437e0;  1 drivers
L_0x7e270a5b7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d32e7a2ee60_0 .net *"_ivl_5", 1 0, L_0x7e270a5b7138;  1 drivers
v0x5d32e7a2ef90_0 .net *"_ivl_8", 7 0, L_0x5d32e7a439e0;  1 drivers
v0x5d32e7a2f070_0 .net "clk", 0 0, v0x5d32e7a32230_0;  alias, 1 drivers
v0x5d32e7a2f110_0 .var/i "i", 31 0;
v0x5d32e7a2f1d0_0 .net "rd", 2 0, L_0x5d32e7a43060;  alias, 1 drivers
v0x5d32e7a2f290_0 .net "rd1", 7 0, L_0x5d32e7a43920;  alias, 1 drivers
v0x5d32e7a2f360_0 .net "rd2", 7 0, L_0x5d32e7a43bc0;  alias, 1 drivers
v0x5d32e7a2f420 .array "registers", 7 0, 7 0;
v0x5d32e7a2f4e0_0 .net "rs", 2 0, L_0x5d32e7a43190;  alias, 1 drivers
v0x5d32e7a2f5d0_0 .net "rt", 2 0, L_0x5d32e7a432c0;  alias, 1 drivers
v0x5d32e7a2f6a0_0 .net "wd", 7 0, v0x5d32e7a2e3d0_0;  alias, 1 drivers
v0x5d32e7a2f770_0 .net "we", 0 0, v0x5d32e7a2b5d0_0;  alias, 1 drivers
L_0x5d32e7a43740 .array/port v0x5d32e7a2f420, L_0x5d32e7a437e0;
L_0x5d32e7a437e0 .concat [ 3 2 0 0], L_0x5d32e7a43190, L_0x7e270a5b7138;
L_0x5d32e7a439e0 .array/port v0x5d32e7a2f420, L_0x5d32e7a43a80;
L_0x5d32e7a43a80 .concat [ 3 2 0 0], L_0x5d32e7a432c0, L_0x7e270a5b7180;
S_0x5d32e7a30b00 .scope module, "instruction_memory" "instruction_mem" 3 21, 9 2 0, S_0x5d32e7a00290;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "instruction";
v0x5d32e7a30d00_0 .net *"_ivl_0", 7 0, L_0x5d32e7a32780;  1 drivers
L_0x7e270a5b70a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d32e7a30e00_0 .net *"_ivl_11", 23 0, L_0x7e270a5b70a8;  1 drivers
L_0x7e270a5b70f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d32e7a30ee0_0 .net/2u *"_ivl_12", 31 0, L_0x7e270a5b70f0;  1 drivers
v0x5d32e7a30fa0_0 .net *"_ivl_14", 31 0, L_0x5d32e7a42c20;  1 drivers
v0x5d32e7a31080_0 .net *"_ivl_2", 9 0, L_0x5d32e7a32820;  1 drivers
L_0x7e270a5b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d32e7a311b0_0 .net *"_ivl_5", 1 0, L_0x7e270a5b7060;  1 drivers
v0x5d32e7a31290_0 .net *"_ivl_6", 7 0, L_0x5d32e7a32960;  1 drivers
v0x5d32e7a31370_0 .net *"_ivl_8", 31 0, L_0x5d32e7a32a30;  1 drivers
v0x5d32e7a31450_0 .net "address", 7 0, v0x5d32e79fec00_0;  alias, 1 drivers
v0x5d32e7a31510_0 .net "instruction", 15 0, L_0x5d32e7a42db0;  alias, 1 drivers
v0x5d32e7a315b0 .array "memory", 255 0, 7 0;
L_0x5d32e7a32780 .array/port v0x5d32e7a315b0, L_0x5d32e7a32820;
L_0x5d32e7a32820 .concat [ 8 2 0 0], v0x5d32e79fec00_0, L_0x7e270a5b7060;
L_0x5d32e7a32960 .array/port v0x5d32e7a315b0, L_0x5d32e7a42c20;
L_0x5d32e7a32a30 .concat [ 8 24 0 0], v0x5d32e79fec00_0, L_0x7e270a5b70a8;
L_0x5d32e7a42c20 .arith/sum 32, L_0x5d32e7a32a30, L_0x7e270a5b70f0;
L_0x5d32e7a42db0 .concat [ 8 8 0 0], L_0x5d32e7a32960, L_0x5d32e7a32780;
    .scope S_0x5d32e79fc820;
T_0 ;
    %wait E_0x5d32e79b6310;
    %load/vec4 v0x5d32e7a2aa80_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5d32e7a2aa80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d32e7a2a820_0, 0, 8;
    %jmp T_0.2;
T_0.1 ;
    %pushi/vec4 4, 0, 3;
    %load/vec4 v0x5d32e7a2aa80_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d32e7a2a820_0, 0, 8;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5d32e79fc820;
T_1 ;
    %wait E_0x5d32e79cfca0;
    %load/vec4 v0x5d32e7a2ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d32e79fec00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5d32e7a2a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5d32e7a2a400_0;
    %assign/vec4 v0x5d32e79fec00_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5d32e7a2a4e0_0;
    %assign/vec4 v0x5d32e79fec00_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d32e7a30b00;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d32e7a315b0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d32e7a315b0, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d32e7a315b0, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d32e7a315b0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5d32e7a2ada0;
T_3 ;
    %wait E_0x5d32e79cf7f0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b1a0_0, 0, 1;
    %load/vec4 v0x5d32e7a2b3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d32e7a2b0a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a2b5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a2b1a0_0, 0, 1;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5d32e7a2e830;
T_4 ;
    %wait E_0x5d32e79cfca0;
    %load/vec4 v0x5d32e7a2f770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5d32e7a2f6a0_0;
    %load/vec4 v0x5d32e7a2f1d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d32e7a2f420, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d32e7a2e830;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d32e7a2f110_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5d32e7a2f110_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5d32e7a2f110_0;
    %store/vec4a v0x5d32e7a2f420, 4, 0;
    %load/vec4 v0x5d32e7a2f110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d32e7a2f110_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x5d32e7a2bbe0;
T_6 ;
    %wait E_0x5d32e7a2bed0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5d32e7a2e570_0, 0, 9;
    %load/vec4 v0x5d32e7a2e270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5d32e7a2e3d0_0, 0, 8;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x5d32e7a2bf60_0;
    %pad/u 9;
    %load/vec4 v0x5d32e7a2c060_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x5d32e7a2e570_0, 0, 9;
    %load/vec4 v0x5d32e7a2e570_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5d32e7a2e3d0_0, 0, 8;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x5d32e7a2bf60_0;
    %pad/u 9;
    %load/vec4 v0x5d32e7a2c060_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x5d32e7a2e570_0, 0, 9;
    %load/vec4 v0x5d32e7a2e570_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5d32e7a2e3d0_0, 0, 8;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x5d32e7a2bf60_0;
    %load/vec4 v0x5d32e7a2c060_0;
    %and;
    %store/vec4 v0x5d32e7a2e3d0_0, 0, 8;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x5d32e7a2bf60_0;
    %load/vec4 v0x5d32e7a2c060_0;
    %or;
    %store/vec4 v0x5d32e7a2e3d0_0, 0, 8;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x5d32e7a2bf60_0;
    %load/vec4 v0x5d32e7a2c060_0;
    %xor;
    %store/vec4 v0x5d32e7a2e3d0_0, 0, 8;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x5d32e7a2c060_0;
    %store/vec4 v0x5d32e7a2e3d0_0, 0, 8;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5d32e7a2e3d0_0, 0, 8;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5d32e7a2e3d0_0, 0, 8;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5d32e7a2ba30;
T_7 ;
    %wait E_0x5d32e79b6310;
    %load/vec4 v0x5d32e7a2fe10_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5d32e7a2fe10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d32e7a2ff00_0, 0, 8;
    %jmp T_7.2;
T_7.1 ;
    %pushi/vec4 4, 0, 3;
    %load/vec4 v0x5d32e7a2fe10_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d32e7a2ff00_0, 0, 8;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5d32e7a2ba30;
T_8 ;
    %wait E_0x5d32e7a0f390;
    %load/vec4 v0x5d32e7a304e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x5d32e7a30580_0;
    %store/vec4 v0x5d32e7a30710_0, 0, 8;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x5d32e7a2ff00_0;
    %store/vec4 v0x5d32e7a30710_0, 0, 8;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5d32e79b94d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a32230_0, 0, 1;
T_9.0 ;
    %delay 10000, 0;
    %load/vec4 v0x5d32e7a32230_0;
    %inv;
    %store/vec4 v0x5d32e7a32230_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x5d32e79b94d0;
T_10 ;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d32e7a315b0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d32e7a315b0, 4, 0;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d32e7a315b0, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d32e7a315b0, 4, 0;
    %pushi/vec4 13, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d32e7a315b0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5d32e7a315b0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x5d32e79b94d0;
T_11 ;
    %vpi_call 2 25 "$dumpfile", "tb_cpu3.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d32e79b94d0 {0 0 0};
    %vpi_call 2 29 "$display", "\012=== CPU Simulation Started ===" {0 0 0};
    %vpi_call 2 30 "$display", "Dumping all signals to tb_cpu3.vcd\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d32e7a32360_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d32e7a32360_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 39 "$display", "=== Simulation Complete ===" {0 0 0};
    %vpi_call 2 40 "$display", "View waveforms with: gtkwave tb_cpu3.vcd\012" {0 0 0};
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench/testbench7.v";
    "src/top_cpu.v";
    "src/program_counter.v";
    "src/control_unit.v";
    "src/datapath.v";
    "src/ALU.v";
    "src/register_file.v";
    "src/instruction_mem.v";
