`timescale 1ps / 1 ps
module module_0 (
    output logic id_1,
    input [id_1 : id_1] id_2,
    output [1 : id_1] id_3
);
  id_4 id_5 (
      .id_1(id_3),
      .id_1(1'd0),
      .id_2(id_3),
      .id_3(id_2),
      .id_1(id_2)
  );
endmodule
